<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436.html#Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436.html#Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/mahmood/main_15_aug/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r_behav_model.sv')">/nfs_project/gemini/DV/mahmood/main_15_aug/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r_behav_model.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171752"  onclick="showContent('inst_tag_171752')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_pll_coarse_code_done_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171752_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171752_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171752_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171752_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171753"  onclick="showContent('inst_tag_171753')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_ana_comp_out</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171753_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171753_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171753_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171753_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171754"  onclick="showContent('inst_tag_171754')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_clock_force</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171754_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171754_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171754_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171754_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171755"  onclick="showContent('inst_tag_171755')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_calib_spc_threshold</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171755_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171755_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171755_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171755_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171756"  onclick="showContent('inst_tag_171756')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_tm_multiple_calib</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171756_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171756_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171756_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171756_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171757"  onclick="showContent('inst_tag_171757')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_tm_manual_calib</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171757_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171757_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171757_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171757_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171758"  onclick="showContent('inst_tag_171758')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_squelch</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171758_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171758_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171758_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171758_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171759"  onclick="showContent('inst_tag_171759')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_lat_threshold_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171759_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171759_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171759_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171759_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171760"  onclick="showContent('inst_tag_171760')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_squelch_filter.c_ted_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171760_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171760_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171760_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171760_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171761"  onclick="showContent('inst_tag_171761')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_480_clk_gate.genblk1.u_data_sync_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171761_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171761_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171761_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171761_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171762"  onclick="showContent('inst_tag_171762')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_udc_bist_mux.c_bist_speed_sel</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171762_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171762_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171762_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171762_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171763"  onclick="showContent('inst_tag_171763')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.u_async_apb_if_slv.u_sync_async_req</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171763_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171763_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171763_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171763_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171764"  onclick="showContent('inst_tag_171764')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_vdp_src_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171764_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171764_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171764_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171764_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171765"  onclick="showContent('inst_tag_171765')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_vdm_src_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171765_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171765_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171765_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171765_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171766"  onclick="showContent('inst_tag_171766')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_dp_vdat_ref_comp_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171766_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171766_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171766_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171766_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171767"  onclick="showContent('inst_tag_171767')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_dm_vdat_ref_comp_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171767_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171767_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171767_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171767_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171768"  onclick="showContent('inst_tag_171768')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_hstx_en_delayed_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171768_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171768_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171768_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171768_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171769"  onclick="showContent('inst_tag_171769')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_bc_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171769_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171769_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171769_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171769_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171770"  onclick="showContent('inst_tag_171770')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_float_comp_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171770_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171770_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171770_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171770_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171771"  onclick="showContent('inst_tag_171771')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_nonfloat_comp_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171771_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171771_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171771_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171771_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171772"  onclick="showContent('inst_tag_171772')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_float_a_comp_sts_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171772_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171772_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171772_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171772_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171773"  onclick="showContent('inst_tag_171773')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_b_c_comp_sts_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171773_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171773_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171773_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171773_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171774"  onclick="showContent('inst_tag_171774')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_tm_bc_delay_0_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171774_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171774_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171774_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171774_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171775"  onclick="showContent('inst_tag_171775')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_tm_otg_adp_bc_reset_cntrl_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171775_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171775_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171775_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171775_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171776"  onclick="showContent('inst_tag_171776')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_lsfs_eop_all_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171776_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171776_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171776_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171776_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171777"  onclick="showContent('inst_tag_171777')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_lsfs_timeout_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171777_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171777_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171777_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171777_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171778"  onclick="showContent('inst_tag_171778')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_hs_sync_conf_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171778_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171778_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171778_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171778_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171779"  onclick="showContent('inst_tag_171779')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_fs_eop_se0_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171779_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171779_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171779_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171779_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171780"  onclick="showContent('inst_tag_171780')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_ls_eop_se0_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171780_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171780_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171780_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171780_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171781"  onclick="showContent('inst_tag_171781')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_fs_preamble_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171781_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171781_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171781_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171781_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171782"  onclick="showContent('inst_tag_171782')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tx_hs_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171782_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171782_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171782_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171782_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171783"  onclick="showContent('inst_tag_171783')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tx_lsfs_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171783_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171783_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171783_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171783_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171784"  onclick="showContent('inst_tag_171784')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_rx_hs_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171784_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171784_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171784_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171784_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_0.html#inst_tag_171785"  onclick="showContent('inst_tag_171785')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_lsfs_dll_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_0.html#inst_tag_171785_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171785_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_0.html#inst_tag_171785_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_0.html#inst_tag_171785_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171786"  onclick="showContent('inst_tag_171786')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_sync_det_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171786_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171786_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171786_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171786_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171787"  onclick="showContent('inst_tag_171787')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_eop_det_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171787_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171787_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171787_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171787_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171788"  onclick="showContent('inst_tag_171788')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_nrzi_dec_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171788_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171788_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171788_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171788_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171789"  onclick="showContent('inst_tag_171789')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bitunstuff_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171789_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171789_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171789_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171789_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171790"  onclick="showContent('inst_tag_171790')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_shift_reg_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171790_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171790_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171790_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171790_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171791"  onclick="showContent('inst_tag_171791')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_rx_cntrl_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171791_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171791_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171791_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171791_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171792"  onclick="showContent('inst_tag_171792')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_linestate_fs_cnt_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171792_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171792_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171792_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171792_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171793"  onclick="showContent('inst_tag_171793')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_linestate_ls_cnt_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171793_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171793_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171793_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171793_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171794"  onclick="showContent('inst_tag_171794')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.c_bist_mode_en_ref</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171794_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171794_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171794_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171794_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171795"  onclick="showContent('inst_tag_171795')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.bist_on_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171795_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171795_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171795_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171795_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171796"  onclick="showContent('inst_tag_171796')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.bist_mode_sel_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171796_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171796_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171796_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171796_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171797"  onclick="showContent('inst_tag_171797')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.databus_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171797_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171797_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171797_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171797_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171798"  onclick="showContent('inst_tag_171798')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_pll_pfd_pd_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171798_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171798_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171798_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171798_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171799"  onclick="showContent('inst_tag_171799')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_vco_pll_clk_gate.genblk1.u_data_sync_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171799_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171799_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171799_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171799_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171800"  onclick="showContent('inst_tag_171800')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ats_hsclock_gate.genblk1.u_data_sync_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171800_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171800_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171800_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171800_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171801"  onclick="showContent('inst_tag_171801')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_tm_clk_gate_mask_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171801_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171801_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171801_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171801_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171802"  onclick="showContent('inst_tag_171802')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_clk_off_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171802_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171802_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171802_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171802_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171803"  onclick="showContent('inst_tag_171803')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_hs_clock_gate_ack_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171803_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171803_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171803_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171803_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171804"  onclick="showContent('inst_tag_171804')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_reset_active_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171804_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171804_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171804_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171804_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171805"  onclick="showContent('inst_tag_171805')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_suspendm_sleepm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171805_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171805_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171805_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171805_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171806"  onclick="showContent('inst_tag_171806')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_chirp_mode_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171806_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171806_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171806_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171806_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171807"  onclick="showContent('inst_tag_171807')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_tx_top.c_udc_tx_hs.c_hsded_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171807_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171807_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171807_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171807_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171808"  onclick="showContent('inst_tag_171808')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171808_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171808_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171808_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171808_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171809"  onclick="showContent('inst_tag_171809')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_rst_first_valid_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171809_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171809_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171809_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171809_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171810"  onclick="showContent('inst_tag_171810')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_ted_squelch_ana_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171810_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171810_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171810_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171810_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171811"  onclick="showContent('inst_tag_171811')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_read_start_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171811_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171811_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171811_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171811_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171812"  onclick="showContent('inst_tag_171812')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_first_valid_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171812_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171812_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171812_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171812_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171813"  onclick="showContent('inst_tag_171813')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_long_eop_wr_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171813_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171813_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171813_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171813_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171814"  onclick="showContent('inst_tag_171814')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_long_eop_rd_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171814_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171814_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171814_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171814_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171815"  onclick="showContent('inst_tag_171815')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_lsfsrx_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171815_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171815_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171815_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171815_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171816"  onclick="showContent('inst_tag_171816')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_rxdp_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171816_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171816_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171816_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171816_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171817"  onclick="showContent('inst_tag_171817')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_rxdm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171817_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171817_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171817_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171817_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171818"  onclick="showContent('inst_tag_171818')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_squelch_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171818_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171818_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171818_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171818_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_1.html#inst_tag_171819"  onclick="showContent('inst_tag_171819')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_hsrcv_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_1.html#inst_tag_171819_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171819_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_1.html#inst_tag_171819_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_1.html#inst_tag_171819_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171820"  onclick="showContent('inst_tag_171820')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdp_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171820_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171820_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171820_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171820_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171821"  onclick="showContent('inst_tag_171821')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171821_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171821_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171821_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171821_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171822"  onclick="showContent('inst_tag_171822')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171822_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171822_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171822_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171822_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171823"  onclick="showContent('inst_tag_171823')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_delay_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171823_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171823_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171823_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171823_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171824"  onclick="showContent('inst_tag_171824')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171824_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171824_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171824_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171824_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171825"  onclick="showContent('inst_tag_171825')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_standby_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171825_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171825_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171825_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171825_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171826"  onclick="showContent('inst_tag_171826')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_ana_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171826_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171826_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171826_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171826_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171827"  onclick="showContent('inst_tag_171827')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_core_en_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171827_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171827_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171827_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171827_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171828"  onclick="showContent('inst_tag_171828')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_en_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171828_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171828_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171828_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171828_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171829"  onclick="showContent('inst_tag_171829')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_core_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171829_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171829_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171829_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171829_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171830"  onclick="showContent('inst_tag_171830')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_iso_cnt_threshold_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171830_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171830_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171830_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171830_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171831"  onclick="showContent('inst_tag_171831')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_cnt_threshold_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171831_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171831_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171831_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171831_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171832"  onclick="showContent('inst_tag_171832')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_suspendm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171832_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171832_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171832_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171832_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171833"  onclick="showContent('inst_tag_171833')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_sleepm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171833_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171833_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171833_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171833_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171834"  onclick="showContent('inst_tag_171834')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_hs_clock_gate_ack_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171834_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171834_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171834_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171834_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171835"  onclick="showContent('inst_tag_171835')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_pll_clk_gate_ack_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171835_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171835_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171835_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171835_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171836"  onclick="showContent('inst_tag_171836')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_tm_pll_clkon_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171836_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171836_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171836_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171836_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171837"  onclick="showContent('inst_tag_171837')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_pll_coarse_code_done_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171837_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171837_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171837_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171837_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171838"  onclick="showContent('inst_tag_171838')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_ted_on</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171838_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171838_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171838_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171838_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171839"  onclick="showContent('inst_tag_171839')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_down_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171839_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171839_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171839_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171839_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171840"  onclick="showContent('inst_tag_171840')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_squelch_threshold</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171840_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171840_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171840_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171840_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171841"  onclick="showContent('inst_tag_171841')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_2_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171841_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171841_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171841_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171841_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171842"  onclick="showContent('inst_tag_171842')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_4_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171842_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171842_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171842_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171842_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171843"  onclick="showContent('inst_tag_171843')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_en_d</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171843_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171843_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171843_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171843_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171844"  onclick="showContent('inst_tag_171844')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfstx_en_d</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171844_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171844_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171844_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171844_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171845"  onclick="showContent('inst_tag_171845')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_txvalid_ungate</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171845_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171845_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171845_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171845_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171846"  onclick="showContent('inst_tag_171846')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_0_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171846_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171846_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171846_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171846_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171847"  onclick="showContent('inst_tag_171847')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_2_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171847_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171847_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171847_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171847_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171848"  onclick="showContent('inst_tag_171848')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_4_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171848_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171848_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171848_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171848_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171849"  onclick="showContent('inst_tag_171849')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_6_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171849_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171849_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171849_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171849_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171850"  onclick="showContent('inst_tag_171850')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tm_spc_sel</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171850_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171850_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171850_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171850_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171851"  onclick="showContent('inst_tag_171851')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_trigger</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171851_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171851_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171851_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171851_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171852"  onclick="showContent('inst_tag_171852')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_act_rst_cnt_threshold_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171852_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171852_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171852_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171852_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_2.html#inst_tag_171853"  onclick="showContent('inst_tag_171853')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_autocal_enable</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_2.html#inst_tag_171853_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171853_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_2.html#inst_tag_171853_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_2.html#inst_tag_171853_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_3.html#inst_tag_171854"  onclick="showContent('inst_tag_171854')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_hscalib_code_gen.c_test_calib_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_3.html#inst_tag_171854_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171854_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171854_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_3.html#inst_tag_171854_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_3.html#inst_tag_171855"  onclick="showContent('inst_tag_171855')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_fscalib_code_gen.c_test_calib_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_3.html#inst_tag_171855_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171855_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171855_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_3.html#inst_tag_171855_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_3.html#inst_tag_171856"  onclick="showContent('inst_tag_171856')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_bccalib_code_gen.c_test_calib_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_3.html#inst_tag_171856_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171856_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171856_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_3.html#inst_tag_171856_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_3.html#inst_tag_171857"  onclick="showContent('inst_tag_171857')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_r_tune_fscalib_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_3.html#inst_tag_171857_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171857_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171857_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_3.html#inst_tag_171857_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_3.html#inst_tag_171858"  onclick="showContent('inst_tag_171858')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_r_tune_hscalib_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_3.html#inst_tag_171858_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171858_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171858_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_3.html#inst_tag_171858_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_3.html#inst_tag_171859"  onclick="showContent('inst_tag_171859')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_n_tune_hscalib_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_3.html#inst_tag_171859_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171859_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171859_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_3.html#inst_tag_171859_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_3.html#inst_tag_171860"  onclick="showContent('inst_tag_171860')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_suspendm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_3.html#inst_tag_171860_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171860_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171860_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_3.html#inst_tag_171860_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_3.html#inst_tag_171861"  onclick="showContent('inst_tag_171861')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_squelch_cnt_threshold_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_3.html#inst_tag_171861_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171861_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171861_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_3.html#inst_tag_171861_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_3.html#inst_tag_171862"  onclick="showContent('inst_tag_171862')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_lsfsdrv_en_mux_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_3.html#inst_tag_171862_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171862_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171862_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_3.html#inst_tag_171862_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_3.html#inst_tag_171863"  onclick="showContent('inst_tag_171863')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_fslsserial_sezero_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_3.html#inst_tag_171863_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171863_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171863_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_3.html#inst_tag_171863_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_3.html#inst_tag_171864"  onclick="showContent('inst_tag_171864')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_calib_done_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_3.html#inst_tag_171864_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171864_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171864_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_3.html#inst_tag_171864_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_3.html#inst_tag_171865"  onclick="showContent('inst_tag_171865')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_hsrx_sampler_calib_done_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_3.html#inst_tag_171865_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171865_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171865_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_3.html#inst_tag_171865_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_3.html#inst_tag_171866"  onclick="showContent('inst_tag_171866')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_pll_dig_top.COARSE_CODE.c_coarse_start_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_3.html#inst_tag_171866_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171866_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171866_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_3.html#inst_tag_171866_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_3.html#inst_tag_171867"  onclick="showContent('inst_tag_171867')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_tm_comp_override_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_3.html#inst_tag_171867_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171867_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171867_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_3.html#inst_tag_171867_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_3.html#inst_tag_171868"  onclick="showContent('inst_tag_171868')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_tm_res_calib_code_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_3.html#inst_tag_171868_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171868_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171868_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_3.html#inst_tag_171868_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1436_3.html#inst_tag_171869"  onclick="showContent('inst_tag_171869')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_linestate_checker.c_interrupt_active_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1436_3.html#inst_tag_171869_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171869_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1436_3.html#inst_tag_171869_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1436_3.html#inst_tag_171869_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a name="564190830"></a>
<a href="mod1436.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="564190830"></a>
<a href="mod1436.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="386076834"></a>
<a href="mod1436.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter RESET_VALUE=0,NUM_FLOPS=4 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171799_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_vco_pll_clk_gate.genblk1.u_data_sync_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171800_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ats_hsclock_gate.genblk1.u_data_sync_en_sync</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">16</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>d_out_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>genblk1.data_sync_flop[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>genblk1.meta_sync_flop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>genblk1.meta_prev_value</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>genblk1.meta_select</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="608616864"></a>
<a href="mod1436.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter RESET_VALUE=0,NUM_FLOPS=6 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171819_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_hsrcv_sync</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">20</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>d_out_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>genblk1.data_sync_flop[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>genblk1.meta_sync_flop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>genblk1.meta_prev_value</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>genblk1.meta_select</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1138944983"></a>
<a href="mod1436.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter RESET_VALUE,NUM_FLOPS=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171752_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_pll_coarse_code_done_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171753_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_ana_comp_out</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171754_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_clock_force</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171755_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_calib_spc_threshold</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171756_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_tm_multiple_calib</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171757_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_tm_manual_calib</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171758_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_squelch</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171759_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_lat_threshold_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171760_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_squelch_filter.c_ted_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171761_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_480_clk_gate.genblk1.u_data_sync_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171762_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_udc_bist_mux.c_bist_speed_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171763_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.u_async_apb_if_slv.u_sync_async_req</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171764_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_vdp_src_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171765_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_vdm_src_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171766_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_dp_vdat_ref_comp_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171767_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_dm_vdat_ref_comp_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171768_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_hstx_en_delayed_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171769_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_bc_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171770_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_float_comp_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171771_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_nonfloat_comp_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171772_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_float_a_comp_sts_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171773_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_b_c_comp_sts_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171774_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_tm_bc_delay_0_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171775_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_tm_otg_adp_bc_reset_cntrl_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171776_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_lsfs_eop_all_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171777_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_lsfs_timeout_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171778_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_hs_sync_conf_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171779_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_fs_eop_se0_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171780_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_ls_eop_se0_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171781_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_fs_preamble_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171782_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tx_hs_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171783_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tx_lsfs_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171784_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_rx_hs_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_0.html#inst_tag_171785_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_lsfs_dll_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171786_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_sync_det_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171787_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_eop_det_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171788_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_nrzi_dec_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171789_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bitunstuff_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171790_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_shift_reg_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171791_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_rx_cntrl_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171792_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_linestate_fs_cnt_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171793_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_linestate_ls_cnt_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171794_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.c_bist_mode_en_ref</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171795_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.bist_on_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171796_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.bist_mode_sel_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171797_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.databus_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171798_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_pll_pfd_pd_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171801_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_tm_clk_gate_mask_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171802_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_clk_off_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171803_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_hs_clock_gate_ack_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171804_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_reset_active_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171805_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_suspendm_sleepm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171806_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_chirp_mode_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171807_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_tx_top.c_udc_tx_hs.c_hsded_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171808_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171809_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_rst_first_valid_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171810_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_ted_squelch_ana_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171811_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_read_start_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171812_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_first_valid_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171813_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_long_eop_wr_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171814_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_long_eop_rd_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171815_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_lsfsrx_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171816_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_rxdp_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171817_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_rxdm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_1.html#inst_tag_171818_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_squelch_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171820_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdp_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171821_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171822_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171823_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_delay_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171824_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171825_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_standby_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171826_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_ana_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171827_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_core_en_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171828_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_en_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171829_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_core_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171830_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_iso_cnt_threshold_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171831_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_cnt_threshold_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171832_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_suspendm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171833_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_sleepm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171834_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_hs_clock_gate_ack_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171835_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_pll_clk_gate_ack_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171836_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_tm_pll_clkon_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171837_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_pll_coarse_code_done_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171838_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_ted_on</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171839_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_down_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171840_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_squelch_threshold</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171841_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_2_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171842_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_4_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171843_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_en_d</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171844_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfstx_en_d</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171845_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_txvalid_ungate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171846_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_0_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171847_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_2_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171848_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_4_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171849_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_6_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171850_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tm_spc_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171851_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_trigger</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171852_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_act_rst_cnt_threshold_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_2.html#inst_tag_171853_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_autocal_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_3.html#inst_tag_171854_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_hscalib_code_gen.c_test_calib_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_3.html#inst_tag_171855_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_fscalib_code_gen.c_test_calib_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_3.html#inst_tag_171856_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_bccalib_code_gen.c_test_calib_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_3.html#inst_tag_171857_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_r_tune_fscalib_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_3.html#inst_tag_171858_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_r_tune_hscalib_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_3.html#inst_tag_171859_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_n_tune_hscalib_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_3.html#inst_tag_171860_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_suspendm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_3.html#inst_tag_171861_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_squelch_cnt_threshold_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_3.html#inst_tag_171862_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_lsfsdrv_en_mux_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_3.html#inst_tag_171863_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_fslsserial_sezero_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_3.html#inst_tag_171864_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_calib_done_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_3.html#inst_tag_171865_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_hsrx_sampler_calib_done_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_3.html#inst_tag_171866_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_pll_dig_top.COARSE_CODE.c_coarse_start_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_3.html#inst_tag_171867_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_tm_comp_override_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_3.html#inst_tag_171868_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_tm_res_calib_code_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1436_3.html#inst_tag_171869_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_linestate_checker.c_interrupt_active_sync</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">20</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>d_out_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>genblk1.data_sync_flop[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>genblk1.meta_sync_flop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>genblk1.meta_prev_value</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>genblk1.meta_select</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="564190830"></a>
<a href="mod1436.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
