
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035791                       # Number of seconds simulated
sim_ticks                                 35790748878                       # Number of ticks simulated
final_tick                               565355128815                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  55445                       # Simulator instruction rate (inst/s)
host_op_rate                                    70031                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 900340                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887724                       # Number of bytes of host memory used
host_seconds                                 39752.49                       # Real time elapsed on the host
sim_insts                                  2204095485                       # Number of instructions simulated
sim_ops                                    2783891686                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2918784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3252992                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6174848                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1161216                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1161216                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        22803                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        25414                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 48241                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9072                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9072                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39340                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     81551353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     90889185                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               172526370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39340                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46492                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              85832                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32444585                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32444585                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32444585                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     81551353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     90889185                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              204970956                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85829135                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30989273                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25435911                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2020949                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13145067                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12085652                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3159609                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87465                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32058174                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170419474                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30989273                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15245261                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36620763                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10827214                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6821882                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15677655                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       800900                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84274171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.484492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.332880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47653408     56.55%     56.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3659852      4.34%     60.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3209399      3.81%     64.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3452204      4.10%     68.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2985997      3.54%     72.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1578760      1.87%     74.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1032573      1.23%     75.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2705827      3.21%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17996151     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84274171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361058                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.985567                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33714844                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6409329                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34842998                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       540084                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8766907                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5067492                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6535                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202070734                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50987                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8766907                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35385910                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2858962                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       870475                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33679579                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2712330                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195228587                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        14679                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1685228                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749675                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          245                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271260936                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910444755                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910444755                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103001672                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34019                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17997                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7238487                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19246488                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10023322                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241441                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3513744                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184011595                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34005                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147845415                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       279836                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61052012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186667699                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1961                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84274171                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.754338                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906574                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29999231     35.60%     35.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17782955     21.10%     56.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12146533     14.41%     71.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7653675      9.08%     80.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7471622      8.87%     89.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4436749      5.26%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3395669      4.03%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       737774      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       649963      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84274171                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083973     70.13%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            38      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203417     13.16%     83.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258164     16.70%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121636609     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2019383      1.37%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15768977     10.67%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8404424      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147845415                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.722555                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545592                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010454                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381790425                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245098685                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143707596                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149391007                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       264279                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7034359                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          504                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1093                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2281649                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          574                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8766907                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2071656                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162068                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184045600                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       341219                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19246488                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10023322                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17983                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        117554                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7247                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1093                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1238369                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127526                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365895                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145282524                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14813463                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2562887                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22990791                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588183                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8177328                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.692695                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143854743                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143707596                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93766616                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261858112                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.674345                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358082                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61627041                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2046668                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75507264                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.621326                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.169258                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30190701     39.98%     39.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20451386     27.09%     67.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8373567     11.09%     78.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4285616      5.68%     83.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3698316      4.90%     88.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1821299      2.41%     91.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2006300      2.66%     93.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1011639      1.34%     95.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3668440      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75507264                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3668440                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255887785                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376873170                       # The number of ROB writes
system.switch_cpus0.timesIdled                  44018                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1554964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.858291                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.858291                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.165106                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.165106                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655990347                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197173658                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189535397                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85829135                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30784734                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25019153                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2101715                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12955312                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12011485                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3249900                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89163                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30901531                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170727551                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30784734                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15261385                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37552311                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11277091                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6414739                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15136889                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       905524                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83997409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.511180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46445098     55.29%     55.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3305013      3.93%     59.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2660995      3.17%     62.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6483389      7.72%     70.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1747630      2.08%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2262818      2.69%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1637563      1.95%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          913740      1.09%     77.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18541163     22.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83997409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358675                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.989156                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32332734                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6225158                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36106521                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       246104                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9086883                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5258487                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42284                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     204108209                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82724                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9086883                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34700743                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1426478                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1296608                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33926569                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3560120                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196895347                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        37250                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1473668                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1102594                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         5003                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275695756                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    919158464                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    919158464                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169027600                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106668148                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39927                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22304                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9739063                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18357100                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9340794                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       145917                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2874261                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186207873                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38372                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147960477                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       288055                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64303389                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196297905                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5626                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83997409                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761489                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887544                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29171071     34.73%     34.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18134028     21.59%     56.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11765556     14.01%     70.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8764554     10.43%     80.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7563168      9.00%     89.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3901666      4.64%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3355659      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       626937      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       714770      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83997409                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         865890     71.03%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176676     14.49%     85.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       176533     14.48%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123276201     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2105320      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16372      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14687809      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7874775      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147960477                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.723896                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1219104                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008239                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381425522                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250550284                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144189270                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149179581                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       554487                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7232916                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2802                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          651                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2383697                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9086883                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         567543                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80951                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186246247                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       406870                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18357100                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9340794                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21999                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72499                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          651                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1258049                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1179855                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2437904                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145604389                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13778176                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2356088                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21442792                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20538059                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7664616                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.696445                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144284579                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144189270                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93956143                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        265278498                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.679957                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354179                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99022345                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121608988                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64638203                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32746                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2105952                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74910526                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623390                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140286                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29140498     38.90%     38.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20751504     27.70%     66.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8449014     11.28%     77.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4743970      6.33%     84.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3874878      5.17%     89.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1569366      2.09%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1864901      2.49%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       939362      1.25%     95.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3577033      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74910526                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99022345                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121608988                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18081281                       # Number of memory references committed
system.switch_cpus1.commit.loads             11124184                       # Number of loads committed
system.switch_cpus1.commit.membars              16373                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17472868                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109574131                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2475765                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3577033                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257580684                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381587128                       # The number of ROB writes
system.switch_cpus1.timesIdled                  47410                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1831726                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99022345                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121608988                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99022345                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.866765                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.866765                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.153715                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.153715                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       655037223                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199297567                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188350197                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32746                       # number of misc regfile writes
system.l2.replacements                          48242                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           810392                       # Total number of references to valid blocks.
system.l2.sampled_refs                          56434                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.359996                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            13.157081                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      2.108174                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3400.130985                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.001174                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2743.398367                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1133.394324                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            897.809895                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.001606                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000257                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.415055                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000244                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.334887                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.138354                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.109596                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        72847                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        46529                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  119376                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            26986                       # number of Writeback hits
system.l2.Writeback_hits::total                 26986                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        72847                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        46529                       # number of demand (read+write) hits
system.l2.demand_hits::total                   119376                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        72847                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        46529                       # number of overall hits
system.l2.overall_hits::total                  119376                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        22803                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        25414                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 48241                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        22803                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        25414                       # number of demand (read+write) misses
system.l2.demand_misses::total                  48241                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        22803                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        25414                       # number of overall misses
system.l2.overall_misses::total                 48241                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       429100                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1270610737                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       596504                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1344437685                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2616074026                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       429100                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1270610737                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       596504                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1344437685                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2616074026                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       429100                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1270610737                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       596504                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1344437685                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2616074026                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95650                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71943                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              167617                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        26986                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             26986                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95650                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71943                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               167617                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95650                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71943                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              167617                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.238400                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.353252                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.287805                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.238400                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.353252                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.287805                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.238400                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.353252                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.287805                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 39009.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55721.209358                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45884.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52901.459235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54229.266101                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 39009.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55721.209358                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45884.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52901.459235                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54229.266101                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 39009.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55721.209358                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45884.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52901.459235                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54229.266101                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9072                       # number of writebacks
system.l2.writebacks::total                      9072                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        22803                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        25414                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            48241                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        22803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        25414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             48241                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        22803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        25414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            48241                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       366830                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1139922787                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       521909                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1197775369                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2338586895                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       366830                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1139922787                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       521909                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1197775369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2338586895                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       366830                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1139922787                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       521909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1197775369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2338586895                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.238400                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.353252                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.287805                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.238400                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.353252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.287805                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.238400                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.353252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.287805                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 33348.181818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49990.035829                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40146.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47130.533131                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48477.164549                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 33348.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49990.035829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40146.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47130.533131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48477.164549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 33348.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49990.035829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40146.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47130.533131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48477.164549                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996528                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015685305                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843349.010889                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996528                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15677644                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15677644                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15677644                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15677644                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15677644                       # number of overall hits
system.cpu0.icache.overall_hits::total       15677644                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       480470                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       480470                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       480470                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       480470                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       480470                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       480470                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15677655                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15677655                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15677655                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15677655                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15677655                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15677655                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 43679.090909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43679.090909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 43679.090909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43679.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 43679.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43679.090909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       441440                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       441440                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       441440                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       441440                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       441440                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       441440                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40130.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 40130.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 40130.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 40130.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 40130.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 40130.909091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95650                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191911892                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95906                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2001.041562                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.497420                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.502580                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916006                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083994                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11647454                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11647454                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709475                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17119                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17119                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19356929                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19356929                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19356929                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19356929                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       357358                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       357358                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           50                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       357408                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        357408                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       357408                       # number of overall misses
system.cpu0.dcache.overall_misses::total       357408                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11261339266                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11261339266                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2119455                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2119455                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11263458721                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11263458721                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11263458721                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11263458721                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     12004812                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12004812                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19714337                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19714337                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19714337                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19714337                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029768                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029768                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018129                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018129                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018129                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018129                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31512.766654                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31512.766654                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 42389.100000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42389.100000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31514.288211                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31514.288211                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31514.288211                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31514.288211                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15372                       # number of writebacks
system.cpu0.dcache.writebacks::total            15372                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261708                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261708                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261758                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261758                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261758                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261758                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95650                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95650                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95650                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95650                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95650                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95650                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1901340480                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1901340480                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1901340480                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1901340480                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1901340480                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1901340480                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007968                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007968                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004852                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004852                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004852                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004852                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19878.102248                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19878.102248                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19878.102248                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19878.102248                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19878.102248                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19878.102248                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997080                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020217628                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056890.379032                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997080                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15136873                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15136873                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15136873                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15136873                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15136873                       # number of overall hits
system.cpu1.icache.overall_hits::total       15136873                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       784207                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       784207                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       784207                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       784207                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       784207                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       784207                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15136889                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15136889                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15136889                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15136889                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15136889                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15136889                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49012.937500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49012.937500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49012.937500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49012.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49012.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49012.937500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       628069                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       628069                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       628069                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       628069                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       628069                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       628069                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        48313                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        48313                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        48313                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        48313                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        48313                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        48313                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71943                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181163295                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72199                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2509.221665                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.713887                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.286113                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901226                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098774                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10467424                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10467424                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6924352                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6924352                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21586                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21586                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16373                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16373                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17391776                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17391776                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17391776                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17391776                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       152983                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       152983                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       152983                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        152983                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       152983                       # number of overall misses
system.cpu1.dcache.overall_misses::total       152983                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5566979072                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5566979072                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5566979072                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5566979072                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5566979072                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5566979072                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10620407                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10620407                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6924352                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6924352                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16373                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16373                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17544759                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17544759                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17544759                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17544759                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014405                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014405                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008720                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008720                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008720                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008720                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36389.527412                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36389.527412                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36389.527412                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36389.527412                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36389.527412                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36389.527412                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11614                       # number of writebacks
system.cpu1.dcache.writebacks::total            11614                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81040                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81040                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81040                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81040                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81040                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81040                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71943                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71943                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71943                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71943                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71943                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71943                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1762255494                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1762255494                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1762255494                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1762255494                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1762255494                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1762255494                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004101                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004101                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004101                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004101                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24495.162754                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24495.162754                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24495.162754                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24495.162754                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24495.162754                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24495.162754                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
