#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 18 09:15:41 2018
# Process ID: 16312
# Current directory: C:/Users/mloui/Documents/ROIC/roic_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9064 C:\Users\mloui\Documents\ROIC\roic_test\roic_test.xpr
# Log file: C:/Users/mloui/Documents/ROIC/roic_test/vivado.log
# Journal file: C:/Users/mloui/Documents/ROIC/roic_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mloui/Documents/ROIC/roic_test/roic_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxV/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 849.109 ; gain = 149.445
update_compile_order -fileset sources_1
oexit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 18 09:22:55 2018...
rces_1/bd/base_mb/base_mb.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <base_mb> from BD file <C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 918.617 ; gain = 63.203
set_property  ip_repo_paths  C:/Users/mloui/Documents/ROIC/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name pwmcore_v1_0_project -directory C:/Users/mloui/Documents/ROIC/roic_test/roic_test.tmp/pwmcore_v1_0_project c:/Users/mloui/Documents/ROIC/ip_repo/pwmcore_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxV/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1008.688 ; gain = 42.445
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/mloui/Documents/ROIC/ip_repo/pwmcore_1.0/src C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sources_1/new/pwm_core.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/mloui/Documents/ROIC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo'
create_bd_cell -type ip -vlnv nasa.gov:user:pwmcore:1.0 pwmcore_0
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins pwmcore_0/S00_AXI]
</pwmcore_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_0/Data> at <0x44A00000 [ 64K ]>
startgroup
make_bd_pins_external  [get_bd_pins pwmcore_0/pwm_out]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd> 
Wrote  : <C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ui/bd_c2e9b563.ui> 
launch_runs synth_1 -jobs 4
Wrote  : <C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd> 
Wrote  : <C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ui/bd_c2e9b563.ui> 
VHDL Output written to : C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/synth/base_mb.vhd
VHDL Output written to : C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/sim/base_mb.vhd
VHDL Output written to : C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/hdl/base_mb_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwmcore_0 .
Exporting to file C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/hw_handoff/base_mb.hwh
Generated Block Design Tcl file C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/hw_handoff/base_mb_bd.tcl
Generated Hardware Definition File C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/synth/base_mb.hwdef
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'base_mb_microblaze_0_axi_periph_0' found in library 'xil_defaultlib'
[Wed Jul 18 10:05:35 2018] Launched base_mb_clk_wiz_1_0_synth_1, base_mb_rst_clk_wiz_1_100M_0_synth_1, base_mb_microblaze_0_0_synth_1, base_mb_axi_uartlite_0_0_synth_1, base_mb_axi_gpio_0_0_synth_1, base_mb_mdm_1_0_synth_1, base_mb_dlmb_v10_0_synth_1, base_mb_dlmb_bram_if_cntlr_0_synth_1, base_mb_lmb_bram_0_synth_1, base_mb_xbar_0_synth_1, base_mb_ilmb_v10_0_synth_1, base_mb_ilmb_bram_if_cntlr_0_synth_1, base_mb_pwmcore_0_0_synth_1...
Run output will be captured here:
base_mb_clk_wiz_1_0_synth_1: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/base_mb_clk_wiz_1_0_synth_1/runme.log
base_mb_rst_clk_wiz_1_100M_0_synth_1: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/base_mb_rst_clk_wiz_1_100M_0_synth_1/runme.log
base_mb_microblaze_0_0_synth_1: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/base_mb_microblaze_0_0_synth_1/runme.log
base_mb_axi_uartlite_0_0_synth_1: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/base_mb_axi_uartlite_0_0_synth_1/runme.log
base_mb_axi_gpio_0_0_synth_1: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/base_mb_axi_gpio_0_0_synth_1/runme.log
base_mb_mdm_1_0_synth_1: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/base_mb_mdm_1_0_synth_1/runme.log
base_mb_dlmb_v10_0_synth_1: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/base_mb_dlmb_v10_0_synth_1/runme.log
base_mb_dlmb_bram_if_cntlr_0_synth_1: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/base_mb_dlmb_bram_if_cntlr_0_synth_1/runme.log
base_mb_lmb_bram_0_synth_1: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/base_mb_lmb_bram_0_synth_1/runme.log
base_mb_xbar_0_synth_1: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/base_mb_xbar_0_synth_1/runme.log
base_mb_ilmb_v10_0_synth_1: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/base_mb_ilmb_v10_0_synth_1/runme.log
base_mb_ilmb_bram_if_cntlr_0_synth_1: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/base_mb_ilmb_bram_if_cntlr_0_synth_1/runme.log
base_mb_pwmcore_0_0_synth_1: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/base_mb_pwmcore_0_0_synth_1/runme.log
[Wed Jul 18 10:05:36 2018] Launched synth_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1186.289 ; gain = 133.766
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 18 10:18:14 2018...
