Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 13:13:03 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 120 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.668        0.000                      0                 3366        0.042        0.000                      0                 3366        3.225        0.000                       0                  1430  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.668        0.000                      0                 3366        0.042        0.000                      0                 3366        3.225        0.000                       0                  1430  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 div_pipe0/quotient_msk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.732ns (22.565%)  route 2.512ns (77.435%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.035     0.035    div_pipe0/clk
    SLICE_X22Y136        FDRE                                         r  div_pipe0/quotient_msk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y136        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 r  div_pipe0/quotient_msk_reg[7]/Q
                         net (fo=3, routed)           0.356     0.490    div_pipe0/quotient_msk[7]
    SLICE_X21Y137        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.173     0.663 r  div_pipe0/quotient_msk[31]_i_8/O
                         net (fo=1, routed)           0.217     0.880    div_pipe0/quotient_msk[31]_i_8_n_1
    SLICE_X21Y137        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     1.058 r  div_pipe0/quotient_msk[31]_i_5__0/O
                         net (fo=1, routed)           0.171     1.229    div_pipe0/quotient_msk[31]_i_5__0_n_1
    SLICE_X22Y137        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     1.329 r  div_pipe0/quotient_msk[31]_i_2__0/O
                         net (fo=102, routed)         0.878     2.207    div_pipe0/quotient_msk_reg[3]_0
    SLICE_X24Y127        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.389 r  div_pipe0/quotient[31]_i_1__0/O
                         net (fo=32, routed)          0.890     3.279    div_pipe0/dividend
    SLICE_X22Y136        FDRE                                         r  div_pipe0/quotient_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.024     7.024    div_pipe0/clk
    SLICE_X22Y136        FDRE                                         r  div_pipe0/quotient_reg[12]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X22Y136        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042     6.947    div_pipe0/quotient_reg[12]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 div_pipe0/quotient_msk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.732ns (22.565%)  route 2.512ns (77.435%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.035     0.035    div_pipe0/clk
    SLICE_X22Y136        FDRE                                         r  div_pipe0/quotient_msk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y136        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 r  div_pipe0/quotient_msk_reg[7]/Q
                         net (fo=3, routed)           0.356     0.490    div_pipe0/quotient_msk[7]
    SLICE_X21Y137        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.173     0.663 r  div_pipe0/quotient_msk[31]_i_8/O
                         net (fo=1, routed)           0.217     0.880    div_pipe0/quotient_msk[31]_i_8_n_1
    SLICE_X21Y137        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     1.058 r  div_pipe0/quotient_msk[31]_i_5__0/O
                         net (fo=1, routed)           0.171     1.229    div_pipe0/quotient_msk[31]_i_5__0_n_1
    SLICE_X22Y137        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     1.329 r  div_pipe0/quotient_msk[31]_i_2__0/O
                         net (fo=102, routed)         0.878     2.207    div_pipe0/quotient_msk_reg[3]_0
    SLICE_X24Y127        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.389 r  div_pipe0/quotient[31]_i_1__0/O
                         net (fo=32, routed)          0.890     3.279    div_pipe0/dividend
    SLICE_X22Y136        FDRE                                         r  div_pipe0/quotient_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.024     7.024    div_pipe0/clk
    SLICE_X22Y136        FDRE                                         r  div_pipe0/quotient_reg[8]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X22Y136        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042     6.947    div_pipe0/quotient_reg[8]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 div_pipe0/quotient_msk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.699ns (21.851%)  route 2.500ns (78.149%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.035     0.035    div_pipe0/clk
    SLICE_X22Y136        FDRE                                         r  div_pipe0/quotient_msk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y136        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 r  div_pipe0/quotient_msk_reg[7]/Q
                         net (fo=3, routed)           0.356     0.490    div_pipe0/quotient_msk[7]
    SLICE_X21Y137        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.173     0.663 r  div_pipe0/quotient_msk[31]_i_8/O
                         net (fo=1, routed)           0.217     0.880    div_pipe0/quotient_msk[31]_i_8_n_1
    SLICE_X21Y137        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     1.058 r  div_pipe0/quotient_msk[31]_i_5__0/O
                         net (fo=1, routed)           0.171     1.229    div_pipe0/quotient_msk[31]_i_5__0_n_1
    SLICE_X22Y137        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     1.329 r  div_pipe0/quotient_msk[31]_i_2__0/O
                         net (fo=102, routed)         1.005     2.334    w_0/out_reg[31]_1
    SLICE_X23Y122        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     2.483 r  w_0/out[31]_i_1__0/O
                         net (fo=32, routed)          0.751     3.234    div_pipe0/out_reg[31]_0
    SLICE_X18Y136        FDRE                                         r  div_pipe0/out_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.024     7.024    div_pipe0/clk
    SLICE_X18Y136        FDRE                                         r  div_pipe0/out_reg[25]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y136        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072     6.917    div_pipe0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.698ns  (required time - arrival time)
  Source:                 fsm13/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.810ns (25.448%)  route 2.373ns (74.552%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.037     0.037    fsm13/clk
    SLICE_X24Y129        FDRE                                         r  fsm13/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm13/out_reg[1]/Q
                         net (fo=8, routed)           0.359     0.494    fsm13/out_reg_n_1_[1]
    SLICE_X25Y129        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.118     0.612 r  fsm13/quotient_msk[31]_i_8__0/O
                         net (fo=12, routed)          0.388     1.000    bin_read5_0/running_reg
    SLICE_X28Y126        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     1.182 r  bin_read5_0/running_i_2__0/O
                         net (fo=75, routed)          0.324     1.506    w_3/done_reg_2
    SLICE_X30Y127        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     1.655 f  w_3/done_i_2/O
                         net (fo=2, routed)           0.206     1.861    w_3/done_i_2_n_1
    SLICE_X30Y127        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     1.976 f  w_3/out[31]_i_4/O
                         net (fo=2, routed)           0.297     2.273    w_3/out[31]_i_4_n_1
    SLICE_X31Y130        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     2.421 r  w_3/out[31]_i_1/O
                         net (fo=32, routed)          0.799     3.220    div_pipe1/out_reg[31]_0
    SLICE_X33Y136        FDRE                                         r  div_pipe1/out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.025     7.025    div_pipe1/clk
    SLICE_X33Y136        FDRE                                         r  div_pipe1/out_reg[11]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X33Y136        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072     6.918    div_pipe1/out_reg[11]
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -3.220    
  -------------------------------------------------------------------
                         slack                                  3.698    

Slack (MET) :             3.698ns  (required time - arrival time)
  Source:                 fsm13/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.810ns (25.448%)  route 2.373ns (74.552%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.037     0.037    fsm13/clk
    SLICE_X24Y129        FDRE                                         r  fsm13/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm13/out_reg[1]/Q
                         net (fo=8, routed)           0.359     0.494    fsm13/out_reg_n_1_[1]
    SLICE_X25Y129        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.118     0.612 r  fsm13/quotient_msk[31]_i_8__0/O
                         net (fo=12, routed)          0.388     1.000    bin_read5_0/running_reg
    SLICE_X28Y126        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     1.182 r  bin_read5_0/running_i_2__0/O
                         net (fo=75, routed)          0.324     1.506    w_3/done_reg_2
    SLICE_X30Y127        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     1.655 f  w_3/done_i_2/O
                         net (fo=2, routed)           0.206     1.861    w_3/done_i_2_n_1
    SLICE_X30Y127        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     1.976 f  w_3/out[31]_i_4/O
                         net (fo=2, routed)           0.297     2.273    w_3/out[31]_i_4_n_1
    SLICE_X31Y130        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     2.421 r  w_3/out[31]_i_1/O
                         net (fo=32, routed)          0.799     3.220    div_pipe1/out_reg[31]_0
    SLICE_X33Y136        FDRE                                         r  div_pipe1/out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.025     7.025    div_pipe1/clk
    SLICE_X33Y136        FDRE                                         r  div_pipe1/out_reg[14]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X33Y136        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072     6.918    div_pipe1/out_reg[14]
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -3.220    
  -------------------------------------------------------------------
                         slack                                  3.698    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 fsm13/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.810ns (25.464%)  route 2.371ns (74.536%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.037     0.037    fsm13/clk
    SLICE_X24Y129        FDRE                                         r  fsm13/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm13/out_reg[1]/Q
                         net (fo=8, routed)           0.359     0.494    fsm13/out_reg_n_1_[1]
    SLICE_X25Y129        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.118     0.612 r  fsm13/quotient_msk[31]_i_8__0/O
                         net (fo=12, routed)          0.388     1.000    bin_read5_0/running_reg
    SLICE_X28Y126        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     1.182 r  bin_read5_0/running_i_2__0/O
                         net (fo=75, routed)          0.324     1.506    w_3/done_reg_2
    SLICE_X30Y127        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     1.655 f  w_3/done_i_2/O
                         net (fo=2, routed)           0.206     1.861    w_3/done_i_2_n_1
    SLICE_X30Y127        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     1.976 f  w_3/out[31]_i_4/O
                         net (fo=2, routed)           0.297     2.273    w_3/out[31]_i_4_n_1
    SLICE_X31Y130        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     2.421 r  w_3/out[31]_i_1/O
                         net (fo=32, routed)          0.797     3.218    div_pipe1/out_reg[31]_0
    SLICE_X34Y135        FDRE                                         r  div_pipe1/out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.026     7.026    div_pipe1/clk
    SLICE_X34Y135        FDRE                                         r  div_pipe1/out_reg[17]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y135        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe1/out_reg[17]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.218    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 fsm13/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/out_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.810ns (25.464%)  route 2.371ns (74.536%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.037     0.037    fsm13/clk
    SLICE_X24Y129        FDRE                                         r  fsm13/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm13/out_reg[1]/Q
                         net (fo=8, routed)           0.359     0.494    fsm13/out_reg_n_1_[1]
    SLICE_X25Y129        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.118     0.612 r  fsm13/quotient_msk[31]_i_8__0/O
                         net (fo=12, routed)          0.388     1.000    bin_read5_0/running_reg
    SLICE_X28Y126        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     1.182 r  bin_read5_0/running_i_2__0/O
                         net (fo=75, routed)          0.324     1.506    w_3/done_reg_2
    SLICE_X30Y127        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     1.655 f  w_3/done_i_2/O
                         net (fo=2, routed)           0.206     1.861    w_3/done_i_2_n_1
    SLICE_X30Y127        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     1.976 f  w_3/out[31]_i_4/O
                         net (fo=2, routed)           0.297     2.273    w_3/out[31]_i_4_n_1
    SLICE_X31Y130        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     2.421 r  w_3/out[31]_i_1/O
                         net (fo=32, routed)          0.797     3.218    div_pipe1/out_reg[31]_0
    SLICE_X34Y135        FDRE                                         r  div_pipe1/out_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.026     7.026    div_pipe1/clk
    SLICE_X34Y135        FDRE                                         r  div_pipe1/out_reg[24]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y135        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe1/out_reg[24]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.218    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 fsm13/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/out_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.810ns (25.464%)  route 2.371ns (74.536%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.037     0.037    fsm13/clk
    SLICE_X24Y129        FDRE                                         r  fsm13/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm13/out_reg[1]/Q
                         net (fo=8, routed)           0.359     0.494    fsm13/out_reg_n_1_[1]
    SLICE_X25Y129        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.118     0.612 r  fsm13/quotient_msk[31]_i_8__0/O
                         net (fo=12, routed)          0.388     1.000    bin_read5_0/running_reg
    SLICE_X28Y126        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     1.182 r  bin_read5_0/running_i_2__0/O
                         net (fo=75, routed)          0.324     1.506    w_3/done_reg_2
    SLICE_X30Y127        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     1.655 f  w_3/done_i_2/O
                         net (fo=2, routed)           0.206     1.861    w_3/done_i_2_n_1
    SLICE_X30Y127        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     1.976 f  w_3/out[31]_i_4/O
                         net (fo=2, routed)           0.297     2.273    w_3/out[31]_i_4_n_1
    SLICE_X31Y130        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     2.421 r  w_3/out[31]_i_1/O
                         net (fo=32, routed)          0.797     3.218    div_pipe1/out_reg[31]_0
    SLICE_X34Y135        FDRE                                         r  div_pipe1/out_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.026     7.026    div_pipe1/clk
    SLICE_X34Y135        FDRE                                         r  div_pipe1/out_reg[25]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y135        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe1/out_reg[25]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.218    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 fsm13/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/out_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.810ns (25.464%)  route 2.371ns (74.536%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.037     0.037    fsm13/clk
    SLICE_X24Y129        FDRE                                         r  fsm13/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm13/out_reg[1]/Q
                         net (fo=8, routed)           0.359     0.494    fsm13/out_reg_n_1_[1]
    SLICE_X25Y129        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.118     0.612 r  fsm13/quotient_msk[31]_i_8__0/O
                         net (fo=12, routed)          0.388     1.000    bin_read5_0/running_reg
    SLICE_X28Y126        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     1.182 r  bin_read5_0/running_i_2__0/O
                         net (fo=75, routed)          0.324     1.506    w_3/done_reg_2
    SLICE_X30Y127        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     1.655 f  w_3/done_i_2/O
                         net (fo=2, routed)           0.206     1.861    w_3/done_i_2_n_1
    SLICE_X30Y127        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     1.976 f  w_3/out[31]_i_4/O
                         net (fo=2, routed)           0.297     2.273    w_3/out[31]_i_4_n_1
    SLICE_X31Y130        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     2.421 r  w_3/out[31]_i_1/O
                         net (fo=32, routed)          0.797     3.218    div_pipe1/out_reg[31]_0
    SLICE_X34Y135        FDRE                                         r  div_pipe1/out_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.026     7.026    div_pipe1/clk
    SLICE_X34Y135        FDRE                                         r  div_pipe1/out_reg[27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y135        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe1/out_reg[27]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.218    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 fsm15/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_3/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.993ns (30.348%)  route 2.279ns (69.652%))
  Logic Levels:           9  (CARRY8=4 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.037     0.037    fsm15/clk
    SLICE_X24Y134        FDRE                                         r  fsm15/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y134        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm15/out_reg[2]/Q
                         net (fo=17, routed)          0.221     0.353    fsm15/fsm15_out[2]
    SLICE_X24Y134        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     0.489 r  fsm15/x_int0_write_en_INST_0_i_3/O
                         net (fo=34, routed)          0.448     0.937    fsm12/done_buf_reg[0]
    SLICE_X26Y131        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.118     1.055 f  fsm12/out[1]_i_3__1/O
                         net (fo=4, routed)           0.211     1.266    fsm11/out_reg[1]_0
    SLICE_X26Y130        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     1.382 r  fsm11/out[31]_i_3__3/O
                         net (fo=96, routed)          0.959     2.341    w_3/out_reg[31]_i_4_0
    SLICE_X29Y125        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     2.489 r  w_3/out[7]_i_12__1/O
                         net (fo=1, routed)           0.017     2.506    w_3/out[7]_i_12__1_n_1
    SLICE_X29Y125        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     2.656 r  w_3/out_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     2.684    w_3/out_reg[7]_i_2_n_1
    SLICE_X29Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.707 r  w_3/out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     2.735    w_3/out_reg[15]_i_2_n_1
    SLICE_X29Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.758 r  w_3/out_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     2.786    w_3/out_reg[23]_i_2_n_1
    SLICE_X29Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.872 r  w_3/out_reg[31]_i_4/O[2]
                         net (fo=1, routed)           0.262     3.134    fsm11/out[26]
    SLICE_X29Y129        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     3.232 r  fsm11/out[26]_i_1__1/O
                         net (fo=1, routed)           0.077     3.309    w_3/D[26]
    SLICE_X29Y129        FDRE                                         r  w_3/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.026     7.026    w_3/clk
    SLICE_X29Y129        FDRE                                         r  w_3/out_reg[26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y129        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    w_3/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -3.309    
  -------------------------------------------------------------------
                         slack                                  3.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.426%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X20Y121        FDRE                                         r  mult_pipe0/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.056     0.107    mult_pipe0/p_1_in[4]
    SLICE_X21Y121        FDRE                                         r  mult_pipe0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    mult_pipe0/clk
    SLICE_X21Y121        FDRE                                         r  mult_pipe0/out_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y121        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.037ns (38.947%)  route 0.058ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X20Y121        FDRE                                         r  mult_pipe0/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y121        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe0/out_reg[14]/Q
                         net (fo=1, routed)           0.058     0.108    bin_read0_0/out[14]
    SLICE_X21Y121        FDRE                                         r  bin_read0_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X21Y121        FDRE                                         r  bin_read0_0/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y121        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X20Y121        FDRE                                         r  mult_pipe0/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y121        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.055     0.107    mult_pipe0/p_1_in[6]
    SLICE_X21Y121        FDRE                                         r  mult_pipe0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    mult_pipe0/clk
    SLICE_X21Y121        FDRE                                         r  mult_pipe0/out_reg[6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y121        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X23Y137        FDRE                                         r  div_pipe0/quotient_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[10]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[10]
    SLICE_X23Y137        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe0/quotient[10]_i_1__0/O
                         net (fo=1, routed)           0.016     0.106    div_pipe0/quotient[10]_i_1__0_n_1
    SLICE_X23Y137        FDRE                                         r  div_pipe0/quotient_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X23Y137        FDRE                                         r  div_pipe0/quotient_reg[10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y137        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X23Y137        FDRE                                         r  div_pipe0/quotient_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y137        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[13]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[13]
    SLICE_X23Y137        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[13]_i_1__0/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[13]_i_1__0_n_1
    SLICE_X23Y137        FDRE                                         r  div_pipe0/quotient_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X23Y137        FDRE                                         r  div_pipe0/quotient_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y137        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X22Y138        FDRE                                         r  div_pipe0/quotient_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y138        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[14]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[14]
    SLICE_X22Y138        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe0/quotient[14]_i_1__0/O
                         net (fo=1, routed)           0.016     0.106    div_pipe0/quotient[14]_i_1__0_n_1
    SLICE_X22Y138        FDRE                                         r  div_pipe0/quotient_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X22Y138        FDRE                                         r  div_pipe0/quotient_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y138        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X22Y138        FDRE                                         r  div_pipe0/quotient_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y138        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[19]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[19]
    SLICE_X22Y138        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[19]_i_1__0/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[19]_i_1__0_n_1
    SLICE_X22Y138        FDRE                                         r  div_pipe0/quotient_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X22Y138        FDRE                                         r  div_pipe0/quotient_reg[19]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y138        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe1/clk
    SLICE_X33Y134        FDRE                                         r  div_pipe1/quotient_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y134        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[15]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe1/quotient[15]
    SLICE_X33Y134        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe1/quotient[15]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe1/quotient[15]_i_1_n_1
    SLICE_X33Y134        FDRE                                         r  div_pipe1/quotient_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    div_pipe1/clk
    SLICE_X33Y134        FDRE                                         r  div_pipe1/quotient_reg[15]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y134        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe1/clk
    SLICE_X33Y135        FDRE                                         r  div_pipe1/quotient_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[16]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe1/quotient[16]
    SLICE_X33Y135        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe1/quotient[16]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe1/quotient[16]_i_1_n_1
    SLICE_X33Y135        FDRE                                         r  div_pipe1/quotient_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    div_pipe1/clk
    SLICE_X33Y135        FDRE                                         r  div_pipe1/quotient_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y135        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe1/clk
    SLICE_X35Y135        FDRE                                         r  div_pipe1/quotient_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y135        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[4]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe1/quotient[4]
    SLICE_X35Y135        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe1/quotient[4]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe1/quotient[4]_i_1_n_1
    SLICE_X35Y135        FDRE                                         r  div_pipe1/quotient_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    div_pipe1/clk
    SLICE_X35Y135        FDRE                                         r  div_pipe1/quotient_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y135        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y48  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y50  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y59  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y58  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y56  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y58  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y52  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y54  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X20Y129  A_i_k_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y121  A_i_k_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y129  A_i_k_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y121  A_i_k_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y121  A_i_k_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y120  A_i_k_0/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y120  A_i_k_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y121  A_i_k_0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y121  A_i_k_0/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y121  A_i_k_0/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y123  A_i_k_0/out_reg[15]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y122  A_i_k_0/out_reg[16]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y129  A_i_k_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y129  A_i_k_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y121  A_i_k_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y121  A_i_k_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y121  A_i_k_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y121  A_i_k_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y120  A_i_k_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y120  A_i_k_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y120  A_i_k_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y120  A_i_k_0/out_reg[12]/C



