# 0.13Î¼m CMOS Logic Process Overview  
ï¼ˆ0.13Î¼m CMOSãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹ã®å…¨ä½“æ¦‚è¦ï¼‰

## ğŸ”¸ Process Generation / ä¸–ä»£åŒºåˆ†

This process represents a mainstream 0.13Î¼m CMOS logic technology widely used around 2002â€“2004.  
æœ¬ãƒ—ãƒ­ã‚»ã‚¹ã¯ã€2002ã€œ2004å¹´é ƒã«åºƒãæ¡ç”¨ã•ã‚ŒãŸ130nmä¸–ä»£ã®CMOSãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹ã§ã™ã€‚

| Technology | Evolution from 0.18Î¼m |  
|------------|------------------------|  
| Interconnect | Al â†’ **Cu (full integration)**  
| Interlayer Dielectric | SiOâ‚‚ â†’ **Low-k (e.g., SiCOH)**  
| Gate Dielectric | SiOâ‚‚ â†’ **SiON**  
| Isolation | LOCOS â†’ **STI (Shallow Trench Isolation)**  
| Silicide | TiSiâ‚‚ â†’ **CoSiâ‚‚ / NiSi**  
| Metallization | Single-layer â†’ **Dual Damascene Cu**  
| LDD Structure | Single â†’ **2-step LDD (LDD1 + SDE)**  
| Node Design Rule | 0.18Î¼m â†’ **0.13Î¼m (min gate ~70nm)**  

---

## ğŸ”¸ Process Stack / æ§‹é€ ã‚¹ã‚¿ãƒƒã‚¯æ¦‚è¦

| Layer | Function / æ©Ÿèƒ½ |
|-------|----------------|
| 1. Well Formation | P/Nã‚¦ã‚§ãƒ«ã¨ãƒãƒ£ãƒãƒ«å½¢æˆ |
| 2. STI Isolation | ç´ å­é–“çµ¶ç¸æ§‹é€ ï¼ˆæµ…æºï¼‰ |
| 3. Gate Stack | SiON + Polyã‚²ãƒ¼ãƒˆæ§‹é€  |
| 4. Source/Drain + Salicide | æ‹¡æ•£å±¤ã¨ä½æŠµæŠ—æ¥è§¦å±¤ |
| 5. ILD & Metal Layers | å±¤é–“çµ¶ç¸è†œã¨Cuå¤šå±¤é…ç·š |
| 6. Passivation & Pad | ãƒãƒƒãƒ—ä¿è­·è†œã¨æ¥ç¶šç”¨é–‹å£ |
| 7. Electrical Test | è£½å“ç‰¹æ€§ã®æ¤œæŸ»å·¥ç¨‹ |

---

## ğŸ”¸ Technology Highlights / æŠ€è¡“çš„ãªè¦ç‚¹

| Key Feature | Description / èª¬æ˜ |
|-------------|------------------|
| Isolation | STI for high-density isolation (no more LOCOS) |
| Gate Dielectric | Ultra-thin SiON (~15Ã…) for low leakage |
| Interconnect | Dual Damascene Cu with Low-k ILD |
| Doping | Tilted LDD, S/D, HALO implant (if included) |
| Salicide | Self-aligned CoSiâ‚‚ or NiSi for low contact resistance |
| CMP | Widely used in STI, ILD, and Cu planarization |
| Mask Count | ~24â€“30 (using optical lithography) |

---

## ğŸ”¸ Simplified Flow / ç°¡ç•¥ãƒ—ãƒ­ã‚»ã‚¹æµã‚Œå›³

```
[Well Formation]
 â†’ [STI Isolation]
 â†’ [Gate Oxide + Poly]
 â†’ [LDD1]
 â†’ [Sidewall Spacer]
 â†’ [S/D Implant (LDD2)]
 â†’ [Salicide]
 â†’ [ILD + VIA + Cu Metal (M1â€“M5)]
 â†’ [Passivation]
 â†’ [Pad Opening]
 â†’ [E-Test]
```

---

## ğŸ”¸ Glossary / ç”¨èªè£œè¶³

- **STI (Shallow Trench Isolation)**  
ã€€æµ…ã„æºã§ç´ å­é–“ã‚’é›»æ°—çš„ã«çµ¶ç¸ã™ã‚‹æ§‹é€ ã€‚LOCOSã®å¾Œç¶™æŠ€è¡“ã€‚  

- **Dual Damascene**  
ã€€ãƒ“ã‚¢ã¨ãƒ¡ã‚¿ãƒ«ã‚’åŒä¸€ãƒ—ãƒ­ã‚»ã‚¹ã§å½¢æˆã™ã‚‹Cué…ç·šæŠ€è¡“ã€‚å·¥ç¨‹çŸ­ç¸®ã¨ã‚¢ã‚¹ãƒšã‚¯ãƒˆæ¯”ã®æ”¹å–„ã«å¯„ä¸ã€‚  

- **Salicide (Self-Aligned Silicide)**  
ã€€ã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³ã‚„ã‚²ãƒ¼ãƒˆä¸Šã«å½¢æˆã•ã‚Œã‚‹ä½æŠµæŠ—é‡‘å±ã‚·ãƒªã‚µã‚¤ãƒ‰ã€‚è‡ªå·±æ•´åˆå‹ã§ãƒã‚¹ã‚¯ä¸è¦ã€‚  

- **LDD (Lightly Doped Drain)**  
ã€€çŸ­ãƒãƒ£ãƒãƒ«åŠ¹æœã‚„ãƒ›ãƒƒãƒˆã‚­ãƒ£ãƒªã‚¢åŠ£åŒ–ã‚’æŠ‘ãˆã‚‹ãŸã‚ã®è»½åº¦ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°æ§‹é€ ã€‚

---
