# This is bug free design

![image](https://user-images.githubusercontent.com/109347684/182194840-8ebc30c9-a913-4b9d-9d01-df182657f1d7.png)


# Test scenario 

The RTL is being in Verilog HDL, the functional verification is carried using python's frame work

assert is used to compare RTL design's output with python's model

![image](https://user-images.githubusercontent.com/109347684/182196235-16673319-2b99-47b1-838c-1492394819f0.png)
