{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367786234516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367786234518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  5 16:37:14 2013 " "Processing started: Sun May  5 16:37:14 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367786234518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367786234518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EISDSPProc -c EISDSPProc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EISDSPProc -c EISDSPProc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367786234518 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1367786234626 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EISDSPProc EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"EISDSPProc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1367786234640 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1367786234682 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1367786234682 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1367786234917 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1367786234935 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1367786235347 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1367786235347 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1367786235347 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1367786235347 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 656 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1367786235356 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 657 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1367786235356 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 658 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1367786235356 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1367786235356 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "279 279 " "No exact pin location assignment(s) for 279 pins of 279 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[0\] " "Pin DRAM_DQ\[0\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 435 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[1\] " "Pin DRAM_DQ\[1\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 436 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[2\] " "Pin DRAM_DQ\[2\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 437 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[3\] " "Pin DRAM_DQ\[3\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 438 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[4\] " "Pin DRAM_DQ\[4\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[4] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 439 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[5\] " "Pin DRAM_DQ\[5\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[5] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 440 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[6\] " "Pin DRAM_DQ\[6\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[6] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 441 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[7\] " "Pin DRAM_DQ\[7\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[7] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 442 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[8\] " "Pin DRAM_DQ\[8\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[8] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 443 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[9\] " "Pin DRAM_DQ\[9\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[9] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 444 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[10\] " "Pin DRAM_DQ\[10\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[10] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 445 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[11\] " "Pin DRAM_DQ\[11\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[11] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 446 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[12\] " "Pin DRAM_DQ\[12\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[12] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 447 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[13\] " "Pin DRAM_DQ\[13\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[13] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 448 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[14\] " "Pin DRAM_DQ\[14\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[14] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 449 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[15\] " "Pin DRAM_DQ\[15\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[15] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 450 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_DQ\[0\] " "Pin FL_DQ\[0\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 463 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_DQ\[1\] " "Pin FL_DQ\[1\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 464 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_DQ\[2\] " "Pin FL_DQ\[2\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 465 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_DQ\[3\] " "Pin FL_DQ\[3\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 466 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_DQ\[4\] " "Pin FL_DQ\[4\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[4] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 467 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_DQ\[5\] " "Pin FL_DQ\[5\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[5] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 468 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_DQ\[6\] " "Pin FL_DQ\[6\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[6] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 469 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_DQ\[7\] " "Pin FL_DQ\[7\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[7] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 470 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[0\] " "Pin SRAM_DQ\[0\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 493 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[1\] " "Pin SRAM_DQ\[1\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 494 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[2\] " "Pin SRAM_DQ\[2\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 495 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[3\] " "Pin SRAM_DQ\[3\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 496 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[4\] " "Pin SRAM_DQ\[4\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[4] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 497 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[5\] " "Pin SRAM_DQ\[5\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[5] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 498 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[6\] " "Pin SRAM_DQ\[6\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[6] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 499 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[7\] " "Pin SRAM_DQ\[7\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[7] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 500 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[8\] " "Pin SRAM_DQ\[8\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[8] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 501 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[9\] " "Pin SRAM_DQ\[9\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[9] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 502 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[10\] " "Pin SRAM_DQ\[10\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[10] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 503 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[11\] " "Pin SRAM_DQ\[11\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[11] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 504 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[12\] " "Pin SRAM_DQ\[12\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[12] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 505 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[13\] " "Pin SRAM_DQ\[13\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[13] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 506 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[14\] " "Pin SRAM_DQ\[14\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[14] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 507 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[15\] " "Pin SRAM_DQ\[15\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[15] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 508 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2C_SDAT " "Pin I2C_SDAT not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { I2C_SDAT } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 57 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 634 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PS2_DAT " "Pin PS2_DAT not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { PS2_DAT } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 60 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 636 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_BCLK " "Pin AUD_BCLK not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 78 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 648 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[0\] " "Pin GPIO_0\[0\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 539 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[1\] " "Pin GPIO_0\[1\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 540 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[2\] " "Pin GPIO_0\[2\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 541 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[3\] " "Pin GPIO_0\[3\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 542 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[4\] " "Pin GPIO_0\[4\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[4] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 543 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[5\] " "Pin GPIO_0\[5\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[5] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 544 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[6\] " "Pin GPIO_0\[6\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[6] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 545 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[7\] " "Pin GPIO_0\[7\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[7] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 546 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[8\] " "Pin GPIO_0\[8\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[8] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 547 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[9\] " "Pin GPIO_0\[9\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[9] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 548 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[10\] " "Pin GPIO_0\[10\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[10] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 549 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[11\] " "Pin GPIO_0\[11\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[11] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 550 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[12\] " "Pin GPIO_0\[12\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[12] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 551 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[13\] " "Pin GPIO_0\[13\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[13] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 552 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[14\] " "Pin GPIO_0\[14\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[14] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 553 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[15\] " "Pin GPIO_0\[15\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[15] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 554 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[16\] " "Pin GPIO_0\[16\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[16] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 555 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[17\] " "Pin GPIO_0\[17\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[17] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 556 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[18\] " "Pin GPIO_0\[18\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[18] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 557 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[19\] " "Pin GPIO_0\[19\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[19] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 558 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[20\] " "Pin GPIO_0\[20\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[20] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 559 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[21\] " "Pin GPIO_0\[21\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[21] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 560 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[22\] " "Pin GPIO_0\[22\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[22] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 561 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[23\] " "Pin GPIO_0\[23\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[23] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 562 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[24\] " "Pin GPIO_0\[24\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[24] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 563 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[25\] " "Pin GPIO_0\[25\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[25] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 564 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[26\] " "Pin GPIO_0\[26\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[26] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 565 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[27\] " "Pin GPIO_0\[27\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[27] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 566 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[28\] " "Pin GPIO_0\[28\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[28] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 567 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[29\] " "Pin GPIO_0\[29\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[29] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 568 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[30\] " "Pin GPIO_0\[30\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[30] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 569 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[31\] " "Pin GPIO_0\[31\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[31] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 570 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[32\] " "Pin GPIO_0\[32\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[32] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 571 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[33\] " "Pin GPIO_0\[33\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[33] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 572 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[34\] " "Pin GPIO_0\[34\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[34] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 573 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[35\] " "Pin GPIO_0\[35\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[35] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 574 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[0\] " "Pin GPIO_1\[0\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 575 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[1\] " "Pin GPIO_1\[1\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 576 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[2\] " "Pin GPIO_1\[2\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 577 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[3\] " "Pin GPIO_1\[3\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 578 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[4\] " "Pin GPIO_1\[4\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[4] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 579 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[5\] " "Pin GPIO_1\[5\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[5] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 580 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[6\] " "Pin GPIO_1\[6\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[6] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 581 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[7\] " "Pin GPIO_1\[7\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[7] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 582 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[8\] " "Pin GPIO_1\[8\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[8] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 583 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[9\] " "Pin GPIO_1\[9\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[9] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 584 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[10\] " "Pin GPIO_1\[10\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[10] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 585 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[11\] " "Pin GPIO_1\[11\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[11] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 586 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[12\] " "Pin GPIO_1\[12\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[12] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 587 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[13\] " "Pin GPIO_1\[13\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[13] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 588 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[14\] " "Pin GPIO_1\[14\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[14] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 589 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[15\] " "Pin GPIO_1\[15\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[15] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 590 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[16\] " "Pin GPIO_1\[16\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[16] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 591 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[17\] " "Pin GPIO_1\[17\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[17] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 592 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[18\] " "Pin GPIO_1\[18\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[18] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 593 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[19\] " "Pin GPIO_1\[19\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[19] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 594 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[20\] " "Pin GPIO_1\[20\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[20] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 595 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[21\] " "Pin GPIO_1\[21\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[21] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 596 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[22\] " "Pin GPIO_1\[22\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[22] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 597 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[23\] " "Pin GPIO_1\[23\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[23] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 598 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[24\] " "Pin GPIO_1\[24\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[24] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 599 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[25\] " "Pin GPIO_1\[25\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[25] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 600 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[26\] " "Pin GPIO_1\[26\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[26] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 601 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[27\] " "Pin GPIO_1\[27\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[27] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 602 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[28\] " "Pin GPIO_1\[28\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[28] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 603 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[29\] " "Pin GPIO_1\[29\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[29] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 604 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[30\] " "Pin GPIO_1\[30\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[30] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 605 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[31\] " "Pin GPIO_1\[31\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[31] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 606 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[32\] " "Pin GPIO_1\[32\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[32] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 607 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[33\] " "Pin GPIO_1\[33\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[33] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 608 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[34\] " "Pin GPIO_1\[34\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[34] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 609 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[35\] " "Pin GPIO_1\[35\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[35] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 610 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_24\[0\] " "Pin CLOCK_24\[0\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { CLOCK_24[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 4 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 371 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_24\[1\] " "Pin CLOCK_24\[1\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { CLOCK_24[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 4 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_24[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 372 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_27\[0\] " "Pin CLOCK_27\[0\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { CLOCK_27[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 5 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_27[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 373 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_27\[1\] " "Pin CLOCK_27\[1\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { CLOCK_27[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 5 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_27[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 374 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_50 " "Pin CLOCK_50 not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 6 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 611 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_CLOCK " "Pin EXT_CLOCK not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EXT_CLOCK } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 7 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EXT_CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 612 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { KEY[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 9 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 375 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[1\] " "Pin KEY\[1\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { KEY[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 9 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 376 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[2\] " "Pin KEY\[2\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { KEY[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 9 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 377 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[3\] " "Pin KEY\[3\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { KEY[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 9 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 378 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SW[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 379 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SW[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 380 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SW[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 381 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Pin SW\[3\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SW[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 382 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SW[4] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 383 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\] " "Pin SW\[5\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SW[5] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 384 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\] " "Pin SW\[6\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SW[6] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 385 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Pin SW\[7\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SW[7] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 386 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[8\] " "Pin SW\[8\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SW[8] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 387 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[9\] " "Pin SW\[9\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SW[9] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 388 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[0\] " "Pin HEX0\[0\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX0[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 389 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[1\] " "Pin HEX0\[1\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX0[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 390 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[2\] " "Pin HEX0\[2\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX0[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 391 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[3\] " "Pin HEX0\[3\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX0[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 392 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[4\] " "Pin HEX0\[4\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX0[4] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 393 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[5\] " "Pin HEX0\[5\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX0[5] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 394 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[6\] " "Pin HEX0\[6\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX0[6] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 395 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[0\] " "Pin HEX1\[0\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX1[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 396 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[1\] " "Pin HEX1\[1\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX1[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 397 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[2\] " "Pin HEX1\[2\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX1[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 398 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[3\] " "Pin HEX1\[3\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX1[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 399 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[4\] " "Pin HEX1\[4\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX1[4] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 400 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[5\] " "Pin HEX1\[5\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX1[5] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 401 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[6\] " "Pin HEX1\[6\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX1[6] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 402 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[0\] " "Pin HEX2\[0\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX2[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 403 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[1\] " "Pin HEX2\[1\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX2[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 404 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[2\] " "Pin HEX2\[2\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX2[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 405 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[3\] " "Pin HEX2\[3\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX2[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 406 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[4\] " "Pin HEX2\[4\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX2[4] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 407 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[5\] " "Pin HEX2\[5\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX2[5] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 408 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[6\] " "Pin HEX2\[6\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX2[6] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 409 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[0\] " "Pin HEX3\[0\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX3[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 410 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[1\] " "Pin HEX3\[1\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX3[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 411 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[2\] " "Pin HEX3\[2\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX3[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 412 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[3\] " "Pin HEX3\[3\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX3[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 413 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[4\] " "Pin HEX3\[4\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX3[4] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 414 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[5\] " "Pin HEX3\[5\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX3[5] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 415 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[6\] " "Pin HEX3\[6\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { HEX3[6] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 416 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[0\] " "Pin LEDG\[0\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { LEDG[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 417 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[1\] " "Pin LEDG\[1\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { LEDG[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 418 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[2\] " "Pin LEDG\[2\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { LEDG[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 419 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[3\] " "Pin LEDG\[3\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { LEDG[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 420 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[4\] " "Pin LEDG\[4\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { LEDG[4] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 421 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[5\] " "Pin LEDG\[5\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { LEDG[5] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 422 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[6\] " "Pin LEDG\[6\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { LEDG[6] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 423 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[7\] " "Pin LEDG\[7\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { LEDG[7] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 424 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[0\] " "Pin LEDR\[0\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { LEDR[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 425 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[1\] " "Pin LEDR\[1\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { LEDR[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 426 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[2\] " "Pin LEDR\[2\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { LEDR[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 427 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[3\] " "Pin LEDR\[3\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { LEDR[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 428 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[4\] " "Pin LEDR\[4\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { LEDR[4] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 429 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[5\] " "Pin LEDR\[5\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { LEDR[5] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 430 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[6\] " "Pin LEDR\[6\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { LEDR[6] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 431 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[7\] " "Pin LEDR\[7\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { LEDR[7] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 432 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[8\] " "Pin LEDR\[8\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { LEDR[8] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 433 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[9\] " "Pin LEDR\[9\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { LEDR[9] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 434 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UART_TXD " "Pin UART_TXD not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { UART_TXD } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 21 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 613 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UART_RXD " "Pin UART_RXD not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { UART_RXD } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 22 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 614 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[0\] " "Pin DRAM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_ADDR[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 451 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[1\] " "Pin DRAM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_ADDR[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 452 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[2\] " "Pin DRAM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_ADDR[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 453 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[3\] " "Pin DRAM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_ADDR[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 454 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[4\] " "Pin DRAM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_ADDR[4] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 455 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[5\] " "Pin DRAM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_ADDR[5] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 456 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[6\] " "Pin DRAM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_ADDR[6] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 457 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[7\] " "Pin DRAM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_ADDR[7] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 458 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[8\] " "Pin DRAM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_ADDR[8] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 459 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[9\] " "Pin DRAM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_ADDR[9] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 460 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[10\] " "Pin DRAM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_ADDR[10] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 461 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[11\] " "Pin DRAM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_ADDR[11] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 462 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_LDQM " "Pin DRAM_LDQM not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_LDQM } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 26 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_LDQM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 615 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_UDQM " "Pin DRAM_UDQM not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_UDQM } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 27 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_UDQM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 616 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_WE_N " "Pin DRAM_WE_N not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_WE_N } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 28 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 617 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CAS_N " "Pin DRAM_CAS_N not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_CAS_N } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 29 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_CAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 618 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_RAS_N " "Pin DRAM_RAS_N not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_RAS_N } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 30 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_RAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 619 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CS_N " "Pin DRAM_CS_N not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_CS_N } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 31 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 620 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_BA_0 " "Pin DRAM_BA_0 not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_BA_0 } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 32 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_BA_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 621 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_BA_1 " "Pin DRAM_BA_1 not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_BA_1 } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 33 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_BA_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 622 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CLK " "Pin DRAM_CLK not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_CLK } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 34 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 623 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CKE " "Pin DRAM_CKE not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_CKE } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 35 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 624 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[0\] " "Pin FL_ADDR\[0\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 471 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[1\] " "Pin FL_ADDR\[1\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 472 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[2\] " "Pin FL_ADDR\[2\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 473 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[3\] " "Pin FL_ADDR\[3\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 474 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[4\] " "Pin FL_ADDR\[4\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[4] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 475 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[5\] " "Pin FL_ADDR\[5\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[5] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 476 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[6\] " "Pin FL_ADDR\[6\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[6] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 477 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[7\] " "Pin FL_ADDR\[7\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[7] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 478 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[8\] " "Pin FL_ADDR\[8\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[8] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 479 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[9\] " "Pin FL_ADDR\[9\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[9] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 480 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[10\] " "Pin FL_ADDR\[10\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[10] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 481 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[11\] " "Pin FL_ADDR\[11\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[11] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 482 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[12\] " "Pin FL_ADDR\[12\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[12] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 483 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[13\] " "Pin FL_ADDR\[13\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[13] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 484 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[14\] " "Pin FL_ADDR\[14\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[14] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 485 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[15\] " "Pin FL_ADDR\[15\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[15] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 486 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[16\] " "Pin FL_ADDR\[16\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[16] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 487 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[17\] " "Pin FL_ADDR\[17\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[17] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 488 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[18\] " "Pin FL_ADDR\[18\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[18] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 489 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[19\] " "Pin FL_ADDR\[19\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[19] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 490 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[20\] " "Pin FL_ADDR\[20\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[20] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 491 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[21\] " "Pin FL_ADDR\[21\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_ADDR[21] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 492 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_WE_N " "Pin FL_WE_N not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_WE_N } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 39 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 625 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_RST_N " "Pin FL_RST_N not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_RST_N } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 40 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 626 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_OE_N " "Pin FL_OE_N not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_OE_N } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 41 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 627 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_CE_N " "Pin FL_CE_N not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_CE_N } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 42 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_CE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 628 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[0\] " "Pin SRAM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_ADDR[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 509 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[1\] " "Pin SRAM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_ADDR[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 510 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[2\] " "Pin SRAM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_ADDR[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 511 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[3\] " "Pin SRAM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_ADDR[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 512 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[4\] " "Pin SRAM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_ADDR[4] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 513 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[5\] " "Pin SRAM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_ADDR[5] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 514 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[6\] " "Pin SRAM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_ADDR[6] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 515 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[7\] " "Pin SRAM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_ADDR[7] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 516 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[8\] " "Pin SRAM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_ADDR[8] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 517 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[9\] " "Pin SRAM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_ADDR[9] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 518 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[10\] " "Pin SRAM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_ADDR[10] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 519 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[11\] " "Pin SRAM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_ADDR[11] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 520 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[12\] " "Pin SRAM_ADDR\[12\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_ADDR[12] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 521 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[13\] " "Pin SRAM_ADDR\[13\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_ADDR[13] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 522 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[14\] " "Pin SRAM_ADDR\[14\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_ADDR[14] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 523 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[15\] " "Pin SRAM_ADDR\[15\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_ADDR[15] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 524 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[16\] " "Pin SRAM_ADDR\[16\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_ADDR[16] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 525 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[17\] " "Pin SRAM_ADDR\[17\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_ADDR[17] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 526 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_UB_N " "Pin SRAM_UB_N not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_UB_N } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 46 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_UB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 629 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_LB_N " "Pin SRAM_LB_N not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_LB_N } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 47 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_LB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 630 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_WE_N " "Pin SRAM_WE_N not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_WE_N } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 48 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 631 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_CE_N " "Pin SRAM_CE_N not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_CE_N } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 49 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_CE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 632 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_OE_N " "Pin SRAM_OE_N not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_OE_N } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 50 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 633 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2C_SCLK " "Pin I2C_SCLK not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { I2C_SCLK } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 58 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 635 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PS2_CLK " "Pin PS2_CLK not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { PS2_CLK } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 61 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 637 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TDI " "Pin TDI not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { TDI } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 63 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { TDI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 638 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TCK " "Pin TCK not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { TCK } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 64 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { TCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 639 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TCS " "Pin TCS not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { TCS } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 65 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { TCS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 640 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TDO " "Pin TDO not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { TDO } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 66 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 641 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_HS " "Pin VGA_HS not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_HS } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 68 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 642 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_VS " "Pin VGA_VS not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_VS } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 69 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 643 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[0\] " "Pin VGA_R\[0\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_R[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 70 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 527 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[1\] " "Pin VGA_R\[1\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_R[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 70 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 528 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[2\] " "Pin VGA_R\[2\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_R[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 70 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 529 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[3\] " "Pin VGA_R\[3\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_R[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 70 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 530 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[0\] " "Pin VGA_G\[0\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_G[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 71 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_G[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 531 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[1\] " "Pin VGA_G\[1\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_G[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 71 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_G[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 532 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[2\] " "Pin VGA_G\[2\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_G[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 71 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_G[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 533 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[3\] " "Pin VGA_G\[3\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_G[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 71 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_G[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 534 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[0\] " "Pin VGA_B\[0\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_B[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 72 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 535 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[1\] " "Pin VGA_B\[1\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_B[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 72 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 536 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[2\] " "Pin VGA_B\[2\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_B[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 72 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 537 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[3\] " "Pin VGA_B\[3\] not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_B[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 72 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 538 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_ADCLRCK " "Pin AUD_ADCLRCK not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_ADCLRCK } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 74 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 644 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_ADCDAT " "Pin AUD_ADCDAT not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_ADCDAT } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 75 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 645 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_DACLRCK " "Pin AUD_DACLRCK not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 76 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 646 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_DACDAT " "Pin AUD_DACDAT not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_DACDAT } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 77 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 647 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_XCK " "Pin AUD_XCK not assigned to an exact location on the device" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_XCK } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 79 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_XCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 649 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367786235466 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1367786235466 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EISDSPProc.sdc " "Synopsys Design Constraints File file not found: 'EISDSPProc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1367786235572 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1367786235572 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1367786235574 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1367786235574 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1367786235577 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1367786235581 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1367786235582 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1367786235582 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1367786235584 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1367786235586 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1367786235587 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1367786235587 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1367786235588 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1367786235588 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1367786235589 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1367786235589 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "279 unused 3.3V 26 138 115 " "Number of I/O pins in group: 279 (unused VREF, 3.3V VCCIO, 26 input, 138 output, 115 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1367786235593 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1367786235593 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1367786235593 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367786235596 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367786235596 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367786235596 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367786235596 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367786235596 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367786235596 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367786235596 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367786235596 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1367786235596 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1367786235596 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367786235736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1367786236893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367786236925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1367786236928 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1367786237103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367786237103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1367786237497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1367786238034 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1367786238034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367786238096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1367786238099 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1367786238099 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1367786238099 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1367786238112 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "253 " "Found 253 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_DAT 0 " "Pin \"PS2_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367786238140 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1367786238140 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1367786238281 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1367786238290 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1367786238419 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367786238758 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "115 " "Following 115 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 435 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 436 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 437 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 438 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[4] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 439 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[5] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 440 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[6] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 441 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[7] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 442 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[8] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 443 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[9] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 444 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[10] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 445 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[11] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 446 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[12] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 447 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[13] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 448 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[14] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 449 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { DRAM_DQ[15] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 450 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 463 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 464 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 465 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 466 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[4] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 467 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[5] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 468 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[6] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 469 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { FL_DQ[7] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 470 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 493 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 494 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 495 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 496 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[4] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 497 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[5] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 498 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[6] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 499 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[7] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 500 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[8] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 501 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[9] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 502 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[10] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 503 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[11] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 504 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[12] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 505 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[13] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 506 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[14] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 507 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SRAM_DQ[15] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 508 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { I2C_SDAT } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 57 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 634 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { PS2_DAT } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 60 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 636 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 78 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 648 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 539 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 540 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 541 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 542 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[4] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 543 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[5] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 544 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[6] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 545 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[7] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 546 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[8] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 547 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[9] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 548 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[10] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 549 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[11] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 550 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[12] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 551 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[13] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 552 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[14] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 553 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[15] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 554 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[16] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 555 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[17] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 556 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[18] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 557 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[19] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 558 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[20] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 559 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[21] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 560 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[22] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 561 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[23] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 562 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[24] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 563 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[25] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 564 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[26] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 565 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[27] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 566 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[28] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 567 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[29] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 568 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[30] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 569 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[31] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 570 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[32] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 571 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[33] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 572 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[34] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 573 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_0[35] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 574 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[0] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 575 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[1] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 576 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[2] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 577 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[3] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 578 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[4] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 579 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[5] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 580 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[6] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 581 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[7] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 582 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[8] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 583 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[9] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 584 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[10] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 585 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[11] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 586 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[12] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 587 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[13] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 588 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[14] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 589 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[15] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 590 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[16] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 591 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[17] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 592 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[18] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 593 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[19] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 594 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[20] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 595 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[21] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 596 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[22] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 597 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[23] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 598 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[24] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 599 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[25] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 600 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[26] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 601 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[27] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 602 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[28] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 603 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[29] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 604 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[30] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 605 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[31] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 606 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[32] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 607 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[33] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 608 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[34] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 609 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/xooxies/altera/12.1sp1/quartus/linux/pin_planner.ppl" { GPIO_1[35] } } } { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 0 0 } } { "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/xooxies/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/" { { 0 { 0 ""} 0 610 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1367786238871 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1367786238871 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1367786238884 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/output_files/EISDSPProc.fit.smsg " "Generated suppressed messages file /home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/output_files/EISDSPProc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1367786239149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367786239286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  5 16:37:19 2013 " "Processing ended: Sun May  5 16:37:19 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367786239286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367786239286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367786239286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367786239286 ""}
