 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Top
Version: Q-2019.12
Date   : Fri Jul 14 23:47:23 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: bias[2] (input port clocked by clk)
  Endpoint: PE_array_0/Rf3/Out4_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   4.50       4.50
  clock network delay (ideal)                             1.00       5.50
  input external delay                                    1.00       6.50 r
  bias[2] (in)                                            0.00       6.50 r
  PE_array_0/bias[2] (PE_array)                           0.00       6.50 r
  PE_array_0/U4/Y (CLKINVX4)                              0.03       6.53 f
  PE_array_0/U7/Y (CLKINVX1)                              0.06       6.59 r
  PE_array_0/PE68/psumIn[2] (PE_4)                        0.00       6.59 r
  PE_array_0/PE68/add_29/B[2] (PE_4_DW01_add_2)           0.00       6.59 r
  PE_array_0/PE68/add_29/U336/Y (NAND2XL)                 0.09       6.69 f
  PE_array_0/PE68/add_29/U233/Y (OA21X2)                  0.28       6.96 f
  PE_array_0/PE68/add_29/U205/Y (OAI2BB1X2)               0.11       7.08 r
  PE_array_0/PE68/add_29/U246/Y (AOI21X2)                 0.11       7.18 f
  PE_array_0/PE68/add_29/U201/Y (INVX1)                   0.09       7.27 r
  PE_array_0/PE68/add_29/U227/Y (NAND2X1)                 0.06       7.33 f
  PE_array_0/PE68/add_29/U229/Y (NAND2X1)                 0.08       7.42 r
  PE_array_0/PE68/add_29/U230/Y (XNOR2X2)                 0.15       7.56 f
  PE_array_0/PE68/add_29/SUM[9] (PE_4_DW01_add_2)         0.00       7.56 f
  PE_array_0/PE68/psumOut[9] (PE_4)                       0.00       7.56 f
  PE_array_0/PE59/psumIn[9] (PE_13)                       0.00       7.56 f
  PE_array_0/PE59/add_29/B[9] (PE_13_DW01_add_2)          0.00       7.56 f
  PE_array_0/PE59/add_29/U220/Y (NAND2X1)                 0.09       7.66 r
  PE_array_0/PE59/add_29/U232/Y (INVX1)                   0.06       7.72 f
  PE_array_0/PE59/add_29/U250/Y (AOI21X1)                 0.13       7.85 r
  PE_array_0/PE59/add_29/U248/Y (OAI21X1)                 0.10       7.95 f
  PE_array_0/PE59/add_29/U247/Y (AOI21X2)                 0.11       8.06 r
  PE_array_0/PE59/add_29/U221/Y (INVX1)                   0.10       8.15 f
  PE_array_0/PE59/add_29/U320/Y (AOI21XL)                 0.18       8.33 r
  PE_array_0/PE59/add_29/U240/Y (XOR2X1)                  0.16       8.49 r
  PE_array_0/PE59/add_29/SUM[14] (PE_13_DW01_add_2)       0.00       8.49 r
  PE_array_0/PE59/psumOut[14] (PE_13)                     0.00       8.49 r
  PE_array_0/PE50/psumIn[14] (PE_22)                      0.00       8.49 r
  PE_array_0/PE50/add_29/B[14] (PE_22_DW01_add_2)         0.00       8.49 r
  PE_array_0/PE50/add_29/U189/Y (NOR2X1)                  0.07       8.56 f
  PE_array_0/PE50/add_29/U217/Y (CLKINVX1)                0.09       8.65 r
  PE_array_0/PE50/add_29/U273/Y (NAND2X1)                 0.08       8.73 f
  PE_array_0/PE50/add_29/U272/Y (NOR2X1)                  0.13       8.85 r
  PE_array_0/PE50/add_29/U196/Y (AOI21X2)                 0.10       8.96 f
  PE_array_0/PE50/add_29/U210/Y (OAI21XL)                 0.21       9.17 r
  PE_array_0/PE50/add_29/U198/Y (XNOR2X1)                 0.21       9.38 f
  PE_array_0/PE50/add_29/SUM[18] (PE_22_DW01_add_2)       0.00       9.38 f
  PE_array_0/PE50/psumOut[18] (PE_22)                     0.00       9.38 f
  PE_array_0/Rf3/In4[18] (RfTemp_0)                       0.00       9.38 f
  PE_array_0/Rf3/Out4_reg[18]/D (DFFRX2)                  0.00       9.38 f
  data arrival time                                                  9.38

  clock clk (rise edge)                                   9.00       9.00
  clock network delay (ideal)                             1.00      10.00
  clock uncertainty                                      -0.50       9.50
  PE_array_0/Rf3/Out4_reg[18]/CK (DFFRX2)                 0.00       9.50 r
  library setup time                                     -0.12       9.38
  data required time                                                 9.38
  --------------------------------------------------------------------------
  data required time                                                 9.38
  data arrival time                                                 -9.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
