{
  "design": {
    "design_info": {
      "boundary_crc": "0xEED43FD34E21E056",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../project_6.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "dds_compiler_0": "",
      "dds_compiler_1": "",
      "mult_gen_0": "",
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "fir_compiler_0": "",
      "fifo_generator_0": ""
    },
    "interface_ports": {
      "M_AXIS_DATA_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": [
              "xilinx.com:interface:datatypes:1.0 {",
              "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {}",
              "maximum {}} value 34} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string",
              "minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride",
              "format long minimum {} maximum {}} value 40} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic",
              "dependency {} format long minimum {} maximum {}} value 34} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type",
              "immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs",
              "{resolve_type generated dependency path_stride format long minimum {} maximum {}} value 40} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}}",
              "bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 34} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}}",
              "value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 17} signed {attribs {resolve_type generated dependency out_signed",
              "format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 40 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth",
              "{attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct",
              "{field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled",
              "format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated",
              "dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name",
              "{attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}}",
              "value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format",
              "long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate",
              "dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs",
              "{resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value",
              "{}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long",
              "minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0",
              "}"
            ],
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "5",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M_AXIS_DATA_0_tdata",
            "direction": "O",
            "left": "39",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "M_AXIS_DATA_0_tvalid",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "M_AXIS_DATA_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "design_1_dds_compiler_0_0",
        "xci_path": "ip\\design_1_dds_compiler_0_0\\design_1_dds_compiler_0_0.xci",
        "inst_hier_path": "dds_compiler_0",
        "parameters": {
          "Has_Phase_Out": {
            "value": "false"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Output_Frequency1": {
            "value": "0.001"
          },
          "Output_Selection": {
            "value": "Sine"
          },
          "PINC1": {
            "value": "101001111100"
          }
        }
      },
      "dds_compiler_1": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "design_1_dds_compiler_1_0",
        "xci_path": "ip\\design_1_dds_compiler_1_0\\design_1_dds_compiler_1_0.xci",
        "inst_hier_path": "dds_compiler_1",
        "parameters": {
          "Has_Phase_Out": {
            "value": "false"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Output_Frequency1": {
            "value": "0.005"
          },
          "Output_Selection": {
            "value": "Sine"
          },
          "PINC1": {
            "value": "11010001101101"
          }
        }
      },
      "mult_gen_0": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "design_1_mult_gen_0_0",
        "xci_path": "ip\\design_1_mult_gen_0_0\\design_1_mult_gen_0_0.xci",
        "inst_hier_path": "mult_gen_0",
        "parameters": {
          "PipeStages": {
            "value": "0"
          },
          "PortAType": {
            "value": "Signed"
          },
          "PortAWidth": {
            "value": "8"
          },
          "PortBType": {
            "value": "Signed"
          },
          "PortBWidth": {
            "value": "8"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "xci_path": "ip\\design_1_util_vector_logic_0_0\\design_1_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_1_0",
        "xci_path": "ip\\design_1_util_vector_logic_1_0\\design_1_util_vector_logic_1_0.xci",
        "inst_hier_path": "util_vector_logic_1",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "fir_compiler_0": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "design_1_fir_compiler_0_0",
        "xci_path": "ip\\design_1_fir_compiler_0_0\\design_1_fir_compiler_0_0.xci",
        "inst_hier_path": "fir_compiler_0",
        "parameters": {
          "Clock_Frequency": {
            "value": "100.0"
          },
          "CoefficientVector": {
            "value": [
              "-1.0000e-04, 0, 2.0000e-04, 7.0000e-04, 1.4000e-03, 2.4000e-03, 3.7000e-03, 5.0000e-03, 6.2000e-03, 7.0000e-03, 7.2000e-03, 6.4000e-03, 4.8000e-03, 2.4000e-03, -5.0000e-04, -3.2000e-03, -5.2000e-03,",
              "-6.1000e-03, -5.4000e-03, -3.3000e-03, -1.0000e-04, 3.4000e-03, 6.4000e-03, 8.0000e-03, 7.7000e-03, 5.1000e-03, 8.0000e-04, -4.3000e-03, -8.9000e-03, -1.1700e-02, -1.1600e-02, -8.2000e-03,",
              "-2.0000e-03, 5.7000e-03, 1.3100e-02, 1.7900e-02, 1.8500e-02, 1.3800e-02, 4.3000e-03, -8.4000e-03, -2.1500e-02, -3.1300e-02, -3.4300e-02, -2.7800e-02, -1.0600e-02, 1.6500e-02, 5.0800e-02, 8.7800e-02,",
              "1.2210e-01, 1.4860e-01, 1.6300e-01, 1.6300e-01, 1.4860e-01, 1.2210e-01, 8.7800e-02, 5.0800e-02, 1.6500e-02, -1.0600e-02, -2.7800e-02, -3.4300e-02, -3.1300e-02, -2.1500e-02, -8.4000e-03, 4.3000e-03,",
              "1.3800e-02, 1.8500e-02, 1.7900e-02, 1.3100e-02, 5.7000e-03, -2.0000e-03, -8.2000e-03, -1.1600e-02, -1.1700e-02, -8.9000e-03, -4.3000e-03, 8.0000e-04, 5.1000e-03, 7.7000e-03, 8.0000e-03, 6.4000e-03,",
              "3.4000e-03, -1.0000e-04, -3.3000e-03, -5.4000e-03, -6.1000e-03, -5.2000e-03, -3.2000e-03, -5.0000e-04, 2.4000e-03, 4.8000e-03, 6.4000e-03, 7.2000e-03, 7.0000e-03, 6.2000e-03, 5.0000e-03, 3.7000e-03,",
              "2.4000e-03, 1.4000e-03, 7.0000e-04, 2.0000e-04, 0.0000e+00, -1.0000e-04"
            ]
          },
          "Coefficient_Fractional_Bits": {
            "value": "17"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Inferred"
          },
          "Coefficient_Width": {
            "value": "16"
          },
          "Data_Fractional_Bits": {
            "value": "0"
          },
          "Data_Sign": {
            "value": "Signed"
          },
          "Data_Width": {
            "value": "16"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Output_Width": {
            "value": "34"
          },
          "Quantization": {
            "value": "Quantize_Only"
          },
          "Sample_Frequency": {
            "value": "0.008"
          }
        }
      },
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "design_1_fifo_generator_0_0",
        "xci_path": "ip\\design_1_fifo_generator_0_0\\design_1_fifo_generator_0_0.xci",
        "inst_hier_path": "fifo_generator_0",
        "parameters": {
          "Input_Data_Width": {
            "value": "16"
          },
          "Reset_Pin": {
            "value": "false"
          }
        }
      }
    },
    "interface_nets": {
      "fir_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "M_AXIS_DATA_0",
          "fir_compiler_0/M_AXIS_DATA"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "util_vector_logic_0/Res",
          "fifo_generator_0/rd_en",
          "fir_compiler_0/s_axis_data_tvalid"
        ]
      },
      "aclk_0_1": {
        "ports": [
          "aclk",
          "dds_compiler_0/aclk",
          "dds_compiler_1/aclk",
          "fir_compiler_0/aclk",
          "fifo_generator_0/clk"
        ]
      },
      "dds_compiler_0_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_0/m_axis_data_tdata",
          "mult_gen_0/A"
        ]
      },
      "dds_compiler_0_m_axis_data_tvalid": {
        "ports": [
          "dds_compiler_0/m_axis_data_tvalid",
          "fifo_generator_0/wr_en"
        ]
      },
      "dds_compiler_1_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_1/m_axis_data_tdata",
          "mult_gen_0/B"
        ]
      },
      "fifo_generator_0_dout": {
        "ports": [
          "fifo_generator_0/dout",
          "fir_compiler_0/s_axis_data_tdata"
        ]
      },
      "fifo_generator_0_empty": {
        "ports": [
          "fifo_generator_0/empty",
          "util_vector_logic_1/Op1"
        ]
      },
      "fir_compiler_0_s_axis_data_tready": {
        "ports": [
          "fir_compiler_0/s_axis_data_tready",
          "util_vector_logic_0/Op1"
        ]
      },
      "mult_gen_0_P": {
        "ports": [
          "mult_gen_0/P",
          "fifo_generator_0/din"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "util_vector_logic_0/Op2"
        ]
      }
    }
  }
}