# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../proj_file_MCCPU.gen/sources_1/ip/MEMORY/MEMORY_sim_netlist.vhdl" \
"../../../../proj_file_MCCPU.srcs/sources_1/imports/multi-cycle-cpu-ECE524.srcs/sources_1/new/ALU.vhd" \
"../../../../proj_file_MCCPU.srcs/sources_1/imports/multi-cycle-cpu-ECE524.srcs/sources_1/new/ALU_CTRL.vhd" \
"../../../../proj_file_MCCPU.srcs/sources_1/imports/multi-cycle-cpu-ECE524.srcs/sources_1/new/BRANCH_LOGIC.vhd" \
"../../../../proj_file_MCCPU.srcs/sources_1/imports/multi-cycle-cpu-ECE524.srcs/sources_1/new/CPU.vhd" \
"../../../../proj_file_MCCPU.srcs/sources_1/imports/multi-cycle-cpu-ECE524.srcs/sources_1/new/FSM_CONTROL.vhd" \
"../../../../proj_file_MCCPU.srcs/sources_1/imports/multi-cycle-cpu-ECE524.srcs/sources_1/new/PRGM_CNTR.vhd" \
"../../../../proj_file_MCCPU.srcs/sources_1/imports/multi-cycle-cpu-ECE524.srcs/sources_1/new/REG_FILE.vhd" \
"../../../../proj_file_MCCPU.srcs/sources_1/imports/multi-cycle-cpu-ECE524.srcs/sources_1/new/SIG_EXTEN.vhd" \
"../../../../proj_file_MCCPU.srcs/sources_1/imports/multi-cycle-cpu-ECE524.srcs/sim_1/new/CPU_tb.vhd" \

# Do not sort compile order
nosort
