

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Thu Mar  7 10:30:45 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool
* Solution:       Filter_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    10.580|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  18414|  18414|  18414|  18414|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |- Row_Loop            |  3068|  3068|       236|          -|          -|    13|    no    |
        | + Col_Loop           |   234|   234|        18|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    16|    16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     6|     6|         3|          -|          -|     2|    no    |
        |- Row_Loop            |  3068|  3068|       236|          -|          -|    13|    no    |
        | + Col_Loop           |   234|   234|        18|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    16|    16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     6|     6|         3|          -|          -|     2|    no    |
        |- Row_Loop            |  3068|  3068|       236|          -|          -|    13|    no    |
        | + Col_Loop           |   234|   234|        18|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    16|    16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     6|     6|         3|          -|          -|     2|    no    |
        |- Row_Loop            |  3068|  3068|       236|          -|          -|    13|    no    |
        | + Col_Loop           |   234|   234|        18|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    16|    16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     6|     6|         3|          -|          -|     2|    no    |
        |- Row_Loop            |  3068|  3068|       236|          -|          -|    13|    no    |
        | + Col_Loop           |   234|   234|        18|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    16|    16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     6|     6|         3|          -|          -|     2|    no    |
        |- Row_Loop            |  3068|  3068|       236|          -|          -|    13|    no    |
        | + Col_Loop           |   234|   234|        18|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    16|    16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     6|     6|         3|          -|          -|     2|    no    |
        +----------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 8 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 5 
8 --> 9 14 
9 --> 10 8 
10 --> 11 9 
11 --> 12 10 
12 --> 13 
13 --> 11 
14 --> 15 20 
15 --> 16 14 
16 --> 17 15 
17 --> 18 16 
18 --> 19 
19 --> 17 
20 --> 21 26 
21 --> 22 20 
22 --> 23 21 
23 --> 24 22 
24 --> 25 
25 --> 23 
26 --> 27 32 
27 --> 28 26 
28 --> 29 27 
29 --> 30 28 
30 --> 31 
31 --> 29 
32 --> 33 
33 --> 34 32 
34 --> 35 33 
35 --> 36 34 
36 --> 37 
37 --> 35 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4056 x float]* %conv_out) nounwind, !map !7"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %max_pool_out) nounwind, !map !14"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @max_pool_str) nounwind"   --->   Operation 40 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [maxpool/max_pool.cpp:11]   --->   Operation 41 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.76ns)   --->   "br label %0" [maxpool/max_pool.cpp:13]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%r_0_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %add_ln13, %Row_Loop_end ]" [maxpool/max_pool.cpp:13]   --->   Operation 43 'phi' 'r_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %Filter_Loop_begin ], [ %add_ln13_6, %Row_Loop_end ]" [maxpool/max_pool.cpp:13]   --->   Operation 44 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.91ns)   --->   "%add_ln13_6 = add i8 %phi_mul, 13" [maxpool/max_pool.cpp:13]   --->   Operation 45 'add' 'add_ln13_6' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0_0, -3" [maxpool/max_pool.cpp:13]   --->   Operation 46 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 47 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.73ns)   --->   "%add_ln13 = add i4 %r_0_0, 1" [maxpool/max_pool.cpp:13]   --->   Operation 48 'add' 'add_ln13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop, label %Row_Loop_begin" [maxpool/max_pool.cpp:13]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 50 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 51 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_0, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 52 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.76ns)   --->   "br label %1" [maxpool/max_pool.cpp:16]   --->   Operation 53 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [maxpool/max_pool.cpp:39]   --->   Operation 54 'specregionend' 'empty' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [maxpool/max_pool.cpp:11]   --->   Operation 55 'specregionbegin' 'tmp_6' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.76ns)   --->   "br label %4" [maxpool/max_pool.cpp:13]   --->   Operation 56 'br' <Predicate = (icmp_ln13)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%c_0_0 = phi i4 [ 0, %Row_Loop_begin ], [ %add_ln16, %Col_Loop_end ]" [maxpool/max_pool.cpp:16]   --->   Operation 57 'phi' 'c_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0_0, -3" [maxpool/max_pool.cpp:16]   --->   Operation 58 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 59 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.73ns)   --->   "%add_ln16 = add i4 %c_0_0, 1" [maxpool/max_pool.cpp:16]   --->   Operation 60 'add' 'add_ln16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Col_Loop_begin" [maxpool/max_pool.cpp:16]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 62 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 63 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_0, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 64 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.76ns)   --->   "br label %2" [maxpool/max_pool.cpp:20]   --->   Operation 65 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_7) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 66 'specregionend' 'empty_5' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %0" [maxpool/max_pool.cpp:13]   --->   Operation 67 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.80>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%max_0_0 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %max_1_0, %Pool_Row_Loop_end ]" [maxpool/max_pool.cpp:29]   --->   Operation 68 'phi' 'max_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%mpr_0_0 = phi i2 [ 0, %Col_Loop_begin ], [ %add_ln20, %Pool_Row_Loop_end ]" [maxpool/max_pool.cpp:20]   --->   Operation 69 'phi' 'mpr_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %mpr_0_0 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 70 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0_0, -2" [maxpool/max_pool.cpp:20]   --->   Operation 71 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 72 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.56ns)   --->   "%add_ln20 = add i2 %mpr_0_0, 1" [maxpool/max_pool.cpp:20]   --->   Operation 73 'add' 'add_ln20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop_end, label %Pool_Row_Loop_begin" [maxpool/max_pool.cpp:20]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 75 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 76 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %zext_ln20, %shl_ln" [maxpool/max_pool.cpp:26]   --->   Operation 77 'add' 'add_ln26' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %add_ln26 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 78 'zext' 'zext_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (3.78ns)   --->   "%mul_ln29 = mul i10 %zext_ln29, 26" [maxpool/max_pool.cpp:29]   --->   Operation 79 'mul' 'mul_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.76ns)   --->   "br label %3" [maxpool/max_pool.cpp:23]   --->   Operation 80 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %c_0_0 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 81 'zext' 'zext_ln36' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.91ns)   --->   "%add_ln36 = add i8 %zext_ln36, %phi_mul" [maxpool/max_pool.cpp:36]   --->   Operation 82 'add' 'add_ln36' <Predicate = (icmp_ln20)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln36, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 83 'bitconcatenate' 'p_shl_cast' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_41 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln36, i1 false)" [maxpool/max_pool.cpp:36]   --->   Operation 84 'bitconcatenate' 'tmp_41' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i9 %tmp_41 to i11" [maxpool/max_pool.cpp:36]   --->   Operation 85 'zext' 'zext_ln36_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.63ns)   --->   "%sub_ln36 = sub i11 %p_shl_cast, %zext_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 86 'sub' 'sub_ln36' <Predicate = (icmp_ln20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i11 %sub_ln36 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 87 'zext' 'zext_ln36_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 88 'getelementptr' 'max_pool_out_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (3.25ns)   --->   "store float %max_0_0, float* %max_pool_out_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 89 'store' <Predicate = (icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_s) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 90 'specregionend' 'empty_7' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "br label %1" [maxpool/max_pool.cpp:16]   --->   Operation 91 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.44>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%max_1_0 = phi float [ %max_0_0, %Pool_Row_Loop_begin ], [ %select_ln29, %._crit_edge.0 ]" [maxpool/max_pool.cpp:29]   --->   Operation 92 'phi' 'max_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%mpc_0_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %add_ln23, %._crit_edge.0 ]" [maxpool/max_pool.cpp:23]   --->   Operation 93 'phi' 'mpc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %mpc_0_0 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 94 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0_0, -2" [maxpool/max_pool.cpp:23]   --->   Operation 95 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 96 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (1.56ns)   --->   "%add_ln23 = add i2 %mpc_0_0, 1" [maxpool/max_pool.cpp:23]   --->   Operation 97 'add' 'add_ln23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Pool_Row_Loop_end, label %._crit_edge.0" [maxpool/max_pool.cpp:23]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.78ns)   --->   "%add_ln27 = add i5 %zext_ln23, %shl_ln1" [maxpool/max_pool.cpp:27]   --->   Operation 99 'add' 'add_ln27' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i5 %add_ln27 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 100 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.73ns)   --->   "%add_ln29 = add i10 %mul_ln29, %zext_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 101 'add' 'add_ln29' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 102 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_43 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 103 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i11 %tmp_43 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 104 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (1.67ns)   --->   "%sub_ln29 = sub i13 %p_shl2_cast, %zext_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 105 'sub' 'sub_ln29' <Predicate = (!icmp_ln23)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i13 %sub_ln29 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 106 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 107 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 108 [2/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 108 'load' 'conv_out_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_4) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 109 'specregionend' 'empty_9' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "br label %2" [maxpool/max_pool.cpp:20]   --->   Operation 110 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.68>
ST_6 : Operation 111 [1/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 111 'load' 'conv_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 112 [2/2] (5.43ns)   --->   "%tmp_15 = fcmp ogt float %conv_out_load, %max_1_0" [maxpool/max_pool.cpp:29]   --->   Operation 112 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.10>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 113 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %conv_out_load to i32" [maxpool/max_pool.cpp:29]   --->   Operation 114 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 115 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 116 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast float %max_1_0 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 117 'bitcast' 'bitcast_ln29_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_1, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 118 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i32 %bitcast_ln29_1 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 119 'trunc' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_13, -1" [maxpool/max_pool.cpp:29]   --->   Operation 120 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (2.44ns)   --->   "%icmp_ln29_1 = icmp eq i23 %trunc_ln29, 0" [maxpool/max_pool.cpp:29]   --->   Operation 121 'icmp' 'icmp_ln29_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29 = or i1 %icmp_ln29_1, %icmp_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 122 'or' 'or_ln29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (1.55ns)   --->   "%icmp_ln29_2 = icmp ne i8 %tmp_14, -1" [maxpool/max_pool.cpp:29]   --->   Operation 123 'icmp' 'icmp_ln29_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (2.44ns)   --->   "%icmp_ln29_3 = icmp eq i23 %trunc_ln29_1, 0" [maxpool/max_pool.cpp:29]   --->   Operation 124 'icmp' 'icmp_ln29_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29_1 = or i1 %icmp_ln29_3, %icmp_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 125 'or' 'or_ln29_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%and_ln29 = and i1 %or_ln29, %or_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 126 'and' 'and_ln29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/2] (5.43ns)   --->   "%tmp_15 = fcmp ogt float %conv_out_load, %max_1_0" [maxpool/max_pool.cpp:29]   --->   Operation 127 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_1 = and i1 %and_ln29, %tmp_15" [maxpool/max_pool.cpp:29]   --->   Operation 128 'and' 'and_ln29_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29_1, float %conv_out_load, float %max_1_0" [maxpool/max_pool.cpp:29]   --->   Operation 129 'select' 'select_ln29' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "br label %3" [maxpool/max_pool.cpp:23]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 1.91>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%r_0_1 = phi i4 [ 0, %Filter_Loop ], [ %add_ln13_1, %Row_Loop_end1 ]" [maxpool/max_pool.cpp:13]   --->   Operation 131 'phi' 'r_0_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%phi_mul24 = phi i8 [ 0, %Filter_Loop ], [ %add_ln13_7, %Row_Loop_end1 ]" [maxpool/max_pool.cpp:13]   --->   Operation 132 'phi' 'phi_mul24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (1.91ns)   --->   "%add_ln13_7 = add i8 %phi_mul24, 13" [maxpool/max_pool.cpp:13]   --->   Operation 133 'add' 'add_ln13_7' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (1.30ns)   --->   "%icmp_ln13_1 = icmp eq i4 %r_0_1, -3" [maxpool/max_pool.cpp:13]   --->   Operation 134 'icmp' 'icmp_ln13_1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 135 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (1.73ns)   --->   "%add_ln13_1 = add i4 %r_0_1, 1" [maxpool/max_pool.cpp:13]   --->   Operation 136 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %Filter_Loop1, label %Row_Loop_begin1" [maxpool/max_pool.cpp:13]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 138 'specloopname' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 139 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln26_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_1, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 140 'bitconcatenate' 'shl_ln26_1' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (1.76ns)   --->   "br label %5" [maxpool/max_pool.cpp:16]   --->   Operation 141 'br' <Predicate = (!icmp_ln13_1)> <Delay = 1.76>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_6) nounwind" [maxpool/max_pool.cpp:39]   --->   Operation 142 'specregionend' 'empty_11' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [maxpool/max_pool.cpp:11]   --->   Operation 143 'specregionbegin' 'tmp_8' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (1.76ns)   --->   "br label %8" [maxpool/max_pool.cpp:13]   --->   Operation 144 'br' <Predicate = (icmp_ln13_1)> <Delay = 1.76>

State 9 <SV = 3> <Delay = 1.76>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%c_0_1 = phi i4 [ 0, %Row_Loop_begin1 ], [ %add_ln16_1, %Col_Loop_end1 ]" [maxpool/max_pool.cpp:16]   --->   Operation 145 'phi' 'c_0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (1.30ns)   --->   "%icmp_ln16_1 = icmp eq i4 %c_0_1, -3" [maxpool/max_pool.cpp:16]   --->   Operation 146 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 147 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (1.73ns)   --->   "%add_ln16_1 = add i4 %c_0_1, 1" [maxpool/max_pool.cpp:16]   --->   Operation 148 'add' 'add_ln16_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_1, label %Row_Loop_end1, label %Col_Loop_begin1" [maxpool/max_pool.cpp:16]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 150 'specloopname' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 151 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln27_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_1, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 152 'bitconcatenate' 'shl_ln27_1' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (1.76ns)   --->   "br label %6" [maxpool/max_pool.cpp:20]   --->   Operation 153 'br' <Predicate = (!icmp_ln16_1)> <Delay = 1.76>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_9) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 154 'specregionend' 'empty_13' <Predicate = (icmp_ln16_1)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "br label %4" [maxpool/max_pool.cpp:13]   --->   Operation 155 'br' <Predicate = (icmp_ln16_1)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 6.80>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%max_0_1 = phi float [ 0x3810000000000000, %Col_Loop_begin1 ], [ %max_1_1, %Pool_Row_Loop_end1 ]" [maxpool/max_pool.cpp:29]   --->   Operation 156 'phi' 'max_0_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%mpr_0_1 = phi i2 [ 0, %Col_Loop_begin1 ], [ %add_ln20_1, %Pool_Row_Loop_end1 ]" [maxpool/max_pool.cpp:20]   --->   Operation 157 'phi' 'mpr_0_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i2 %mpr_0_1 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 158 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.95ns)   --->   "%icmp_ln20_1 = icmp eq i2 %mpr_0_1, -2" [maxpool/max_pool.cpp:20]   --->   Operation 159 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 160 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (1.56ns)   --->   "%add_ln20_1 = add i2 %mpr_0_1, 1" [maxpool/max_pool.cpp:20]   --->   Operation 161 'add' 'add_ln20_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_1, label %Col_Loop_end1, label %Pool_Row_Loop_begin1" [maxpool/max_pool.cpp:20]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 163 'specloopname' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 164 'specregionbegin' 'tmp_12' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %zext_ln20_1, %shl_ln26_1" [maxpool/max_pool.cpp:26]   --->   Operation 165 'add' 'add_ln26_1' <Predicate = (!icmp_ln20_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i5 %add_ln26_1 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 166 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (3.78ns)   --->   "%mul_ln29_1 = mul i10 %zext_ln29_1, 26" [maxpool/max_pool.cpp:29]   --->   Operation 167 'mul' 'mul_ln29_1' <Predicate = (!icmp_ln20_1)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (1.76ns)   --->   "br label %7" [maxpool/max_pool.cpp:23]   --->   Operation 168 'br' <Predicate = (!icmp_ln20_1)> <Delay = 1.76>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i4 %c_0_1 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 169 'zext' 'zext_ln36_3' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (1.91ns)   --->   "%add_ln36_1 = add i8 %zext_ln36_3, %phi_mul24" [maxpool/max_pool.cpp:36]   --->   Operation 170 'add' 'add_ln36_1' <Predicate = (icmp_ln20_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln36_1, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 171 'bitconcatenate' 'p_shl4_cast' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_42 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln36_1, i1 false)" [maxpool/max_pool.cpp:36]   --->   Operation 172 'bitconcatenate' 'tmp_42' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i9 %tmp_42 to i11" [maxpool/max_pool.cpp:36]   --->   Operation 173 'zext' 'zext_ln36_4' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (1.63ns)   --->   "%sub_ln36_1 = sub i11 %p_shl4_cast, %zext_ln36_4" [maxpool/max_pool.cpp:36]   --->   Operation 174 'sub' 'sub_ln36_1' <Predicate = (icmp_ln20_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%or_ln36 = or i11 %sub_ln36_1, 1" [maxpool/max_pool.cpp:36]   --->   Operation 175 'or' 'or_ln36' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i11 %or_ln36 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 176 'zext' 'zext_ln36_5' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%max_pool_out_addr_1 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_5" [maxpool/max_pool.cpp:36]   --->   Operation 177 'getelementptr' 'max_pool_out_addr_1' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (3.25ns)   --->   "store float %max_0_1, float* %max_pool_out_addr_1, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 178 'store' <Predicate = (icmp_ln20_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_3) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 179 'specregionend' 'empty_15' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "br label %5" [maxpool/max_pool.cpp:16]   --->   Operation 180 'br' <Predicate = (icmp_ln20_1)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 8.44>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%max_1_1 = phi float [ %max_0_1, %Pool_Row_Loop_begin1 ], [ %select_ln29_1, %._crit_edge.1 ]" [maxpool/max_pool.cpp:29]   --->   Operation 181 'phi' 'max_1_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%mpc_0_1 = phi i2 [ 0, %Pool_Row_Loop_begin1 ], [ %add_ln23_1, %._crit_edge.1 ]" [maxpool/max_pool.cpp:23]   --->   Operation 182 'phi' 'mpc_0_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i2 %mpc_0_1 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 183 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.95ns)   --->   "%icmp_ln23_1 = icmp eq i2 %mpc_0_1, -2" [maxpool/max_pool.cpp:23]   --->   Operation 184 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 185 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (1.56ns)   --->   "%add_ln23_1 = add i2 %mpc_0_1, 1" [maxpool/max_pool.cpp:23]   --->   Operation 186 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_1, label %Pool_Row_Loop_end1, label %._crit_edge.1" [maxpool/max_pool.cpp:23]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (1.78ns)   --->   "%add_ln27_1 = add i5 %zext_ln23_1, %shl_ln27_1" [maxpool/max_pool.cpp:27]   --->   Operation 188 'add' 'add_ln27_1' <Predicate = (!icmp_ln23_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i5 %add_ln27_1 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 189 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (1.73ns)   --->   "%add_ln29_1 = add i10 %mul_ln29_1, %zext_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 190 'add' 'add_ln29_1' <Predicate = (!icmp_ln23_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_1, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 191 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_45 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_1, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 192 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i11 %tmp_45 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 193 'zext' 'zext_ln29_7' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (1.67ns)   --->   "%sub_ln29_1 = sub i13 %p_shl6_cast, %zext_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 194 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln23_1)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%or_ln29_12 = or i13 %sub_ln29_1, 1" [maxpool/max_pool.cpp:29]   --->   Operation 195 'or' 'or_ln29_12' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln29_8 = zext i13 %or_ln29_12 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 196 'zext' 'zext_ln29_8' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 197 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_11 : Operation 198 [2/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 198 'load' 'conv_out_load_1' <Predicate = (!icmp_ln23_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_12) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 199 'specregionend' 'empty_17' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "br label %6" [maxpool/max_pool.cpp:20]   --->   Operation 200 'br' <Predicate = (icmp_ln23_1)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 8.68>
ST_12 : Operation 201 [1/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 201 'load' 'conv_out_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_12 : Operation 202 [2/2] (5.43ns)   --->   "%tmp_28 = fcmp ogt float %conv_out_load_1, %max_1_1" [maxpool/max_pool.cpp:29]   --->   Operation 202 'fcmp' 'tmp_28' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 7> <Delay = 7.10>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 203 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast float %conv_out_load_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 204 'bitcast' 'bitcast_ln29_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_2, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 205 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i32 %bitcast_ln29_2 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 206 'trunc' 'trunc_ln29_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln29_3 = bitcast float %max_1_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 207 'bitcast' 'bitcast_ln29_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_3, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 208 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln29_3 = trunc i32 %bitcast_ln29_3 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 209 'trunc' 'trunc_ln29_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (1.55ns)   --->   "%icmp_ln29_4 = icmp ne i8 %tmp_20, -1" [maxpool/max_pool.cpp:29]   --->   Operation 210 'icmp' 'icmp_ln29_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [1/1] (2.44ns)   --->   "%icmp_ln29_5 = icmp eq i23 %trunc_ln29_2, 0" [maxpool/max_pool.cpp:29]   --->   Operation 211 'icmp' 'icmp_ln29_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%or_ln29_2 = or i1 %icmp_ln29_5, %icmp_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 212 'or' 'or_ln29_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (1.55ns)   --->   "%icmp_ln29_6 = icmp ne i8 %tmp_21, -1" [maxpool/max_pool.cpp:29]   --->   Operation 213 'icmp' 'icmp_ln29_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 214 [1/1] (2.44ns)   --->   "%icmp_ln29_7 = icmp eq i23 %trunc_ln29_3, 0" [maxpool/max_pool.cpp:29]   --->   Operation 214 'icmp' 'icmp_ln29_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%or_ln29_3 = or i1 %icmp_ln29_7, %icmp_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 215 'or' 'or_ln29_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%and_ln29_2 = and i1 %or_ln29_2, %or_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 216 'and' 'and_ln29_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [1/2] (5.43ns)   --->   "%tmp_28 = fcmp ogt float %conv_out_load_1, %max_1_1" [maxpool/max_pool.cpp:29]   --->   Operation 217 'fcmp' 'tmp_28' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 218 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_3 = and i1 %and_ln29_2, %tmp_28" [maxpool/max_pool.cpp:29]   --->   Operation 218 'and' 'and_ln29_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 219 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln29_3, float %conv_out_load_1, float %max_1_1" [maxpool/max_pool.cpp:29]   --->   Operation 219 'select' 'select_ln29_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "br label %7" [maxpool/max_pool.cpp:23]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 3> <Delay = 1.91>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%r_0_2 = phi i4 [ 0, %Filter_Loop1 ], [ %add_ln13_2, %Row_Loop_end2 ]" [maxpool/max_pool.cpp:13]   --->   Operation 221 'phi' 'r_0_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%phi_mul26 = phi i8 [ 0, %Filter_Loop1 ], [ %add_ln13_8, %Row_Loop_end2 ]" [maxpool/max_pool.cpp:13]   --->   Operation 222 'phi' 'phi_mul26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (1.91ns)   --->   "%add_ln13_8 = add i8 %phi_mul26, 13" [maxpool/max_pool.cpp:13]   --->   Operation 223 'add' 'add_ln13_8' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [1/1] (1.30ns)   --->   "%icmp_ln13_2 = icmp eq i4 %r_0_2, -3" [maxpool/max_pool.cpp:13]   --->   Operation 224 'icmp' 'icmp_ln13_2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 225 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (1.73ns)   --->   "%add_ln13_2 = add i4 %r_0_2, 1" [maxpool/max_pool.cpp:13]   --->   Operation 226 'add' 'add_ln13_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_2, label %Filter_Loop2, label %Row_Loop_begin2" [maxpool/max_pool.cpp:13]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 228 'specloopname' <Predicate = (!icmp_ln13_2)> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 229 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln13_2)> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln26_2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_2, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 230 'bitconcatenate' 'shl_ln26_2' <Predicate = (!icmp_ln13_2)> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (1.76ns)   --->   "br label %9" [maxpool/max_pool.cpp:16]   --->   Operation 231 'br' <Predicate = (!icmp_ln13_2)> <Delay = 1.76>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_8) nounwind" [maxpool/max_pool.cpp:39]   --->   Operation 232 'specregionend' 'empty_19' <Predicate = (icmp_ln13_2)> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [maxpool/max_pool.cpp:11]   --->   Operation 233 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln13_2)> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (1.76ns)   --->   "br label %12" [maxpool/max_pool.cpp:13]   --->   Operation 234 'br' <Predicate = (icmp_ln13_2)> <Delay = 1.76>

State 15 <SV = 4> <Delay = 1.76>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%c_0_2 = phi i4 [ 0, %Row_Loop_begin2 ], [ %add_ln16_2, %Col_Loop_end2 ]" [maxpool/max_pool.cpp:16]   --->   Operation 235 'phi' 'c_0_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (1.30ns)   --->   "%icmp_ln16_2 = icmp eq i4 %c_0_2, -3" [maxpool/max_pool.cpp:16]   --->   Operation 236 'icmp' 'icmp_ln16_2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 237 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (1.73ns)   --->   "%add_ln16_2 = add i4 %c_0_2, 1" [maxpool/max_pool.cpp:16]   --->   Operation 238 'add' 'add_ln16_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 239 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_2, label %Row_Loop_end2, label %Col_Loop_begin2" [maxpool/max_pool.cpp:16]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 240 'specloopname' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 241 'specregionbegin' 'tmp_11' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln27_2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_2, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 242 'bitconcatenate' 'shl_ln27_2' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_15 : Operation 243 [1/1] (1.76ns)   --->   "br label %10" [maxpool/max_pool.cpp:20]   --->   Operation 243 'br' <Predicate = (!icmp_ln16_2)> <Delay = 1.76>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_2) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 244 'specregionend' 'empty_21' <Predicate = (icmp_ln16_2)> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "br label %8" [maxpool/max_pool.cpp:13]   --->   Operation 245 'br' <Predicate = (icmp_ln16_2)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 8.92>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%max_0_2 = phi float [ 0x3810000000000000, %Col_Loop_begin2 ], [ %max_1_2, %Pool_Row_Loop_end2 ]" [maxpool/max_pool.cpp:29]   --->   Operation 246 'phi' 'max_0_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%mpr_0_2 = phi i2 [ 0, %Col_Loop_begin2 ], [ %add_ln20_2, %Pool_Row_Loop_end2 ]" [maxpool/max_pool.cpp:20]   --->   Operation 247 'phi' 'mpr_0_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i2 %mpr_0_2 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 248 'zext' 'zext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.95ns)   --->   "%icmp_ln20_2 = icmp eq i2 %mpr_0_2, -2" [maxpool/max_pool.cpp:20]   --->   Operation 249 'icmp' 'icmp_ln20_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 250 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 250 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 251 [1/1] (1.56ns)   --->   "%add_ln20_2 = add i2 %mpr_0_2, 1" [maxpool/max_pool.cpp:20]   --->   Operation 251 'add' 'add_ln20_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_2, label %Col_Loop_end2, label %Pool_Row_Loop_begin2" [maxpool/max_pool.cpp:20]   --->   Operation 252 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 253 'specloopname' <Predicate = (!icmp_ln20_2)> <Delay = 0.00>
ST_16 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 254 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln20_2)> <Delay = 0.00>
ST_16 : Operation 255 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %zext_ln20_2, %shl_ln26_2" [maxpool/max_pool.cpp:26]   --->   Operation 255 'add' 'add_ln26_2' <Predicate = (!icmp_ln20_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i5 %add_ln26_2 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 256 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln20_2)> <Delay = 0.00>
ST_16 : Operation 257 [1/1] (3.78ns)   --->   "%mul_ln29_2 = mul i10 %zext_ln29_5, 26" [maxpool/max_pool.cpp:29]   --->   Operation 257 'mul' 'mul_ln29_2' <Predicate = (!icmp_ln20_2)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 258 [1/1] (1.76ns)   --->   "br label %11" [maxpool/max_pool.cpp:23]   --->   Operation 258 'br' <Predicate = (!icmp_ln20_2)> <Delay = 1.76>
ST_16 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i4 %c_0_2 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 259 'zext' 'zext_ln36_6' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_16 : Operation 260 [1/1] (1.91ns)   --->   "%add_ln36_2 = add i8 %zext_ln36_6, %phi_mul26" [maxpool/max_pool.cpp:36]   --->   Operation 260 'add' 'add_ln36_2' <Predicate = (icmp_ln20_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 261 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln36_2, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 261 'bitconcatenate' 'p_shl8_cast' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_16 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_44 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln36_2, i1 false)" [maxpool/max_pool.cpp:36]   --->   Operation 262 'bitconcatenate' 'tmp_44' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_16 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln36_7 = zext i9 %tmp_44 to i11" [maxpool/max_pool.cpp:36]   --->   Operation 263 'zext' 'zext_ln36_7' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_16 : Operation 264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_2 = sub i11 %p_shl8_cast, %zext_ln36_7" [maxpool/max_pool.cpp:36]   --->   Operation 264 'sub' 'sub_ln36_2' <Predicate = (icmp_ln20_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 265 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_3 = add i11 %sub_ln36_2, 2" [maxpool/max_pool.cpp:36]   --->   Operation 265 'add' 'add_ln36_3' <Predicate = (icmp_ln20_2)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln36_8 = zext i11 %add_ln36_3 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 266 'zext' 'zext_ln36_8' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%max_pool_out_addr_2 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_8" [maxpool/max_pool.cpp:36]   --->   Operation 267 'getelementptr' 'max_pool_out_addr_2' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_16 : Operation 268 [1/1] (3.25ns)   --->   "store float %max_0_2, float* %max_pool_out_addr_2, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 268 'store' <Predicate = (icmp_ln20_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_11) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 269 'specregionend' 'empty_23' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_16 : Operation 270 [1/1] (0.00ns)   --->   "br label %9" [maxpool/max_pool.cpp:16]   --->   Operation 270 'br' <Predicate = (icmp_ln20_2)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 10.5>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "%max_1_2 = phi float [ %max_0_2, %Pool_Row_Loop_begin2 ], [ %select_ln29_2, %._crit_edge.2 ]" [maxpool/max_pool.cpp:29]   --->   Operation 271 'phi' 'max_1_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%mpc_0_2 = phi i2 [ 0, %Pool_Row_Loop_begin2 ], [ %add_ln23_2, %._crit_edge.2 ]" [maxpool/max_pool.cpp:23]   --->   Operation 272 'phi' 'mpc_0_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i2 %mpc_0_2 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 273 'zext' 'zext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (0.95ns)   --->   "%icmp_ln23_2 = icmp eq i2 %mpc_0_2, -2" [maxpool/max_pool.cpp:23]   --->   Operation 274 'icmp' 'icmp_ln23_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 275 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (1.56ns)   --->   "%add_ln23_2 = add i2 %mpc_0_2, 1" [maxpool/max_pool.cpp:23]   --->   Operation 276 'add' 'add_ln23_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_2, label %Pool_Row_Loop_end2, label %._crit_edge.2" [maxpool/max_pool.cpp:23]   --->   Operation 277 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (1.78ns)   --->   "%add_ln27_2 = add i5 %zext_ln23_2, %shl_ln27_2" [maxpool/max_pool.cpp:27]   --->   Operation 278 'add' 'add_ln27_2' <Predicate = (!icmp_ln23_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln29_10 = zext i5 %add_ln27_2 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 279 'zext' 'zext_ln29_10' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (1.73ns)   --->   "%add_ln29_2 = add i10 %mul_ln29_2, %zext_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 280 'add' 'add_ln29_2' <Predicate = (!icmp_ln23_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%p_shl10_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_2, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 281 'bitconcatenate' 'p_shl10_cast' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_47 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_2, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 282 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_17 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln29_11 = zext i11 %tmp_47 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 283 'zext' 'zext_ln29_11' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_17 : Operation 284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_2 = sub i13 %p_shl10_cast, %zext_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 284 'sub' 'sub_ln29_2' <Predicate = (!icmp_ln23_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 285 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_3 = add i13 2, %sub_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 285 'add' 'add_ln29_3' <Predicate = (!icmp_ln23_2)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln29_12 = zext i13 %add_ln29_3 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 286 'zext' 'zext_ln29_12' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_17 : Operation 287 [1/1] (0.00ns)   --->   "%conv_out_addr_2 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 287 'getelementptr' 'conv_out_addr_2' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_17 : Operation 288 [2/2] (3.25ns)   --->   "%conv_out_load_2 = load float* %conv_out_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 288 'load' 'conv_out_load_2' <Predicate = (!icmp_ln23_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_19) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 289 'specregionend' 'empty_25' <Predicate = (icmp_ln23_2)> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "br label %10" [maxpool/max_pool.cpp:20]   --->   Operation 290 'br' <Predicate = (icmp_ln23_2)> <Delay = 0.00>

State 18 <SV = 7> <Delay = 8.68>
ST_18 : Operation 291 [1/2] (3.25ns)   --->   "%conv_out_load_2 = load float* %conv_out_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 291 'load' 'conv_out_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_18 : Operation 292 [2/2] (5.43ns)   --->   "%tmp_31 = fcmp ogt float %conv_out_load_2, %max_1_2" [maxpool/max_pool.cpp:29]   --->   Operation 292 'fcmp' 'tmp_31' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 8> <Delay = 7.10>
ST_19 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 293 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 294 [1/1] (0.00ns)   --->   "%bitcast_ln29_4 = bitcast float %conv_out_load_2 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 294 'bitcast' 'bitcast_ln29_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_4, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 295 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln29_4 = trunc i32 %bitcast_ln29_4 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 296 'trunc' 'trunc_ln29_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 297 [1/1] (0.00ns)   --->   "%bitcast_ln29_5 = bitcast float %max_1_2 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 297 'bitcast' 'bitcast_ln29_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_5, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 298 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln29_5 = trunc i32 %bitcast_ln29_5 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 299 'trunc' 'trunc_ln29_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 300 [1/1] (1.55ns)   --->   "%icmp_ln29_8 = icmp ne i8 %tmp_29, -1" [maxpool/max_pool.cpp:29]   --->   Operation 300 'icmp' 'icmp_ln29_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 301 [1/1] (2.44ns)   --->   "%icmp_ln29_9 = icmp eq i23 %trunc_ln29_4, 0" [maxpool/max_pool.cpp:29]   --->   Operation 301 'icmp' 'icmp_ln29_9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%or_ln29_4 = or i1 %icmp_ln29_9, %icmp_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 302 'or' 'or_ln29_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 303 [1/1] (1.55ns)   --->   "%icmp_ln29_10 = icmp ne i8 %tmp_30, -1" [maxpool/max_pool.cpp:29]   --->   Operation 303 'icmp' 'icmp_ln29_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 304 [1/1] (2.44ns)   --->   "%icmp_ln29_11 = icmp eq i23 %trunc_ln29_5, 0" [maxpool/max_pool.cpp:29]   --->   Operation 304 'icmp' 'icmp_ln29_11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%or_ln29_5 = or i1 %icmp_ln29_11, %icmp_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 305 'or' 'or_ln29_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%and_ln29_4 = and i1 %or_ln29_4, %or_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 306 'and' 'and_ln29_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 307 [1/2] (5.43ns)   --->   "%tmp_31 = fcmp ogt float %conv_out_load_2, %max_1_2" [maxpool/max_pool.cpp:29]   --->   Operation 307 'fcmp' 'tmp_31' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 308 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_5 = and i1 %and_ln29_4, %tmp_31" [maxpool/max_pool.cpp:29]   --->   Operation 308 'and' 'and_ln29_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 309 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_2 = select i1 %and_ln29_5, float %conv_out_load_2, float %max_1_2" [maxpool/max_pool.cpp:29]   --->   Operation 309 'select' 'select_ln29_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 310 [1/1] (0.00ns)   --->   "br label %11" [maxpool/max_pool.cpp:23]   --->   Operation 310 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 4> <Delay = 1.91>
ST_20 : Operation 311 [1/1] (0.00ns)   --->   "%r_0_3 = phi i4 [ 0, %Filter_Loop2 ], [ %add_ln13_3, %Row_Loop_end3 ]" [maxpool/max_pool.cpp:13]   --->   Operation 311 'phi' 'r_0_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 312 [1/1] (0.00ns)   --->   "%phi_mul28 = phi i8 [ 0, %Filter_Loop2 ], [ %add_ln13_9, %Row_Loop_end3 ]" [maxpool/max_pool.cpp:13]   --->   Operation 312 'phi' 'phi_mul28' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 313 [1/1] (1.91ns)   --->   "%add_ln13_9 = add i8 %phi_mul28, 13" [maxpool/max_pool.cpp:13]   --->   Operation 313 'add' 'add_ln13_9' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 314 [1/1] (1.30ns)   --->   "%icmp_ln13_3 = icmp eq i4 %r_0_3, -3" [maxpool/max_pool.cpp:13]   --->   Operation 314 'icmp' 'icmp_ln13_3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 315 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 315 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 316 [1/1] (1.73ns)   --->   "%add_ln13_3 = add i4 %r_0_3, 1" [maxpool/max_pool.cpp:13]   --->   Operation 316 'add' 'add_ln13_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 317 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_3, label %Filter_Loop3, label %Row_Loop_begin3" [maxpool/max_pool.cpp:13]   --->   Operation 317 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 318 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 318 'specloopname' <Predicate = (!icmp_ln13_3)> <Delay = 0.00>
ST_20 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 319 'specregionbegin' 'tmp_10' <Predicate = (!icmp_ln13_3)> <Delay = 0.00>
ST_20 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln26_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_3, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 320 'bitconcatenate' 'shl_ln26_3' <Predicate = (!icmp_ln13_3)> <Delay = 0.00>
ST_20 : Operation 321 [1/1] (1.76ns)   --->   "br label %13" [maxpool/max_pool.cpp:16]   --->   Operation 321 'br' <Predicate = (!icmp_ln13_3)> <Delay = 1.76>
ST_20 : Operation 322 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1) nounwind" [maxpool/max_pool.cpp:39]   --->   Operation 322 'specregionend' 'empty_27' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_20 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [maxpool/max_pool.cpp:11]   --->   Operation 323 'specregionbegin' 'tmp_5' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_20 : Operation 324 [1/1] (1.76ns)   --->   "br label %16" [maxpool/max_pool.cpp:13]   --->   Operation 324 'br' <Predicate = (icmp_ln13_3)> <Delay = 1.76>

State 21 <SV = 5> <Delay = 1.76>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "%c_0_3 = phi i4 [ 0, %Row_Loop_begin3 ], [ %add_ln16_3, %Col_Loop_end3 ]" [maxpool/max_pool.cpp:16]   --->   Operation 325 'phi' 'c_0_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 326 [1/1] (1.30ns)   --->   "%icmp_ln16_3 = icmp eq i4 %c_0_3, -3" [maxpool/max_pool.cpp:16]   --->   Operation 326 'icmp' 'icmp_ln16_3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 327 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 327 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 328 [1/1] (1.73ns)   --->   "%add_ln16_3 = add i4 %c_0_3, 1" [maxpool/max_pool.cpp:16]   --->   Operation 328 'add' 'add_ln16_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 329 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_3, label %Row_Loop_end3, label %Col_Loop_begin3" [maxpool/max_pool.cpp:16]   --->   Operation 329 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 330 'specloopname' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_21 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 331 'specregionbegin' 'tmp_18' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_21 : Operation 332 [1/1] (0.00ns)   --->   "%shl_ln27_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_3, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 332 'bitconcatenate' 'shl_ln27_3' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_21 : Operation 333 [1/1] (1.76ns)   --->   "br label %14" [maxpool/max_pool.cpp:20]   --->   Operation 333 'br' <Predicate = (!icmp_ln16_3)> <Delay = 1.76>
ST_21 : Operation 334 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_10) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 334 'specregionend' 'empty_29' <Predicate = (icmp_ln16_3)> <Delay = 0.00>
ST_21 : Operation 335 [1/1] (0.00ns)   --->   "br label %12" [maxpool/max_pool.cpp:13]   --->   Operation 335 'br' <Predicate = (icmp_ln16_3)> <Delay = 0.00>

State 22 <SV = 6> <Delay = 8.92>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "%max_0_3 = phi float [ 0x3810000000000000, %Col_Loop_begin3 ], [ %max_1_3, %Pool_Row_Loop_end3 ]" [maxpool/max_pool.cpp:29]   --->   Operation 336 'phi' 'max_0_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 337 [1/1] (0.00ns)   --->   "%mpr_0_3 = phi i2 [ 0, %Col_Loop_begin3 ], [ %add_ln20_3, %Pool_Row_Loop_end3 ]" [maxpool/max_pool.cpp:20]   --->   Operation 337 'phi' 'mpr_0_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln20_3 = zext i2 %mpr_0_3 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 338 'zext' 'zext_ln20_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 339 [1/1] (0.95ns)   --->   "%icmp_ln20_3 = icmp eq i2 %mpr_0_3, -2" [maxpool/max_pool.cpp:20]   --->   Operation 339 'icmp' 'icmp_ln20_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 340 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 340 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 341 [1/1] (1.56ns)   --->   "%add_ln20_3 = add i2 %mpr_0_3, 1" [maxpool/max_pool.cpp:20]   --->   Operation 341 'add' 'add_ln20_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 342 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_3, label %Col_Loop_end3, label %Pool_Row_Loop_begin3" [maxpool/max_pool.cpp:20]   --->   Operation 342 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 343 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 343 'specloopname' <Predicate = (!icmp_ln20_3)> <Delay = 0.00>
ST_22 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 344 'specregionbegin' 'tmp_24' <Predicate = (!icmp_ln20_3)> <Delay = 0.00>
ST_22 : Operation 345 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 %zext_ln20_3, %shl_ln26_3" [maxpool/max_pool.cpp:26]   --->   Operation 345 'add' 'add_ln26_3' <Predicate = (!icmp_ln20_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln29_9 = zext i5 %add_ln26_3 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 346 'zext' 'zext_ln29_9' <Predicate = (!icmp_ln20_3)> <Delay = 0.00>
ST_22 : Operation 347 [1/1] (3.78ns)   --->   "%mul_ln29_3 = mul i10 %zext_ln29_9, 26" [maxpool/max_pool.cpp:29]   --->   Operation 347 'mul' 'mul_ln29_3' <Predicate = (!icmp_ln20_3)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 348 [1/1] (1.76ns)   --->   "br label %15" [maxpool/max_pool.cpp:23]   --->   Operation 348 'br' <Predicate = (!icmp_ln20_3)> <Delay = 1.76>
ST_22 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln36_9 = zext i4 %c_0_3 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 349 'zext' 'zext_ln36_9' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_22 : Operation 350 [1/1] (1.91ns)   --->   "%add_ln36_4 = add i8 %zext_ln36_9, %phi_mul28" [maxpool/max_pool.cpp:36]   --->   Operation 350 'add' 'add_ln36_4' <Predicate = (icmp_ln20_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 351 [1/1] (0.00ns)   --->   "%p_shl12_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln36_4, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 351 'bitconcatenate' 'p_shl12_cast' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_22 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_46 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln36_4, i1 false)" [maxpool/max_pool.cpp:36]   --->   Operation 352 'bitconcatenate' 'tmp_46' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_22 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln36_10 = zext i9 %tmp_46 to i11" [maxpool/max_pool.cpp:36]   --->   Operation 353 'zext' 'zext_ln36_10' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_22 : Operation 354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_3 = sub i11 %p_shl12_cast, %zext_ln36_10" [maxpool/max_pool.cpp:36]   --->   Operation 354 'sub' 'sub_ln36_3' <Predicate = (icmp_ln20_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 355 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_5 = add i11 %sub_ln36_3, 3" [maxpool/max_pool.cpp:36]   --->   Operation 355 'add' 'add_ln36_5' <Predicate = (icmp_ln20_3)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln36_11 = zext i11 %add_ln36_5 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 356 'zext' 'zext_ln36_11' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_22 : Operation 357 [1/1] (0.00ns)   --->   "%max_pool_out_addr_3 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_11" [maxpool/max_pool.cpp:36]   --->   Operation 357 'getelementptr' 'max_pool_out_addr_3' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_22 : Operation 358 [1/1] (3.25ns)   --->   "store float %max_0_3, float* %max_pool_out_addr_3, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 358 'store' <Predicate = (icmp_ln20_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_22 : Operation 359 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_18) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 359 'specregionend' 'empty_31' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_22 : Operation 360 [1/1] (0.00ns)   --->   "br label %13" [maxpool/max_pool.cpp:16]   --->   Operation 360 'br' <Predicate = (icmp_ln20_3)> <Delay = 0.00>

State 23 <SV = 7> <Delay = 10.5>
ST_23 : Operation 361 [1/1] (0.00ns)   --->   "%max_1_3 = phi float [ %max_0_3, %Pool_Row_Loop_begin3 ], [ %select_ln29_3, %._crit_edge.3 ]" [maxpool/max_pool.cpp:29]   --->   Operation 361 'phi' 'max_1_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 362 [1/1] (0.00ns)   --->   "%mpc_0_3 = phi i2 [ 0, %Pool_Row_Loop_begin3 ], [ %add_ln23_3, %._crit_edge.3 ]" [maxpool/max_pool.cpp:23]   --->   Operation 362 'phi' 'mpc_0_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i2 %mpc_0_3 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 363 'zext' 'zext_ln23_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 364 [1/1] (0.95ns)   --->   "%icmp_ln23_3 = icmp eq i2 %mpc_0_3, -2" [maxpool/max_pool.cpp:23]   --->   Operation 364 'icmp' 'icmp_ln23_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 365 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 365 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 366 [1/1] (1.56ns)   --->   "%add_ln23_3 = add i2 %mpc_0_3, 1" [maxpool/max_pool.cpp:23]   --->   Operation 366 'add' 'add_ln23_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 367 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_3, label %Pool_Row_Loop_end3, label %._crit_edge.3" [maxpool/max_pool.cpp:23]   --->   Operation 367 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 368 [1/1] (1.78ns)   --->   "%add_ln27_3 = add i5 %zext_ln23_3, %shl_ln27_3" [maxpool/max_pool.cpp:27]   --->   Operation 368 'add' 'add_ln27_3' <Predicate = (!icmp_ln23_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln29_14 = zext i5 %add_ln27_3 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 369 'zext' 'zext_ln29_14' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_23 : Operation 370 [1/1] (1.73ns)   --->   "%add_ln29_4 = add i10 %mul_ln29_3, %zext_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 370 'add' 'add_ln29_4' <Predicate = (!icmp_ln23_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 371 [1/1] (0.00ns)   --->   "%p_shl14_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_4, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 371 'bitconcatenate' 'p_shl14_cast' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_23 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_49 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_4, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 372 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_23 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln29_15 = zext i11 %tmp_49 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 373 'zext' 'zext_ln29_15' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_23 : Operation 374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_3 = sub i13 %p_shl14_cast, %zext_ln29_15" [maxpool/max_pool.cpp:29]   --->   Operation 374 'sub' 'sub_ln29_3' <Predicate = (!icmp_ln23_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 375 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_5 = add i13 3, %sub_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 375 'add' 'add_ln29_5' <Predicate = (!icmp_ln23_3)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln29_16 = zext i13 %add_ln29_5 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 376 'zext' 'zext_ln29_16' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_23 : Operation 377 [1/1] (0.00ns)   --->   "%conv_out_addr_3 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 377 'getelementptr' 'conv_out_addr_3' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_23 : Operation 378 [2/2] (3.25ns)   --->   "%conv_out_load_3 = load float* %conv_out_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 378 'load' 'conv_out_load_3' <Predicate = (!icmp_ln23_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_23 : Operation 379 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_24) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 379 'specregionend' 'empty_33' <Predicate = (icmp_ln23_3)> <Delay = 0.00>
ST_23 : Operation 380 [1/1] (0.00ns)   --->   "br label %14" [maxpool/max_pool.cpp:20]   --->   Operation 380 'br' <Predicate = (icmp_ln23_3)> <Delay = 0.00>

State 24 <SV = 8> <Delay = 8.68>
ST_24 : Operation 381 [1/2] (3.25ns)   --->   "%conv_out_load_3 = load float* %conv_out_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 381 'load' 'conv_out_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_24 : Operation 382 [2/2] (5.43ns)   --->   "%tmp_34 = fcmp ogt float %conv_out_load_3, %max_1_3" [maxpool/max_pool.cpp:29]   --->   Operation 382 'fcmp' 'tmp_34' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 9> <Delay = 7.10>
ST_25 : Operation 383 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 383 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 384 [1/1] (0.00ns)   --->   "%bitcast_ln29_6 = bitcast float %conv_out_load_3 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 384 'bitcast' 'bitcast_ln29_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_6, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 385 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln29_6 = trunc i32 %bitcast_ln29_6 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 386 'trunc' 'trunc_ln29_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 387 [1/1] (0.00ns)   --->   "%bitcast_ln29_7 = bitcast float %max_1_3 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 387 'bitcast' 'bitcast_ln29_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_7, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 388 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln29_7 = trunc i32 %bitcast_ln29_7 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 389 'trunc' 'trunc_ln29_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 390 [1/1] (1.55ns)   --->   "%icmp_ln29_12 = icmp ne i8 %tmp_32, -1" [maxpool/max_pool.cpp:29]   --->   Operation 390 'icmp' 'icmp_ln29_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 391 [1/1] (2.44ns)   --->   "%icmp_ln29_13 = icmp eq i23 %trunc_ln29_6, 0" [maxpool/max_pool.cpp:29]   --->   Operation 391 'icmp' 'icmp_ln29_13' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%or_ln29_6 = or i1 %icmp_ln29_13, %icmp_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 392 'or' 'or_ln29_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 393 [1/1] (1.55ns)   --->   "%icmp_ln29_14 = icmp ne i8 %tmp_33, -1" [maxpool/max_pool.cpp:29]   --->   Operation 393 'icmp' 'icmp_ln29_14' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 394 [1/1] (2.44ns)   --->   "%icmp_ln29_15 = icmp eq i23 %trunc_ln29_7, 0" [maxpool/max_pool.cpp:29]   --->   Operation 394 'icmp' 'icmp_ln29_15' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%or_ln29_7 = or i1 %icmp_ln29_15, %icmp_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 395 'or' 'or_ln29_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%and_ln29_6 = and i1 %or_ln29_6, %or_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 396 'and' 'and_ln29_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 397 [1/2] (5.43ns)   --->   "%tmp_34 = fcmp ogt float %conv_out_load_3, %max_1_3" [maxpool/max_pool.cpp:29]   --->   Operation 397 'fcmp' 'tmp_34' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 398 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_7 = and i1 %and_ln29_6, %tmp_34" [maxpool/max_pool.cpp:29]   --->   Operation 398 'and' 'and_ln29_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 399 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_3 = select i1 %and_ln29_7, float %conv_out_load_3, float %max_1_3" [maxpool/max_pool.cpp:29]   --->   Operation 399 'select' 'select_ln29_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 400 [1/1] (0.00ns)   --->   "br label %15" [maxpool/max_pool.cpp:23]   --->   Operation 400 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 5> <Delay = 1.91>
ST_26 : Operation 401 [1/1] (0.00ns)   --->   "%r_0_4 = phi i4 [ 0, %Filter_Loop3 ], [ %add_ln13_4, %Row_Loop_end4 ]" [maxpool/max_pool.cpp:13]   --->   Operation 401 'phi' 'r_0_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 402 [1/1] (0.00ns)   --->   "%phi_mul30 = phi i8 [ 0, %Filter_Loop3 ], [ %add_ln13_10, %Row_Loop_end4 ]" [maxpool/max_pool.cpp:13]   --->   Operation 402 'phi' 'phi_mul30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 403 [1/1] (1.91ns)   --->   "%add_ln13_10 = add i8 %phi_mul30, 13" [maxpool/max_pool.cpp:13]   --->   Operation 403 'add' 'add_ln13_10' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 404 [1/1] (1.30ns)   --->   "%icmp_ln13_4 = icmp eq i4 %r_0_4, -3" [maxpool/max_pool.cpp:13]   --->   Operation 404 'icmp' 'icmp_ln13_4' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 405 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 405 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 406 [1/1] (1.73ns)   --->   "%add_ln13_4 = add i4 %r_0_4, 1" [maxpool/max_pool.cpp:13]   --->   Operation 406 'add' 'add_ln13_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 407 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_4, label %Filter_Loop4, label %Row_Loop_begin4" [maxpool/max_pool.cpp:13]   --->   Operation 407 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 408 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 408 'specloopname' <Predicate = (!icmp_ln13_4)> <Delay = 0.00>
ST_26 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 409 'specregionbegin' 'tmp_17' <Predicate = (!icmp_ln13_4)> <Delay = 0.00>
ST_26 : Operation 410 [1/1] (0.00ns)   --->   "%shl_ln26_4 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_4, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 410 'bitconcatenate' 'shl_ln26_4' <Predicate = (!icmp_ln13_4)> <Delay = 0.00>
ST_26 : Operation 411 [1/1] (1.76ns)   --->   "br label %17" [maxpool/max_pool.cpp:16]   --->   Operation 411 'br' <Predicate = (!icmp_ln13_4)> <Delay = 1.76>
ST_26 : Operation 412 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_5) nounwind" [maxpool/max_pool.cpp:39]   --->   Operation 412 'specregionend' 'empty_35' <Predicate = (icmp_ln13_4)> <Delay = 0.00>
ST_26 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [maxpool/max_pool.cpp:11]   --->   Operation 413 'specregionbegin' 'tmp_16' <Predicate = (icmp_ln13_4)> <Delay = 0.00>
ST_26 : Operation 414 [1/1] (1.76ns)   --->   "br label %20" [maxpool/max_pool.cpp:13]   --->   Operation 414 'br' <Predicate = (icmp_ln13_4)> <Delay = 1.76>

State 27 <SV = 6> <Delay = 1.76>
ST_27 : Operation 415 [1/1] (0.00ns)   --->   "%c_0_4 = phi i4 [ 0, %Row_Loop_begin4 ], [ %add_ln16_4, %Col_Loop_end4 ]" [maxpool/max_pool.cpp:16]   --->   Operation 415 'phi' 'c_0_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 416 [1/1] (1.30ns)   --->   "%icmp_ln16_4 = icmp eq i4 %c_0_4, -3" [maxpool/max_pool.cpp:16]   --->   Operation 416 'icmp' 'icmp_ln16_4' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 417 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 417 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 418 [1/1] (1.73ns)   --->   "%add_ln16_4 = add i4 %c_0_4, 1" [maxpool/max_pool.cpp:16]   --->   Operation 418 'add' 'add_ln16_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 419 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_4, label %Row_Loop_end4, label %Col_Loop_begin4" [maxpool/max_pool.cpp:16]   --->   Operation 419 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 420 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 420 'specloopname' <Predicate = (!icmp_ln16_4)> <Delay = 0.00>
ST_27 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 421 'specregionbegin' 'tmp_23' <Predicate = (!icmp_ln16_4)> <Delay = 0.00>
ST_27 : Operation 422 [1/1] (0.00ns)   --->   "%shl_ln27_4 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_4, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 422 'bitconcatenate' 'shl_ln27_4' <Predicate = (!icmp_ln16_4)> <Delay = 0.00>
ST_27 : Operation 423 [1/1] (1.76ns)   --->   "br label %18" [maxpool/max_pool.cpp:20]   --->   Operation 423 'br' <Predicate = (!icmp_ln16_4)> <Delay = 1.76>
ST_27 : Operation 424 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_17) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 424 'specregionend' 'empty_37' <Predicate = (icmp_ln16_4)> <Delay = 0.00>
ST_27 : Operation 425 [1/1] (0.00ns)   --->   "br label %16" [maxpool/max_pool.cpp:13]   --->   Operation 425 'br' <Predicate = (icmp_ln16_4)> <Delay = 0.00>

State 28 <SV = 7> <Delay = 8.92>
ST_28 : Operation 426 [1/1] (0.00ns)   --->   "%max_0_4 = phi float [ 0x3810000000000000, %Col_Loop_begin4 ], [ %max_1_4, %Pool_Row_Loop_end4 ]" [maxpool/max_pool.cpp:29]   --->   Operation 426 'phi' 'max_0_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 427 [1/1] (0.00ns)   --->   "%mpr_0_4 = phi i2 [ 0, %Col_Loop_begin4 ], [ %add_ln20_4, %Pool_Row_Loop_end4 ]" [maxpool/max_pool.cpp:20]   --->   Operation 427 'phi' 'mpr_0_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln20_4 = zext i2 %mpr_0_4 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 428 'zext' 'zext_ln20_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 429 [1/1] (0.95ns)   --->   "%icmp_ln20_4 = icmp eq i2 %mpr_0_4, -2" [maxpool/max_pool.cpp:20]   --->   Operation 429 'icmp' 'icmp_ln20_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 430 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 430 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 431 [1/1] (1.56ns)   --->   "%add_ln20_4 = add i2 %mpr_0_4, 1" [maxpool/max_pool.cpp:20]   --->   Operation 431 'add' 'add_ln20_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 432 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_4, label %Col_Loop_end4, label %Pool_Row_Loop_begin4" [maxpool/max_pool.cpp:20]   --->   Operation 432 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 433 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 433 'specloopname' <Predicate = (!icmp_ln20_4)> <Delay = 0.00>
ST_28 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 434 'specregionbegin' 'tmp_26' <Predicate = (!icmp_ln20_4)> <Delay = 0.00>
ST_28 : Operation 435 [1/1] (1.78ns)   --->   "%add_ln26_4 = add i5 %zext_ln20_4, %shl_ln26_4" [maxpool/max_pool.cpp:26]   --->   Operation 435 'add' 'add_ln26_4' <Predicate = (!icmp_ln20_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln29_13 = zext i5 %add_ln26_4 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 436 'zext' 'zext_ln29_13' <Predicate = (!icmp_ln20_4)> <Delay = 0.00>
ST_28 : Operation 437 [1/1] (3.78ns)   --->   "%mul_ln29_4 = mul i10 %zext_ln29_13, 26" [maxpool/max_pool.cpp:29]   --->   Operation 437 'mul' 'mul_ln29_4' <Predicate = (!icmp_ln20_4)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 438 [1/1] (1.76ns)   --->   "br label %19" [maxpool/max_pool.cpp:23]   --->   Operation 438 'br' <Predicate = (!icmp_ln20_4)> <Delay = 1.76>
ST_28 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln36_12 = zext i4 %c_0_4 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 439 'zext' 'zext_ln36_12' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_28 : Operation 440 [1/1] (1.91ns)   --->   "%add_ln36_6 = add i8 %zext_ln36_12, %phi_mul30" [maxpool/max_pool.cpp:36]   --->   Operation 440 'add' 'add_ln36_6' <Predicate = (icmp_ln20_4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 441 [1/1] (0.00ns)   --->   "%p_shl16_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln36_6, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 441 'bitconcatenate' 'p_shl16_cast' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_28 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_48 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln36_6, i1 false)" [maxpool/max_pool.cpp:36]   --->   Operation 442 'bitconcatenate' 'tmp_48' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_28 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln36_13 = zext i9 %tmp_48 to i11" [maxpool/max_pool.cpp:36]   --->   Operation 443 'zext' 'zext_ln36_13' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_28 : Operation 444 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_4 = sub i11 %p_shl16_cast, %zext_ln36_13" [maxpool/max_pool.cpp:36]   --->   Operation 444 'sub' 'sub_ln36_4' <Predicate = (icmp_ln20_4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 445 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_7 = add i11 %sub_ln36_4, 4" [maxpool/max_pool.cpp:36]   --->   Operation 445 'add' 'add_ln36_7' <Predicate = (icmp_ln20_4)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln36_14 = zext i11 %add_ln36_7 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 446 'zext' 'zext_ln36_14' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_28 : Operation 447 [1/1] (0.00ns)   --->   "%max_pool_out_addr_4 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_14" [maxpool/max_pool.cpp:36]   --->   Operation 447 'getelementptr' 'max_pool_out_addr_4' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_28 : Operation 448 [1/1] (3.25ns)   --->   "store float %max_0_4, float* %max_pool_out_addr_4, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 448 'store' <Predicate = (icmp_ln20_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_28 : Operation 449 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_23) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 449 'specregionend' 'empty_39' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_28 : Operation 450 [1/1] (0.00ns)   --->   "br label %17" [maxpool/max_pool.cpp:16]   --->   Operation 450 'br' <Predicate = (icmp_ln20_4)> <Delay = 0.00>

State 29 <SV = 8> <Delay = 10.5>
ST_29 : Operation 451 [1/1] (0.00ns)   --->   "%max_1_4 = phi float [ %max_0_4, %Pool_Row_Loop_begin4 ], [ %select_ln29_4, %._crit_edge.4 ]" [maxpool/max_pool.cpp:29]   --->   Operation 451 'phi' 'max_1_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 452 [1/1] (0.00ns)   --->   "%mpc_0_4 = phi i2 [ 0, %Pool_Row_Loop_begin4 ], [ %add_ln23_4, %._crit_edge.4 ]" [maxpool/max_pool.cpp:23]   --->   Operation 452 'phi' 'mpc_0_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i2 %mpc_0_4 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 453 'zext' 'zext_ln23_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 454 [1/1] (0.95ns)   --->   "%icmp_ln23_4 = icmp eq i2 %mpc_0_4, -2" [maxpool/max_pool.cpp:23]   --->   Operation 454 'icmp' 'icmp_ln23_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 455 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 455 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 456 [1/1] (1.56ns)   --->   "%add_ln23_4 = add i2 %mpc_0_4, 1" [maxpool/max_pool.cpp:23]   --->   Operation 456 'add' 'add_ln23_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 457 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_4, label %Pool_Row_Loop_end4, label %._crit_edge.4" [maxpool/max_pool.cpp:23]   --->   Operation 457 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 458 [1/1] (1.78ns)   --->   "%add_ln27_4 = add i5 %zext_ln23_4, %shl_ln27_4" [maxpool/max_pool.cpp:27]   --->   Operation 458 'add' 'add_ln27_4' <Predicate = (!icmp_ln23_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln29_18 = zext i5 %add_ln27_4 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 459 'zext' 'zext_ln29_18' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_29 : Operation 460 [1/1] (1.73ns)   --->   "%add_ln29_6 = add i10 %mul_ln29_4, %zext_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 460 'add' 'add_ln29_6' <Predicate = (!icmp_ln23_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 461 [1/1] (0.00ns)   --->   "%p_shl18_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_6, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 461 'bitconcatenate' 'p_shl18_cast' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_29 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_51 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_6, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 462 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_29 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln29_19 = zext i11 %tmp_51 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 463 'zext' 'zext_ln29_19' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_29 : Operation 464 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_4 = sub i13 %p_shl18_cast, %zext_ln29_19" [maxpool/max_pool.cpp:29]   --->   Operation 464 'sub' 'sub_ln29_4' <Predicate = (!icmp_ln23_4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 465 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_7 = add i13 4, %sub_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 465 'add' 'add_ln29_7' <Predicate = (!icmp_ln23_4)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln29_20 = zext i13 %add_ln29_7 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 466 'zext' 'zext_ln29_20' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_29 : Operation 467 [1/1] (0.00ns)   --->   "%conv_out_addr_4 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 467 'getelementptr' 'conv_out_addr_4' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_29 : Operation 468 [2/2] (3.25ns)   --->   "%conv_out_load_4 = load float* %conv_out_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 468 'load' 'conv_out_load_4' <Predicate = (!icmp_ln23_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_29 : Operation 469 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_26) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 469 'specregionend' 'empty_41' <Predicate = (icmp_ln23_4)> <Delay = 0.00>
ST_29 : Operation 470 [1/1] (0.00ns)   --->   "br label %18" [maxpool/max_pool.cpp:20]   --->   Operation 470 'br' <Predicate = (icmp_ln23_4)> <Delay = 0.00>

State 30 <SV = 9> <Delay = 8.68>
ST_30 : Operation 471 [1/2] (3.25ns)   --->   "%conv_out_load_4 = load float* %conv_out_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 471 'load' 'conv_out_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_30 : Operation 472 [2/2] (5.43ns)   --->   "%tmp_37 = fcmp ogt float %conv_out_load_4, %max_1_4" [maxpool/max_pool.cpp:29]   --->   Operation 472 'fcmp' 'tmp_37' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 10> <Delay = 7.10>
ST_31 : Operation 473 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 473 'specloopname' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 474 [1/1] (0.00ns)   --->   "%bitcast_ln29_8 = bitcast float %conv_out_load_4 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 474 'bitcast' 'bitcast_ln29_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_8, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 475 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln29_8 = trunc i32 %bitcast_ln29_8 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 476 'trunc' 'trunc_ln29_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 477 [1/1] (0.00ns)   --->   "%bitcast_ln29_9 = bitcast float %max_1_4 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 477 'bitcast' 'bitcast_ln29_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_9, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 478 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln29_9 = trunc i32 %bitcast_ln29_9 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 479 'trunc' 'trunc_ln29_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 480 [1/1] (1.55ns)   --->   "%icmp_ln29_16 = icmp ne i8 %tmp_35, -1" [maxpool/max_pool.cpp:29]   --->   Operation 480 'icmp' 'icmp_ln29_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 481 [1/1] (2.44ns)   --->   "%icmp_ln29_17 = icmp eq i23 %trunc_ln29_8, 0" [maxpool/max_pool.cpp:29]   --->   Operation 481 'icmp' 'icmp_ln29_17' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_8 = or i1 %icmp_ln29_17, %icmp_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 482 'or' 'or_ln29_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 483 [1/1] (1.55ns)   --->   "%icmp_ln29_18 = icmp ne i8 %tmp_36, -1" [maxpool/max_pool.cpp:29]   --->   Operation 483 'icmp' 'icmp_ln29_18' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 484 [1/1] (2.44ns)   --->   "%icmp_ln29_19 = icmp eq i23 %trunc_ln29_9, 0" [maxpool/max_pool.cpp:29]   --->   Operation 484 'icmp' 'icmp_ln29_19' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_9 = or i1 %icmp_ln29_19, %icmp_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 485 'or' 'or_ln29_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%and_ln29_8 = and i1 %or_ln29_8, %or_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 486 'and' 'and_ln29_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 487 [1/2] (5.43ns)   --->   "%tmp_37 = fcmp ogt float %conv_out_load_4, %max_1_4" [maxpool/max_pool.cpp:29]   --->   Operation 487 'fcmp' 'tmp_37' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 488 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_9 = and i1 %and_ln29_8, %tmp_37" [maxpool/max_pool.cpp:29]   --->   Operation 488 'and' 'and_ln29_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 489 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_4 = select i1 %and_ln29_9, float %conv_out_load_4, float %max_1_4" [maxpool/max_pool.cpp:29]   --->   Operation 489 'select' 'select_ln29_4' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 490 [1/1] (0.00ns)   --->   "br label %19" [maxpool/max_pool.cpp:23]   --->   Operation 490 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 6> <Delay = 1.91>
ST_32 : Operation 491 [1/1] (0.00ns)   --->   "%r_0_5 = phi i4 [ 0, %Filter_Loop4 ], [ %add_ln13_5, %Row_Loop_end5 ]" [maxpool/max_pool.cpp:13]   --->   Operation 491 'phi' 'r_0_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 492 [1/1] (0.00ns)   --->   "%phi_mul32 = phi i8 [ 0, %Filter_Loop4 ], [ %add_ln13_11, %Row_Loop_end5 ]" [maxpool/max_pool.cpp:13]   --->   Operation 492 'phi' 'phi_mul32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 493 [1/1] (1.91ns)   --->   "%add_ln13_11 = add i8 %phi_mul32, 13" [maxpool/max_pool.cpp:13]   --->   Operation 493 'add' 'add_ln13_11' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 494 [1/1] (1.30ns)   --->   "%icmp_ln13_5 = icmp eq i4 %r_0_5, -3" [maxpool/max_pool.cpp:13]   --->   Operation 494 'icmp' 'icmp_ln13_5' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 495 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 495 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 496 [1/1] (1.73ns)   --->   "%add_ln13_5 = add i4 %r_0_5, 1" [maxpool/max_pool.cpp:13]   --->   Operation 496 'add' 'add_ln13_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 497 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_5, label %Filter_Loop_end, label %Row_Loop_begin5" [maxpool/max_pool.cpp:13]   --->   Operation 497 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 498 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 498 'specloopname' <Predicate = (!icmp_ln13_5)> <Delay = 0.00>
ST_32 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 499 'specregionbegin' 'tmp_22' <Predicate = (!icmp_ln13_5)> <Delay = 0.00>
ST_32 : Operation 500 [1/1] (0.00ns)   --->   "%shl_ln26_5 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_5, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 500 'bitconcatenate' 'shl_ln26_5' <Predicate = (!icmp_ln13_5)> <Delay = 0.00>
ST_32 : Operation 501 [1/1] (1.76ns)   --->   "br label %21" [maxpool/max_pool.cpp:16]   --->   Operation 501 'br' <Predicate = (!icmp_ln13_5)> <Delay = 1.76>
ST_32 : Operation 502 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_16) nounwind" [maxpool/max_pool.cpp:39]   --->   Operation 502 'specregionend' 'empty_43' <Predicate = (icmp_ln13_5)> <Delay = 0.00>
ST_32 : Operation 503 [1/1] (0.00ns)   --->   "ret void" [maxpool/max_pool.cpp:40]   --->   Operation 503 'ret' <Predicate = (icmp_ln13_5)> <Delay = 0.00>

State 33 <SV = 7> <Delay = 1.76>
ST_33 : Operation 504 [1/1] (0.00ns)   --->   "%c_0_5 = phi i4 [ 0, %Row_Loop_begin5 ], [ %add_ln16_5, %Col_Loop_end5 ]" [maxpool/max_pool.cpp:16]   --->   Operation 504 'phi' 'c_0_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 505 [1/1] (1.30ns)   --->   "%icmp_ln16_5 = icmp eq i4 %c_0_5, -3" [maxpool/max_pool.cpp:16]   --->   Operation 505 'icmp' 'icmp_ln16_5' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 506 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 506 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 507 [1/1] (1.73ns)   --->   "%add_ln16_5 = add i4 %c_0_5, 1" [maxpool/max_pool.cpp:16]   --->   Operation 507 'add' 'add_ln16_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 508 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_5, label %Row_Loop_end5, label %Col_Loop_begin5" [maxpool/max_pool.cpp:16]   --->   Operation 508 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 509 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 509 'specloopname' <Predicate = (!icmp_ln16_5)> <Delay = 0.00>
ST_33 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 510 'specregionbegin' 'tmp_25' <Predicate = (!icmp_ln16_5)> <Delay = 0.00>
ST_33 : Operation 511 [1/1] (0.00ns)   --->   "%shl_ln27_5 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_5, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 511 'bitconcatenate' 'shl_ln27_5' <Predicate = (!icmp_ln16_5)> <Delay = 0.00>
ST_33 : Operation 512 [1/1] (1.76ns)   --->   "br label %22" [maxpool/max_pool.cpp:20]   --->   Operation 512 'br' <Predicate = (!icmp_ln16_5)> <Delay = 1.76>
ST_33 : Operation 513 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_22) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 513 'specregionend' 'empty_45' <Predicate = (icmp_ln16_5)> <Delay = 0.00>
ST_33 : Operation 514 [1/1] (0.00ns)   --->   "br label %20" [maxpool/max_pool.cpp:13]   --->   Operation 514 'br' <Predicate = (icmp_ln16_5)> <Delay = 0.00>

State 34 <SV = 8> <Delay = 8.92>
ST_34 : Operation 515 [1/1] (0.00ns)   --->   "%max_0_5 = phi float [ 0x3810000000000000, %Col_Loop_begin5 ], [ %max_1_5, %Pool_Row_Loop_end5 ]" [maxpool/max_pool.cpp:29]   --->   Operation 515 'phi' 'max_0_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 516 [1/1] (0.00ns)   --->   "%mpr_0_5 = phi i2 [ 0, %Col_Loop_begin5 ], [ %add_ln20_5, %Pool_Row_Loop_end5 ]" [maxpool/max_pool.cpp:20]   --->   Operation 516 'phi' 'mpr_0_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln20_5 = zext i2 %mpr_0_5 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 517 'zext' 'zext_ln20_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 518 [1/1] (0.95ns)   --->   "%icmp_ln20_5 = icmp eq i2 %mpr_0_5, -2" [maxpool/max_pool.cpp:20]   --->   Operation 518 'icmp' 'icmp_ln20_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 519 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 519 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 520 [1/1] (1.56ns)   --->   "%add_ln20_5 = add i2 %mpr_0_5, 1" [maxpool/max_pool.cpp:20]   --->   Operation 520 'add' 'add_ln20_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 521 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_5, label %Col_Loop_end5, label %Pool_Row_Loop_begin5" [maxpool/max_pool.cpp:20]   --->   Operation 521 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 522 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 522 'specloopname' <Predicate = (!icmp_ln20_5)> <Delay = 0.00>
ST_34 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 523 'specregionbegin' 'tmp_27' <Predicate = (!icmp_ln20_5)> <Delay = 0.00>
ST_34 : Operation 524 [1/1] (1.78ns)   --->   "%add_ln26_5 = add i5 %zext_ln20_5, %shl_ln26_5" [maxpool/max_pool.cpp:26]   --->   Operation 524 'add' 'add_ln26_5' <Predicate = (!icmp_ln20_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln29_17 = zext i5 %add_ln26_5 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 525 'zext' 'zext_ln29_17' <Predicate = (!icmp_ln20_5)> <Delay = 0.00>
ST_34 : Operation 526 [1/1] (3.78ns)   --->   "%mul_ln29_5 = mul i10 %zext_ln29_17, 26" [maxpool/max_pool.cpp:29]   --->   Operation 526 'mul' 'mul_ln29_5' <Predicate = (!icmp_ln20_5)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 527 [1/1] (1.76ns)   --->   "br label %23" [maxpool/max_pool.cpp:23]   --->   Operation 527 'br' <Predicate = (!icmp_ln20_5)> <Delay = 1.76>
ST_34 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln36_15 = zext i4 %c_0_5 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 528 'zext' 'zext_ln36_15' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_34 : Operation 529 [1/1] (1.91ns)   --->   "%add_ln36_8 = add i8 %zext_ln36_15, %phi_mul32" [maxpool/max_pool.cpp:36]   --->   Operation 529 'add' 'add_ln36_8' <Predicate = (icmp_ln20_5)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 530 [1/1] (0.00ns)   --->   "%p_shl20_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln36_8, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 530 'bitconcatenate' 'p_shl20_cast' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_34 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_50 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln36_8, i1 false)" [maxpool/max_pool.cpp:36]   --->   Operation 531 'bitconcatenate' 'tmp_50' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_34 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln36_16 = zext i9 %tmp_50 to i11" [maxpool/max_pool.cpp:36]   --->   Operation 532 'zext' 'zext_ln36_16' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_34 : Operation 533 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_5 = sub i11 %p_shl20_cast, %zext_ln36_16" [maxpool/max_pool.cpp:36]   --->   Operation 533 'sub' 'sub_ln36_5' <Predicate = (icmp_ln20_5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 534 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_9 = add i11 %sub_ln36_5, 5" [maxpool/max_pool.cpp:36]   --->   Operation 534 'add' 'add_ln36_9' <Predicate = (icmp_ln20_5)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln36_17 = zext i11 %add_ln36_9 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 535 'zext' 'zext_ln36_17' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_34 : Operation 536 [1/1] (0.00ns)   --->   "%max_pool_out_addr_5 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_17" [maxpool/max_pool.cpp:36]   --->   Operation 536 'getelementptr' 'max_pool_out_addr_5' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_34 : Operation 537 [1/1] (3.25ns)   --->   "store float %max_0_5, float* %max_pool_out_addr_5, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 537 'store' <Predicate = (icmp_ln20_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_34 : Operation 538 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_25) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 538 'specregionend' 'empty_47' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_34 : Operation 539 [1/1] (0.00ns)   --->   "br label %21" [maxpool/max_pool.cpp:16]   --->   Operation 539 'br' <Predicate = (icmp_ln20_5)> <Delay = 0.00>

State 35 <SV = 9> <Delay = 10.5>
ST_35 : Operation 540 [1/1] (0.00ns)   --->   "%max_1_5 = phi float [ %max_0_5, %Pool_Row_Loop_begin5 ], [ %select_ln29_5, %._crit_edge.5 ]" [maxpool/max_pool.cpp:29]   --->   Operation 540 'phi' 'max_1_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 541 [1/1] (0.00ns)   --->   "%mpc_0_5 = phi i2 [ 0, %Pool_Row_Loop_begin5 ], [ %add_ln23_5, %._crit_edge.5 ]" [maxpool/max_pool.cpp:23]   --->   Operation 541 'phi' 'mpc_0_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i2 %mpc_0_5 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 542 'zext' 'zext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 543 [1/1] (0.95ns)   --->   "%icmp_ln23_5 = icmp eq i2 %mpc_0_5, -2" [maxpool/max_pool.cpp:23]   --->   Operation 543 'icmp' 'icmp_ln23_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 544 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 544 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 545 [1/1] (1.56ns)   --->   "%add_ln23_5 = add i2 %mpc_0_5, 1" [maxpool/max_pool.cpp:23]   --->   Operation 545 'add' 'add_ln23_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 546 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_5, label %Pool_Row_Loop_end5, label %._crit_edge.5" [maxpool/max_pool.cpp:23]   --->   Operation 546 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 547 [1/1] (1.78ns)   --->   "%add_ln27_5 = add i5 %zext_ln23_5, %shl_ln27_5" [maxpool/max_pool.cpp:27]   --->   Operation 547 'add' 'add_ln27_5' <Predicate = (!icmp_ln23_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln29_21 = zext i5 %add_ln27_5 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 548 'zext' 'zext_ln29_21' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_35 : Operation 549 [1/1] (1.73ns)   --->   "%add_ln29_8 = add i10 %mul_ln29_5, %zext_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 549 'add' 'add_ln29_8' <Predicate = (!icmp_ln23_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 550 [1/1] (0.00ns)   --->   "%p_shl22_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_8, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 550 'bitconcatenate' 'p_shl22_cast' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_35 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_52 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_8, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 551 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_35 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln29_22 = zext i11 %tmp_52 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 552 'zext' 'zext_ln29_22' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_35 : Operation 553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_5 = sub i13 %p_shl22_cast, %zext_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 553 'sub' 'sub_ln29_5' <Predicate = (!icmp_ln23_5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 554 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_9 = add i13 5, %sub_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 554 'add' 'add_ln29_9' <Predicate = (!icmp_ln23_5)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln29_23 = zext i13 %add_ln29_9 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 555 'zext' 'zext_ln29_23' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_35 : Operation 556 [1/1] (0.00ns)   --->   "%conv_out_addr_5 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_23" [maxpool/max_pool.cpp:29]   --->   Operation 556 'getelementptr' 'conv_out_addr_5' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_35 : Operation 557 [2/2] (3.25ns)   --->   "%conv_out_load_5 = load float* %conv_out_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 557 'load' 'conv_out_load_5' <Predicate = (!icmp_ln23_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_35 : Operation 558 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_27) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 558 'specregionend' 'empty_49' <Predicate = (icmp_ln23_5)> <Delay = 0.00>
ST_35 : Operation 559 [1/1] (0.00ns)   --->   "br label %22" [maxpool/max_pool.cpp:20]   --->   Operation 559 'br' <Predicate = (icmp_ln23_5)> <Delay = 0.00>

State 36 <SV = 10> <Delay = 8.68>
ST_36 : Operation 560 [1/2] (3.25ns)   --->   "%conv_out_load_5 = load float* %conv_out_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 560 'load' 'conv_out_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_36 : Operation 561 [2/2] (5.43ns)   --->   "%tmp_40 = fcmp ogt float %conv_out_load_5, %max_1_5" [maxpool/max_pool.cpp:29]   --->   Operation 561 'fcmp' 'tmp_40' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 11> <Delay = 7.10>
ST_37 : Operation 562 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 562 'specloopname' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 563 [1/1] (0.00ns)   --->   "%bitcast_ln29_10 = bitcast float %conv_out_load_5 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 563 'bitcast' 'bitcast_ln29_10' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_10, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 564 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln29_10 = trunc i32 %bitcast_ln29_10 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 565 'trunc' 'trunc_ln29_10' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 566 [1/1] (0.00ns)   --->   "%bitcast_ln29_11 = bitcast float %max_1_5 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 566 'bitcast' 'bitcast_ln29_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_11, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 567 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln29_11 = trunc i32 %bitcast_ln29_11 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 568 'trunc' 'trunc_ln29_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 569 [1/1] (1.55ns)   --->   "%icmp_ln29_20 = icmp ne i8 %tmp_38, -1" [maxpool/max_pool.cpp:29]   --->   Operation 569 'icmp' 'icmp_ln29_20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 570 [1/1] (2.44ns)   --->   "%icmp_ln29_21 = icmp eq i23 %trunc_ln29_10, 0" [maxpool/max_pool.cpp:29]   --->   Operation 570 'icmp' 'icmp_ln29_21' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_10 = or i1 %icmp_ln29_21, %icmp_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 571 'or' 'or_ln29_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 572 [1/1] (1.55ns)   --->   "%icmp_ln29_22 = icmp ne i8 %tmp_39, -1" [maxpool/max_pool.cpp:29]   --->   Operation 572 'icmp' 'icmp_ln29_22' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 573 [1/1] (2.44ns)   --->   "%icmp_ln29_23 = icmp eq i23 %trunc_ln29_11, 0" [maxpool/max_pool.cpp:29]   --->   Operation 573 'icmp' 'icmp_ln29_23' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_11 = or i1 %icmp_ln29_23, %icmp_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 574 'or' 'or_ln29_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%and_ln29_10 = and i1 %or_ln29_10, %or_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 575 'and' 'and_ln29_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 576 [1/2] (5.43ns)   --->   "%tmp_40 = fcmp ogt float %conv_out_load_5, %max_1_5" [maxpool/max_pool.cpp:29]   --->   Operation 576 'fcmp' 'tmp_40' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 577 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_11 = and i1 %and_ln29_10, %tmp_40" [maxpool/max_pool.cpp:29]   --->   Operation 577 'and' 'and_ln29_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 578 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_5 = select i1 %and_ln29_11, float %conv_out_load_5, float %max_1_5" [maxpool/max_pool.cpp:29]   --->   Operation 578 'select' 'select_ln29_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 579 [1/1] (0.00ns)   --->   "br label %23" [maxpool/max_pool.cpp:23]   --->   Operation 579 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r_0_0', maxpool/max_pool.cpp:13) with incoming values : ('add_ln13', maxpool/max_pool.cpp:13) [9]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul', maxpool/max_pool.cpp:13) with incoming values : ('add_ln13_6', maxpool/max_pool.cpp:13) [10]  (0 ns)
	'add' operation ('add_ln13_6', maxpool/max_pool.cpp:13) [11]  (1.92 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_0', maxpool/max_pool.cpp:29) with incoming values : ('select_ln29', maxpool/max_pool.cpp:29) [33]  (1.77 ns)

 <State 4>: 6.81ns
The critical path consists of the following:
	'add' operation ('add_ln36', maxpool/max_pool.cpp:36) [89]  (1.92 ns)
	'sub' operation ('sub_ln36', maxpool/max_pool.cpp:36) [93]  (1.64 ns)
	'getelementptr' operation ('max_pool_out_addr', maxpool/max_pool.cpp:36) [95]  (0 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'max_0_0', maxpool/max_pool.cpp:29 on array 'max_pool_out' [96]  (3.25 ns)

 <State 5>: 8.44ns
The critical path consists of the following:
	'phi' operation ('mpc_0_0', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23', maxpool/max_pool.cpp:23) [49]  (0 ns)
	'add' operation ('add_ln27', maxpool/max_pool.cpp:27) [57]  (1.78 ns)
	'add' operation ('add_ln29', maxpool/max_pool.cpp:29) [59]  (1.73 ns)
	'sub' operation ('sub_ln29', maxpool/max_pool.cpp:29) [63]  (1.68 ns)
	'getelementptr' operation ('conv_out_addr', maxpool/max_pool.cpp:29) [65]  (0 ns)
	'load' operation ('conv_out_load', maxpool/max_pool.cpp:29) on array 'conv_out' [66]  (3.25 ns)

 <State 6>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load', maxpool/max_pool.cpp:29) on array 'conv_out' [66]  (3.25 ns)
	'fcmp' operation ('tmp_15', maxpool/max_pool.cpp:29) [80]  (5.43 ns)

 <State 7>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_15', maxpool/max_pool.cpp:29) [80]  (5.43 ns)
	'and' operation ('and_ln29_1', maxpool/max_pool.cpp:29) [81]  (0.978 ns)
	'select' operation ('select_ln29', maxpool/max_pool.cpp:29) [82]  (0.698 ns)

 <State 8>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul24', maxpool/max_pool.cpp:13) with incoming values : ('add_ln13_7', maxpool/max_pool.cpp:13) [108]  (0 ns)
	'add' operation ('add_ln13_7', maxpool/max_pool.cpp:13) [109]  (1.92 ns)

 <State 9>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_1', maxpool/max_pool.cpp:29) with incoming values : ('select_ln29_1', maxpool/max_pool.cpp:29) [131]  (1.77 ns)

 <State 10>: 6.81ns
The critical path consists of the following:
	'add' operation ('add_ln36_1', maxpool/max_pool.cpp:36) [188]  (1.92 ns)
	'sub' operation ('sub_ln36_1', maxpool/max_pool.cpp:36) [192]  (1.64 ns)
	'or' operation ('or_ln36', maxpool/max_pool.cpp:36) [193]  (0 ns)
	'getelementptr' operation ('max_pool_out_addr_1', maxpool/max_pool.cpp:36) [195]  (0 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'max_0_1', maxpool/max_pool.cpp:29 on array 'max_pool_out' [196]  (3.25 ns)

 <State 11>: 8.44ns
The critical path consists of the following:
	'phi' operation ('mpc_0_1', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_1', maxpool/max_pool.cpp:23) [147]  (0 ns)
	'add' operation ('add_ln27_1', maxpool/max_pool.cpp:27) [155]  (1.78 ns)
	'add' operation ('add_ln29_1', maxpool/max_pool.cpp:29) [157]  (1.73 ns)
	'sub' operation ('sub_ln29_1', maxpool/max_pool.cpp:29) [161]  (1.68 ns)
	'or' operation ('or_ln29_12', maxpool/max_pool.cpp:29) [162]  (0 ns)
	'getelementptr' operation ('conv_out_addr_1', maxpool/max_pool.cpp:29) [164]  (0 ns)
	'load' operation ('conv_out_load_1', maxpool/max_pool.cpp:29) on array 'conv_out' [165]  (3.25 ns)

 <State 12>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_1', maxpool/max_pool.cpp:29) on array 'conv_out' [165]  (3.25 ns)
	'fcmp' operation ('tmp_28', maxpool/max_pool.cpp:29) [179]  (5.43 ns)

 <State 13>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_28', maxpool/max_pool.cpp:29) [179]  (5.43 ns)
	'and' operation ('and_ln29_3', maxpool/max_pool.cpp:29) [180]  (0.978 ns)
	'select' operation ('select_ln29_1', maxpool/max_pool.cpp:29) [181]  (0.698 ns)

 <State 14>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul26', maxpool/max_pool.cpp:13) with incoming values : ('add_ln13_8', maxpool/max_pool.cpp:13) [208]  (0 ns)
	'add' operation ('add_ln13_8', maxpool/max_pool.cpp:13) [209]  (1.92 ns)

 <State 15>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_2', maxpool/max_pool.cpp:29) with incoming values : ('select_ln29_2', maxpool/max_pool.cpp:29) [231]  (1.77 ns)

 <State 16>: 8.93ns
The critical path consists of the following:
	'add' operation ('add_ln36_2', maxpool/max_pool.cpp:36) [288]  (1.92 ns)
	'sub' operation ('sub_ln36_2', maxpool/max_pool.cpp:36) [292]  (0 ns)
	'add' operation ('add_ln36_3', maxpool/max_pool.cpp:36) [293]  (3.76 ns)
	'getelementptr' operation ('max_pool_out_addr_2', maxpool/max_pool.cpp:36) [295]  (0 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'max_0_2', maxpool/max_pool.cpp:29 on array 'max_pool_out' [296]  (3.25 ns)

 <State 17>: 10.6ns
The critical path consists of the following:
	'phi' operation ('mpc_0_2', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_2', maxpool/max_pool.cpp:23) [247]  (0 ns)
	'add' operation ('add_ln27_2', maxpool/max_pool.cpp:27) [255]  (1.78 ns)
	'add' operation ('add_ln29_2', maxpool/max_pool.cpp:29) [257]  (1.73 ns)
	'sub' operation ('sub_ln29_2', maxpool/max_pool.cpp:29) [261]  (0 ns)
	'add' operation ('add_ln29_3', maxpool/max_pool.cpp:29) [262]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_2', maxpool/max_pool.cpp:29) [264]  (0 ns)
	'load' operation ('conv_out_load_2', maxpool/max_pool.cpp:29) on array 'conv_out' [265]  (3.25 ns)

 <State 18>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_2', maxpool/max_pool.cpp:29) on array 'conv_out' [265]  (3.25 ns)
	'fcmp' operation ('tmp_31', maxpool/max_pool.cpp:29) [279]  (5.43 ns)

 <State 19>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_31', maxpool/max_pool.cpp:29) [279]  (5.43 ns)
	'and' operation ('and_ln29_5', maxpool/max_pool.cpp:29) [280]  (0.978 ns)
	'select' operation ('select_ln29_2', maxpool/max_pool.cpp:29) [281]  (0.698 ns)

 <State 20>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul28', maxpool/max_pool.cpp:13) with incoming values : ('add_ln13_9', maxpool/max_pool.cpp:13) [308]  (0 ns)
	'add' operation ('add_ln13_9', maxpool/max_pool.cpp:13) [309]  (1.92 ns)

 <State 21>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_3', maxpool/max_pool.cpp:29) with incoming values : ('select_ln29_3', maxpool/max_pool.cpp:29) [331]  (1.77 ns)

 <State 22>: 8.93ns
The critical path consists of the following:
	'add' operation ('add_ln36_4', maxpool/max_pool.cpp:36) [388]  (1.92 ns)
	'sub' operation ('sub_ln36_3', maxpool/max_pool.cpp:36) [392]  (0 ns)
	'add' operation ('add_ln36_5', maxpool/max_pool.cpp:36) [393]  (3.76 ns)
	'getelementptr' operation ('max_pool_out_addr_3', maxpool/max_pool.cpp:36) [395]  (0 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'max_0_3', maxpool/max_pool.cpp:29 on array 'max_pool_out' [396]  (3.25 ns)

 <State 23>: 10.6ns
The critical path consists of the following:
	'phi' operation ('mpc_0_3', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_3', maxpool/max_pool.cpp:23) [347]  (0 ns)
	'add' operation ('add_ln27_3', maxpool/max_pool.cpp:27) [355]  (1.78 ns)
	'add' operation ('add_ln29_4', maxpool/max_pool.cpp:29) [357]  (1.73 ns)
	'sub' operation ('sub_ln29_3', maxpool/max_pool.cpp:29) [361]  (0 ns)
	'add' operation ('add_ln29_5', maxpool/max_pool.cpp:29) [362]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_3', maxpool/max_pool.cpp:29) [364]  (0 ns)
	'load' operation ('conv_out_load_3', maxpool/max_pool.cpp:29) on array 'conv_out' [365]  (3.25 ns)

 <State 24>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_3', maxpool/max_pool.cpp:29) on array 'conv_out' [365]  (3.25 ns)
	'fcmp' operation ('tmp_34', maxpool/max_pool.cpp:29) [379]  (5.43 ns)

 <State 25>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_34', maxpool/max_pool.cpp:29) [379]  (5.43 ns)
	'and' operation ('and_ln29_7', maxpool/max_pool.cpp:29) [380]  (0.978 ns)
	'select' operation ('select_ln29_3', maxpool/max_pool.cpp:29) [381]  (0.698 ns)

 <State 26>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul30', maxpool/max_pool.cpp:13) with incoming values : ('add_ln13_10', maxpool/max_pool.cpp:13) [408]  (0 ns)
	'add' operation ('add_ln13_10', maxpool/max_pool.cpp:13) [409]  (1.92 ns)

 <State 27>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_4', maxpool/max_pool.cpp:29) with incoming values : ('select_ln29_4', maxpool/max_pool.cpp:29) [431]  (1.77 ns)

 <State 28>: 8.93ns
The critical path consists of the following:
	'add' operation ('add_ln36_6', maxpool/max_pool.cpp:36) [488]  (1.92 ns)
	'sub' operation ('sub_ln36_4', maxpool/max_pool.cpp:36) [492]  (0 ns)
	'add' operation ('add_ln36_7', maxpool/max_pool.cpp:36) [493]  (3.76 ns)
	'getelementptr' operation ('max_pool_out_addr_4', maxpool/max_pool.cpp:36) [495]  (0 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'max_0_4', maxpool/max_pool.cpp:29 on array 'max_pool_out' [496]  (3.25 ns)

 <State 29>: 10.6ns
The critical path consists of the following:
	'phi' operation ('mpc_0_4', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_4', maxpool/max_pool.cpp:23) [447]  (0 ns)
	'add' operation ('add_ln27_4', maxpool/max_pool.cpp:27) [455]  (1.78 ns)
	'add' operation ('add_ln29_6', maxpool/max_pool.cpp:29) [457]  (1.73 ns)
	'sub' operation ('sub_ln29_4', maxpool/max_pool.cpp:29) [461]  (0 ns)
	'add' operation ('add_ln29_7', maxpool/max_pool.cpp:29) [462]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_4', maxpool/max_pool.cpp:29) [464]  (0 ns)
	'load' operation ('conv_out_load_4', maxpool/max_pool.cpp:29) on array 'conv_out' [465]  (3.25 ns)

 <State 30>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_4', maxpool/max_pool.cpp:29) on array 'conv_out' [465]  (3.25 ns)
	'fcmp' operation ('tmp_37', maxpool/max_pool.cpp:29) [479]  (5.43 ns)

 <State 31>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_37', maxpool/max_pool.cpp:29) [479]  (5.43 ns)
	'and' operation ('and_ln29_9', maxpool/max_pool.cpp:29) [480]  (0.978 ns)
	'select' operation ('select_ln29_4', maxpool/max_pool.cpp:29) [481]  (0.698 ns)

 <State 32>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul32', maxpool/max_pool.cpp:13) with incoming values : ('add_ln13_11', maxpool/max_pool.cpp:13) [508]  (0 ns)
	'add' operation ('add_ln13_11', maxpool/max_pool.cpp:13) [509]  (1.92 ns)

 <State 33>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_5', maxpool/max_pool.cpp:29) with incoming values : ('select_ln29_5', maxpool/max_pool.cpp:29) [531]  (1.77 ns)

 <State 34>: 8.93ns
The critical path consists of the following:
	'add' operation ('add_ln36_8', maxpool/max_pool.cpp:36) [588]  (1.92 ns)
	'sub' operation ('sub_ln36_5', maxpool/max_pool.cpp:36) [592]  (0 ns)
	'add' operation ('add_ln36_9', maxpool/max_pool.cpp:36) [593]  (3.76 ns)
	'getelementptr' operation ('max_pool_out_addr_5', maxpool/max_pool.cpp:36) [595]  (0 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'max_0_5', maxpool/max_pool.cpp:29 on array 'max_pool_out' [596]  (3.25 ns)

 <State 35>: 10.6ns
The critical path consists of the following:
	'phi' operation ('mpc_0_5', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_5', maxpool/max_pool.cpp:23) [547]  (0 ns)
	'add' operation ('add_ln27_5', maxpool/max_pool.cpp:27) [555]  (1.78 ns)
	'add' operation ('add_ln29_8', maxpool/max_pool.cpp:29) [557]  (1.73 ns)
	'sub' operation ('sub_ln29_5', maxpool/max_pool.cpp:29) [561]  (0 ns)
	'add' operation ('add_ln29_9', maxpool/max_pool.cpp:29) [562]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_5', maxpool/max_pool.cpp:29) [564]  (0 ns)
	'load' operation ('conv_out_load_5', maxpool/max_pool.cpp:29) on array 'conv_out' [565]  (3.25 ns)

 <State 36>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_5', maxpool/max_pool.cpp:29) on array 'conv_out' [565]  (3.25 ns)
	'fcmp' operation ('tmp_40', maxpool/max_pool.cpp:29) [579]  (5.43 ns)

 <State 37>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_40', maxpool/max_pool.cpp:29) [579]  (5.43 ns)
	'and' operation ('and_ln29_11', maxpool/max_pool.cpp:29) [580]  (0.978 ns)
	'select' operation ('select_ln29_5', maxpool/max_pool.cpp:29) [581]  (0.698 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
