#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Apr 30 15:35:41 2021
# Process ID: 12552
# Current directory: D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/S7_AXI4_Stream_Inverter_0_0_synth_1
# Command line: vivado.exe -log S7_AXI4_Stream_Inverter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source S7_AXI4_Stream_Inverter_0_0.tcl
# Log file: D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/S7_AXI4_Stream_Inverter_0_0_synth_1/S7_AXI4_Stream_Inverter_0_0.vds
# Journal file: D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/S7_AXI4_Stream_Inverter_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source S7_AXI4_Stream_Inverter_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top S7_AXI4_Stream_Inverter_0_0 -part xc7s100fgga676-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Device 21-403] Loading part xc7s100fgga676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7432 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 810.418 ; gain = 176.914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'S7_AXI4_Stream_Inverter_0_0' [d:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_AXI4_Stream_Inverter_0_0/synth/S7_AXI4_Stream_Inverter_0_0.vhd:73]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEBUG_MODE bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'AXI4Stream_Inverter' declared at 'd:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ipshared/b3b8/hdl/AXI4Stream_Inverter.vhd:35' bound to instance 'U0' of component 'AXI4Stream_Inverter' [d:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_AXI4_Stream_Inverter_0_0/synth/S7_AXI4_Stream_Inverter_0_0.vhd:123]
INFO: [Synth 8-638] synthesizing module 'AXI4Stream_Inverter' [d:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ipshared/b3b8/hdl/AXI4Stream_Inverter.vhd:81]
	Parameter DEBUG_MODE bound to: 1 - type: bool 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEBUG_MODE bound to: 1 - type: bool 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Inverter' declared at 'd:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ipshared/b3b8/hdl/Inverter.vhd:27' bound to instance 'Inst_Inverter' of component 'Inverter' [d:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ipshared/b3b8/hdl/AXI4Stream_Inverter.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Inverter' [d:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ipshared/b3b8/hdl/Inverter.vhd:122]
	Parameter DEBUG_MODE bound to: 1 - type: bool 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element tlast_memory_reg was removed.  [d:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ipshared/b3b8/hdl/Inverter.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'Inverter' (1#1) [d:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ipshared/b3b8/hdl/Inverter.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'AXI4Stream_Inverter' (2#1) [d:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ipshared/b3b8/hdl/AXI4Stream_Inverter.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'S7_AXI4_Stream_Inverter_0_0' (3#1) [d:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_AXI4_Stream_Inverter_0_0/synth/S7_AXI4_Stream_Inverter_0_0.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 879.207 ; gain = 245.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 879.207 ; gain = 245.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 879.207 ; gain = 245.703
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 981.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 982.801 ; gain = 1.023
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 982.801 ; gain = 349.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s100fgga676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 982.801 ; gain = 349.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 982.801 ; gain = 349.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 982.801 ; gain = 349.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Inverter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:80)
BRAMs: 240 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U0/Inst_Inverter/packet_counter_vct_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U0/Inst_Inverter/packet_counter_vct_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 982.801 ; gain = 349.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 982.801 ; gain = 349.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 982.801 ; gain = 349.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 982.801 ; gain = 349.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 992.078 ; gain = 358.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 992.078 ; gain = 358.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 992.078 ; gain = 358.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 992.078 ; gain = 358.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 992.078 ; gain = 358.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 992.078 ; gain = 358.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     4|
|3     |LUT2   |    32|
|4     |LUT4   |     3|
|5     |LUT5   |    17|
|6     |LUT6   |    27|
|7     |FDRE   |    96|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------------+------+
|      |Instance          |Module              |Cells |
+------+------------------+--------------------+------+
|1     |top               |                    |   195|
|2     |  U0              |AXI4Stream_Inverter |   195|
|3     |    Inst_Inverter |Inverter            |   195|
+------+------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 992.078 ; gain = 358.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 992.078 ; gain = 254.980
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 992.078 ; gain = 358.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1008.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1008.707 ; gain = 619.836
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1008.707 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/S7_AXI4_Stream_Inverter_0_0_synth_1/S7_AXI4_Stream_Inverter_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP S7_AXI4_Stream_Inverter_0_0, cache-ID = c8c876815681dd9f
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1008.707 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/S7_AXI4_Stream_Inverter_0_0_synth_1/S7_AXI4_Stream_Inverter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file S7_AXI4_Stream_Inverter_0_0_utilization_synth.rpt -pb S7_AXI4_Stream_Inverter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 30 15:36:11 2021...
