# MIPS
A 32-bit MIPS microprocessor implemented in Verilog HDL with a 5-stage pipeline (IF, ID, EX, MEM, WB). Supports core MIPS instructions, hazard handling, and modular design with ALU, control unit, and memory. Includes testbenches for simulation and is FPGA-ready for hardware implementation.
