#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 17 15:58:16 2022
# Process ID: 2668
# Current directory: E:/study/设计与实践/lab2/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4140 E:\study\设计与实践\lab2\cpu\cpu.xpr
# Log file: E:/study/设计与实践/lab2/cpu/vivado.log
# Journal file: E:/study/设计与实践/lab2/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/study/设计与实践/lab2/cpu/cpu.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
export_ip_user_files -of_objects [get_files E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir E:/study/设计与实践/lab2/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/study/设计与实践/lab2/cpu/cpu.cache/compile_simlib/modelsim} {questa=E:/study/设计与实践/lab2/cpu/cpu.cache/compile_simlib/questa} {riviera=E:/study/设计与实践/lab2/cpu/cpu.cache/compile_simlib/riviera} {activehdl=E:/study/设计与实践/lab2/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source cpuclk_sim.tcl
run 10 us
run 10 us
run 10 us
run 100 us
run 100 us
relaunch_sim
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 us
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_CLKOUT0_DIVIDE_F {33} CONFIG.CLKOUT1_JITTER {352.369} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips cpuclk]
close_sim
generate_target Simulation [get_files E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
export_ip_user_files -of_objects [get_files E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir E:/study/设计与实践/lab2/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/study/设计与实践/lab2/cpu/cpu.cache/compile_simlib/modelsim} {questa=E:/study/设计与实践/lab2/cpu/cpu.cache/compile_simlib/questa} {riviera=E:/study/设计与实践/lab2/cpu/cpu.cache/compile_simlib/riviera} {activehdl=E:/study/设计与实践/lab2/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source cpuclk_sim.tcl
set_property -dict [list CONFIG.coefficient_file {E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/ip/IROM/inst_ram.coe}] [get_ips IROM]
close_sim
generate_target Simulation [get_files E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/ip/IROM/IROM.xci]
export_ip_user_files -of_objects [get_files E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/ip/IROM/IROM.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir E:/study/设计与实践/lab2/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/study/设计与实践/lab2/cpu/cpu.cache/compile_simlib/modelsim} {questa=E:/study/设计与实践/lab2/cpu/cpu.cache/compile_simlib/questa} {riviera=E:/study/设计与实践/lab2/cpu/cpu.cache/compile_simlib/riviera} {activehdl=E:/study/设计与实践/lab2/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source cpuclk_sim.tcl
run 100 us
close_sim
