// Seed: 2578418553
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output uwire id_2,
    output supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    output supply1 id_6,
    output supply0 id_7,
    input tri id_8,
    input tri1 id_9,
    output tri1 id_10,
    input supply1 id_11,
    input wor id_12
);
  wire id_14;
endmodule
module module_1 #(
    parameter id_0 = 32'd33
) (
    input tri1 _id_0,
    output supply0 id_1,
    input tri1 id_2,
    output wor id_3,
    output supply0 id_4,
    output tri0 id_5
);
  assign id_4 = id_0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_4,
      id_2,
      id_2,
      id_1,
      id_5,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
  logic [id_0  ==  -1 'b0 : id_0] id_7 = 1 & -1 & 1'h0;
  assign id_1 = 1 == id_7;
endmodule
