// Seed: 936541205
module module_0 (
    output id_0,
    input logic id_1,
    output id_2
);
  logic id_3 = id_1, id_4, id_5;
  type_17(
      1, id_1
  );
  assign id_4 = 1;
  logic id_6;
  logic id_7;
  logic id_8, id_9;
  logic id_10;
  logic id_11;
  logic id_12;
  integer id_13 (
      .id_0(1),
      .id_1(id_7 || 1'h0),
      .id_2(1),
      .id_3(1 - id_3),
      .id_4(id_12 + ~0)
  );
  logic id_14;
endmodule
