module divisor_freq (
	input clk,    // Clock
	input reset,  // Asynchronous reset active low
	output [25:0] q	
);

	

	always_ff@(posedge clk, posedge reset)
		if (reset) 	q <= 0;
		else		q <= q+1;


endmodule