Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Mar  7 10:57:16 2025
| Host         : LAPTOP-I1QQ8O5Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_controller_timing_summary_routed.rpt -pb display_controller_timing_summary_routed.pb -rpx display_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : display_controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  69          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (69)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (170)
5. checking no_input_delay (10)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (69)
-------------------------
 There are 69 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (170)
--------------------------------------------------
 There are 170 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  186          inf        0.000                      0                  186           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           186 Endpoints
Min Delay           186 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AND_70_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            AND_70[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.179ns  (logic 3.104ns (59.942%)  route 2.075ns (40.058%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDPE                         0.000     0.000 r  AND_70_reg[0]/C
    SLICE_X0Y60          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  AND_70_reg[0]/Q
                         net (fo=1, routed)           2.075     2.531    AND_70_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         2.648     5.179 r  AND_70_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.179    AND_70[0]
    R10                                                               r  AND_70[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AND_70_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            AND_70[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.122ns  (logic 3.261ns (63.677%)  route 1.860ns (36.323%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDPE                         0.000     0.000 r  AND_70_reg[2]/C
    SLICE_X0Y55          FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  AND_70_reg[2]/Q
                         net (fo=1, routed)           1.860     2.279    AND_70_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         2.842     5.122 r  AND_70_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.122    AND_70[2]
    T9                                                                r  AND_70[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_AG_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SEG_AG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.069ns  (logic 3.249ns (64.091%)  route 1.820ns (35.909%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDPE                         0.000     0.000 r  SEG_AG_reg[3]/C
    SLICE_X0Y63          FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  SEG_AG_reg[3]/Q
                         net (fo=1, routed)           1.820     2.239    SEG_AG_OBUF[3]
    U11                  OBUF (Prop_obuf_I_O)         2.830     5.069 r  SEG_AG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.069    SEG_AG[3]
    U11                                                               r  SEG_AG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AND_70_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            AND_70[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.061ns  (logic 3.241ns (64.039%)  route 1.820ns (35.961%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDPE                         0.000     0.000 r  AND_70_reg[4]/C
    SLICE_X0Y55          FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  AND_70_reg[4]/Q
                         net (fo=1, routed)           1.820     2.239    AND_70_OBUF[4]
    T13                  OBUF (Prop_obuf_I_O)         2.822     5.061 r  AND_70_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.061    AND_70[4]
    T13                                                               r  AND_70[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_AG_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SEG_AG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.019ns  (logic 3.128ns (62.324%)  route 1.891ns (37.676%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDPE                         0.000     0.000 r  SEG_AG_reg[0]/C
    SLICE_X0Y63          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  SEG_AG_reg[0]/Q
                         net (fo=1, routed)           1.891     2.347    SEG_AG_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         2.672     5.019 r  SEG_AG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.019    SEG_AG[0]
    V10                                                               r  SEG_AG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AND_70_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            AND_70[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.996ns  (logic 3.126ns (62.570%)  route 1.870ns (37.430%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDPE                         0.000     0.000 r  AND_70_reg[1]/C
    SLICE_X0Y55          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  AND_70_reg[1]/Q
                         net (fo=1, routed)           1.870     2.326    AND_70_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         2.670     4.996 r  AND_70_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.996    AND_70[1]
    T10                                                               r  AND_70[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_AG_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SEG_AG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.986ns  (logic 3.127ns (62.718%)  route 1.859ns (37.282%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDPE                         0.000     0.000 r  SEG_AG_reg[2]/C
    SLICE_X0Y63          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  SEG_AG_reg[2]/Q
                         net (fo=1, routed)           1.859     2.315    SEG_AG_OBUF[2]
    U12                  OBUF (Prop_obuf_I_O)         2.671     4.986 r  SEG_AG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.986    SEG_AG[2]
    U12                                                               r  SEG_AG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_AG_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SEG_AG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.984ns  (logic 3.119ns (62.592%)  route 1.864ns (37.408%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDPE                         0.000     0.000 r  SEG_AG_reg[1]/C
    SLICE_X0Y63          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  SEG_AG_reg[1]/Q
                         net (fo=1, routed)           1.864     2.320    SEG_AG_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         2.663     4.984 r  SEG_AG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.984    SEG_AG[1]
    V12                                                               r  SEG_AG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.954ns  (logic 3.236ns (65.322%)  route 1.718ns (34.678%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDPE                         0.000     0.000 r  DP_reg/C
    SLICE_X0Y60          FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  DP_reg/Q
                         net (fo=1, routed)           1.718     2.137    DP_OBUF
    U18                  OBUF (Prop_obuf_I_O)         2.817     4.954 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     4.954    DP
    U18                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AND_70_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            AND_70[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.936ns  (logic 3.118ns (63.165%)  route 1.818ns (36.835%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDPE                         0.000     0.000 r  AND_70_reg[7]/C
    SLICE_X0Y55          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  AND_70_reg[7]/Q
                         net (fo=1, routed)           1.818     2.274    AND_70_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         2.662     4.936 r  AND_70_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.936    AND_70[7]
    V11                                                               r  AND_70[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dato_rx_reg_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dato_rx_reg_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE                         0.000     0.000 r  dato_rx_reg_reg[18]/C
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dato_rx_reg_reg[18]/Q
                         net (fo=2, routed)           0.056     0.197    p_0_in[26]
    SLICE_X1Y67          FDCE                                         r  dato_rx_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dato_rx_reg_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dato_rx_reg_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE                         0.000     0.000 r  dato_rx_reg_reg[21]/C
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dato_rx_reg_reg[21]/Q
                         net (fo=2, routed)           0.056     0.197    p_0_in[29]
    SLICE_X1Y66          FDCE                                         r  dato_rx_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dato_rx_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dato_rx_reg_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE                         0.000     0.000 r  dato_rx_reg_reg[16]/C
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dato_rx_reg_reg[16]/Q
                         net (fo=2, routed)           0.059     0.200    p_0_in[24]
    SLICE_X0Y66          FDCE                                         r  dato_rx_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dato_rx_reg_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dato_rx_reg_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE                         0.000     0.000 r  dato_rx_reg_reg[23]/C
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dato_rx_reg_reg[23]/Q
                         net (fo=2, routed)           0.059     0.200    p_0_in[31]
    SLICE_X0Y68          FDCE                                         r  dato_rx_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dato_rx_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dato_rx_reg_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.141ns (69.447%)  route 0.062ns (30.553%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE                         0.000     0.000 r  dato_rx_reg_reg[10]/C
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dato_rx_reg_reg[10]/Q
                         net (fo=2, routed)           0.062     0.203    p_0_in[18]
    SLICE_X1Y67          FDCE                                         r  dato_rx_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dato_rx_reg_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dato_rx_reg_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE                         0.000     0.000 r  dato_rx_reg_reg[22]/C
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dato_rx_reg_reg[22]/Q
                         net (fo=2, routed)           0.067     0.208    p_0_in[30]
    SLICE_X1Y67          FDCE                                         r  dato_rx_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dato_rx_reg_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dato_rx_reg_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.141ns (66.022%)  route 0.073ns (33.978%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE                         0.000     0.000 r  dato_rx_reg_reg[20]/C
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dato_rx_reg_reg[20]/Q
                         net (fo=2, routed)           0.073     0.214    p_0_in[28]
    SLICE_X0Y66          FDCE                                         r  dato_rx_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dato_rx_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dato_rx_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE                         0.000     0.000 r  dato_rx_reg_reg[0]/C
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dato_rx_reg_reg[0]/Q
                         net (fo=2, routed)           0.077     0.218    p_0_in[8]
    SLICE_X0Y67          FDCE                                         r  dato_rx_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dato_rx_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dato_rx_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.062%)  route 0.125ns (46.938%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE                         0.000     0.000 r  dato_rx_reg_reg[1]/C
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dato_rx_reg_reg[1]/Q
                         net (fo=2, routed)           0.125     0.266    p_0_in[9]
    SLICE_X1Y66          FDCE                                         r  dato_rx_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dato_rx_reg_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dato_rx_reg_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.164ns (61.375%)  route 0.103ns (38.625%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE                         0.000     0.000 r  dato_rx_reg_reg[13]/C
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  dato_rx_reg_reg[13]/Q
                         net (fo=2, routed)           0.103     0.267    p_0_in[21]
    SLICE_X1Y66          FDCE                                         r  dato_rx_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------





