
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Wed Aug 28 08:54:08 2024

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
###################################################################
########################### Variables #############################
###################################################################
set SSLIB "/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
###################################################################
############################ Guidance #############################
###################################################################
# Synopsys setup variable
set synopsys_auto_setup true
true
# Formality Setup File
set_svf  "/home/IC/Labs/UART_TX_ASIC/syn/top.svf"
SVF set to '/home/IC/Labs/UART_TX_ASIC/syn/top.svf'.
1
###################################################################
###################### Reference Container ########################
###################################################################
# Read Reference Designs Verilog Files
read_verilog -container Ref "/home/IC/Labs/UART_TX_ASIC/rtl/top.v"
No target library specified, default is WORK
Initializing DesignWare ...
Initialization Complete
Loading verilog file '/home/IC/Labs/UART_TX_ASIC/rtl/top.v'
Created container 'Ref'
Current container set to 'Ref'
1
read_verilog -container Ref "/home/IC/Labs/UART_TX_ASIC/rtl/FSM.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/UART_TX_ASIC/rtl/FSM.v'
1
read_verilog -container Ref "/home/IC/Labs/UART_TX_ASIC/rtl/mux.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/UART_TX_ASIC/rtl/mux.v'
1
read_verilog -container Ref "/home/IC/Labs/UART_TX_ASIC/rtl/Parity.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/UART_TX_ASIC/rtl/Parity.v'
1
read_verilog -container Ref "/home/IC/Labs/UART_TX_ASIC/rtl/serializer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/UART_TX_ASIC/rtl/serializer.v'
1
# Read Reference technology libraries
read_db -container Ref [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
# set the top Reference Design 
set_reference_design top
Reference design set to 'Ref:/WORK/top'
1
set_top top
Setting top design to 'Ref:/WORK/top'
Status:   Elaborating design top   ...  
Status:   Elaborating design Parity  width=8 ...  
Information: Created design named 'Parity_width8'. (FE-LINK-13)
Status:   Elaborating design FSM   ...  
Status:   Elaborating design mux   ...  
Status:   Elaborating design serializer  width=8 ...  
Warning: Index may take values outside array bound, may cause simulation mismatch .. (Signal: parrllel_data Block: /serializer File: /home/IC/Labs/UART_TX_ASIC/rtl/serializer.v Line: 33)  (FMR_ELAB-147)
Information: Created design named 'serializer_width8'. (FE-LINK-13)
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design set to 'Ref:/WORK/top' with warnings
   ATTENTION: RTL interpretation messages were produced during link.
              Verification results may disagree with a logic simulator.

************ RTL Interpretation Summary ************
************ Design: Ref:/WORK/top
1 FMR_ELAB-147 message produced    

Please refer to the Formality log file for more details,
or execute report_hdlin_mismatches.
****************************************************

Reference design set to 'Ref:/WORK/top'
1
###################################################################
#################### Implementation Container #####################
###################################################################
# Read Implementation Design Files
read_verilog -container Imp -netlist "/home/IC/Labs/UART_TX_ASIC/syn/System_Top.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/UART_TX_ASIC/syn/System_Top.v'
Created container 'Imp'
Current container set to 'Imp'
1
#read_verilog -container Imp -netlist "/home/IC/Labs/UART_TX_ASIC/syn/FSM.v"
#read_verilog -container Imp -netlist "/home/IC/Labs/UART_TX_ASIC/syn/mux.v"
#read_verilog -container Imp -netlist "/home/IC/Labs/UART_TX_ASIC/syn/Parity.v"
#read_verilog -container Imp -netlist "/home/IC/Labs/UART_TX_ASIC/syn/serializer.v"
# Read Implementation technology libraries
read_db -container Imp [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
# set the top Implementation Design
set_implementation_design top
Implementation design set to 'Imp:/WORK/top'
1
set_top top
Setting top design to 'Imp:/WORK/top'
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Imp:/WORK/top'
Implementation design set to 'Imp:/WORK/top'
1
###################### Matching Compare points ####################
match
Reference design is 'Ref:/WORK/top'
Implementation design is 'Imp:/WORK/top'
Status:  Checking designs...
Status:  Building verification models...
Status:  Processing Guide Commands...

***************************** Guidance Summary *****************************
                                         Status
Command                 Accepted   Rejected  Unsupported  Unprocessed  Total
----------------------------------------------------------------------------
environment         :          2          0          0          0          2
mark                :          2          0          0          0          2
reg_constant        :          1          0          0          0          1
transformation
   map              :          1          0          0          0          1

SVF files read:
      /home/IC/Labs/UART_TX_ASIC/syn/top.svf

SVF files produced:
  /home/IC/Labs/UART_TX_ASIC/fm/formality_svf/
    svf.txt
****************************************************************************

Status:  Matching...
    
*********************************** Matching Results ***********************************    
 48 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 13 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 1(0) Unmatched reference(implementation) unread points    
****************************************************************************************

1
######################### Run Verification ########################
set successful [verify]
Reference design is 'Ref:/WORK/top'
Implementation design is 'Imp:/WORK/top'
    
*********************************** Matching Results ***********************************    
 48 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 13 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 1(0) Unmatched reference(implementation) unread points    
****************************************************************************************

Status:  Verifying...

************ RTL Interpretation Summary ************
************ Design: Ref:/WORK/top
1 FMR_ELAB-147 message produced    

Please refer to the Formality log file for more details,
or execute report_hdlin_mismatches.
****************************************************


***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
   ATTENTION: RTL interpretation messages were produced during link
              of reference design.
              Verification results may disagree with a logic simulator.
-----------------------------------------------------------------------
 Reference design: Ref:/WORK/top
 Implementation design: Imp:/WORK/top
 48 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       2      46       0      48
Failing (not equivalent)       0       0       0       0       0       0       0       0
****************************************************************************************
1
if {!$successful} {
diagnose      
#This command gives a detailed diagnosis of the verification process,
 # outlining the nature and location of the mismatches. It provides insights into why certain parts of the design did not match.

analyze_points -failing
 #This command zeroes in on the specific failing points identified during verification. It provides detailed information about these points,
 #such as which signals or components failed to match and why. This analysis
 #helps designers pinpoint the exact issues for debugging.
}
########################### Reporting ############################# 
report_passing_points > "passing_points.rpt"
report_failing_points > "failing_points.rpt"
report_aborted_points > "aborted_points.rpt"          
# Lists points where the verification process was aborted. This can happen due to unresolved dependencies or issues in the design.
report_unverified_points > "unverified_points.rpt"
start_gui
     1  source -echo -verbose fm_script.tcl
1
1
fm_shell (verify)> 