{"timestamp": "2025-08-03T12:59:19.822251", "file_path": "dependencies/testbench_adder_16bit.v", "filename": "testbench_adder_16bit.v", "category": "dependencies", "description": "依赖文件: 用户提供的adder_16bit测试台文件", "size_bytes": 10745}
{"timestamp": "2025-08-03T12:59:36.404557", "file_path": "designs/adder_16bit.v", "filename": "adder_16bit.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 1391}
{"timestamp": "2025-08-03T13:00:05.848428", "file_path": "designs/adder_16bit_v1.v", "filename": "adder_16bit_v1.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 1521}
{"timestamp": "2025-08-03T13:00:05.851843", "file_path": "designs/adder_16bit_v2.v", "filename": "adder_16bit_v2.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 1000}
{"timestamp": "2025-08-03T13:00:17.394610", "file_path": "testbenches/adder_16bit_tb.v", "filename": "adder_16bit_tb.v", "category": "testbenches", "description": "由enhanced_real_verilog_agent创建的testbench文件", "size_bytes": 3315}
{"timestamp": "2025-08-03T13:00:57.985532", "file_path": "designs/adder_16bit_v3.v", "filename": "adder_16bit_v3.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 2677}
{"timestamp": "2025-08-03T13:01:10.125410", "file_path": "testbenches/adder_16bit_tb_v1.v", "filename": "adder_16bit_tb_v1.v", "category": "testbenches", "description": "由enhanced_real_verilog_agent创建的testbench文件", "size_bytes": 3875}
{"timestamp": "2025-08-03T13:01:10.132691", "file_path": "designs/adder_16bit_v4.v", "filename": "adder_16bit_v4.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 726}
{"timestamp": "2025-08-03T13:01:10.140085", "file_path": "designs/tb_adder_16bit.v", "filename": "tb_adder_16bit.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的testbench文件", "size_bytes": 1521}
