Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Bichillo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Bichillo.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Bichillo"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Bichillo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../VGA.v" in library work
Compiling verilog include file "../Defintions.v"
Compiling verilog include file "../Collaterals.v"
Module <UPCOUNTER_POSEDGE> compiled
Module <FFD_POSEDGE_SYNCRONOUS_RESET> compiled
Compiling verilog file "../ModuleVga.v" in library work
Compiling verilog include file "../Defintions.v"
Module <VGA_Controller> compiled
Module <Bichillo> compiled
No errors in compilation
Analysis of file <"Bichillo.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Bichillo> in library <work>.

Analyzing hierarchy for module <VGA_Controller> in library <work> with parameters.
	HORIZONTAL_LINE = "00000000000000000000001100100000"
	H_BACK_PORCH = "00000000000000000000000000110000"
	H_FRONT_PORCH = "00000000000000000000000000010000"
	H_PULSE = "00000000000000000000000001100000"
	H_VISIBLE_AREA = "00000000000000000000001010000000"
	VERTICAL_LINE = "00000000000000000000001000001101"
	V_BACK_PORCH = "00000000000000000000000000100001"
	V_FRONT_PORCH = "00000000000000000000000000001010"
	V_PULSE = "00000000000000000000000000000010"
	V_VISIBLE_AREA = "00000000000000000000000111100000"

Analyzing hierarchy for module <UPCOUNTER_POSEDGE> in library <work> with parameters.
	SIZE = "00000000000000000000000000001011"

Analyzing hierarchy for module <UPCOUNTER_POSEDGE> in library <work> with parameters.
	SIZE = "00000000000000000000000000001010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Bichillo>.
Module <Bichillo> is correct for synthesis.
 
Analyzing module <VGA_Controller> in library <work>.
	HORIZONTAL_LINE = 32'sb00000000000000000000001100100000
	H_BACK_PORCH = 32'sb00000000000000000000000000110000
	H_FRONT_PORCH = 32'sb00000000000000000000000000010000
	H_PULSE = 32'sb00000000000000000000000001100000
	H_VISIBLE_AREA = 32'sb00000000000000000000001010000000
	VERTICAL_LINE = 32'sb00000000000000000000001000001101
	V_BACK_PORCH = 32'sb00000000000000000000000000100001
	V_FRONT_PORCH = 32'sb00000000000000000000000000001010
	V_PULSE = 32'sb00000000000000000000000000000010
	V_VISIBLE_AREA = 32'sb00000000000000000000000111100000
Module <VGA_Controller> is correct for synthesis.
 
Analyzing module <UPCOUNTER_POSEDGE.1> in library <work>.
	SIZE = 32'sb00000000000000000000000000001011
Module <UPCOUNTER_POSEDGE.1> is correct for synthesis.
 
Analyzing module <UPCOUNTER_POSEDGE.2> in library <work>.
	SIZE = 32'sb00000000000000000000000000001010
Module <UPCOUNTER_POSEDGE.2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <UPCOUNTER_POSEDGE_1>.
    Related source file is "../Collaterals.v".
    Found 11-bit up counter for signal <Q>.
    Summary:
	inferred   1 Counter(s).
Unit <UPCOUNTER_POSEDGE_1> synthesized.


Synthesizing Unit <UPCOUNTER_POSEDGE_2>.
    Related source file is "../Collaterals.v".
    Found 10-bit up counter for signal <Q>.
    Summary:
	inferred   1 Counter(s).
Unit <UPCOUNTER_POSEDGE_2> synthesized.


Synthesizing Unit <VGA_Controller>.
    Related source file is "../VGA.v".
WARNING:Xst:647 - Input <Enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit comparator less for signal <AUX_1$cmp_lt0000> created at line 70.
    Found 10-bit comparator less for signal <AUX_1$cmp_lt0001> created at line 70.
    Found 10-bit comparator greatequal for signal <oHorizontalSync$cmp_ge0000> created at line 58.
    Found 10-bit comparator lessequal for signal <oHorizontalSync$cmp_le0000> created at line 58.
    Found 10-bit comparator greatequal for signal <oVerticalSync$cmp_ge0000> created at line 64.
    Found 10-bit comparator lessequal for signal <oVerticalSync$cmp_le0000> created at line 64.
    Summary:
	inferred   6 Comparator(s).
Unit <VGA_Controller> synthesized.


Synthesizing Unit <Bichillo>.
    Related source file is "../ModuleVga.v".
Unit <Bichillo> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
# Comparators                                          : 6
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 1
 10-bit comparator lessequal                           : 2
 11-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
# Comparators                                          : 6
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 1
 10-bit comparator lessequal                           : 2
 11-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Bichillo> ...

Optimizing unit <VGA_Controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Bichillo, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Bichillo.ngr
Top Level Output File Name         : Bichillo
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 81
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 19
#      LUT2                        : 1
#      LUT3                        : 3
#      LUT4                        : 10
#      LUT4_D                      : 2
#      LUT4_L                      : 2
#      MUXCY                       : 19
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 21
#      FDR                         : 11
#      FDRE                        : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 1
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       21  out of   4656     0%  
 Number of Slice Flip Flops:             21  out of   9312     0%  
 Number of 4 input LUTs:                 39  out of   9312     0%  
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    232     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock                              | BUFGP                  | 21    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.665ns (Maximum Frequency: 150.038MHz)
   Minimum input arrival time before clock: 4.337ns
   Maximum output required time after clock: 8.036ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 6.665ns (frequency: 150.038MHz)
  Total number of paths / destination ports: 562 / 52
-------------------------------------------------------------------------
Delay:               6.665ns (Levels of Logic = 3)
  Source:            vga/COLUMN_COUNTER/Q_1 (FF)
  Destination:       vga/ROW_COUNTER/Q_9 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: vga/COLUMN_COUNTER/Q_1 to vga/ROW_COUNTER/Q_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.706  vga/COLUMN_COUNTER/Q_1 (vga/COLUMN_COUNTER/Q_1)
     LUT3:I0->O            2   0.704   0.526  vga/_or0001120 (vga/_or0001120)
     LUT3:I1->O           11   0.704   0.937  vga/_or0001129 (vga/wColumnReset)
     LUT4:I3->O           10   0.704   0.882  vga/_or000160 (vga/_or0001)
     FDRE:R                    0.911          vga/ROW_COUNTER/Q_0
    ----------------------------------------
    Total                      6.665ns (3.614ns logic, 3.051ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              4.337ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       vga/ROW_COUNTER/Q_9 (FF)
  Destination Clock: Clock rising

  Data Path: Reset to vga/ROW_COUNTER/Q_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  Reset_IBUF (Reset_IBUF)
     LUT4:I0->O           10   0.704   0.882  vga/_or000160 (vga/_or0001)
     FDRE:R                    0.911          vga/ROW_COUNTER/Q_0
    ----------------------------------------
    Total                      4.337ns (2.833ns logic, 1.504ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 28 / 3
-------------------------------------------------------------------------
Offset:              8.036ns (Levels of Logic = 4)
  Source:            vga/ROW_COUNTER/Q_7 (FF)
  Destination:       VGA_VSYNC (PAD)
  Source Clock:      Clock rising

  Data Path: vga/ROW_COUNTER/Q_7 to VGA_VSYNC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.591   0.762  vga/ROW_COUNTER/Q_7 (vga/ROW_COUNTER/Q_7)
     LUT4:I0->O            1   0.704   0.424  vga/oVerticalSync17 (vga/oVerticalSync17)
     LUT4:I3->O            1   0.704   0.455  vga/oVerticalSync40_SW0 (N6)
     LUT4:I2->O            1   0.704   0.420  vga/oVerticalSync40 (VGA_VSYNC_OBUF)
     OBUF:I->O                 3.272          VGA_VSYNC_OBUF (VGA_VSYNC)
    ----------------------------------------
    Total                      8.036ns (5.975ns logic, 2.061ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.14 secs
 
--> 

Total memory usage is 306620 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

