Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Sat May 27 20:07:55 2023
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  118         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (80)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (80)
-------------------------------
 There are 80 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.020        0.000                      0                 2901        0.147        0.000                      0                 2901        4.500        0.000                       0                   485  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.020        0.000                      0                 2901        0.147        0.000                      0                 2901        4.500        0.000                       0                   485  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/is_running_V_reg_192_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.973ns  (logic 3.545ns (44.465%)  route 4.428ns (55.535%))
  Logic Levels:           3  (LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6_n_1
    RAMB36_X5Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_6/DOBDO[0]
                         net (fo=3, routed)           3.654     7.989    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/code_ram_q0[30]
    SLICE_X33Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.113 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/is_running_V_reg_192[0]_i_3/O
                         net (fo=2, routed)           0.708     8.822    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/is_running_V_reg_192[0]_i_3_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.946 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/is_running_V_reg_192[0]_i_1/O
                         net (fo=1, routed)           0.000     8.946    bd_0_i/hls_inst/inst/is_running_V_running_cond_update_fu_100_ap_return
    SLICE_X32Y38         FDRE                                         r  bd_0_i/hls_inst/inst/is_running_V_reg_192_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y38         FDRE                                         r  bd_0_i/hls_inst/inst/is_running_V_reg_192_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y38         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/is_running_V_reg_192_reg[0]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.832ns  (logic 3.545ns (45.265%)  route 4.287ns (54.735%))
  Logic Levels:           3  (LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6_n_1
    RAMB36_X5Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_6/DOBDO[0]
                         net (fo=3, routed)           3.654     7.989    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/code_ram_q0[30]
    SLICE_X33Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.113 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/is_running_V_reg_192[0]_i_3/O
                         net (fo=2, routed)           0.567     8.681    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/is_running_V_reg_192[0]_i_3_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.805 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_enable_reg_pp0_iter0_i_1/O
                         net (fo=1, routed)           0.000     8.805    bd_0_i/hls_inst/inst/control_s_axi_U_n_13
    SLICE_X32Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y37         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 0.642ns (8.924%)  route 6.552ns (91.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X36Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=68, routed)          5.899     7.390    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_2_1
    SLICE_X82Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.514 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_0_i_19/O
                         net (fo=1, routed)           0.653     8.167    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_0_i_19_n_0
    RAMB36_X4Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_0/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.357    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_0
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -8.167    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/pc_V_fu_66_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 0.518ns (7.256%)  route 6.621ns (92.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y35         FDRE                                         r  bd_0_i/hls_inst/inst/pc_V_fu_66_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/pc_V_fu_66_reg[10]/Q
                         net (fo=22, routed)          6.621     8.112    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_5_1[10]
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/pc_V_fu_66_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 0.518ns (7.362%)  route 6.518ns (92.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y35         FDRE                                         r  bd_0_i/hls_inst/inst/pc_V_fu_66_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/pc_V_fu_66_reg[10]/Q
                         net (fo=22, routed)          6.518     8.009    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_5_1[10]
    RAMB36_X4Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_6/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 0.609ns (8.946%)  route 6.199ns (91.054%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X35Y39         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=1166, routed)        5.593     7.022    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_7_6
    SLICE_X8Y9           LUT4 (Prop_lut4_I1_O)        0.153     7.175 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_6_i_17/O
                         net (fo=1, routed)           0.605     7.781    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_6_i_17_n_0
    RAMB36_X0Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_6/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X0Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_6/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.773    10.116    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_6
  -------------------------------------------------------------------
                         required time                         10.116    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/pc_V_fu_66_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 0.518ns (7.401%)  route 6.481ns (92.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y34         FDRE                                         r  bd_0_i/hls_inst/inst/pc_V_fu_66_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/pc_V_fu_66_reg[7]/Q
                         net (fo=22, routed)          6.481     7.972    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_5_1[7]
    RAMB36_X4Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_6/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 0.612ns (9.118%)  route 6.100ns (90.882%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X35Y39         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=1166, routed)        5.370     6.799    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_7_6
    SLICE_X8Y4           LUT4 (Prop_lut4_I1_O)        0.156     6.955 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_6_i_8/O
                         net (fo=1, routed)           0.731     7.685    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_6_i_8_n_0
    RAMB36_X0Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_6/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X0Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_6/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.797    10.092    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_6
  -------------------------------------------------------------------
                         required time                         10.092    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 3.421ns (45.575%)  route 4.085ns (54.425%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6_n_0
    RAMB36_X5Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_6/DOADO[0]
                         net (fo=1, routed)           4.020     8.355    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/int_code_ram_q1[30]
    SLICE_X29Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.479 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     8.479    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in[30]
    SLICE_X29Y37         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X29Y37         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[30]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y37         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 0.604ns (9.023%)  route 6.090ns (90.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X35Y39         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=1166, routed)        5.154     6.583    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_7_6
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.148     6.731 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3_i_12/O
                         net (fo=1, routed)           0.935     7.667    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3_i_12_n_0
    RAMB36_X0Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X0Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.770    10.119    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3
  -------------------------------------------------------------------
                         required time                         10.119    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  2.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y35         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=6, routed)           0.110     0.661    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg_n_0
    SLICE_X30Y35         LUT3 (Prop_lut3_I0_O)        0.048     0.709 r  bd_0_i/hls_inst/inst/ap_CS_fsm[4]_i_1/O
                         net (fo=1, routed)           0.000     0.709    bd_0_i/hls_inst/inst/ap_NS_fsm[4]
    SLICE_X30Y35         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y35         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y35         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y35         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=6, routed)           0.110     0.661    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg_n_0
    SLICE_X30Y35         LUT3 (Prop_lut3_I0_O)        0.045     0.706 r  bd_0_i/hls_inst/inst/ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.000     0.706    bd_0_i/hls_inst/inst/ap_NS_fsm[2]
    SLICE_X30Y35         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y35         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y35         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X28Y36         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_reg[13]/Q
                         net (fo=1, routed)           0.086     0.637    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rdata_reg[31]_0[7]
    SLICE_X29Y36         LUT6 (Prop_lut6_I4_O)        0.045     0.682 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in[13]
    SLICE_X29Y36         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X29Y36         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/nbi_reg_196_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y32         FDRE                                         r  bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[10]/Q
                         net (fo=2, routed)           0.066     0.617    bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[10]
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.728 r  bd_0_i/hls_inst/inst/nbi_reg_196_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/nbi_statistic_update_fu_113_ap_return[10]
    SLICE_X26Y32         FDRE                                         r  bd_0_i/hls_inst/inst/nbi_reg_196_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y32         FDRE                                         r  bd_0_i/hls_inst/inst/nbi_reg_196_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y32         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/nbi_reg_196_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/nbi_reg_196_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y33         FDRE                                         r  bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[14]/Q
                         net (fo=2, routed)           0.066     0.617    bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[14]
    SLICE_X26Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.728 r  bd_0_i/hls_inst/inst/nbi_reg_196_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/nbi_statistic_update_fu_113_ap_return[14]
    SLICE_X26Y33         FDRE                                         r  bd_0_i/hls_inst/inst/nbi_reg_196_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y33         FDRE                                         r  bd_0_i/hls_inst/inst/nbi_reg_196_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y33         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/nbi_reg_196_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/nbi_reg_196_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y34         FDRE                                         r  bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[18]/Q
                         net (fo=2, routed)           0.066     0.617    bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[18]
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.728 r  bd_0_i/hls_inst/inst/nbi_reg_196_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/nbi_statistic_update_fu_113_ap_return[18]
    SLICE_X26Y34         FDRE                                         r  bd_0_i/hls_inst/inst/nbi_reg_196_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y34         FDRE                                         r  bd_0_i/hls_inst/inst/nbi_reg_196_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y34         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/nbi_reg_196_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/nbi_reg_196_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y35         FDRE                                         r  bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[22]/Q
                         net (fo=2, routed)           0.066     0.617    bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[22]
    SLICE_X26Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.728 r  bd_0_i/hls_inst/inst/nbi_reg_196_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/nbi_statistic_update_fu_113_ap_return[22]
    SLICE_X26Y35         FDRE                                         r  bd_0_i/hls_inst/inst/nbi_reg_196_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y35         FDRE                                         r  bd_0_i/hls_inst/inst/nbi_reg_196_reg[22]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y35         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/nbi_reg_196_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/nbi_reg_196_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y36         FDRE                                         r  bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[26]/Q
                         net (fo=2, routed)           0.066     0.617    bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[26]
    SLICE_X26Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.728 r  bd_0_i/hls_inst/inst/nbi_reg_196_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/nbi_statistic_update_fu_113_ap_return[26]
    SLICE_X26Y36         FDRE                                         r  bd_0_i/hls_inst/inst/nbi_reg_196_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y36         FDRE                                         r  bd_0_i/hls_inst/inst/nbi_reg_196_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y36         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/nbi_reg_196_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/nbi_reg_196_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y30         FDRE                                         r  bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[2]/Q
                         net (fo=2, routed)           0.066     0.617    bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[2]
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.728 r  bd_0_i/hls_inst/inst/nbi_reg_196_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/nbi_statistic_update_fu_113_ap_return[2]
    SLICE_X26Y30         FDRE                                         r  bd_0_i/hls_inst/inst/nbi_reg_196_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y30         FDRE                                         r  bd_0_i/hls_inst/inst/nbi_reg_196_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y30         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/nbi_reg_196_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/nbi_reg_196_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y37         FDRE                                         r  bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[30]/Q
                         net (fo=2, routed)           0.066     0.617    bd_0_i/hls_inst/inst/nbi_1_fu_70_reg[30]
    SLICE_X26Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.728 r  bd_0_i/hls_inst/inst/nbi_reg_196_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/nbi_statistic_update_fu_113_ap_return[30]
    SLICE_X26Y37         FDRE                                         r  bd_0_i/hls_inst/inst/nbi_reg_196_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y37         FDRE                                         r  bd_0_i/hls_inst/inst/nbi_reg_196_reg[30]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y37         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/nbi_reg_196_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y8   bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y1   bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y4   bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y3   bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y12  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y6   bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y0   bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y8   bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y9   bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y2   bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_1/CLKARDCLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X37Y35  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X37Y35  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y37  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y37  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y35  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y35  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y34  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y34  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y35  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y35  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X37Y35  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X37Y35  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y37  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y37  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y35  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y35  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y34  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y34  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y35  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y35  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            s_axi_control_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=1165, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARVALID
    SLICE_X37Y36         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WREADY_INST_0/O
                         net (fo=0)                   0.973     2.070    s_axi_control_wready
                                                                      r  s_axi_control_wready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            s_axi_control_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=1165, unset)         0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARVALID
    SLICE_X37Y36         LUT3 (Prop_lut3_I1_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WREADY_INST_0/O
                         net (fo=0)                   0.410     0.865    s_axi_control_wready
                                                                      r  s_axi_control_wready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram_read_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.752ns  (logic 0.642ns (23.330%)  route 2.110ns (76.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X36Y37         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram_read_reg/Q
                         net (fo=4, routed)           1.137     2.628    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram_read
    SLICE_X35Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.752 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_RVALID_INST_0/O
                         net (fo=0)                   0.973     3.725    s_axi_control_rvalid
                                                                      r  s_axi_control_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.482ns  (logic 0.642ns (25.864%)  route 1.840ns (74.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X36Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=68, routed)          0.867     2.358    bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg_n_0_[2]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124     2.482 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WREADY_INST_0/O
                         net (fo=0)                   0.973     3.455    s_axi_control_wready
                                                                      r  s_axi_control_wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X36Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=3, unset)            0.973     2.464    s_axi_control_awready
                                                                      r  s_axi_control_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X36Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, unset)            0.973     2.464    s_axi_control_bvalid
                                                                      r  s_axi_control_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X30Y33         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[17]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[17]
                                                                      r  s_axi_control_rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X32Y32         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[2]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[2]
                                                                      r  s_axi_control_rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X30Y33         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[4]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[4]
                                                                      r  s_axi_control_rdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X34Y32         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[7]
                                                                      r  s_axi_control_rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X37Y33         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.973     2.402    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X35Y39         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=1166, unset)         0.973     2.402    s_axi_control_arready
                                                                      r  s_axi_control_arready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X37Y33         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.410     0.961    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X35Y39         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=1166, unset)         0.410     0.961    s_axi_control_arready
                                                                      r  s_axi_control_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X37Y32         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[0]
                                                                      r  s_axi_control_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X28Y33         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[10]
                                                                      r  s_axi_control_rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X28Y33         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[11]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[11]
                                                                      r  s_axi_control_rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X28Y33         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[12]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[12]
                                                                      r  s_axi_control_rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X29Y36         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[13]
                                                                      r  s_axi_control_rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X28Y31         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[14]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[14]
                                                                      r  s_axi_control_rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X28Y31         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[15]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[15]
                                                                      r  s_axi_control_rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X29Y32         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[16]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[16]
                                                                      r  s_axi_control_rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          1525 Endpoints
Min Delay          1525 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_araddr[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.619ns  (logic 0.620ns (11.035%)  route 4.999ns (88.965%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[12] (IN)
                         net (fo=64, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[12]
    SLICE_X36Y34         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_5/O
                         net (fo=1, routed)           0.670     1.767    bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_5_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.124     1.891 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_2/O
                         net (fo=3, routed)           0.636     2.527    bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_2_n_0
    SLICE_X36Y32         LUT5 (Prop_lut5_I4_O)        0.124     2.651 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=8, routed)           1.043     3.694    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I4_O)        0.124     3.818 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_4/O
                         net (fo=26, routed)          1.677     5.495    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rdata_reg[4]
    SLICE_X28Y38         LUT6 (Prop_lut6_I2_O)        0.124     5.619 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     5.619    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in[29]
    SLICE_X28Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X28Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[29]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.462ns  (logic 0.620ns (11.350%)  route 4.842ns (88.650%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[12] (IN)
                         net (fo=64, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[12]
    SLICE_X36Y34         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_5/O
                         net (fo=1, routed)           0.670     1.767    bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_5_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.124     1.891 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_2/O
                         net (fo=3, routed)           0.636     2.527    bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_2_n_0
    SLICE_X36Y32         LUT5 (Prop_lut5_I4_O)        0.124     2.651 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=8, routed)           1.043     3.694    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I4_O)        0.124     3.818 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_4/O
                         net (fo=26, routed)          1.521     5.338    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rdata_reg[4]
    SLICE_X28Y38         LUT6 (Prop_lut6_I2_O)        0.124     5.462 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     5.462    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in[25]
    SLICE_X28Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X28Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[25]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.317ns  (logic 0.620ns (11.660%)  route 4.697ns (88.340%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[12] (IN)
                         net (fo=64, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[12]
    SLICE_X36Y34         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_5/O
                         net (fo=1, routed)           0.670     1.767    bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_5_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.124     1.891 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_2/O
                         net (fo=3, routed)           0.636     2.527    bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_2_n_0
    SLICE_X36Y32         LUT5 (Prop_lut5_I4_O)        0.124     2.651 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=8, routed)           1.043     3.694    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I4_O)        0.124     3.818 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_4/O
                         net (fo=26, routed)          1.376     5.193    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rdata_reg[4]
    SLICE_X28Y38         LUT6 (Prop_lut6_I2_O)        0.124     5.317 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     5.317    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in[18]
    SLICE_X28Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X28Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[18]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.277ns  (logic 0.620ns (11.749%)  route 4.657ns (88.251%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[12] (IN)
                         net (fo=64, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[12]
    SLICE_X36Y34         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_5/O
                         net (fo=1, routed)           0.670     1.767    bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_5_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.124     1.891 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_2/O
                         net (fo=3, routed)           0.636     2.527    bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_2_n_0
    SLICE_X36Y32         LUT5 (Prop_lut5_I4_O)        0.124     2.651 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=8, routed)           1.043     3.694    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I4_O)        0.124     3.818 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_4/O
                         net (fo=26, routed)          1.335     5.153    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rdata_reg[4]
    SLICE_X31Y38         LUT6 (Prop_lut6_I2_O)        0.124     5.277 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     5.277    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in[26]
    SLICE_X31Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X31Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[26]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.150ns  (logic 0.620ns (12.040%)  route 4.530ns (87.960%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[12] (IN)
                         net (fo=64, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[12]
    SLICE_X36Y34         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_5/O
                         net (fo=1, routed)           0.670     1.767    bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_5_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.124     1.891 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_2/O
                         net (fo=3, routed)           0.636     2.527    bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_2_n_0
    SLICE_X36Y32         LUT5 (Prop_lut5_I4_O)        0.124     2.651 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=8, routed)           1.043     3.694    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I4_O)        0.124     3.818 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_4/O
                         net (fo=26, routed)          1.208     5.026    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rdata_reg[4]
    SLICE_X29Y37         LUT6 (Prop_lut6_I2_O)        0.124     5.150 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     5.150    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in[30]
    SLICE_X29Y37         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X29Y37         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[30]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 0.620ns (12.178%)  route 4.471ns (87.822%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[12] (IN)
                         net (fo=64, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[12]
    SLICE_X36Y34         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_5/O
                         net (fo=1, routed)           0.670     1.767    bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_5_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.124     1.891 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_2/O
                         net (fo=3, routed)           0.636     2.527    bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_2_n_0
    SLICE_X36Y32         LUT5 (Prop_lut5_I4_O)        0.124     2.651 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=8, routed)           1.043     3.694    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I4_O)        0.124     3.818 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_4/O
                         net (fo=26, routed)          1.149     4.967    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rdata_reg[4]
    SLICE_X28Y38         LUT6 (Prop_lut6_I2_O)        0.124     5.091 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     5.091    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in[19]
    SLICE_X28Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X28Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[19]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.050ns  (logic 0.620ns (12.278%)  route 4.430ns (87.722%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[12] (IN)
                         net (fo=64, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[12]
    SLICE_X36Y34         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_5/O
                         net (fo=1, routed)           0.670     1.767    bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_5_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.124     1.891 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_2/O
                         net (fo=3, routed)           0.636     2.527    bd_0_i/hls_inst/inst/control_s_axi_U/int_nb_instruction_ap_vld_i_2_n_0
    SLICE_X36Y32         LUT5 (Prop_lut5_I4_O)        0.124     2.651 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=8, routed)           1.043     3.694    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I4_O)        0.124     3.818 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_4/O
                         net (fo=26, routed)          1.108     4.926    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rdata_reg[4]
    SLICE_X29Y37         LUT6 (Prop_lut6_I2_O)        0.124     5.050 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     5.050    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in[24]
    SLICE_X29Y37         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X29Y37         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[24]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.038ns  (logic 0.124ns (2.461%)  route 4.914ns (97.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=92, routed)          3.941     5.038    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv
    SLICE_X36Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X36Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.038ns  (logic 0.124ns (2.461%)  route 4.914ns (97.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=92, routed)          3.941     5.038    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv
    SLICE_X36Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X36Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.038ns  (logic 0.124ns (2.461%)  route 4.914ns (97.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=92, routed)          3.941     5.038    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv
    SLICE_X36Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X36Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[0] (IN)
                         net (fo=6, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/s_axi_control_WDATA[0]
    RAMB36_X4Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_wdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[1] (IN)
                         net (fo=4, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/s_axi_control_WDATA[1]
    RAMB36_X3Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_wdata[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[2] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/s_axi_control_WDATA[2]
    RAMB36_X2Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_wdata[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[3] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/s_axi_control_WDATA[3]
    RAMB36_X3Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_wdata[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[4] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/s_axi_control_WDATA[4]
    RAMB36_X2Y12         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y12         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_wdata[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[5] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/s_axi_control_WDATA[5]
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_5/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_wdata[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[6] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/s_axi_control_WDATA[6]
    RAMB36_X2Y0          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y0          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_wdata[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[7] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/s_axi_control_WDATA[7]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[0] (IN)
                         net (fo=6, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/s_axi_control_WDATA[0]
    RAMB36_X4Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_wdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[1] (IN)
                         net (fo=4, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/s_axi_control_WDATA[1]
    RAMB36_X3Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=484, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_1/CLKARDCLK





