{
  "UnKnown": "Unknown, or no such operation; the enumeration constant should have  \nvalue zero.",
  "value": "Used in the cselib routines to describe a value.  Objects of this  \nkind are only allocated in cselib.cc, in an alloc pool instead of in  \nGC memory.  The only operand of a VALUE is a cselib_val.  \nvar-tracking requires this to have a distinct integral value from  \nDECL codes in trees.",
  "debug_expr": "The RTL generated for a DEBUG_EXPR_DECL.  It links back to the  \nDEBUG_EXPR_DECL in the first operand.",
  "expr_list": "A linked list of expressions.",
  "insn_list": "A linked list of instructions.  \nThe insns are represented in print by their uids.",
  "int_list": "A linked list of integers.",
  "sequence": "SEQUENCE is used in late passes of the compiler to group insns for  \none reason or another.  \n  \nFor example, after delay slot filling, branch instructions with filled  \ndelay slots are represented as a SEQUENCE of length 1 + n_delay_slots,  \nwith the branch instruction in XEXPVEC(seq, 0, 0) and the instructions  \noccupying the delay slots in the remaining XEXPVEC slots.  \n  \nAnother place where a SEQUENCE may appear, is in REG_FRAME_RELATED_EXPR  \nnotes, to express complex operations that are not obvious from the insn  \nto which the REG_FRAME_RELATED_EXPR note is attached.  In this usage of  \nSEQUENCE, the sequence vector slots do not hold real instructions but  \nonly pseudo-instructions that can be translated to DWARF CFA expressions.  \n  \nSome back ends also use SEQUENCE to group insns in bundles.  \n  \nMuch of the compiler infrastructure is not prepared to handle SEQUENCE  \nobjects.  Only passes after pass_free_cfg are expected to handle them.",
  "address": "Represents a non-global base address.  This is only used in alias.cc.",
  "debug_insn": "An annotation for variable assignment tracking.",
  "insn": "An instruction that cannot jump.",
  "jump_insn": "An instruction that can possibly jump.  \nFields ( rtx->u.fld[] ) have exact same meaning as INSN's.",
  "call_insn": "An instruction that can possibly call a subroutine  \nbut which will not change which instruction comes next  \nin the current function.  \nField ( rtx->u.fld[8] ) is CALL_INSN_FUNCTION_USAGE.  \nAll other fields ( rtx->u.fld[] ) have exact same meaning as INSN's.",
  "jump_table_data": "Placeholder for tablejump JUMP_INSNs.  The pattern of this kind  \nof rtx is always either an ADDR_VEC or an ADDR_DIFF_VEC.  These  \nplaceholders do not appear as real instructions inside a basic  \nblock, but are considered active_insn_p instructions for historical  \nreasons, when jump table data was represented with JUMP_INSNs.",
  "barrier": "A marker that indicates that control will not flow through.",
  "code_label": "Holds a label that is followed by instructions.  \nOperand:  \n3: is used in jump.cc for the use-count of the label.  \n4: is used in the sh backend.  \n5: is a number that is unique in the entire compilation.  \n6: is the user-given name of the label, if any.",
  "note": "Say where in the code a source line starts, for symbol table's sake.  \nOperand:  \n3: note-specific data  \n4: enum insn_note  \n5: unique number if insn_note == note_insn_deleted_label.",
  "cond_exec": "Conditionally execute code.  \nOperand 0 is the condition that if true, the code is executed.  \nOperand 1 is the code to be executed (typically a SET).  \n  \nSemantics are that there are no side effects if the condition  \nis false.  This pattern is created automatically by the if_convert  \npass run after reload or by target-specific splitters.",
  "parallel": "Several operations to be done in parallel (perhaps under COND_EXEC).",
  "asm_input": "A string that is passed through to the assembler as input.  \nOne can obviously pass comments through by using the  \nassembler comment syntax.  \nThese occur in an insn all by themselves as the PATTERN.  \nThey also appear inside an ASM_OPERANDS  \nas a convenient way to hold a string.",
  "asm_operands": "An assembler instruction with operands.  \n1st operand is the instruction template.  \n2nd operand is the constraint for the output.  \n3rd operand is the number of the output this expression refers to.  \nWhen an insn stores more than one value, a separate ASM_OPERANDS  \nis made for each output; this integer distinguishes them.  \n4th is a vector of values of input operands.  \n5th is a vector of modes and constraints for the input operands.  \nEach element is an ASM_INPUT containing a constraint string  \nand whose mode indicates the mode of the input operand.  \n6th is a vector of labels that may be branched to by the asm.  \n7th is the source line number.",
  "unspec": "A machine-specific operation.  \n1st operand is a vector of operands being used by the operation so that  \nany needed reloads can be done.  \n2nd operand is a unique value saying which of a number of machine-specific  \noperations is to be performed.  \n(Note that the vector must be the first operand because of the way that  \ngenrecog.cc record positions within an insn.)  \n  \nUNSPEC can occur all by itself in a PATTERN, as a component of a PARALLEL,  \nor inside an expression.  \nUNSPEC by itself or as a component of a PARALLEL  \nis currently considered not deletable.  \n  \nFIXME: Replace all uses of UNSPEC that appears by itself or as a component  \nof a PARALLEL with USE.",
  "unspec_volatile": "Similar, but a volatile operation and one which may trap.",
  "addr_vec": "Vector of addresses, stored as full words.  \nEach element is a LABEL_REF to a CODE_LABEL whose address we want.",
  "addr_diff_vec": "Vector of address differences X0 - BASE, X1 - BASE, ...  \nFirst operand is BASE; the vector contains the X's.  \nThe machine mode of this rtx says how much space to leave  \nfor each difference and is adjusted by branch shortening if  \nCASE_VECTOR_SHORTEN_MODE is defined.  \nThe third and fourth operands store the target labels with the  \nminimum and maximum addresses respectively.  \nThe fifth operand stores flags for use by branch shortening.  \nSet at the start of shorten_branches:  \nmin_align: the minimum alignment for any of the target labels.  \nbase_after_vec: true iff BASE is after the ADDR_DIFF_VEC.  \nmin_after_vec: true iff minimum addr target label is after the ADDR_DIFF_VEC.  \nmax_after_vec: true iff maximum addr target label is after the ADDR_DIFF_VEC.  \nmin_after_base: true iff minimum address target label is after BASE.  \nmax_after_base: true iff maximum address target label is after BASE.  \nSet by the actual branch shortening process:  \noffset_unsigned: true iff offsets have to be treated as unsigned.  \nscale: scaling that is necessary to make offsets fit into the mode.  \n  \nThe third, fourth and fifth operands are only valid when  \nCASE_VECTOR_SHORTEN_MODE is defined, and only in an optimizing  \ncompilation.",
  "prefetch": "Memory prefetch, with attributes supported on some targets.  \nOperand 1 is the address of the memory to fetch.  \nOperand 2 is 1 for a write access, 0 otherwise.  \nOperand 3 is the level of temporal locality; 0 means there is no  \ntemporal locality and 1, 2, and 3 are for increasing levels of temporal  \nlocality.  \n  \nThe attributes specified by operands 2 and 3 are ignored for targets  \nwhose prefetch instructions do not support them.",
  "set": "Assignment.  \nOperand 1 is the location (REG, MEM, PC or whatever) assigned to.  \nOperand 2 is the value stored there.  \nALL assignment must use SET.  \nInstructions that do multiple assignments must use multiple SET,  \nunder PARALLEL.",
  "use": "Indicate something is used in a way that we don't want to explain.  \nFor example, subroutine calls will use the register  \nin which the static chain is passed.  \n  \nUSE cannot appear as an operand of other rtx except for PARALLEL.  \nUSE is not deletable, as it indicates that the operand  \nis used in some unknown way.",
  "clobber": "Indicate something is clobbered in a way that we don't want to explain.  \nFor example, subroutine calls will clobber some physical registers  \n(the ones that are by convention not saved).  \n  \nCLOBBER cannot appear as an operand of other rtx except for PARALLEL.  \nCLOBBER of a hard register appearing by itself (not within PARALLEL)  \nis considered undeletable before reload.",
  "call": "Call a subroutine.  \nOperand 1 is the address to call.  \nOperand 2 is the number of arguments.",
  "return": "Return from a subroutine.",
  "simple_return": "Like RETURN, but truly represents only a function return, while  \nRETURN may represent an insn that also performs other functions  \nof the function epilogue.  Like RETURN, this may also occur in  \nconditional jumps.",
  "eh_return": "Special for EH return from subroutine.",
  "trap_if": "Conditional trap.  \nOperand 1 is the condition.  \nOperand 2 is the trap code.  \nFor an unconditional trap, make the condition (const_int 1).",
  "const_int": "numeric integer constant",
  "const_wide_int": "numeric integer constant",
  "const_poly_int": "An rtx representation of a poly_wide_int.",
  "const_fixed": "fixed-point constant",
  "const_double": "numeric floating point or integer constant.  If the mode is  \nVOIDmode it is an int otherwise it has a floating point mode and a  \nfloating point value.  Operands hold the value.  They are all 'w'  \nand there may be from 2 to 6; see real.h.",
  "const_vector": "Describes a vector constant.",
  "const_string": "String constant.  Used for attributes in machine descriptions and  \nfor special cases in DWARF2 debug output.  NOT used for source-  \nlanguage string constants.",
  "const": "This is used to encapsulate an expression whose value is constant  \n(such as the sum of a SYMBOL_REF and a CONST_INT) so that it will be  \nrecognized as a constant operand rather than by arithmetic instructions.",
  "pc": "program counter.  Ordinary jumps are represented  \nby a SET whose first operand is (PC).",
  "reg": "A register.  The \"operand\" is the register number, accessed with  \nthe REGNO macro.  If this number is less than FIRST_PSEUDO_REGISTER  \nthen a hardware register is being referred to.  The second operand  \npoints to a reg_attrs structure.  \nThis rtx needs to have as many (or more) fields as a MEM, since we  \ncan change REG rtx's into MEMs during reload.",
  "scratch": "A scratch register.  This represents a register used only within a  \nsingle insn.  It will be replaced by a REG during register allocation  \nor reload unless the constraint indicates that the register won't be  \nneeded, in which case it can remain a SCRATCH.",
  "subreg": "A reference to a part of another value.  The first operand is the  \ncomplete value and the second is the byte offset of the selected part.",
  "strict_low_part": "This one-argument rtx is used for move instructions  \nthat are guaranteed to alter only the low part of a destination.  \nThus, (SET (SUBREG:HI (REG...)) (MEM:HI ...))  \nhas an unspecified effect on the high part of REG,  \nbut (SET (STRICT_LOW_PART (SUBREG:HI (REG...))) (MEM:HI ...))  \nis guaranteed to alter only the bits of REG that are in HImode.  \n  \nThe actual instruction used is probably the same in both cases,  \nbut the register constraints may be tighter when STRICT_LOW_PART  \nis in use.",
  "concat": "(CONCAT a b) represents the virtual concatenation of a and b  \nto make a value that has as many bits as a and b put together.  \nThis is used for complex values.  Normally it appears only  \nin DECL_RTLs and during RTL generation, but not in the insn chain.",
  "concatn": "(CONCATN [a1 a2 ... an]) represents the virtual concatenation of  \nall An to make a value.  This is an extension of CONCAT to larger  \nnumber of components.  Like CONCAT, it should not appear in the  \ninsn chain.  Every element of the CONCATN is the same size.",
  "mem": "A memory location; operand is the address.  The second operand is the  \nalias set to which this MEM belongs.  We use `0' instead of `w' for this  \nfield so that the field need not be specified in machine descriptions.",
  "label_ref": "Reference to an assembler label in the code for this function.  \nThe operand is a CODE_LABEL found in the insn chain.",
  "symbol_ref": "Reference to a named label:  \nOperand 0: label name  \nOperand 1: tree from which this symbol is derived, or null.  \nThis is either a DECL node, or some kind of constant.",
  "if_then_else": "if_then_else.  This is used in representing ordinary  \nconditional jump instructions.  \nOperand:  \n0:  condition  \n1:  then expr  \n2:  else expr",
  "compare": "Comparison, produces a condition code result.",
  "plus": "plus",
  "minus": "Operand 0 minus operand 1.",
  "neg": "Minus operand 0.",
  "mult": "**mult**",
  "ss_mult": "Multiplication with signed saturation",
  "us_mult": "Multiplication with unsigned saturation",
  "smul_highpart": "Signed high-part multiplication.",
  "umul_highpart": "Unsigned high-part multiplication.",
  "div": "Operand 0 divided by operand 1.",
  "ss_div": "Division with signed saturation",
  "us_div": "Division with unsigned saturation",
  "mod": "Remainder of operand 0 divided by operand 1.",
  "udiv": "Unsigned divide and remainder.",
  "umod": "**umod**",
  "and": "Bitwise operations.",
  "ior": "**ior**",
  "xor": "**xor**",
  "not": "**not**",
  "ashift": "Operand:  \n0:  value to be shifted.  \n1:  number of bits.",
  "rotate": "Operand:  \n0:  value to be shifted.  \n1:  number of bits.  \nDEF_RTL_EXPR(ASHIFT, \"ashift\", \"ee\", RTX_BIN_ARITH) /* shift left",
  "ashiftrt": "Operand:  \n0:  value to be shifted.  \n1:  number of bits.  \nDEF_RTL_EXPR(ASHIFT, \"ashift\", \"ee\", RTX_BIN_ARITH) /* shift left  \nDEF_RTL_EXPR(ROTATE, \"rotate\", \"ee\", RTX_BIN_ARITH) /* rotate left",
  "lshiftrt": "Operand:  \n0:  value to be shifted.  \n1:  number of bits.  \nDEF_RTL_EXPR(ASHIFT, \"ashift\", \"ee\", RTX_BIN_ARITH) /* shift left  \nDEF_RTL_EXPR(ROTATE, \"rotate\", \"ee\", RTX_BIN_ARITH) /* rotate left  \nDEF_RTL_EXPR(ASHIFTRT, \"ashiftrt\", \"ee\", RTX_BIN_ARITH) /* arithmetic shift right",
  "rotatert": "Operand:  \n0:  value to be shifted.  \n1:  number of bits.  \nDEF_RTL_EXPR(ASHIFT, \"ashift\", \"ee\", RTX_BIN_ARITH) /* shift left  \nDEF_RTL_EXPR(ROTATE, \"rotate\", \"ee\", RTX_BIN_ARITH) /* rotate left  \nDEF_RTL_EXPR(ASHIFTRT, \"ashiftrt\", \"ee\", RTX_BIN_ARITH) /* arithmetic shift right  \nDEF_RTL_EXPR(LSHIFTRT, \"lshiftrt\", \"ee\", RTX_BIN_ARITH) /* logical shift right",
  "smin": "Minimum and maximum values of two operands.  We need both signed and  \nunsigned forms.  (We cannot use MIN for SMIN because it conflicts  \nwith a macro of the same name.)   The signed variants should be used  \nwith floating point.  Further, if both operands are zeros, or if either  \noperand is NaN, then it is unspecified which of the two operands is  \nreturned as the result.",
  "smax": "**smax**",
  "umin": "**umin**",
  "umax": "**umax**",
  "pre_dec": "These unary operations are used to represent incrementation  \nand decrementation as they occur in memory addresses.  \nThe amount of increment or decrement are not represented  \nbecause they can be understood from the machine-mode of the  \ncontaining MEM.  These operations exist in only two cases:  \n1. pushes onto the stack.  \n2. created automatically by the auto-inc-dec pass.",
  "pre_inc": "**pre_inc**",
  "post_dec": "**post_dec**",
  "post_inc": "**post_inc**",
  "pre_modify": "These binary operations are used to represent generic address  \nside-effects in memory addresses, except for simple incrementation  \nor decrementation which use the above operations.  They are  \ncreated automatically by the life_analysis pass in flow.c.  \nThe first operand is a REG which is used as the address.  \nThe second operand is an expression that is assigned to the  \nregister, either before (PRE_MODIFY) or after (POST_MODIFY)  \nevaluating the address.  \nCurrently, the compiler can only handle second operands of the  \nform (plus (reg) (reg)) and (plus (reg) (const_int)), where  \nthe first operand of the PLUS has to be the same register as  \nthe first operand of the *_MODIFY.",
  "post_modify": "**post_modify**",
  "ne": "Comparison operations.  The first 6 are allowed only for integral,  \nfloating-point and vector modes.  LTGT is only allowed for floating-point  \nmodes.  The last 4 are allowed only for integral and vector modes.  \nFor floating-point operations, if either operand is a NaN, then NE returns  \ntrue and the remaining operations return false.  The operations other than  \nEQ and NE may generate an exception on quiet NaNs.",
  "eq": "**eq**",
  "ge": "**ge**",
  "gt": "**gt**",
  "le": "**le**",
  "lt": "**lt**",
  "ltgt": "**ltgt**",
  "geu": "**geu**",
  "gtu": "**gtu**",
  "leu": "**leu**",
  "ltu": "**ltu**",
  "unordered": "Additional floating-point unordered comparison flavors.",
  "ordered": "**ordered**",
  "uneq": "These are equivalent to unordered or ...",
  "unge": "**unge**",
  "ungt": "**ungt**",
  "unle": "**unle**",
  "unlt": "**unlt**",
  "sign_extend": "Represents the result of sign-extending the sole operand.  \nThe machine modes of the operand and of the SIGN_EXTEND expression  \ndetermine how much sign-extension is going on.",
  "zero_extend": "Similar for zero-extension (such as unsigned short to int).",
  "truncate": "Similar but here the operand has a wider mode.",
  "float_extend": "Similar for extending floating-point values (such as SFmode to DFmode).",
  "float_truncate": "**float_truncate**",
  "float": "Conversion of fixed point operand to floating point value.",
  "fix": "With fixed-point machine mode:  \nConversion of floating point operand to fixed point value.  \nValue is defined only when the operand's value is an integer.  \nWith floating-point machine mode (and operand with same mode):  \nOperand is rounded toward zero to produce an integer value  \nrepresented in floating point.",
  "unsigned_float": "Conversion of unsigned fixed point operand to floating point value.",
  "unsigned_fix": "With fixed-point machine mode:  \nConversion of floating point operand to *unsigned* fixed point value.  \nValue is defined only when the operand's value is an integer.",
  "fract_convert": "Conversions involving fractional fixed-point types without saturation,  \nincluding:  \nfractional to fractional (of different precision),  \nsigned integer to fractional,  \nfractional to signed integer,  \nfloating point to fractional,  \nfractional to floating point.  \nNOTE: fractional can be either signed or unsigned for conversions.",
  "unsigned_fract_convert": "Conversions involving fractional fixed-point types and unsigned integer  \nwithout saturation, including:  \nunsigned integer to fractional,  \nfractional to unsigned integer.  \nNOTE: fractional can be either signed or unsigned for conversions.",
  "sat_fract": "Conversions involving fractional fixed-point types with saturation,  \nincluding:  \nfractional to fractional (of different precision),  \nsigned integer to fractional,  \nfloating point to fractional.  \nNOTE: fractional can be either signed or unsigned for conversions.",
  "unsigned_sat_fract": "Conversions involving fractional fixed-point types and unsigned integer  \nwith saturation, including:  \nunsigned integer to fractional.  \nNOTE: fractional can be either signed or unsigned for conversions.",
  "abs": "Absolute value",
  "sqrt": "Square root",
  "bswap": "Swap bytes.",
  "ffs": "Find first bit that is set.  \nValue is 1 + number of trailing zeros in the arg.,  \nor 0 if arg is 0.",
  "clrsb": "Count number of leading redundant sign bits (number of leading  \nsign bits minus one).",
  "clz": "Count leading zeros.",
  "ctz": "Count trailing zeros.",
  "popcount": "Population count (number of 1 bits).",
  "parity": "Population parity (number of 1 bits modulo 2).",
  "bitreverse": "Reverse bits.",
  "sign_extract": "Reference to a signed bit-field of specified size and position.  \nOperand 0 is the memory unit (usually SImode or QImode) which  \ncontains the field's first bit.  Operand 1 is the width, in bits.  \nOperand 2 is the number of bits in the memory unit before the  \nfirst bit of this field.  \nIf BITS_BIG_ENDIAN is defined, the first bit is the msb and  \noperand 2 counts from the msb of the memory unit.  \nOtherwise, the first bit is the lsb and operand 2 counts from  \nthe lsb of the memory unit.  \nThis kind of expression cannot appear as an lvalue in RTL.",
  "zero_extract": "Similar for unsigned bit-field.  \nBut note!  This kind of expression _can_ appear as an lvalue.",
  "high": "HIGH are the high-order bits of a constant expression.",
  "lo_sum": "LO_SUM is the sum of a register and the low-order bits  \nof a constant expression.",
  "vec_merge": "Describes a merge operation between two vector values.  \nOperands 0 and 1 are the vectors to be merged, operand 2 is a bitmask  \nthat specifies where the parts of the result are taken from.  Set bits  \nindicate operand 0, clear bits indicate operand 1.  The parts are defined  \nby the mode of the vectors.",
  "vec_select": "Describes an operation that selects parts of a vector.  \nOperands 0 is the source vector, operand 1 is a PARALLEL that contains  \na CONST_INT for each of the subparts of the result vector, giving the  \nnumber of the source subpart that should be stored into it.",
  "vec_concat": "Describes a vector concat operation.  Operands 0 and 1 are the source  \nvectors, the result is a vector that is as long as operands 0 and 1  \ncombined and is the concatenation of the two source vectors.",
  "vec_duplicate": "Describes an operation that converts a small vector into a larger one by  \nduplicating the input values.  The output vector mode must have the same  \nsubmodes as the input vector mode, and the number of output parts must be  \nan integer multiple of the number of input parts.",
  "vec_series": "Creation of a vector in which element I has the value BASE + I * STEP,  \nwhere BASE is the first operand and STEP is the second.  The result  \nmust have a vector integer mode.",
  "ss_plus": "Addition with signed saturation",
  "us_plus": "Addition with unsigned saturation",
  "ss_minus": "Operand 0 minus operand 1, with signed saturation.",
  "ss_neg": "Negation with signed saturation.",
  "us_neg": "Negation with unsigned saturation.",
  "ss_abs": "Absolute value with signed saturation.",
  "ss_ashift": "Shift left with signed saturation.",
  "us_ashift": "Shift left with unsigned saturation.",
  "us_minus": "Operand 0 minus operand 1, with unsigned saturation.",
  "ss_truncate": "Signed saturating truncate.",
  "us_truncate": "Unsigned saturating truncate.",
  "fma": "Floating point multiply/add combined instruction.",
  "copysign": "Floating point copysign.  Operand 0 with the sign of operand 1.",
  "var_location": "Information about the variable and its location.",
  "debug_implicit_ptr": "Used in VAR_LOCATION for a pointer to a decl that is no longer  \naddressable.",
  "entry_value": "Represents value that argument had on function entry.  The  \nsingle argument is the DECL_INCOMING_RTL of the corresponding  \nparameter.",
  "debug_parameter_ref": "Used in VAR_LOCATION for a reference to a parameter that has  \nbeen optimized away completely.",
  "debug_marker": "Used in marker DEBUG_INSNs to avoid being recognized as an insn.",
  "match_operand": "Use the function named by the second arg (the string)  \nas a predicate; if matched, store the structure that was matched  \nin the operand table at index specified by the first arg (the integer).  \nIf the second arg is the null string, the structure is just stored.  \n  \nA third string argument indicates to the register allocator restrictions  \non where the operand can be allocated.  \n  \nIf the target needs no restriction on any instruction this field should  \nbe the null string.  \n  \nThe string is prepended by:  \n'=' to indicate the operand is only written to.  \n'+' to indicate the operand is both read and written to.  \n  \nEach character in the string represents an allocable class for an operand.  \n'g' indicates the operand can be any valid class.  \n'i' indicates the operand can be immediate (in the instruction) data.  \n'r' indicates the operand can be in a register.  \n'm' indicates the operand can be in memory.  \n'o' a subset of the 'm' class.  Those memory addressing modes that  \ncan be offset at compile time (have a constant added to them).  \n  \nOther characters indicate target dependent operand classes and  \nare described in each target's machine description.  \n  \nFor instructions with more than one operand, sets of classes can be  \nseparated by a comma to indicate the appropriate multi-operand constraints.  \nThere must be a 1 to 1 correspondence between these sets of classes in  \nall operands for an instruction.",
  "match_scratch": "Match a SCRATCH or a register.  When used to generate rtl, a  \nSCRATCH is generated.  As for MATCH_OPERAND, the mode specifies  \nthe desired mode and the first argument is the operand number.  \nThe second argument is the constraint.",
  "match_operator": "Apply a predicate, AND match recursively the operands of the rtx.  \nOperand 0 is the operand-number, as in match_operand.  \nOperand 1 is a predicate to apply (as a string, a function name).  \nOperand 2 is a vector of expressions, each of which must match  \none subexpression of the rtx this construct is matching.",
  "match_parallel": "Match a PARALLEL of arbitrary length.  The predicate is applied  \nto the PARALLEL and the initial expressions in the PARALLEL are matched.  \nOperand 0 is the operand-number, as in match_operand.  \nOperand 1 is a predicate to apply to the PARALLEL.  \nOperand 2 is a vector of expressions, each of which must match the  \ncorresponding element in the PARALLEL.",
  "match_dup": "Match only something equal to what is stored in the operand table  \nat the index specified by the argument.  Use with MATCH_OPERAND.",
  "match_op_dup": "Match only something equal to what is stored in the operand table  \nat the index specified by the argument.  Use with MATCH_OPERATOR.",
  "match_par_dup": "Match only something equal to what is stored in the operand table  \nat the index specified by the argument.  Use with MATCH_PARALLEL.",
  "match_code": "Appears only in define_predicate/define_special_predicate  \nexpressions.  Evaluates true only if the operand has an RTX code  \nfrom the set given by the argument (a comma-separated list).  If the  \nsecond argument is present and nonempty, it is a sequence of digits  \nand/or letters which indicates the subexpression to test, using the  \nsame syntax as genextract/genrecog's location strings: 0-9 for  \nXEXP (op, n), a-z for XVECEXP (op, 0, n); each character applies to  \nthe result of the one before it.",
  "match_test": "Used to inject a C conditional expression into an .md file.  It can  \nappear in a predicate definition or an attribute expression.",
  "define_insn": "Definition of the pattern for one kind of instruction.  \nOperand:  \n0: names this instruction.  \nIf the name is the null string, the instruction is in the  \nmachine description just to be recognized, and will never be emitted by  \nthe tree to rtl expander.  \n1: is the pattern.  \n2: is a string which is a C expression  \ngiving an additional condition for recognizing this pattern.  \nA null string means no extra condition.  \n3: is the action to execute if this pattern is matched.  \nIf this assembler code template starts with a * then it is a fragment of  \nC code to run to decide on a template to use.  Otherwise, it is the  \ntemplate to use.  \n4: optionally, a vector of attributes for this insn.",
  "define_peephole": "Definition of a peephole optimization.  \n1st operand: vector of insn patterns to match  \n2nd operand: C expression that must be true  \n3rd operand: template or C code to produce assembler output.  \n4: optionally, a vector of attributes for this insn.  \n  \nThis form is deprecated; use define_peephole2 instead.",
  "define_split": "Definition of a split operation.  \n1st operand: insn pattern to match  \n2nd operand: C expression that must be true  \n3rd operand: vector of insn patterns to place into a SEQUENCE  \n4th operand: optionally, some C code to execute before generating the  \ninsns.  This might, for example, create some RTX's and store them in  \nelements of `recog_data.operand' for use by the vector of  \ninsn-patterns.  \n(`operands' is an alias here for `recog_data.operand').",
  "define_insn_and_split": "Definition of an insn and associated split.  \nThis is the concatenation, with a few modifications, of a define_insn  \nand a define_split which share the same pattern.  \nOperand:  \n0: names this instruction.  \nIf the name is the null string, the instruction is in the  \nmachine description just to be recognized, and will never be emitted by  \nthe tree to rtl expander.  \n1: is the pattern.  \n2: is a string which is a C expression  \ngiving an additional condition for recognizing this pattern.  \nA null string means no extra condition.  \n3: is the action to execute if this pattern is matched.  \nIf this assembler code template starts with a * then it is a fragment of  \nC code to run to decide on a template to use.  Otherwise, it is the  \ntemplate to use.  \n4: C expression that must be true for split.  This may start with \"&&\"  \nin which case the split condition is the logical and of the insn  \ncondition and what follows the \"&&\" of this operand.  \n5: vector of insn patterns to place into a SEQUENCE  \n6: optionally, some C code to execute before generating the  \ninsns.  This might, for example, create some RTX's and store them in  \nelements of `recog_data.operand' for use by the vector of  \ninsn-patterns.  \n(`operands' is an alias here for `recog_data.operand').  \n7: optionally, a vector of attributes for this insn.",
  "define_insn_and_rewrite": "A form of define_insn_and_split in which the split insn pattern (operand 5)  \nis determined automatically by replacing match_operands with match_dups  \nand match_operators with match_op_dups.  The operands are the same as  \ndefine_insn_and_split but with operand 5 removed.",
  "define_peephole2": "Definition of an RTL peephole operation.  \nFollows the same arguments as define_split.",
  "define_expand": "Define how to generate multiple insns for a standard insn name.  \n1st operand: the insn name.  \n2nd operand: vector of insn-patterns.  \nUse match_operand to substitute an element of `recog_data.operand'.  \n3rd operand: C expression that must be true for this to be available.  \nThis may not test any operands.  \n4th operand: Extra C code to execute before generating the insns.  \nThis might, for example, create some RTX's and store them in  \nelements of `recog_data.operand' for use by the vector of  \ninsn-patterns.  \n(`operands' is an alias here for `recog_data.operand').  \n5th: optionally, a vector of attributes for this expand.",
  "define_delay": "Define a requirement for delay slots.  \n1st operand: Condition involving insn attributes that, if true,  \nindicates that the insn requires the number of delay slots  \nshown.  \n2nd operand: Vector whose length is the three times the number of delay  \nslots required.  \nEach entry gives three conditions, each involving attributes.  \nThe first must be true for an insn to occupy that delay slot  \nlocation.  The second is true for all insns that can be  \nannulled if the branch is true and the third is true for all  \ninsns that can be annulled if the branch is false.  \n  \nMultiple DEFINE_DELAYs may be present.  They indicate differing  \nrequirements for delay slots.",
  "define_asm_attributes": "Define attribute computation for `asm' instructions.",
  "define_cond_exec": "Definition of a conditional execution meta operation.  Automatically  \ngenerates new instances of DEFINE_INSN, selected by having attribute  \n\"predicable\" true.  The new pattern will contain a COND_EXEC and the  \npredicate at top-level.  \n  \nOperand:  \n0: The predicate pattern.  The top-level form should match a  \nrelational operator.  Operands should have only one alternative.  \n1: A C expression giving an additional condition for recognizing  \nthe generated pattern.  \n2: A template or C code to produce assembler output.  \n3: A vector of attributes to append to the resulting cond_exec insn.",
  "define_predicate": "Definition of an operand predicate.  The difference between  \nDEFINE_PREDICATE and DEFINE_SPECIAL_PREDICATE is that genrecog will  \nnot warn about a match_operand with no mode if it has a predicate  \ndefined with DEFINE_SPECIAL_PREDICATE.  \n  \nOperand:  \n0: The name of the predicate.  \n1: A boolean expression which computes whether or not the predicate  \nmatches.  This expression can use IOR, AND, NOT, MATCH_OPERAND,  \nMATCH_CODE, and MATCH_TEST.  It must be specific enough that genrecog  \ncan calculate the set of RTX codes that can possibly match.  \n2: A C function body which must return true for the predicate to match.  \nOptional.  Use this when the test is too complicated to fit into a  \nmatch_test expression.",
  "define_special_predicate": "**define_special_predicate**",
  "define_register_constraint": "Definition of a register operand constraint.  This simply maps the  \nconstraint string to a register class.  \n  \nOperand:  \n0: The name of the constraint (often, but not always, a single letter).  \n1: A C expression which evaluates to the appropriate register class for  \nthis constraint.  If this is not just a constant, it should look only  \nat -m switches and the like.  \n2: A docstring for this constraint, in Texinfo syntax; not currently  \nused, in future will be incorporated into the manual's list of  \nmachine-specific operand constraints.  \n3: A C expression that evalutes to true if \"regno\" is a valid  \nstart register.",
  "define_constraint": "Definition of a non-register operand constraint.  These look at the  \noperand and decide whether it fits the constraint.  \n  \nDEFINE_CONSTRAINT gets no special treatment if it fails to match.  \nIt is appropriate for constant-only constraints, and most others.  \n  \nDEFINE_MEMORY_CONSTRAINT tells reload that this constraint can be made  \nto match, if it doesn't already, by converting the operand to the form  \n(mem (reg X)) where X is a base register.  It is suitable for constraints  \nthat describe a subset of all memory references.  \n  \nDEFINE_ADDRESS_CONSTRAINT tells reload that this constraint can be made  \nto match, if it doesn't already, by converting the operand to the form  \n(reg X) where X is a base register.  It is suitable for constraints that  \ndescribe a subset of all address references.  \n  \nWhen in doubt, use plain DEFINE_CONSTRAINT.  \n  \nOperand:  \n0: The name of the constraint (often, but not always, a single letter).  \n1: A docstring for this constraint, in Texinfo syntax; not currently  \nused, in future will be incorporated into the manual's list of  \nmachine-specific operand constraints.  \n2: A boolean expression which computes whether or not the constraint  \nmatches.  It should follow the same rules as a define_predicate  \nexpression, including the bit about specifying the set of RTX codes  \nthat could possibly match.  MATCH_TEST subexpressions may make use of  \nthese variables:  \n`op'    - the RTL object defining the operand.  \n`mode'  - the mode of `op'.  \n`ival'  - INTVAL(op), if op is a CONST_INT.  \n`hval'  - CONST_DOUBLE_HIGH(op), if op is an integer CONST_DOUBLE.  \n`lval'  - CONST_DOUBLE_LOW(op), if op is an integer CONST_DOUBLE.  \n`rval'  - CONST_DOUBLE_REAL_VALUE(op), if op is a floating-point  \nCONST_DOUBLE.  \nDo not use ival/hval/lval/rval if op is not the appropriate kind of  \nRTL object.",
  "define_memory_constraint": "**define_memory_constraint**",
  "define_special_memory_constraint": "**define_special_memory_constraint**",
  "define_relaxed_memory_constraint": "**define_relaxed_memory_constraint**",
  "define_address_constraint": "**define_address_constraint**",
  "define_cpu_unit": "(define_cpu_unit string [string]) describes cpu functional  \nunits (separated by comma).  \n  \n1st operand: Names of cpu functional units.  \n2nd operand: Name of automaton (see comments for DEFINE_AUTOMATON).  \n  \nAll define_reservations, define_cpu_units, and  \ndefine_query_cpu_units should have unique names which may not be  \n\"nothing\".",
  "define_query_cpu_unit": "(define_query_cpu_unit string [string]) describes cpu functional  \nunits analogously to define_cpu_unit.  The reservation of such  \nunits can be queried for automaton state.",
  "exclusion_set": "(exclusion_set string string) means that each CPU functional unit  \nin the first string cannot be reserved simultaneously with any  \nunit whose name is in the second string and vise versa.  CPU units  \nin the string are separated by commas.  For example, it is useful  \nfor description CPU with fully pipelined floating point functional  \nunit which can execute simultaneously only single floating point  \ninsns or only double floating point insns.  All CPU functional  \nunits in a set should belong to the same automaton.",
  "presence_set": "(presence_set string string) means that each CPU functional unit in  \nthe first string cannot be reserved unless at least one of pattern  \nof units whose names are in the second string is reserved.  This is  \nan asymmetric relation.  CPU units or unit patterns in the strings  \nare separated by commas.  Pattern is one unit name or unit names  \nseparated by white-spaces.  \n  \nFor example, it is useful for description that slot1 is reserved  \nafter slot0 reservation for a VLIW processor.  We could describe it  \nby the following construction  \n  \n(presence_set \"slot1\" \"slot0\")  \n  \nOr slot1 is reserved only after slot0 and unit b0 reservation.  In  \nthis case we could write  \n  \n(presence_set \"slot1\" \"slot0 b0\")  \n  \nAll CPU functional units in a set should belong to the same  \nautomaton.",
  "final_presence_set": "(final_presence_set string string) is analogous to `presence_set'.  \nThe difference between them is when checking is done.  When an  \ninstruction is issued in given automaton state reflecting all  \ncurrent and planned unit reservations, the automaton state is  \nchanged.  The first state is a source state, the second one is a  \nresult state.  Checking for `presence_set' is done on the source  \nstate reservation, checking for `final_presence_set' is done on the  \nresult reservation.  This construction is useful to describe a  \nreservation which is actually two subsequent reservations.  For  \nexample, if we use  \n  \n(presence_set \"slot1\" \"slot0\")  \n  \nthe following insn will be never issued (because slot1 requires  \nslot0 which is absent in the source state).  \n  \n(define_reservation \"insn_and_nop\" \"slot0 + slot1\")  \n  \nbut it can be issued if we use analogous `final_presence_set'.",
  "absence_set": "(absence_set string string) means that each CPU functional unit in  \nthe first string can be reserved only if each pattern of units  \nwhose names are in the second string is not reserved.  This is an  \nasymmetric relation (actually exclusion set is analogous to this  \none but it is symmetric).  CPU units or unit patterns in the string  \nare separated by commas.  Pattern is one unit name or unit names  \nseparated by white-spaces.  \n  \nFor example, it is useful for description that slot0 cannot be  \nreserved after slot1 or slot2 reservation for a VLIW processor.  We  \ncould describe it by the following construction  \n  \n(absence_set \"slot2\" \"slot0, slot1\")  \n  \nOr slot2 cannot be reserved if slot0 and unit b0 are reserved or  \nslot1 and unit b1 are reserved .  In this case we could write  \n  \n(absence_set \"slot2\" \"slot0 b0, slot1 b1\")  \n  \nAll CPU functional units in a set should to belong the same  \nautomaton.",
  "final_absence_set": "(final_absence_set string string) is analogous to `absence_set' but  \nchecking is done on the result (state) reservation.  See comments  \nfor `final_presence_set'.",
  "define_bypass": "(define_bypass number out_insn_names in_insn_names) names bypass  \nwith given latency (the first number) from insns given by the first  \nstring (see define_insn_reservation) into insns given by the second  \nstring.  Insn names in the strings are separated by commas.  The  \nthird operand is optional name of function which is additional  \nguard for the bypass.  The function will get the two insns as  \nparameters.  If the function returns zero the bypass will be  \nignored for this case.  Additional guard is necessary to recognize  \ncomplicated bypasses, e.g. when consumer is load address.  If there  \nare more one bypass with the same output and input insns, the  \nchosen bypass is the first bypass with a guard in description whose  \nguard function returns nonzero.  If there is no such bypass, then  \nbypass without the guard function is chosen.",
  "define_automaton": "(define_automaton string) describes names of automata generated and  \nused for pipeline hazards recognition.  The names are separated by  \ncomma.  Actually it is possibly to generate the single automaton  \nbut unfortunately it can be very large.  If we use more one  \nautomata, the summary size of the automata usually is less than the  \nsingle one.  The automaton name is used in define_cpu_unit and  \ndefine_query_cpu_unit.  All automata should have unique names.",
  "automata_option": "(automata_option string) describes option for generation of  \nautomata.  Currently there are the following options:  \n  \no \"no-minimization\" which makes no minimization of automata.  This  \nis only worth to do when we are debugging the description and  \nneed to look more accurately at reservations of states.  \n  \no \"time\" which means printing additional time statistics about  \ngeneration of automata.  \n  \no \"v\" which means generation of file describing the result  \nautomata.  The file has suffix `.dfa' and can be used for the  \ndescription verification and debugging.  \n  \no \"w\" which means generation of warning instead of error for  \nnon-critical errors.  \n  \no \"ndfa\" which makes nondeterministic finite state automata.  \n  \no \"progress\" which means output of a progress bar showing how many  \nstates were generated so far for automaton being processed.",
  "define_reservation": "(define_reservation string string) names reservation (the first  \nstring) of cpu functional units (the 2nd string).  Sometimes unit  \nreservations for different insns contain common parts.  In such  \ncase, you can describe common part and use its name (the 1st  \nparameter) in regular expression in define_insn_reservation.  All  \ndefine_reservations, define_cpu_units, and define_query_cpu_units  \nshould have unique names which may not be \"nothing\".",
  "define_insn_reservation": "(define_insn_reservation name default_latency condition regexpr)  \ndescribes reservation of cpu functional units (the 3nd operand) for  \ninstruction which is selected by the condition (the 2nd parameter).  \nThe first parameter is used for output of debugging information.  \nThe reservations are described by a regular expression according  \nthe following syntax:  \n  \nregexp = regexp \",\" oneof  \n| oneof  \n  \noneof = oneof \"|\" allof  \n| allof  \n  \nallof = allof \"+\" repeat  \n| repeat  \n  \nrepeat = element \"*\" number  \n| element  \n  \nelement = cpu_function_unit_name  \n| reservation_name  \n| result_name  \n| \"nothing\"  \n| \"(\" regexp \")\"  \n  \n1. \",\" is used for describing start of the next cycle in  \nreservation.  \n  \n2. \"|\" is used for describing the reservation described by the  \nfirst regular expression *or* the reservation described by the  \nsecond regular expression *or* etc.  \n  \n3. \"+\" is used for describing the reservation described by the  \nfirst regular expression *and* the reservation described by the  \nsecond regular expression *and* etc.  \n  \n4. \"*\" is used for convenience and simply means sequence in  \nwhich the regular expression are repeated NUMBER times with  \ncycle advancing (see \",\").  \n  \n5. cpu functional unit name which means its reservation.  \n  \n6. reservation name -- see define_reservation.  \n  \n7. string \"nothing\" means no units reservation.",
  "define_attr": "Definition of an insn attribute.  \n1st operand: name of the attribute  \n2nd operand: comma-separated list of possible attribute values  \n3rd operand: expression for the default value of the attribute.",
  "define_enum_attr": "Definition of an insn attribute that uses an existing enumerated type.  \n1st operand: name of the attribute  \n2nd operand: the name of the enumerated type  \n3rd operand: expression for the default value of the attribute.",
  "attr": "Marker for the name of an attribute.",
  "set_attr": "For use in the last (optional) operand of DEFINE_INSN or DEFINE_PEEPHOLE and  \nin DEFINE_ASM_INSN to specify an attribute to assign to insns matching that  \npattern.  \n  \n(set_attr \"name\" \"value\") is equivalent to  \n(set (attr \"name\") (const_string \"value\"))",
  "set_attr_alternative": "In the last operand of DEFINE_INSN and DEFINE_PEEPHOLE, this can be used to  \nspecify that attribute values are to be assigned according to the  \nalternative matched.  \n  \nThe following three expressions are equivalent:  \n  \n(set (attr \"att\") (cond [(eq_attrq \"alternative\" \"1\") (const_string \"a1\")  \n(eq_attrq \"alternative\" \"2\") (const_string \"a2\")]  \n(const_string \"a3\")))  \n(set_attr_alternative \"att\" [(const_string \"a1\") (const_string \"a2\")  \n(const_string \"a3\")])  \n(set_attr \"att\" \"a1,a2,a3\")",
  "eq_attr": "A conditional expression true if the value of the specified attribute of  \nthe current insn equals the specified value.  The first operand is the  \nattribute name and the second is the comparison value.",
  "eq_attr_alt": "A special case of the above representing a set of alternatives.  The first  \noperand is bitmap of the set, the second one is the default value.",
  "attr_flag": "A conditional expression which is true if the specified flag is  \ntrue for the insn being scheduled in reorg.  \n  \ngenattr.cc defines the following flags which can be tested by  \n(attr_flag \"foo\") expressions in eligible_for_delay: forward, backward.",
  "cond": "General conditional. The first operand is a vector composed of pairs of  \nexpressions.  The first element of each pair is evaluated, in turn.  \nThe value of the conditional is the second expression of the first pair  \nwhose first expression evaluates nonzero.  If none of the expressions is  \ntrue, the second operand will be used as the value of the conditional.",
  "define_subst": "Definition of a pattern substitution meta operation on a DEFINE_EXPAND  \nor a DEFINE_INSN.  Automatically generates new instances of DEFINE_INSNs  \nthat match the substitution pattern.  \n  \nOperand:  \n0: The name of the substitition template.  \n1: Input template to match to see if a substitution is applicable.  \n2: A C expression giving an additional condition for the generated  \nnew define_expand or define_insn.  \n3: Output tempalate to generate via substitution.  \n  \nWithin a DEFINE_SUBST template, the meaning of some RTL expressions is  \ndifferent from their usual interpretation: a MATCH_OPERAND matches any  \nexpression tree with matching machine mode or with VOIDmode.  Likewise,  \nMATCH_OP_DUP and MATCH_DUP match more liberally in a DEFINE_SUBST than  \nin other RTL expressions.  MATCH_OPERATOR matches all common operators  \nbut also UNSPEC, UNSPEC_VOLATILE, and MATCH_OPERATORS from the input  \nDEFINE_EXPAND or DEFINE_INSN.",
  "define_subst_attr": "Substitution attribute to apply a DEFINE_SUBST to a pattern.  \n  \nOperand:  \n0: The name of the subst-attribute.  \n1: The name of the DEFINE_SUBST to be applied for this attribute.  \n2: String to substitute for the subst-attribute name in the pattern  \nname, for the case that the DEFINE_SUBST is not applied (i.e. the  \nunmodified version of the pattern).  \n3: String to substitute for the subst-attribute name in the pattern  \nname, for the case that the DEFINE_SUBST is applied to the patten.  \n  \nThe use of DEFINE_SUBST and DEFINE_SUBST_ATTR is explained in the  \nGCC internals manual, under \"RTL Templates Transformations\".",
  "include": "Includes the specified file. Shocking, I know.",
  "define_constants": "It contains a vector of name-value pairs. From that point on, wherever any of  \nthe names appears in The MD file, it is as if the corresponding value had  \nbeen written instead. You may use define_constants multiple times; each  \nappearance adds more constants to the table. It is an error to redefine a  \nconstant with a different value.  \n  \nYou could write:  \n(define_constants [  \n(R_BP 177)  \n(R_FC 178)  \n(R_CR 179)  \n(R_Q 180)])  \nThe constants that are defined with a define constant are also output in the  \ninsn-codes.h header file as #defines.",
  "define_c_enum": "You can also use the machine description file to define enumerations. Like  \nthe constants defined by define_constant, these enumerations are visible to  \nboth the machine description file and the main C code. The syntax is as  \nfollows:  \n(define_c_enum \"name\" [ value0 value1 (value32 32) value33  \n...  \nvaluen])  \n  \nThis definition causes the equivalent of the following C code to appear in  \ninsn-constants.h:  \nenum name {  \nvalue0 = 0,  \nvalue1 = 1,  \nvalue32 = 32,  \nvalue33 = 33,  \n...  \nvaluen= n  \n};  \n  \n#define NUM_cname_VALUES (n + 1)  \n  \nwhere cname is the capitalized form of name. It also makes each valuei  \navailable in the machine description file, just as if it had been declared  \nwith: (define_constants [(valuei i)]) Each valuei is usually an upper-case  \nidentifier and usually begins with cname. You can split the enumeration  \ndefinition into as many statements as you like. The above example is directly  \nequivalent to:  \n(define_c_enum \"name\" [value0]) (define_c_enum \"name\"  \n[value1])  \n...  \n(define_c_enum \"name\" [valuen]).",
  "define_enum": "Another way of defining an enumeration is to use define_enum:  \n(define_enum \"name\" [  \nvalue0  \nvalue1  \n...  \nvaluen  \n])  \n  \nThis directive implies:  \n(define_c_enum \"name\" [  \ncname  \ncvalue0  \n_  \ncname  \ncvalue1  \n_  \n...  \ncname  \ncvaluen  \n])  \n_  \n  \nwhere cvaluei is the capitalized form of valuei. However, unlike  \ndefine_c_enum, the enumerations defined by define_enum can be used in  \nattribute specifications. defining an attribute is to use: (define_enum_attr  \n\"attr\" \"enum\" default) This works in just the same way as define_attr, except  \nthat the list of values is taken from a separate enumeration called enum (see  \n[define enum], page 517). This form allows you to use the same list of values  \nfor several attributes without having to repeat the list each time. For  \nexample:  \n(define_enum \"processor\" [ model_a model_b  \n...  \n])  \n(define_enum_attr \"arch\" \"processor\"  \n(const (symbol_ref \"target_arch\")))  \n(define_enum_attr \"tune\" \"processor\"  \n(const (symbol_ref \"target_tune\")))  \n  \ndefines the same attributes as:  \n  \n(define_attr \"arch\" \"model_a,model_b,...\"  \n(const (symbol_ref \"target_arch\")))  \n(define_attr \"tune\" \"model_a,model_b,...\"  \n(const (symbol_ref \"target_tune\")))  \n  \nbut without duplicating the processor list. The second example defines two  \nseparate C enums (attr_arch and attr_tune) whereas the first defines a single  \nC enum.",
  "define_mode_iterator": "The syntax for defining a mode iterator is:  \n  \n(define_mode_iterator name [(mode1 \"cond1\") ... (moden \"condn\")])  \n  \nThis allows subsequent .md file constructs to use the mode suffix :name.  \nEvery construct that does so will be expanded n times, once with every use of :name  \nreplaced by :mode1, once with every use replaced by :mode2, and so on. In the  \nexpansion for a particular modei, every C condition will also require that condi  \nbe true.  \nFor example:  \n(define_mode_iterator P [(SI \"Pmode == SImode\") (DI \"Pmode == DImode\")])  \ndefines a new mode suffix :P. Every construct that uses :P will be  \nexpanded twice, once with every :P replaced by :SI and once with every :P  \nreplaced by :DI. The :SI version will only apply if Pmode == SImode and the :DI  \nversion will only apply if Pmode == DImode. As with other .md conditions, an  \nempty string is treated as always true. (mode \"\") can also be abbreviated to  \nmode. For example: (define_mode_iterator GPR [SI (DI \"TARGET_64BIT\")]) means  \nthat the :DI expansion only applies if TARGET_64BIT but that the :SI expansion  \nhas no such constraint.  \n  \nIt is also possible to include iterators in other iterators. For example:  \n  \n(define_mode_iterator VI [V16QI V8HI V4SI V2DI])  \n(define_mode_iterator VF [V8HF V4SF (V2DF \"TARGET_DOUBLE\")])  \n(define_mode_iterator V [VI (VF \"TARGET_FLOAT\")])  \n  \nmakes :V iterate over the modes in VI and the modes in VF. When a construct  \nuses :V, the V8HF and V4SF expansions require TARGET_FLOAT while the V2DF  \nexpansion requires TARGET_DOUBLE && TARGET_FLOAT. Iterators are applied in the  \norder they are defined. This can be significant if two iterators are used in a  \nconstruct that requires substitutions.",
  "define_mode_attr": "If an .md file construct uses mode iterators, each version of the construct will often need  \nlightly different strings or modes. For example:  \n  \n When a define_expand defines several addm3 patterns (see Section 16.10 [Standard  \nNames], page 424), each expander will need to use the appropriate mode name for m.  \n  \n When a define_insn defines several instruction patterns, each instruction will often  \nuse a different assembler mnemonic.  \n  \n When a define_insn requires operands with different modes, using an iterator for one  \nof the operand modes usually requires a specific mode for the other operand(s).  \n  \nGCC supports such variations through a system of mode attributes. There are two  \nstandard attributes: mode, which is the name of the mode in lower case, and MODE, which  \nis the same thing in upper case. You can define other attributes using:  \n(define_mode_attr name [(mode1 \"value1\") ... (moden \"valuen\")])  \nwhere name is the name of the attribute and valuei is the value associated with modei.  \nWhen GCC replaces some :iterator with :mode, it will scan each string and mode in the  \npattern for sequences of the form <iterator:attr>, where attr is the name of a mode attribute. If the attribute is defined for mode, the whole <...> sequence will be replaced  \nby the appropriate attribute value.  \n  \nFor example, suppose an .md file has:  \n(define_mode_iterator P [(SI \"Pmode == SImode\") (DI \"Pmode == DImode\")])  \n(define_mode_attr load [(SI \"lw\") (DI \"ld\")])  \n  \nIf one of the patterns that uses :P contains the string \"<P:load>\\t%0,%1\", the SI version  \nof that pattern will use \"lw\\t%0,%1\" and the DI version will use \"ld\\t%0,%1\".  \nHere is an example of using an attribute for a mode:  \n(define_mode_iterator LONG [SI DI])  \n(define_mode_attr SHORT [(SI \"HI\") (DI \"SI\")])  \n(define_insn ...  \n(sign_extend:LONG (match_operand:<LONG:SHORT> ...)) ...)  \n  \nThe iterator: prefix may be omitted, in which case the substitution will be attempted  \nfor every iterator expansion.",
  "define_code_iterator": "Code iterators operate in a similar way to mode iterators.  \nThe construct:  \n(define_code_iterator name [(code1 \"cond1\") ... (coden \"condn\")])  \n  \ndefines a pseudo rtx code name that can be instantiated as codei if condition condi is  \ntrue. Each codei must have the same rtx format. See Section 13.2 [RTL Classes], page 282.  \nAs with mode iterators, each pattern that uses name will be expanded n times, once with  \nall uses of name replaced by code1, once with all uses replaced by code2, and so on.  \nIt is possible to define attributes for codes as well as for modes. There are two standard  \ncode attributes: code, the name of the code in lower case, and CODE, the name of the code  \nin upper case. Other attributes are defined using:  \n(define_code_attr name [(code1 \"value1\") ... (coden \"valuen\")])  \n  \nInstruction patterns can use code attributes as rtx codes, which can be useful if two  \nsets of codes act in tandem. For example, the following define_insn defines two patterns,  \none calculating a signed absolute difference and another calculating an unsigned absolute  \ndifference:  \n(define_code_iterator any_max [smax umax])  \n  \n(define_code_attr paired_min [(smax \"smin\") (umax \"umin\")])  \n  \n(define_insn ...  \n[(set (match_operand:SI 0 ...)  \n(minus:SI (any_max:SI (match_operand:SI 1 ...)  \n(match_operand:SI 2 ...))  \n(<paired_min>:SI (match_dup 1) (match_dup 2))))]  \n...)  \n  \nThe signed version of the instruction uses smax and smin while the unsigned version uses  \numax and umin. There are no versions that pair smax with umin or umax with smin.  \nIt is also possible to use other types of attributes as codes, in a similar way. For example,  \nan int iterator could be used to iterate over unspecnumbers, with an int attribute specifying  \nan associated rtx code.  \nHeres an example of code iterators in action, taken from the MIPS port:  \n(define_code_iterator any_cond [unordered ordered unlt unge uneq ltgt unle ungt  \nq ne gt ge lt le gtu geu ltu leu])  \n  \n(define_expand \"b<code>\"  \n[(set (pc)  \n(if_then_else (any_cond:CC (cc0)  \n(const_int 0))  \n(label_ref (match_operand 0 \"\"))  \n(pc)))]  \n\"\"  \n{  \ngen_conditional_branch (operands, <CODE>);  \nDONE;  \n})  \n  \nThis is equivalent to:  \n(define_expand \"bunordered\"  \n[(set (pc)  \n(if_then_else (unordered:CC (cc0)  \n(const_int 0))  \n(label_ref (match_operand 0 \"\"))  \n(pc)))]  \n\"\"  \n{  \ngen_conditional_branch (operands, UNORDERED);  \nDONE;  \n})  \n  \n(define_expand \"bordered\"  \n[(set (pc)  \n(if_then_else (ordered:CC (cc0)  \n(const_int 0))  \n(label_ref (match_operand 0 \"\"))  \n(pc)))]  \n\"\"  \n{  \ngen_conditional_branch (operands, ORDERED);  \nDONE;  \n})",
  "define_code_attr": "**define_code_attr**",
  "define_int_iterator": "Int iterators operate in a similar way to code iterators.  \nThe construct:  \n(define_int_iterator name [(int1 \"cond1\") ... (intn \"condn\")])  \ndefines a pseudo integer constant name that can be instantiated as inti if condition condi  \nis true. Int iterators can appear in only those rtx fields that have i, n, w, or p as the  \nspecifier. This means that each int has to be a constant defined using define_constant  \nor define_c_enum.  \nAs with mode and code iterators, each pattern that uses name will be expanded n times,  \nonce with all uses of name replaced by int1, once with all uses replaced by int2, and so on.  \nSee Section 16.24.1.1 [Defining Mode Iterators], page 518.  \nIt is possible to define attributes for ints as well as for codes and modes. Attributes are  \ndefined using:  \n(define_int_attr attr_name [(int1 \"value1\") ... (intn \"valuen\")])  \nIn additon to these user-defined attributes, it is possible to use <name> to refer to the  \ncurrent expansion of iterator name (such as int1, int2, and so on).  \nHeres an example of int iterators in action, taken from the ARM port:  \n(define_int_iterator QABSNEG [UNSPEC_VQABS UNSPEC_VQNEG])  \n(define_int_attr absneg [(UNSPEC_VQABS \"abs\") (UNSPEC_VQNEG \"neg\")])  \n(define_insn \"neon_vq<absneg><mode>\"  \n[(set (match_operand:VDQIW 0 \"s_register_operand\" \"=w\")  \n(unspec:VDQIW [(match_operand:VDQIW 1 \"s_register_operand\" \"w\")  \n(match_operand:SI 2 \"immediate_operand\" \"i\")]  \nQABSNEG))]  \n\"TARGET_NEON\"  \n\"vq<absneg>.<V_s_elem>\\t%<V_reg>0, %<V_reg>1\"  \n[(set_attr \"type\" \"neon_vqneg_vqabs\")]  \n)  \nThis is equivalent to:  \n(define_insn \"neon_vqabs<mode>\"  \n[(set (match_operand:VDQIW 0 \"s_register_operand\" \"=w\")  \n(unspec:VDQIW [(match_operand:VDQIW 1 \"s_register_operand\" \"w\")  \n(match_operand:SI 2 \"immediate_operand\" \"i\")]  \nUNSPEC_VQABS))]  \n\"TARGET_NEON\"  \n\"vqabs.<V_s_elem>\\t%<V_reg>0, %<V_reg>1\"  \n[(set_attr \"type\" \"neon_vqneg_vqabs\")]  \n)  \n(define_insn \"neon_vqneg<mode>\"  \n[(set (match_operand:VDQIW 0 \"s_register_operand\" \"=w\")  \n(unspec:VDQIW [(match_operand:VDQIW 1 \"s_register_operand\" \"w\")  \n(match_operand:SI 2 \"immediate_operand\" \"i\")]  \nUNSPEC_VQNEG))]  \n\"TARGET_NEON\"  \n\"vqneg.<V_s_elem>\\t%<V_reg>0, %<V_reg>1\"  \n[(set_attr \"type\" \"neon_vqneg_vqabs\")]  \n)",
  "define_int_attr": "**define_int_attr**",
  "REG_DEP_TRUE": "REG_DEP_TRUE is used in scheduler dependencies lists to represent a  \nread-after-write dependency (i.e. a true data dependency).  This is  \nhere, not grouped with REG_DEP_ANTI and REG_DEP_OUTPUT, because some  \npasses use a literal 0 for it.",
  "REG_DEAD": "The value in REG dies in this insn (i.e., it is not needed past  \nthis insn).  If REG is set in this insn, the REG_DEAD note may,  \nbut need not, be omitted.",
  "REG_INC": "The REG is autoincremented or autodecremented in this insn.",
  "REG_EQUIV": "Describes the insn as a whole; it says that the insn sets a  \nregister to a constant value or to be equivalent to a memory  \naddress.  If the register is spilled to the stack then the constant  \nvalue should be substituted for it.  The contents of the REG_EQUIV  \nis the constant value or memory address, which may be different  \nfrom the source of the SET although it has the same value.  A  \nREG_EQUIV note may also appear on an insn which copies a register  \nparameter to a pseudo-register, if there is a memory address which  \ncould be used to hold that pseudo-register throughout the function.",
  "REG_EQUAL": "Like REG_EQUIV except that the destination is only momentarily  \nequal to the specified rtx.  Therefore, it cannot be used for  \nsubstitution; but it can be used for cse.",
  "REG_NONNEG": "The register is always nonnegative during the containing loop.  \nThis is used in branches so that decrement and branch instructions  \nterminating on zero can be matched.  There must be an insn pattern  \nin the md file named `decrement_and_branch_until_zero' or else this  \nwill never be added to any instructions.",
  "REG_UNUSED": "Identifies a register set in this insn and never used.",
  "REG_LABEL_TARGET": "Points to a CODE_LABEL.  Used by JUMP_INSNs to say that the CODE_LABEL  \ncontained in the REG_LABEL_TARGET note is a possible jump target of  \nthis insn.  This note is an INSN_LIST.",
  "REG_LABEL_OPERAND": "Points to a CODE_LABEL.  Used by any insn to say that the CODE_LABEL  \ncontained in the REG_LABEL_OPERAND note is used by the insn, but as an  \noperand, not as a jump target (though it may indirectly be a jump  \ntarget for a later jump insn).  This note is an INSN_LIST.",
  "REG_DEP_OUTPUT": "REG_DEP_OUTPUT and REG_DEP_ANTI are used in scheduler dependencies lists  \nto represent write-after-write and write-after-read dependencies  \nrespectively.",
  "REG_DEP_ANTI": "REG_DEP_OUTPUT and REG_DEP_ANTI are used in scheduler dependencies lists  \nto represent write-after-write and write-after-read dependencies  \nrespectively.",
  "REG_DEP_CONTROL": "REG_DEP_OUTPUT and REG_DEP_ANTI are used in scheduler dependencies lists  \nto represent write-after-write and write-after-read dependencies  \nrespectively.",
  "REG_BR_PROB": "REG_BR_PROB is attached to JUMP_INSNs.  It has an  \ninteger value (in an INT_LIST).  For jumps, it is the probability  \nthat this is a taken branch. The integer represents a value of  \nprofile_probability type. Use to_reg_br_prob_note and from_reg_br_prob_note  \nto extract the actual value.",
  "REG_NOALIAS": "Attached to a move insn which receives the result of a call; indicates that  \nthe call is malloc-like and that the pointer returned cannot alias anything  \nelse.",
  "REG_BR_PRED": "REG_BR_PRED is attached to JUMP_INSNs.  It contains  \nCONCAT of two integer value.  First specifies the branch predictor  \nthat added the note, second specifies the predicted hitrate of  \nbranch in a fixed point arithmetic based on REG_BR_PROB_BASE.",
  "REG_FRAME_RELATED_EXPR": "Attached to insns that are RTX_FRAME_RELATED_P, but are too complex  \nfor DWARF to interpret what they imply.  The attached rtx is used  \ninstead of intuition.",
  "REG_CFA_DEF_CFA": "Attached to insns that are RTX_FRAME_RELATED_P, but are too complex  \nfor FRAME_RELATED_EXPR intuition.  The insn's first pattern must be  \na SET, and the destination must be the CFA register.  The attached  \nrtx is an expression that defines the CFA.  In the simplest case, the  \nrtx could be just the stack_pointer_rtx; more common would be a PLUS  \nwith a base register and a constant offset.  In the most complicated  \ncases, this will result in a DW_CFA_def_cfa_expression with the rtx  \nexpression rendered in a dwarf location expression.",
  "REG_CFA_ADJUST_CFA": "Attached to insns that are RTX_FRAME_RELATED_P, but are too complex  \nfor FRAME_RELATED_EXPR intuition.  This note adjusts the expression  \nfrom which the CFA is computed.  The attached rtx defines a new CFA  \nexpression, relative to the old CFA expression.  This rtx must be of  \nthe form (SET new-cfa-reg (PLUS old-cfa-reg const_int)).  If the note  \nrtx is NULL, we use the first SET of the insn.",
  "REG_CFA_OFFSET": "Similar to FRAME_RELATED_EXPR, with the additional information that  \nthis is a save to memory, i.e. will result in DW_CFA_offset or the  \nlike.  The pattern or the insn should be a simple store relative to  \nthe CFA.",
  "REG_CFA_REGISTER": "Similar to FRAME_RELATED_EXPR, with the additional information that this  \nis a save to a register, i.e. will result in DW_CFA_register.  The insn  \nor the pattern should be simple reg-reg move.",
  "REG_CFA_EXPRESSION": "Attached to insns that are RTX_FRAME_RELATED_P, but are too complex  \nfor FRAME_RELATED_EXPR intuition.  This is a save to memory, i.e. will  \nresult in a DW_CFA_expression.  The pattern or the insn should be a  \nstore of a register to an arbitrary (non-validated) memory address.",
  "REG_CFA_VAL_EXPRESSION": "Attached to insns that are RTX_FRAME_RELATED_P, but are too complex  \nfor FRAME_RELATED_EXPR intuition.  The DWARF expression computes the value of  \nthe given register.",
  "REG_CFA_RESTORE": "Attached to insns that are RTX_FRAME_RELATED_P, with the information  \nthat this is a restore operation, i.e. will result in DW_CFA_restore  \nor the like.  Either the attached rtx, or the destination of the insn's  \nfirst pattern is the register to be restored.",
  "REG_CFA_NO_RESTORE": "Like CFA_RESTORE but without actually emitting CFI.  This can be  \nused to tell the verification infrastructure that a register is  \nsaved without intending to restore it.",
  "REG_CFA_SET_VDRAP": "Attached to insns that are RTX_FRAME_RELATED_P, marks insn that sets  \nvDRAP from DRAP.  If vDRAP is a register, vdrap_reg is initalized  \nto the argument, if it is a MEM, it is ignored.",
  "REG_CFA_WINDOW_SAVE": "Attached to insns that are RTX_FRAME_RELATED_P, indicating a window  \nsave operation, i.e. will result in a DW_CFA_GNU_window_save.  \nThe argument is ignored.",
  "REG_CFA_FLUSH_QUEUE": "Attached to insns that are RTX_FRAME_RELATED_P, marks the insn as  \nrequiring that all queued information should be flushed *before* insn,  \nregardless of what is visible in the rtl.  The argument is ignored.  \nThis is normally used for a call instruction which is not exposed to  \nthe rest of the compiler as a CALL_INSN.",
  "REG_CFA_NEGATE_RA_STATE": "Attached to insns that are RTX_FRAME_RELATED_P, indicating an authentication  \nof the return address. Currently it's only used by AArch64.  \nThe argument is ignored.",
  "REG_EH_REGION": "Indicates what exception region an INSN belongs in.  This is used  \nto indicate what region to which a call may throw.  REGION 0  \nindicates that a call cannot throw at all.  REGION -1 indicates  \nthat it cannot throw, nor will it execute a non-local goto.",
  "REG_SAVE_NOTE": "Used by haifa-sched to save NOTE_INSN notes across scheduling.",
  "REG_NORETURN": "Indicates that a call does not return.",
  "REG_NON_LOCAL_GOTO": "Indicates that an indirect jump is a non-local goto instead of a  \ncomputed goto.",
  "REG_SETJMP": "This kind of note is generated at each to `setjmp', and similar  \nfunctions that can return twice.",
  "REG_TM": "This kind of note is generated at each transactional memory  \nbuiltin, to indicate we need to generate transaction restart  \nedges for this insn.",
  "REG_ARGS_SIZE": "Indicates the cumulative offset of the stack pointer accounting  \nfor pushed arguments.  This will only be generated when  \nACCUMULATE_OUTGOING_ARGS is false.",
  "REG_RETURNED": "Used for communication between IRA and caller-save.cc, indicates  \nthat the return value of a call can be used to reinitialize a  \npseudo reg.",
  "REG_STACK_CHECK": "Indicates the instruction is a stack check probe that should not  \nbe combined with other stack adjustments.",
  "REG_CALL_DECL": "Used to mark a call with the function decl called by the call.  \nThe decl might not be available in the call due to splitting of the call  \ninsn.  This note is a SYMBOL_REF.",
  "REG_UNTYPED_CALL": "Indicates that the call is an untyped_call.  These calls are special  \nin that they set all of the target ABI's return value registers to a  \ndefined value without explicitly saying so.  For example, a typical  \nuntyped_call sequence has the form:  \n  \n(call (mem (symbol_ref \"foo\")))  \n(set (reg pseudo1) (reg result1))  \n...  \n(set (reg pseudon) (reg resultn))  \n  \nThe ABI specifies that result1..resultn are clobbered by the call,  \nbut the RTL does not indicate that result1..resultn are the results  \nof the call.",
  "REG_CALL_NOCF_CHECK": "Indicate that a call should not be verified for control-flow consistency.  \nThe target address of the call is assumed as a valid address and no check  \nto validate a branch to the target address is needed.  The call is marked  \nwhen a called function has a 'notrack' attribute.  This note is used by the  \ncompiler when the option -fcf-protection=branch is specified.",
  "REG_CALL_ARG_LOCATION": "The values passed to callee, for debuginfo purposes."
}