// Seed: 2890453273
`timescale 1ps / 1 ps
module module_0 (
    input logic id_2,
    output logic id_3,
    output id_4,
    output id_5,
    input logic id_6,
    output id_7,
    input id_8,
    output id_9
    , id_10
);
  type_16 id_11 (
      1,
      id_5,
      1'b0 - 1
  );
  assign id_8 = id_10.id_3;
  logic id_12;
  initial id_10 = 1;
endmodule
