// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_phase1_norm (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln30,
        A_address0,
        A_ce0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        i,
        conv_i421,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [13:0] zext_ln30;
output  [13:0] A_address0;
output   A_ce0;
input  [23:0] A_q0;
output  [13:0] A_address1;
output   A_ce1;
input  [23:0] A_q1;
input  [7:0] i;
input  [23:0] conv_i421;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] tmp_reg_1455;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire  signed [39:0] conv_i421_cast_fu_315_p1;
reg  signed [39:0] conv_i421_cast_reg_1436;
reg   [6:0] j_reg_1448;
wire   [0:0] tmp_fu_327_p3;
reg   [2:0] lshr_ln_reg_1469;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
reg   [2:0] lshr_ln_reg_1469_pp0_iter1_reg;
reg   [2:0] lshr_ln_reg_1469_pp0_iter2_reg;
reg   [2:0] lshr_ln_reg_1469_pp0_iter3_reg;
reg   [2:0] lshr_ln_reg_1469_pp0_iter4_reg;
reg   [2:0] lshr_ln_reg_1469_pp0_iter5_reg;
reg   [2:0] lshr_ln_reg_1469_pp0_iter6_reg;
reg   [2:0] lshr_ln_reg_1469_pp0_iter7_reg;
reg   [2:0] lshr_ln_reg_1469_pp0_iter8_reg;
reg   [2:0] lshr_ln_reg_1469_pp0_iter9_reg;
reg   [2:0] lshr_ln_reg_1469_pp0_iter10_reg;
reg   [0:0] tmp_662_reg_1498;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_block_pp0_stage3_11001;
wire   [63:0] zext_ln43_fu_604_p1;
reg   [63:0] zext_ln43_reg_1553;
wire   [63:0] zext_ln43_9_fu_345_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln43_1_fu_370_p1;
wire   [63:0] zext_ln43_2_fu_439_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln43_3_fu_453_p1;
wire   [63:0] zext_ln43_4_fu_499_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln43_5_fu_515_p1;
wire   [63:0] zext_ln43_6_fu_554_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln43_7_fu_567_p1;
reg   [6:0] j_1_fu_116;
wire   [6:0] add_ln38_fu_375_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j;
reg    A_ce1_local;
reg   [13:0] A_address1_local;
reg    A_ce0_local;
reg   [13:0] A_address0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0_local;
wire   [23:0] select_ln43_1_fu_702_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0_local;
wire   [23:0] select_ln43_3_fu_803_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0_local;
wire   [23:0] select_ln43_5_fu_904_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0_local;
wire   [23:0] select_ln43_7_fu_1005_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0_local;
wire   [23:0] select_ln43_9_fu_1106_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0_local;
wire   [23:0] select_ln43_11_fu_1207_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0_local;
wire   [23:0] select_ln43_13_fu_1308_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0_local;
wire   [23:0] select_ln43_15_fu_1409_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;
wire   [13:0] zext_ln43_8_fu_335_p1;
wire   [13:0] add_ln43_fu_339_p2;
wire   [4:0] tmp_527_fu_350_p4;
wire   [13:0] tmp_528_fu_360_p4;
wire   [39:0] grp_fu_403_p0;
wire  signed [23:0] grp_fu_403_p1;
wire   [39:0] grp_fu_416_p0;
wire  signed [23:0] grp_fu_416_p1;
wire   [3:0] tmp_530_fu_421_p4;
wire   [13:0] tmp_531_fu_430_p4;
wire   [13:0] tmp_533_fu_444_p4;
wire   [39:0] grp_fu_473_p0;
wire  signed [23:0] grp_fu_473_p1;
wire   [39:0] grp_fu_486_p0;
wire  signed [23:0] grp_fu_486_p1;
wire   [13:0] tmp_535_fu_491_p4;
wire   [13:0] tmp_537_fu_504_p6;
wire   [39:0] grp_fu_528_p0;
wire  signed [23:0] grp_fu_528_p1;
wire   [39:0] grp_fu_541_p0;
wire  signed [23:0] grp_fu_541_p1;
wire   [13:0] tmp_539_fu_546_p4;
wire   [13:0] tmp_541_fu_559_p4;
wire   [39:0] grp_fu_580_p0;
wire  signed [23:0] grp_fu_580_p1;
wire   [39:0] grp_fu_593_p0;
wire  signed [23:0] grp_fu_593_p1;
wire   [10:0] tmp_s_fu_598_p3;
wire   [39:0] grp_fu_403_p2;
wire   [15:0] tmp_526_fu_630_p4;
wire   [0:0] tmp_653_fu_622_p3;
wire   [0:0] icmp_ln43_1_fu_646_p2;
wire   [0:0] tmp_652_fu_610_p3;
wire   [0:0] or_ln43_fu_652_p2;
wire   [0:0] xor_ln43_fu_658_p2;
wire   [0:0] icmp_ln43_fu_640_p2;
wire   [0:0] xor_ln43_1_fu_670_p2;
wire   [0:0] or_ln43_1_fu_676_p2;
wire   [0:0] and_ln43_fu_664_p2;
wire   [0:0] and_ln43_1_fu_682_p2;
wire   [0:0] or_ln43_2_fu_696_p2;
wire   [23:0] select_ln43_fu_688_p3;
wire   [23:0] trunc_ln43_fu_618_p1;
wire   [39:0] grp_fu_416_p2;
wire   [15:0] tmp_529_fu_731_p4;
wire   [0:0] tmp_655_fu_723_p3;
wire   [0:0] icmp_ln43_3_fu_747_p2;
wire   [0:0] tmp_654_fu_711_p3;
wire   [0:0] or_ln43_3_fu_753_p2;
wire   [0:0] xor_ln43_2_fu_759_p2;
wire   [0:0] icmp_ln43_2_fu_741_p2;
wire   [0:0] xor_ln43_3_fu_771_p2;
wire   [0:0] or_ln43_4_fu_777_p2;
wire   [0:0] and_ln43_2_fu_765_p2;
wire   [0:0] and_ln43_3_fu_783_p2;
wire   [0:0] or_ln43_5_fu_797_p2;
wire   [23:0] select_ln43_2_fu_789_p3;
wire   [23:0] trunc_ln43_1_fu_719_p1;
wire   [39:0] grp_fu_473_p2;
wire   [15:0] tmp_532_fu_832_p4;
wire   [0:0] tmp_657_fu_824_p3;
wire   [0:0] icmp_ln43_5_fu_848_p2;
wire   [0:0] tmp_656_fu_812_p3;
wire   [0:0] or_ln43_6_fu_854_p2;
wire   [0:0] xor_ln43_4_fu_860_p2;
wire   [0:0] icmp_ln43_4_fu_842_p2;
wire   [0:0] xor_ln43_5_fu_872_p2;
wire   [0:0] or_ln43_7_fu_878_p2;
wire   [0:0] and_ln43_4_fu_866_p2;
wire   [0:0] and_ln43_5_fu_884_p2;
wire   [0:0] or_ln43_8_fu_898_p2;
wire   [23:0] select_ln43_4_fu_890_p3;
wire   [23:0] trunc_ln43_2_fu_820_p1;
wire   [39:0] grp_fu_486_p2;
wire   [15:0] tmp_534_fu_933_p4;
wire   [0:0] tmp_659_fu_925_p3;
wire   [0:0] icmp_ln43_7_fu_949_p2;
wire   [0:0] tmp_658_fu_913_p3;
wire   [0:0] or_ln43_9_fu_955_p2;
wire   [0:0] xor_ln43_6_fu_961_p2;
wire   [0:0] icmp_ln43_6_fu_943_p2;
wire   [0:0] xor_ln43_7_fu_973_p2;
wire   [0:0] or_ln43_10_fu_979_p2;
wire   [0:0] and_ln43_6_fu_967_p2;
wire   [0:0] and_ln43_7_fu_985_p2;
wire   [0:0] or_ln43_11_fu_999_p2;
wire   [23:0] select_ln43_6_fu_991_p3;
wire   [23:0] trunc_ln43_3_fu_921_p1;
wire   [39:0] grp_fu_528_p2;
wire   [15:0] tmp_536_fu_1034_p4;
wire   [0:0] tmp_661_fu_1026_p3;
wire   [0:0] icmp_ln43_9_fu_1050_p2;
wire   [0:0] tmp_660_fu_1014_p3;
wire   [0:0] or_ln43_12_fu_1056_p2;
wire   [0:0] xor_ln43_8_fu_1062_p2;
wire   [0:0] icmp_ln43_8_fu_1044_p2;
wire   [0:0] xor_ln43_9_fu_1074_p2;
wire   [0:0] or_ln43_13_fu_1080_p2;
wire   [0:0] and_ln43_8_fu_1068_p2;
wire   [0:0] and_ln43_9_fu_1086_p2;
wire   [0:0] or_ln43_14_fu_1100_p2;
wire   [23:0] select_ln43_8_fu_1092_p3;
wire   [23:0] trunc_ln43_4_fu_1022_p1;
wire   [39:0] grp_fu_541_p2;
wire   [15:0] tmp_538_fu_1135_p4;
wire   [0:0] tmp_664_fu_1127_p3;
wire   [0:0] icmp_ln43_11_fu_1151_p2;
wire   [0:0] tmp_663_fu_1115_p3;
wire   [0:0] or_ln43_15_fu_1157_p2;
wire   [0:0] xor_ln43_10_fu_1163_p2;
wire   [0:0] icmp_ln43_10_fu_1145_p2;
wire   [0:0] xor_ln43_11_fu_1175_p2;
wire   [0:0] or_ln43_16_fu_1181_p2;
wire   [0:0] and_ln43_10_fu_1169_p2;
wire   [0:0] and_ln43_11_fu_1187_p2;
wire   [0:0] or_ln43_17_fu_1201_p2;
wire   [23:0] select_ln43_10_fu_1193_p3;
wire   [23:0] trunc_ln43_5_fu_1123_p1;
wire   [39:0] grp_fu_580_p2;
wire   [15:0] tmp_540_fu_1236_p4;
wire   [0:0] tmp_666_fu_1228_p3;
wire   [0:0] icmp_ln43_13_fu_1252_p2;
wire   [0:0] tmp_665_fu_1216_p3;
wire   [0:0] or_ln43_18_fu_1258_p2;
wire   [0:0] xor_ln43_12_fu_1264_p2;
wire   [0:0] icmp_ln43_12_fu_1246_p2;
wire   [0:0] xor_ln43_13_fu_1276_p2;
wire   [0:0] or_ln43_19_fu_1282_p2;
wire   [0:0] and_ln43_12_fu_1270_p2;
wire   [0:0] and_ln43_13_fu_1288_p2;
wire   [0:0] or_ln43_20_fu_1302_p2;
wire   [23:0] select_ln43_12_fu_1294_p3;
wire   [23:0] trunc_ln43_6_fu_1224_p1;
wire   [39:0] grp_fu_593_p2;
wire   [15:0] tmp_542_fu_1337_p4;
wire   [0:0] tmp_668_fu_1329_p3;
wire   [0:0] icmp_ln43_15_fu_1353_p2;
wire   [0:0] tmp_667_fu_1317_p3;
wire   [0:0] or_ln43_21_fu_1359_p2;
wire   [0:0] xor_ln43_14_fu_1365_p2;
wire   [0:0] icmp_ln43_14_fu_1347_p2;
wire   [0:0] xor_ln43_15_fu_1377_p2;
wire   [0:0] or_ln43_22_fu_1383_p2;
wire   [0:0] and_ln43_14_fu_1371_p2;
wire   [0:0] and_ln43_15_fu_1389_p2;
wire   [0:0] or_ln43_23_fu_1403_p2;
wire   [23:0] select_ln43_14_fu_1395_p3;
wire   [23:0] trunc_ln43_7_fu_1325_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to11;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 j_1_fu_116 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_403_p0),
    .din1(grp_fu_403_p1),
    .ce(1'b1),
    .dout(grp_fu_403_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_416_p0),
    .din1(grp_fu_416_p1),
    .ce(1'b1),
    .dout(grp_fu_416_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_473_p0),
    .din1(grp_fu_473_p1),
    .ce(1'b1),
    .dout(grp_fu_473_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_486_p0),
    .din1(grp_fu_486_p1),
    .ce(1'b1),
    .dout(grp_fu_486_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_528_p0),
    .din1(grp_fu_528_p1),
    .ce(1'b1),
    .dout(grp_fu_528_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_541_p0),
    .din1(grp_fu_541_p1),
    .ce(1'b1),
    .dout(grp_fu_541_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_580_p0),
    .din1(grp_fu_580_p1),
    .ce(1'b1),
    .dout(grp_fu_580_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_593_p0),
    .din1(grp_fu_593_p1),
    .ce(1'b1),
    .dout(grp_fu_593_p2)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_fu_327_p3 == 1'd0))) begin
            j_1_fu_116 <= add_ln38_fu_375_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_1_fu_116 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_i421_cast_reg_1436 <= conv_i421_cast_fu_315_p1;
        j_reg_1448 <= ap_sig_allocacmp_j;
        tmp_reg_1455 <= ap_sig_allocacmp_j[32'd6];
        zext_ln43_reg_1553[10 : 0] <= zext_ln43_fu_604_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        lshr_ln_reg_1469 <= {{j_reg_1448[5:3]}};
        lshr_ln_reg_1469_pp0_iter10_reg <= lshr_ln_reg_1469_pp0_iter9_reg;
        lshr_ln_reg_1469_pp0_iter1_reg <= lshr_ln_reg_1469;
        lshr_ln_reg_1469_pp0_iter2_reg <= lshr_ln_reg_1469_pp0_iter1_reg;
        lshr_ln_reg_1469_pp0_iter3_reg <= lshr_ln_reg_1469_pp0_iter2_reg;
        lshr_ln_reg_1469_pp0_iter4_reg <= lshr_ln_reg_1469_pp0_iter3_reg;
        lshr_ln_reg_1469_pp0_iter5_reg <= lshr_ln_reg_1469_pp0_iter4_reg;
        lshr_ln_reg_1469_pp0_iter6_reg <= lshr_ln_reg_1469_pp0_iter5_reg;
        lshr_ln_reg_1469_pp0_iter7_reg <= lshr_ln_reg_1469_pp0_iter6_reg;
        lshr_ln_reg_1469_pp0_iter8_reg <= lshr_ln_reg_1469_pp0_iter7_reg;
        lshr_ln_reg_1469_pp0_iter9_reg <= lshr_ln_reg_1469_pp0_iter8_reg;
        tmp_662_reg_1498 <= j_reg_1448[32'd1];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        A_address0_local = zext_ln43_7_fu_567_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        A_address0_local = zext_ln43_5_fu_515_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        A_address0_local = zext_ln43_3_fu_453_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_address0_local = zext_ln43_1_fu_370_p1;
    end else begin
        A_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        A_address1_local = zext_ln43_6_fu_554_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        A_address1_local = zext_ln43_4_fu_499_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        A_address1_local = zext_ln43_2_fu_439_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_address1_local = zext_ln43_9_fu_345_p1;
    end else begin
        A_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        A_ce0_local = 1'b1;
    end else begin
        A_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        A_ce1_local = 1'b1;
    end else begin
        A_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_1455 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to11 = 1'b1;
    end else begin
        ap_idle_pp0_1to11 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j = 7'd0;
    end else begin
        ap_sig_allocacmp_j = j_1_fu_116;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to11 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = A_address0_local;

assign A_address1 = A_address1_local;

assign A_ce0 = A_ce0_local;

assign A_ce1 = A_ce1_local;

assign add_ln38_fu_375_p2 = (ap_sig_allocacmp_j + 7'd8);

assign add_ln43_fu_339_p2 = (zext_ln30 + zext_ln43_8_fu_335_p1);

assign and_ln43_10_fu_1169_p2 = (xor_ln43_10_fu_1163_p2 & or_ln43_15_fu_1157_p2);

assign and_ln43_11_fu_1187_p2 = (tmp_663_fu_1115_p3 & or_ln43_16_fu_1181_p2);

assign and_ln43_12_fu_1270_p2 = (xor_ln43_12_fu_1264_p2 & or_ln43_18_fu_1258_p2);

assign and_ln43_13_fu_1288_p2 = (tmp_665_fu_1216_p3 & or_ln43_19_fu_1282_p2);

assign and_ln43_14_fu_1371_p2 = (xor_ln43_14_fu_1365_p2 & or_ln43_21_fu_1359_p2);

assign and_ln43_15_fu_1389_p2 = (tmp_667_fu_1317_p3 & or_ln43_22_fu_1383_p2);

assign and_ln43_1_fu_682_p2 = (tmp_652_fu_610_p3 & or_ln43_1_fu_676_p2);

assign and_ln43_2_fu_765_p2 = (xor_ln43_2_fu_759_p2 & or_ln43_3_fu_753_p2);

assign and_ln43_3_fu_783_p2 = (tmp_654_fu_711_p3 & or_ln43_4_fu_777_p2);

assign and_ln43_4_fu_866_p2 = (xor_ln43_4_fu_860_p2 & or_ln43_6_fu_854_p2);

assign and_ln43_5_fu_884_p2 = (tmp_656_fu_812_p3 & or_ln43_7_fu_878_p2);

assign and_ln43_6_fu_967_p2 = (xor_ln43_6_fu_961_p2 & or_ln43_9_fu_955_p2);

assign and_ln43_7_fu_985_p2 = (tmp_658_fu_913_p3 & or_ln43_10_fu_979_p2);

assign and_ln43_8_fu_1068_p2 = (xor_ln43_8_fu_1062_p2 & or_ln43_12_fu_1056_p2);

assign and_ln43_9_fu_1086_p2 = (tmp_660_fu_1014_p3 & or_ln43_13_fu_1080_p2);

assign and_ln43_fu_664_p2 = (xor_ln43_fu_658_p2 & or_ln43_fu_652_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign ap_ready = ap_ready_sig;

assign conv_i421_cast_fu_315_p1 = $signed(conv_i421);

assign grp_fu_403_p0 = {{A_q1}, {16'd0}};

assign grp_fu_403_p1 = conv_i421_cast_reg_1436;

assign grp_fu_416_p0 = {{A_q0}, {16'd0}};

assign grp_fu_416_p1 = conv_i421_cast_reg_1436;

assign grp_fu_473_p0 = {{A_q1}, {16'd0}};

assign grp_fu_473_p1 = conv_i421_cast_reg_1436;

assign grp_fu_486_p0 = {{A_q0}, {16'd0}};

assign grp_fu_486_p1 = conv_i421_cast_reg_1436;

assign grp_fu_528_p0 = {{A_q1}, {16'd0}};

assign grp_fu_528_p1 = conv_i421_cast_reg_1436;

assign grp_fu_541_p0 = {{A_q0}, {16'd0}};

assign grp_fu_541_p1 = conv_i421_cast_reg_1436;

assign grp_fu_580_p0 = {{A_q1}, {16'd0}};

assign grp_fu_580_p1 = conv_i421_cast_reg_1436;

assign grp_fu_593_p0 = {{A_q0}, {16'd0}};

assign grp_fu_593_p1 = conv_i421_cast_reg_1436;

assign icmp_ln43_10_fu_1145_p2 = ((tmp_538_fu_1135_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln43_11_fu_1151_p2 = ((tmp_538_fu_1135_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln43_12_fu_1246_p2 = ((tmp_540_fu_1236_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln43_13_fu_1252_p2 = ((tmp_540_fu_1236_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln43_14_fu_1347_p2 = ((tmp_542_fu_1337_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln43_15_fu_1353_p2 = ((tmp_542_fu_1337_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln43_1_fu_646_p2 = ((tmp_526_fu_630_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln43_2_fu_741_p2 = ((tmp_529_fu_731_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln43_3_fu_747_p2 = ((tmp_529_fu_731_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln43_4_fu_842_p2 = ((tmp_532_fu_832_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln43_5_fu_848_p2 = ((tmp_532_fu_832_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln43_6_fu_943_p2 = ((tmp_534_fu_933_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln43_7_fu_949_p2 = ((tmp_534_fu_933_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln43_8_fu_1044_p2 = ((tmp_536_fu_1034_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln43_9_fu_1050_p2 = ((tmp_536_fu_1034_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_640_p2 = ((tmp_526_fu_630_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign or_ln43_10_fu_979_p2 = (xor_ln43_7_fu_973_p2 | icmp_ln43_6_fu_943_p2);

assign or_ln43_11_fu_999_p2 = (and_ln43_7_fu_985_p2 | and_ln43_6_fu_967_p2);

assign or_ln43_12_fu_1056_p2 = (tmp_661_fu_1026_p3 | icmp_ln43_9_fu_1050_p2);

assign or_ln43_13_fu_1080_p2 = (xor_ln43_9_fu_1074_p2 | icmp_ln43_8_fu_1044_p2);

assign or_ln43_14_fu_1100_p2 = (and_ln43_9_fu_1086_p2 | and_ln43_8_fu_1068_p2);

assign or_ln43_15_fu_1157_p2 = (tmp_664_fu_1127_p3 | icmp_ln43_11_fu_1151_p2);

assign or_ln43_16_fu_1181_p2 = (xor_ln43_11_fu_1175_p2 | icmp_ln43_10_fu_1145_p2);

assign or_ln43_17_fu_1201_p2 = (and_ln43_11_fu_1187_p2 | and_ln43_10_fu_1169_p2);

assign or_ln43_18_fu_1258_p2 = (tmp_666_fu_1228_p3 | icmp_ln43_13_fu_1252_p2);

assign or_ln43_19_fu_1282_p2 = (xor_ln43_13_fu_1276_p2 | icmp_ln43_12_fu_1246_p2);

assign or_ln43_1_fu_676_p2 = (xor_ln43_1_fu_670_p2 | icmp_ln43_fu_640_p2);

assign or_ln43_20_fu_1302_p2 = (and_ln43_13_fu_1288_p2 | and_ln43_12_fu_1270_p2);

assign or_ln43_21_fu_1359_p2 = (tmp_668_fu_1329_p3 | icmp_ln43_15_fu_1353_p2);

assign or_ln43_22_fu_1383_p2 = (xor_ln43_15_fu_1377_p2 | icmp_ln43_14_fu_1347_p2);

assign or_ln43_23_fu_1403_p2 = (and_ln43_15_fu_1389_p2 | and_ln43_14_fu_1371_p2);

assign or_ln43_2_fu_696_p2 = (and_ln43_fu_664_p2 | and_ln43_1_fu_682_p2);

assign or_ln43_3_fu_753_p2 = (tmp_655_fu_723_p3 | icmp_ln43_3_fu_747_p2);

assign or_ln43_4_fu_777_p2 = (xor_ln43_3_fu_771_p2 | icmp_ln43_2_fu_741_p2);

assign or_ln43_5_fu_797_p2 = (and_ln43_3_fu_783_p2 | and_ln43_2_fu_765_p2);

assign or_ln43_6_fu_854_p2 = (tmp_657_fu_824_p3 | icmp_ln43_5_fu_848_p2);

assign or_ln43_7_fu_878_p2 = (xor_ln43_5_fu_872_p2 | icmp_ln43_4_fu_842_p2);

assign or_ln43_8_fu_898_p2 = (and_ln43_5_fu_884_p2 | and_ln43_4_fu_866_p2);

assign or_ln43_9_fu_955_p2 = (tmp_659_fu_925_p3 | icmp_ln43_7_fu_949_p2);

assign or_ln43_fu_652_p2 = (tmp_653_fu_622_p3 | icmp_ln43_1_fu_646_p2);

assign select_ln43_10_fu_1193_p3 = ((and_ln43_10_fu_1169_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln43_11_fu_1207_p3 = ((or_ln43_17_fu_1201_p2[0:0] == 1'b1) ? select_ln43_10_fu_1193_p3 : trunc_ln43_5_fu_1123_p1);

assign select_ln43_12_fu_1294_p3 = ((and_ln43_12_fu_1270_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln43_13_fu_1308_p3 = ((or_ln43_20_fu_1302_p2[0:0] == 1'b1) ? select_ln43_12_fu_1294_p3 : trunc_ln43_6_fu_1224_p1);

assign select_ln43_14_fu_1395_p3 = ((and_ln43_14_fu_1371_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln43_15_fu_1409_p3 = ((or_ln43_23_fu_1403_p2[0:0] == 1'b1) ? select_ln43_14_fu_1395_p3 : trunc_ln43_7_fu_1325_p1);

assign select_ln43_1_fu_702_p3 = ((or_ln43_2_fu_696_p2[0:0] == 1'b1) ? select_ln43_fu_688_p3 : trunc_ln43_fu_618_p1);

assign select_ln43_2_fu_789_p3 = ((and_ln43_2_fu_765_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln43_3_fu_803_p3 = ((or_ln43_5_fu_797_p2[0:0] == 1'b1) ? select_ln43_2_fu_789_p3 : trunc_ln43_1_fu_719_p1);

assign select_ln43_4_fu_890_p3 = ((and_ln43_4_fu_866_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln43_5_fu_904_p3 = ((or_ln43_8_fu_898_p2[0:0] == 1'b1) ? select_ln43_4_fu_890_p3 : trunc_ln43_2_fu_820_p1);

assign select_ln43_6_fu_991_p3 = ((and_ln43_6_fu_967_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln43_7_fu_1005_p3 = ((or_ln43_11_fu_999_p2[0:0] == 1'b1) ? select_ln43_6_fu_991_p3 : trunc_ln43_3_fu_921_p1);

assign select_ln43_8_fu_1092_p3 = ((and_ln43_8_fu_1068_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln43_9_fu_1106_p3 = ((or_ln43_14_fu_1100_p2[0:0] == 1'b1) ? select_ln43_8_fu_1092_p3 : trunc_ln43_4_fu_1022_p1);

assign select_ln43_fu_688_p3 = ((and_ln43_fu_664_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign tmp_526_fu_630_p4 = {{grp_fu_403_p2[39:24]}};

assign tmp_527_fu_350_p4 = {{ap_sig_allocacmp_j[5:1]}};

assign tmp_528_fu_360_p4 = {{{i}, {tmp_527_fu_350_p4}}, {1'd1}};

assign tmp_529_fu_731_p4 = {{grp_fu_416_p2[39:24]}};

assign tmp_530_fu_421_p4 = {{j_reg_1448[5:2]}};

assign tmp_531_fu_430_p4 = {{{i}, {tmp_530_fu_421_p4}}, {2'd2}};

assign tmp_532_fu_832_p4 = {{grp_fu_473_p2[39:24]}};

assign tmp_533_fu_444_p4 = {{{i}, {tmp_530_fu_421_p4}}, {2'd3}};

assign tmp_534_fu_933_p4 = {{grp_fu_486_p2[39:24]}};

assign tmp_535_fu_491_p4 = {{{i}, {lshr_ln_reg_1469}}, {3'd4}};

assign tmp_536_fu_1034_p4 = {{grp_fu_528_p2[39:24]}};

assign tmp_537_fu_504_p6 = {{{{{i}, {lshr_ln_reg_1469}}, {1'd1}}, {tmp_662_reg_1498}}, {1'd1}};

assign tmp_538_fu_1135_p4 = {{grp_fu_541_p2[39:24]}};

assign tmp_539_fu_546_p4 = {{{i}, {lshr_ln_reg_1469}}, {3'd6}};

assign tmp_540_fu_1236_p4 = {{grp_fu_580_p2[39:24]}};

assign tmp_541_fu_559_p4 = {{{i}, {lshr_ln_reg_1469}}, {3'd7}};

assign tmp_542_fu_1337_p4 = {{grp_fu_593_p2[39:24]}};

assign tmp_652_fu_610_p3 = grp_fu_403_p2[32'd39];

assign tmp_653_fu_622_p3 = grp_fu_403_p2[32'd23];

assign tmp_654_fu_711_p3 = grp_fu_416_p2[32'd39];

assign tmp_655_fu_723_p3 = grp_fu_416_p2[32'd23];

assign tmp_656_fu_812_p3 = grp_fu_473_p2[32'd39];

assign tmp_657_fu_824_p3 = grp_fu_473_p2[32'd23];

assign tmp_658_fu_913_p3 = grp_fu_486_p2[32'd39];

assign tmp_659_fu_925_p3 = grp_fu_486_p2[32'd23];

assign tmp_660_fu_1014_p3 = grp_fu_528_p2[32'd39];

assign tmp_661_fu_1026_p3 = grp_fu_528_p2[32'd23];

assign tmp_663_fu_1115_p3 = grp_fu_541_p2[32'd39];

assign tmp_664_fu_1127_p3 = grp_fu_541_p2[32'd23];

assign tmp_665_fu_1216_p3 = grp_fu_580_p2[32'd39];

assign tmp_666_fu_1228_p3 = grp_fu_580_p2[32'd23];

assign tmp_667_fu_1317_p3 = grp_fu_593_p2[32'd39];

assign tmp_668_fu_1329_p3 = grp_fu_593_p2[32'd23];

assign tmp_fu_327_p3 = ap_sig_allocacmp_j[32'd6];

assign tmp_s_fu_598_p3 = {{i}, {lshr_ln_reg_1469_pp0_iter10_reg}};

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = zext_ln43_reg_1553;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0 = select_ln43_13_fu_1308_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 = zext_ln43_reg_1553;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0 = select_ln43_11_fu_1207_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 = zext_ln43_reg_1553;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0 = select_ln43_9_fu_1106_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 = zext_ln43_reg_1553;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0 = select_ln43_7_fu_1005_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 = zext_ln43_reg_1553;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0 = select_ln43_5_fu_904_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 = zext_ln43_fu_604_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0 = select_ln43_3_fu_803_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = zext_ln43_fu_604_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0 = select_ln43_1_fu_702_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = zext_ln43_reg_1553;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0 = select_ln43_15_fu_1409_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0_local;

assign trunc_ln43_1_fu_719_p1 = grp_fu_416_p2[23:0];

assign trunc_ln43_2_fu_820_p1 = grp_fu_473_p2[23:0];

assign trunc_ln43_3_fu_921_p1 = grp_fu_486_p2[23:0];

assign trunc_ln43_4_fu_1022_p1 = grp_fu_528_p2[23:0];

assign trunc_ln43_5_fu_1123_p1 = grp_fu_541_p2[23:0];

assign trunc_ln43_6_fu_1224_p1 = grp_fu_580_p2[23:0];

assign trunc_ln43_7_fu_1325_p1 = grp_fu_593_p2[23:0];

assign trunc_ln43_fu_618_p1 = grp_fu_403_p2[23:0];

assign xor_ln43_10_fu_1163_p2 = (tmp_663_fu_1115_p3 ^ 1'd1);

assign xor_ln43_11_fu_1175_p2 = (tmp_664_fu_1127_p3 ^ 1'd1);

assign xor_ln43_12_fu_1264_p2 = (tmp_665_fu_1216_p3 ^ 1'd1);

assign xor_ln43_13_fu_1276_p2 = (tmp_666_fu_1228_p3 ^ 1'd1);

assign xor_ln43_14_fu_1365_p2 = (tmp_667_fu_1317_p3 ^ 1'd1);

assign xor_ln43_15_fu_1377_p2 = (tmp_668_fu_1329_p3 ^ 1'd1);

assign xor_ln43_1_fu_670_p2 = (tmp_653_fu_622_p3 ^ 1'd1);

assign xor_ln43_2_fu_759_p2 = (tmp_654_fu_711_p3 ^ 1'd1);

assign xor_ln43_3_fu_771_p2 = (tmp_655_fu_723_p3 ^ 1'd1);

assign xor_ln43_4_fu_860_p2 = (tmp_656_fu_812_p3 ^ 1'd1);

assign xor_ln43_5_fu_872_p2 = (tmp_657_fu_824_p3 ^ 1'd1);

assign xor_ln43_6_fu_961_p2 = (tmp_658_fu_913_p3 ^ 1'd1);

assign xor_ln43_7_fu_973_p2 = (tmp_659_fu_925_p3 ^ 1'd1);

assign xor_ln43_8_fu_1062_p2 = (tmp_660_fu_1014_p3 ^ 1'd1);

assign xor_ln43_9_fu_1074_p2 = (tmp_661_fu_1026_p3 ^ 1'd1);

assign xor_ln43_fu_658_p2 = (tmp_652_fu_610_p3 ^ 1'd1);

assign zext_ln43_1_fu_370_p1 = tmp_528_fu_360_p4;

assign zext_ln43_2_fu_439_p1 = tmp_531_fu_430_p4;

assign zext_ln43_3_fu_453_p1 = tmp_533_fu_444_p4;

assign zext_ln43_4_fu_499_p1 = tmp_535_fu_491_p4;

assign zext_ln43_5_fu_515_p1 = tmp_537_fu_504_p6;

assign zext_ln43_6_fu_554_p1 = tmp_539_fu_546_p4;

assign zext_ln43_7_fu_567_p1 = tmp_541_fu_559_p4;

assign zext_ln43_8_fu_335_p1 = ap_sig_allocacmp_j;

assign zext_ln43_9_fu_345_p1 = add_ln43_fu_339_p2;

assign zext_ln43_fu_604_p1 = tmp_s_fu_598_p3;

always @ (posedge ap_clk) begin
    zext_ln43_reg_1553[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_phase1_norm
