Registers
a: 0101010101011111
b: 0001110001110111

Operation                         OpCode    Result            Carry   Overflow
---------                         ------    ------            -----   --------
Adding 16bit                      0000      0111000111010110  0       0
Subtracting 16bit                 0001      0011100011101000  0       0
16bit AND                         0010      0001010001010111  0       0
16bit OR                          0011      0101110101111111  0       0
16bit XOR                         0100      0100100100101000  0       0
16bit NOR                         0101      1010001010000000  0       0
16bit NAND                        0110      1110101110101000  0       0
16bit NOT             (reg a)     0111      1010101010100000  0       0
16bit Left shift      (reg a)     1000      1010101010101110  0       0
16bit Right shift     (reg a)     1001      0010101010101111  0       0
16bit Left rotation   (reg a)     1010      1010101010111110  0       0
16bit Right rotation  (reg a)     1011      1010101010101111  0       0
16bit Left shift      (reg b)     1100      0011100011101110  0       0
16bit Right shift     (reg b)     1101      0000111000111011  0       0
16bit Left rotation   (reg b)     1110      0011100011101110  0       0
16bit Right rotation  (reg b)     1111      1000111000111011  0       0

