Source Block: zipcpu/rtl/core/dcache.v@293:303@HdlIdDef
		2'b10: o_wb_data <= { (2){i_data[15:0]} };
		2'b11: o_wb_data <= { (4){i_data[ 7:0]} };
		endcase
	end

	reg	[1:0]	state;

	reg	[(CS-1):0]	wr_addr;

	initial	r_wb_cyc_gbl = 0;
	initial	r_wb_cyc_lcl = 0;

Diff Content:
- 298 	reg	[1:0]	state;
+ 298 	reg			set_vflag;
+ 298 	reg	[1:0]		state;
+ 298 	reg	[LS+1:0]	npending;

Clone Blocks:
