xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_fifo.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,
encode.v,verilog,xil_defaultlib,../../../../final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdl/encode.v,
serdes_10_to_1.v,verilog,xil_defaultlib,../../../../final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdl/serdes_10_to_1.v,
srldelay.v,verilog,xil_defaultlib,../../../../final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdl/srldelay.v,
hdmi_tx_v1_0.v,verilog,xil_defaultlib,../../../../final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdl/hdmi_tx_v1_0.v,
hdmi_tx_0.v,verilog,xil_defaultlib,../../../../final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/sim/hdmi_tx_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
