{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-313,-564",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port clk_100mhz -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port qsfp1_clk -pg 1 -lvl 0 -x 0 -y 820 -defaultsOSRD
preplace port qsfp1_rx -pg 1 -lvl 5 -x 1410 -y 750 -defaultsOSRD -right
preplace port qsfp1_tx -pg 1 -lvl 5 -x 1410 -y 770 -defaultsOSRD
preplace port GPIO_LED -pg 1 -lvl 5 -x 1410 -y 520 -defaultsOSRD
preplace port qsfp0_clk -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port qsfp0_tx -pg 1 -lvl 5 -x 1410 -y 80 -defaultsOSRD
preplace port qsfp0_rx -pg 1 -lvl 5 -x 1410 -y 100 -defaultsOSRD -right
preplace port port-id_led_heartbeat -pg 1 -lvl 5 -x 1410 -y 990 -defaultsOSRD
preplace port port-id_pb_rst_n -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace port port-id_channel_up_1 -pg 1 -lvl 5 -x 1410 -y 790 -defaultsOSRD
preplace port port-id_sys_reset_out_1 -pg 1 -lvl 5 -x 1410 -y 810 -defaultsOSRD
preplace port port-id_sys_reset_out_0 -pg 1 -lvl 5 -x 1410 -y 430 -defaultsOSRD
preplace port port-id_channel_up_0 -pg 1 -lvl 5 -x 1410 -y 120 -defaultsOSRD
preplace port port-id_c2c_link_status -pg 1 -lvl 5 -x 1410 -y 830 -defaultsOSRD
preplace port port-id_pb_req -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 150 -y 340 -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 0R
preplace inst system_reset -pg 1 -lvl 2 -x 470 -y 340 -swap {0 1 9 3 4 5 6 2 7 8} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 60L -pinDir aux_reset_in right -pinY aux_reset_in 400R -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 80L -pinDir dcm_locked left -pinY dcm_locked 100L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 0R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst system_interconnect -pg 1 -lvl 3 -x 840 -y 520 -swap {20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 54 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 0 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 75 74} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 140R -pinDir S01_AXI right -pinY S01_AXI 160R -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 0L
preplace inst axi_gpio -pg 1 -lvl 4 -x 1220 -y 520 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L
preplace inst blinker -pg 1 -lvl 4 -x 1220 -y 990 -swap {1 0 2} -defaultsOSRD -pinDir CLK left -pinY CLK 20L -pinDir RESETN left -pinY RESETN 0L -pinDir LED right -pinY LED 0R
preplace inst qsfp_c2c -pg 1 -lvl 4 -x 1220 -y 660 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 60 56 57 58 59 55} -defaultsOSRD -pinDir m_axi_lite left -pinY m_axi_lite 0L -pinDir m_axi left -pinY m_axi 20L -pinDir qsfp_clk left -pinY qsfp_clk 160L -pinDir qsfp_rx right -pinY qsfp_rx 90R -pinDir qsfp_tx right -pinY qsfp_tx 110R -pinDir aurora_init_clk left -pinY aurora_init_clk 220L -pinDir channel_up right -pinY channel_up 130R -pinDir sys_reset_out right -pinY sys_reset_out 150R -pinDir c2c_link_status right -pinY c2c_link_status 170R -pinDir m_aresetn left -pinY m_aresetn 200L -pinDir reset_out left -pinY reset_out 180L
preplace inst qsfp_data -pg 1 -lvl 4 -x 1220 -y 80 -swap {4 1 2 3 0 5 6 7 8 9 10 11 12 13 14 15 16 21 18 19 20 17} -defaultsOSRD -pinDir AXI_STREAM_TX left -pinY AXI_STREAM_TX 120L -pinDir AXI_STREAM_RX left -pinY AXI_STREAM_RX 0L -pinDir qsfp_clk left -pinY qsfp_clk 200L -pinDir qsfp_tx right -pinY qsfp_tx 0R -pinDir qsfp_rx right -pinY qsfp_rx 20R -pinDir channel_up right -pinY channel_up 40R -pinDir init_clk left -pinY init_clk 350L -pinDir user_clk_out left -pinY user_clk_out 240L -pinBusDir sys_reset_out right -pinBusY sys_reset_out 350R -pinDir reset_in left -pinY reset_in 260L -pinBusDir sys_resetn_out left -pinBusY sys_resetn_out 220L
preplace inst request_generator -pg 1 -lvl 3 -x 840 -y 200 -defaultsOSRD -pinDir AXIS_TX right -pinY AXIS_TX 0R -pinDir clk left -pinY clk 0L -pinDir reset right -pinY reset 20R -pinDir BUTTON left -pinY BUTTON 20L
preplace inst request_button -pg 1 -lvl 2 -x 470 -y 200 -defaultsOSRD -pinDir CLK right -pinY CLK 0R -pinDir PIN left -pinY PIN 0L -pinDir Q right -pinY Q 20R
preplace inst rcvd_data_fifo -pg 1 -lvl 3 -x 840 -y 60 -defaultsOSRD -pinDir S_AXIS right -pinY S_AXIS 20R -pinDir M_AXIS left -pinY M_AXIS 0L -pinDir s_axis_aresetn right -pinY s_axis_aresetn 40R -pinDir s_axis_aclk left -pinY s_axis_aclk 20L -pinDir m_axis_aclk left -pinY m_axis_aclk 40L
preplace inst axis_consumer -pg 1 -lvl 2 -x 470 -y 80 -defaultsOSRD -pinDir AXIS right -pinY AXIS 0R -pinDir clk left -pinY clk 20L -pinBusDir data right -pinBusY data 20R
preplace inst consumer_ila -pg 1 -lvl 3 -x 840 -y 380 -swap {0 1 2 3 4 6 5} -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L
preplace netloc PIN_0_1 1 0 2 NJ 200 NJ
preplace netloc aurora_core_channel_up 1 4 1 NJ 790
preplace netloc aurora_core_channel_up1 1 4 1 NJ 120
preplace netloc aurora_core_sys_reset_out 1 3 2 1010 930 1390
preplace netloc binker_0_LED 1 4 1 NJ 990
preplace netloc button_0_Q 1 2 1 N 220
preplace netloc ext_reset_in_0_1 1 0 2 NJ 400 NJ
preplace netloc qsfp_c2c_axi_c2c_link_status_out_0 1 4 1 NJ 830
preplace netloc qsfp_c2c_reset_out 1 2 2 NJ 740 990J
preplace netloc qsfp_c2c_sys_reset_out 1 4 1 NJ 810
preplace netloc qsfp_data_Res 1 3 1 1050J 100n
preplace netloc qsfp_data_user_clk_out 1 2 2 690 300 1030J
preplace netloc system_clock_IBUF_OUT 1 1 3 280 800 670 840 970
preplace netloc system_reset_peripheral_aresetn 1 2 2 650 760 1050
preplace netloc system_reset_peripheral_reset 1 2 2 690J 320 970J
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 340
preplace netloc GT_DIFF_REFCLK1_0_1 1 0 4 NJ 280 NJ 280 NJ 280 NJ
preplace netloc GT_SERIAL_RX_0_1 1 4 1 NJ 100
preplace netloc aurora_core_GT_SERIAL_TX 1 4 1 NJ 80
preplace netloc axi_gpio_0_GPIO 1 4 1 NJ 520
preplace netloc qsfp0_clk_1 1 0 4 NJ 820 NJ 820 NJ 820 NJ
preplace netloc qsfp0_rx_1 1 4 1 NJ 750
preplace netloc qsfp_c2c_m_axi 1 3 1 N 680
preplace netloc qsfp_c2c_m_axi_lite 1 3 1 N 660
preplace netloc qsfp_c2c_qsfp0_tx 1 4 1 NJ 770
preplace netloc qsfp_data_AXI_STREAM_RX 1 3 1 NJ 80
preplace netloc rcvd_data_fifo_M_AXIS 1 2 1 650J 60n
preplace netloc request_generator_AXIS_TX 1 3 1 N 200
preplace netloc system_interconnect_M00_AXI 1 3 1 N 520
levelinfo -pg 1 0 150 470 840 1220 1410
pagesize -pg 1 -db -bbox -sgen -140 0 1580 1070
",
   "No Loops_ScaleFactor":"0.678505",
   "No Loops_TopLeft":"-214,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 320 -y -220 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 2 10 -130 610
levelinfo -pg 1 -10 320 650
pagesize -pg 1 -db -bbox -sgen -10 -310 650 180
"
}
{
   "da_axi4_cnt":"4",
   "da_board_cnt":"2",
   "da_clkrst_cnt":"8"
}
