m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/dirren/IntelHLS/gaussian/test-fpga.prj/verification/tb/sim
vsp_cstart_avalon_split_multibit_conduit_10_dlmo3na
DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
!s110 1682598931
!i10b 1
!s100 on]^XL3PhL6kYfWK<YDge3
ICk]VL81eQmPiVF@`9R44>2
VDg1SIo80bB@j0V0VzS_@n1
!s105 sp_cstart_avalon_split_multibit_conduit_10_dlmo3na_sv_unit
S1
R0
w1682598325
8../../ip/tb/sp_cstart/avalon_split_multibit_conduit_10/sim/sp_cstart_avalon_split_multibit_conduit_10_dlmo3na.sv
F../../ip/tb/sp_cstart/avalon_split_multibit_conduit_10/sim/sp_cstart_avalon_split_multibit_conduit_10_dlmo3na.sv
L0 36
OE;L;10.7c;67
r1
!s85 0
31
!s108 1682598930.000000
!s107 ../../ip/tb/sp_cstart/avalon_split_multibit_conduit_10/sim/sp_cstart_avalon_split_multibit_conduit_10_dlmo3na.sv|
!s90 -sv|+incdir+.|+define+COSIM_LIB|-suppress|14408|../../ip/tb/sp_cstart/avalon_split_multibit_conduit_10/sim/sp_cstart_avalon_split_multibit_conduit_10_dlmo3na.sv|-work|avalon_split_multibit_conduit_10|
!i113 0
o-suppress 14408 -sv -work avalon_split_multibit_conduit_10 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -suppress 14408 -sv +incdir+. +define+COSIM_LIB -work avalon_split_multibit_conduit_10 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
