$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module tb_pc $end
  $var wire 1 # clk $end
  $var wire 1 $ reset $end
  $var wire 32 % pc_next [31:0] $end
  $var wire 32 & pc_current [31:0] $end
  $scope module dut $end
   $var wire 1 # clk $end
   $var wire 1 $ reset $end
   $var wire 32 % pc_next [31:0] $end
   $var wire 32 & pc_current [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
#5000
1#
#10000
0#
0$
b00000000000000000000000000000100 %
#15000
1#
b00000000000000000000000000000100 &
#20000
0#
b00000000000000000000000000001000 %
#25000
1#
b00000000000000000000000000001000 &
#30000
0#
b00000000000000000000000000001100 %
#35000
1#
b00000000000000000000000000001100 &
#40000
0#
b00000000000000000000000000010000 %
#45000
1#
b00000000000000000000000000010000 &
#50000
0#
b00000000000000000000000000010100 %
#55000
1#
b00000000000000000000000000010100 &
#60000
0#
#65000
1#
#70000
0#
