import "primitives/core.futil";

component main(@go go: 1) -> (@done done: 1) {
  cells {
    @external(1) mem = std_mem_d1(32, 2, 1);
    val = std_reg(32);
    add = std_add(32);
  }
  wires {
    group the_answer {
      mem.addr0 = 1'b1;
      mem.write_data = 32'd42;
      mem.write_en = 1'b1;
      the_answer[done] = mem.done;
    }
  }
  control {the_answer;}
}