<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RISC-V CPU &amp; Fysh Compiler: memory Entity Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RISC-V CPU &amp; Fysh Compiler
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classmemory.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Ports">Ports</a>  </div>
  <div class="headertitle">
<div class="title">memory Entity Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>A higher-level module which contains the Memory, Register File, and Instruction Register.<br  />
.  
 <a href="classmemory.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory_1_1rtl.html">rtl</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a058d8a977e538b08b5677f41766bbe32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory.html#a058d8a977e538b08b5677f41766bbe32">clk_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a123fadecb7ce872c5e66f32d3b845d0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory.html#a123fadecb7ce872c5e66f32d3b845d0c">rd_clk_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a123fadecb7ce872c5e66f32d3b845d0c"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Register File clock signal.  <a href="#a123fadecb7ce872c5e66f32d3b845d0c"></a><br /></td></tr>
<tr class="memitem:a3538ebd7f3a198949765b9fa44ab796d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory.html#a3538ebd7f3a198949765b9fa44ab796d">write_en_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3538ebd7f3a198949765b9fa44ab796d"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory clock signal.  <a href="#a3538ebd7f3a198949765b9fa44ab796d"></a><br /></td></tr>
<tr class="memitem:ab8258d70f70c508880f7c4b35b4fb2e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory.html#ab8258d70f70c508880f7c4b35b4fb2e5">insn_clk_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab8258d70f70c508880f7c4b35b4fb2e5"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction Register clock signal.  <a href="#ab8258d70f70c508880f7c4b35b4fb2e5"></a><br /></td></tr>
<tr class="memitem:a3e7746323156b37de5eba821509ea76c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory.html#a3e7746323156b37de5eba821509ea76c">addr_sel_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3e7746323156b37de5eba821509ea76c"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">ALU &amp; PC address select signal.  <a href="#a3e7746323156b37de5eba821509ea76c"></a><br /></td></tr>
<tr class="memitem:a3319543f7dc383c6e9ed616a0c6b86a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory.html#a3319543f7dc383c6e9ed616a0c6b86a5">reset_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3319543f7dc383c6e9ed616a0c6b86a5"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset signal.  <a href="#a3319543f7dc383c6e9ed616a0c6b86a5"></a><br /></td></tr>
<tr class="memitem:addb2aedf8ce82d98ba7b510878963535"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory.html#addb2aedf8ce82d98ba7b510878963535">rd_sel_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:addb2aedf8ce82d98ba7b510878963535"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Register File write select.  <a href="#addb2aedf8ce82d98ba7b510878963535"></a><br /></td></tr>
<tr class="memitem:aa9fb38cb1bbad942509bcfab7974a443"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory.html#aa9fb38cb1bbad942509bcfab7974a443">alu_out_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa9fb38cb1bbad942509bcfab7974a443"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the ALU.  <a href="#aa9fb38cb1bbad942509bcfab7974a443"></a><br /></td></tr>
<tr class="memitem:a0afae7928cbbc8ee001a580a6b120fb9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory.html#a0afae7928cbbc8ee001a580a6b120fb9">pc_out_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a0afae7928cbbc8ee001a580a6b120fb9"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the Program Counter. (same as above)  <a href="#a0afae7928cbbc8ee001a580a6b120fb9"></a><br /></td></tr>
<tr class="memitem:a836a2b16da400134346609d7d2d774d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory.html#a836a2b16da400134346609d7d2d774d2">pc_alu_out_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a836a2b16da400134346609d7d2d774d2"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the Program Counter's ALU. (same as above)  <a href="#a836a2b16da400134346609d7d2d774d2"></a><br /></td></tr>
<tr class="memitem:a75218c798bfe8fdc60b5e0390e383b93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory.html#a75218c798bfe8fdc60b5e0390e383b93">insn_o</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a75218c798bfe8fdc60b5e0390e383b93"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction Register output.  <a href="#a75218c798bfe8fdc60b5e0390e383b93"></a><br /></td></tr>
<tr class="memitem:a0a565417b329ee80505c5a24cd181ff3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory.html#a0a565417b329ee80505c5a24cd181ff3">reg_val_1_o</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a0a565417b329ee80505c5a24cd181ff3"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">First selected register value.  <a href="#a0a565417b329ee80505c5a24cd181ff3"></a><br /></td></tr>
<tr class="memitem:ab8f411b5d7ca4d08e80ce27147699fa1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory.html#ab8f411b5d7ca4d08e80ce27147699fa1">reg_val_2_o</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab8f411b5d7ca4d08e80ce27147699fa1"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Second selected register value.  <a href="#ab8f411b5d7ca4d08e80ce27147699fa1"></a><br /></td></tr>
<tr class="memitem:a3955a866770e3d9d8434bc3b6ea5aff3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory.html#a3955a866770e3d9d8434bc3b6ea5aff3">gpio</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">inout</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3955a866770e3d9d8434bc3b6ea5aff3"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pins.  <a href="#a3955a866770e3d9d8434bc3b6ea5aff3"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>A higher-level module which contains the Memory, Register File, and Instruction Register.<br  />
. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a3e7746323156b37de5eba821509ea76c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e7746323156b37de5eba821509ea76c">&#9670;&nbsp;</a></span>addr_sel_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmemory.html#a3e7746323156b37de5eba821509ea76c">addr_sel_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ALU &amp; PC address select signal. </p>

</div>
</div>
<a id="aa9fb38cb1bbad942509bcfab7974a443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9fb38cb1bbad942509bcfab7974a443">&#9670;&nbsp;</a></span>alu_out_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmemory.html#aa9fb38cb1bbad942509bcfab7974a443">alu_out_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the ALU. </p>

</div>
</div>
<a id="a058d8a977e538b08b5677f41766bbe32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a058d8a977e538b08b5677f41766bbe32">&#9670;&nbsp;</a></span>clk_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmemory.html#a058d8a977e538b08b5677f41766bbe32">clk_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3955a866770e3d9d8434bc3b6ea5aff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3955a866770e3d9d8434bc3b6ea5aff3">&#9670;&nbsp;</a></span>gpio</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmemory.html#a3955a866770e3d9d8434bc3b6ea5aff3">gpio</a> <b><span class="keywordflow">inout</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>GPIO Pins. </p>

</div>
</div>
<a id="ab8258d70f70c508880f7c4b35b4fb2e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8258d70f70c508880f7c4b35b4fb2e5">&#9670;&nbsp;</a></span>insn_clk_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmemory.html#ab8258d70f70c508880f7c4b35b4fb2e5">insn_clk_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Instruction Register clock signal. </p>

</div>
</div>
<a id="a75218c798bfe8fdc60b5e0390e383b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75218c798bfe8fdc60b5e0390e383b93">&#9670;&nbsp;</a></span>insn_o</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmemory.html#a75218c798bfe8fdc60b5e0390e383b93">insn_o</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Instruction Register output. </p>

</div>
</div>
<a id="a836a2b16da400134346609d7d2d774d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a836a2b16da400134346609d7d2d774d2">&#9670;&nbsp;</a></span>pc_alu_out_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmemory.html#a836a2b16da400134346609d7d2d774d2">pc_alu_out_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the Program Counter's ALU. (same as above) </p>

</div>
</div>
<a id="a0afae7928cbbc8ee001a580a6b120fb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0afae7928cbbc8ee001a580a6b120fb9">&#9670;&nbsp;</a></span>pc_out_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmemory.html#a0afae7928cbbc8ee001a580a6b120fb9">pc_out_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the Program Counter. (same as above) </p>

</div>
</div>
<a id="a123fadecb7ce872c5e66f32d3b845d0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a123fadecb7ce872c5e66f32d3b845d0c">&#9670;&nbsp;</a></span>rd_clk_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmemory.html#a123fadecb7ce872c5e66f32d3b845d0c">rd_clk_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Register File clock signal. </p>

</div>
</div>
<a id="addb2aedf8ce82d98ba7b510878963535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addb2aedf8ce82d98ba7b510878963535">&#9670;&nbsp;</a></span>rd_sel_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmemory.html#addb2aedf8ce82d98ba7b510878963535">rd_sel_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Register File write select. </p>

</div>
</div>
<a id="a0a565417b329ee80505c5a24cd181ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a565417b329ee80505c5a24cd181ff3">&#9670;&nbsp;</a></span>reg_val_1_o</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmemory.html#a0a565417b329ee80505c5a24cd181ff3">reg_val_1_o</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>First selected register value. </p>

</div>
</div>
<a id="ab8f411b5d7ca4d08e80ce27147699fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8f411b5d7ca4d08e80ce27147699fa1">&#9670;&nbsp;</a></span>reg_val_2_o</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmemory.html#ab8f411b5d7ca4d08e80ce27147699fa1">reg_val_2_o</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Second selected register value. </p>

</div>
</div>
<a id="a3319543f7dc383c6e9ed616a0c6b86a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3319543f7dc383c6e9ed616a0c6b86a5">&#9670;&nbsp;</a></span>reset_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmemory.html#a3319543f7dc383c6e9ed616a0c6b86a5">reset_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reset signal. </p>

</div>
</div>
<a id="a3538ebd7f3a198949765b9fa44ab796d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3538ebd7f3a198949765b9fa44ab796d">&#9670;&nbsp;</a></span>write_en_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmemory.html#a3538ebd7f3a198949765b9fa44ab796d">write_en_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Memory clock signal. </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>cpu/rtl/core/<a class="el" href="memory_8vhd.html">memory.vhd</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classmemory.html">memory</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
