
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1893_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004744    1.114170    0.115205   11.834272 v _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      1.114170    0.000000   11.834272 v _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002439    0.370287    0.369113   12.203385 ^ _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.370287    0.000000   12.203385 ^ _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.203385   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.126621   23.623379   library setup time
                                             23.623379   data required time
---------------------------------------------------------------------------------------------
                                             23.623379   data required time
                                            -12.203385   data arrival time
---------------------------------------------------------------------------------------------
                                             11.419994   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2140_/C (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.004026    1.193251    0.174162   11.893229 v _2140_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0463_ (net)
                      1.193251    0.000000   11.893229 v _2141_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.496552    0.303763   12.196993 ^ _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.496552    0.000000   12.196993 ^ _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.196993   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127312   23.622688   library setup time
                                             23.622688   data required time
---------------------------------------------------------------------------------------------
                                             23.622688   data required time
                                            -12.196993   data arrival time
---------------------------------------------------------------------------------------------
                                             11.425695   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1833_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.004166    1.434842    0.092559   11.811626 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                                         _0198_ (net)
                      1.434842    0.000000   11.811626 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002439    0.259333    0.201666   12.013293 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.259333    0.000000   12.013293 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.013293   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123680   23.626322   library setup time
                                             23.626322   data required time
---------------------------------------------------------------------------------------------
                                             23.626322   data required time
                                            -12.013293   data arrival time
---------------------------------------------------------------------------------------------
                                             11.613029   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2081_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004639    1.058321   -0.093814   11.625254 v _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      1.058321    0.000000   11.625254 v _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002439    0.434712    0.382442   12.007695 ^ _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.434712    0.000000   12.007695 ^ _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.007695   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127481   23.622520   library setup time
                                             23.622520   data required time
---------------------------------------------------------------------------------------------
                                             23.622520   data required time
                                            -12.007695   data arrival time
---------------------------------------------------------------------------------------------
                                             11.614824   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2112_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004639    1.058321   -0.093814   11.625254 v _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      1.058321    0.000000   11.625254 v _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002439    0.434712    0.382442   12.007695 ^ _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.434712    0.000000   12.007695 ^ _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.007695   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127481   23.622520   library setup time
                                             23.622520   data required time
---------------------------------------------------------------------------------------------
                                             23.622520   data required time
                                            -12.007695   data arrival time
---------------------------------------------------------------------------------------------
                                             11.614824   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2162_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004744    1.060668   -0.091941   11.627127 v _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      1.060668    0.000000   11.627127 v _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002439    0.361270    0.358401   11.985528 ^ _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.361270    0.000000   11.985528 ^ _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.985528   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.126382   23.623617   library setup time
                                             23.623617   data required time
---------------------------------------------------------------------------------------------
                                             23.623617   data required time
                                            -11.985528   data arrival time
---------------------------------------------------------------------------------------------
                                             11.638089   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1857_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004586    0.705905   -0.231779   11.487288 v _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.705905    0.000000   11.487288 v _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.341374   11.828663 ^ _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.390638    0.000000   11.828663 ^ _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.828663   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.828663   data arrival time
---------------------------------------------------------------------------------------------
                                             11.794177   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1879_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004586    0.705905   -0.231779   11.487288 v _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.705905    0.000000   11.487288 v _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.341374   11.828663 ^ _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.390638    0.000000   11.828663 ^ _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.828663   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.828663   data arrival time
---------------------------------------------------------------------------------------------
                                             11.794177   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1930_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004586    0.705905   -0.231779   11.487288 v _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.705905    0.000000   11.487288 v _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.341374   11.828663 ^ _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.390638    0.000000   11.828663 ^ _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.828663   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.828663   data arrival time
---------------------------------------------------------------------------------------------
                                             11.794177   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2000_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004586    0.705905   -0.231779   11.487288 v _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.705905    0.000000   11.487288 v _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.341374   11.828663 ^ _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.390638    0.000000   11.828663 ^ _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.828663   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.828663   data arrival time
---------------------------------------------------------------------------------------------
                                             11.794177   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1978_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.703501    0.000000   11.485104 v _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.390638    0.000000   11.796059 ^ _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1985_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.703501    0.000000   11.485104 v _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.390638    0.000000   11.796059 ^ _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2039_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      0.703501    0.000000   11.485104 v _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.390638    0.000000   11.796059 ^ _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2044_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      0.703501    0.000000   11.485104 v _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.390638    0.000000   11.796059 ^ _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2088_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      0.703501    0.000000   11.485104 v _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.390638    0.000000   11.796059 ^ _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2119_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.703501    0.000000   11.485104 v _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.390638    0.000000   11.796059 ^ _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2126_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.703501    0.000000   11.485104 v _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.390638    0.000000   11.796059 ^ _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2146_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.703501    0.000000   11.485104 v _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.390638    0.000000   11.796059 ^ _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.703501    0.000000   11.485104 v _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.390638    0.000000   11.796059 ^ _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.703501    0.000000   11.485104 v _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.390638    0.000000   11.796059 ^ _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2177_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.703501    0.000000   11.485104 v _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.390638    0.000000   11.796059 ^ _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.703501    0.000000   11.485104 v _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.390638    0.000000   11.796059 ^ _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2219_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.703501    0.000000   11.485104 v _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.390638    0.000000   11.796059 ^ _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2238_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.703501    0.000000   11.485104 v _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.390638    0.000000   11.796059 ^ _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2245_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.703501    0.000000   11.485104 v _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.390638    0.000000   11.796059 ^ _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2249_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0557_ (net)
                      0.703501    0.000000   11.485104 v _2250_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.390638    0.000000   11.796059 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2067_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      0.703501    0.000000   11.485104 v _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.344883    0.310955   11.796059 ^ _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.344883    0.000000   11.796059 ^ _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.125948   23.624052   library setup time
                                             23.624052   data required time
---------------------------------------------------------------------------------------------
                                             23.624052   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.827994   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2096_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      0.703501    0.000000   11.485104 v _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.344883    0.310955   11.796059 ^ _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.344883    0.000000   11.796059 ^ _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.125948   23.624052   library setup time
                                             23.624052   data required time
---------------------------------------------------------------------------------------------
                                             23.624052   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.827994   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2183_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.703501    0.000000   11.485104 v _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.344883    0.310955   11.796059 ^ _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.344883    0.000000   11.796059 ^ _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.125948   23.624052   library setup time
                                             23.624052   data required time
---------------------------------------------------------------------------------------------
                                             23.624052   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.827994   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2213_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.703501    0.000000   11.485104 v _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.344883    0.310955   11.796059 ^ _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.344883    0.000000   11.796059 ^ _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.125948   23.624052   library setup time
                                             23.624052   data required time
---------------------------------------------------------------------------------------------
                                             23.624052   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.827994   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2229_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.703501    0.000000   11.485104 v _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.344883    0.310955   11.796059 ^ _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.344883    0.000000   11.796059 ^ _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.125948   23.624052   library setup time
                                             23.624052   data required time
---------------------------------------------------------------------------------------------
                                             23.624052   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.827994   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2032_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002439    0.139787    0.046688   11.765756 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.139787    0.000000   11.765756 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.765756   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.133264   23.616735   library setup time
                                             23.616735   data required time
---------------------------------------------------------------------------------------------
                                             23.616735   data required time
                                            -11.765756   data arrival time
---------------------------------------------------------------------------------------------
                                             11.850980   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2051_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004260    0.697826   -0.239122   11.479946 v _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.697826    0.000000   11.479946 v _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.261336    0.276067   11.756013 ^ _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.261336    0.000000   11.756013 ^ _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.756013   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123733   23.626268   library setup time
                                             23.626268   data required time
---------------------------------------------------------------------------------------------
                                             23.626268   data required time
                                            -11.756013   data arrival time
---------------------------------------------------------------------------------------------
                                             11.870255   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1806_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.695694   -0.241059   11.478009 v _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.695694    0.000000   11.478009 v _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.240372    0.242229   11.720239 ^ _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.240372    0.000000   11.720239 ^ _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.720239   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123177   23.626823   library setup time
                                             23.626823   data required time
---------------------------------------------------------------------------------------------
                                             23.626823   data required time
                                            -11.720239   data arrival time
---------------------------------------------------------------------------------------------
                                             11.906586   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1817_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.695694   -0.241059   11.478009 v _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.695694    0.000000   11.478009 v _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.240372    0.242229   11.720239 ^ _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.240372    0.000000   11.720239 ^ _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.720239   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123177   23.626823   library setup time
                                             23.626823   data required time
---------------------------------------------------------------------------------------------
                                             23.626823   data required time
                                            -11.720239   data arrival time
---------------------------------------------------------------------------------------------
                                             11.906586   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1850_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.695694   -0.241059   11.478009 v _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.695694    0.000000   11.478009 v _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.240372    0.242229   11.720239 ^ _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.240372    0.000000   11.720239 ^ _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.720239   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123177   23.626823   library setup time
                                             23.626823   data required time
---------------------------------------------------------------------------------------------
                                             23.626823   data required time
                                            -11.720239   data arrival time
---------------------------------------------------------------------------------------------
                                             11.906586   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1887_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.695694   -0.241059   11.478009 v _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.695694    0.000000   11.478009 v _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.240372    0.242229   11.720239 ^ _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.240372    0.000000   11.720239 ^ _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.720239   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123177   23.626823   library setup time
                                             23.626823   data required time
---------------------------------------------------------------------------------------------
                                             23.626823   data required time
                                            -11.720239   data arrival time
---------------------------------------------------------------------------------------------
                                             11.906586   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1910_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.695694   -0.241059   11.478009 v _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.695694    0.000000   11.478009 v _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.240372    0.242229   11.720239 ^ _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.240372    0.000000   11.720239 ^ _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.720239   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123177   23.626823   library setup time
                                             23.626823   data required time
---------------------------------------------------------------------------------------------
                                             23.626823   data required time
                                            -11.720239   data arrival time
---------------------------------------------------------------------------------------------
                                             11.906586   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1922_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.695694   -0.241059   11.478009 v _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.695694    0.000000   11.478009 v _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.240372    0.242229   11.720239 ^ _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.240372    0.000000   11.720239 ^ _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.720239   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123177   23.626823   library setup time
                                             23.626823   data required time
---------------------------------------------------------------------------------------------
                                             23.626823   data required time
                                            -11.720239   data arrival time
---------------------------------------------------------------------------------------------
                                             11.906586   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1950_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.695694   -0.241059   11.478009 v _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.695694    0.000000   11.478009 v _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.240372    0.242229   11.720239 ^ _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.240372    0.000000   11.720239 ^ _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.720239   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123177   23.626823   library setup time
                                             23.626823   data required time
---------------------------------------------------------------------------------------------
                                             23.626823   data required time
                                            -11.720239   data arrival time
---------------------------------------------------------------------------------------------
                                             11.906586   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1961_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.695694   -0.241059   11.478009 v _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.695694    0.000000   11.478009 v _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.240372    0.242229   11.720239 ^ _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.240372    0.000000   11.720239 ^ _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.720239   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123177   23.626823   library setup time
                                             23.626823   data required time
---------------------------------------------------------------------------------------------
                                             23.626823   data required time
                                            -11.720239   data arrival time
---------------------------------------------------------------------------------------------
                                             11.906586   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1993_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.695694   -0.241059   11.478009 v _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.695694    0.000000   11.478009 v _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.240372    0.242229   11.720239 ^ _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.240372    0.000000   11.720239 ^ _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.720239   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123177   23.626823   library setup time
                                             23.626823   data required time
---------------------------------------------------------------------------------------------
                                             23.626823   data required time
                                            -11.720239   data arrival time
---------------------------------------------------------------------------------------------
                                             11.906586   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1870_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004734    0.709573   -0.228446   11.490623 v _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.709573    0.000000   11.490623 v _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.190234    0.187201   11.677823 ^ _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.190234    0.000000   11.677823 ^ _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.677823   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.119826   23.630175   library setup time
                                             23.630175   data required time
---------------------------------------------------------------------------------------------
                                             23.630175   data required time
                                            -11.677823   data arrival time
---------------------------------------------------------------------------------------------
                                             11.952351   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1825_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.816684   -0.319334   11.399734 v _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.816684    0.000000   11.399734 v _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.224468    0.250423   11.650157 ^ _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.224468    0.000000   11.650157 ^ _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.650157   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122755   23.627245   library setup time
                                             23.627245   data required time
---------------------------------------------------------------------------------------------
                                             23.627245   data required time
                                            -11.650157   data arrival time
---------------------------------------------------------------------------------------------
                                             11.977088   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1840_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.816684   -0.319334   11.399734 v _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.816684    0.000000   11.399734 v _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.224468    0.250423   11.650157 ^ _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.224468    0.000000   11.650157 ^ _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.650157   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122755   23.627245   library setup time
                                             23.627245   data required time
---------------------------------------------------------------------------------------------
                                             23.627245   data required time
                                            -11.650157   data arrival time
---------------------------------------------------------------------------------------------
                                             11.977088   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1904_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.816684   -0.319334   11.399734 v _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.816684    0.000000   11.399734 v _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.224468    0.250423   11.650157 ^ _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.224468    0.000000   11.650157 ^ _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.650157   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122755   23.627245   library setup time
                                             23.627245   data required time
---------------------------------------------------------------------------------------------
                                             23.627245   data required time
                                            -11.650157   data arrival time
---------------------------------------------------------------------------------------------
                                             11.977088   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1969_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.816684   -0.319334   11.399734 v _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.816684    0.000000   11.399734 v _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.224468    0.250423   11.650157 ^ _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.224468    0.000000   11.650157 ^ _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.650157   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122755   23.627245   library setup time
                                             23.627245   data required time
---------------------------------------------------------------------------------------------
                                             23.627245   data required time
                                            -11.650157   data arrival time
---------------------------------------------------------------------------------------------
                                             11.977088   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2056_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.816684   -0.319334   11.399734 v _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.816684    0.000000   11.399734 v _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.224468    0.250423   11.650157 ^ _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.224468    0.000000   11.650157 ^ _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.650157   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122755   23.627245   library setup time
                                             23.627245   data required time
---------------------------------------------------------------------------------------------
                                             23.627245   data required time
                                            -11.650157   data arrival time
---------------------------------------------------------------------------------------------
                                             11.977088   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2073_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.816684   -0.319334   11.399734 v _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.816684    0.000000   11.399734 v _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.224468    0.250423   11.650157 ^ _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.224468    0.000000   11.650157 ^ _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.650157   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122755   23.627245   library setup time
                                             23.627245   data required time
---------------------------------------------------------------------------------------------
                                             23.627245   data required time
                                            -11.650157   data arrival time
---------------------------------------------------------------------------------------------
                                             11.977088   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2101_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.816684   -0.319334   11.399734 v _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.816684    0.000000   11.399734 v _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.224468    0.250423   11.650157 ^ _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.224468    0.000000   11.650157 ^ _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.650157   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122755   23.627245   library setup time
                                             23.627245   data required time
---------------------------------------------------------------------------------------------
                                             23.627245   data required time
                                            -11.650157   data arrival time
---------------------------------------------------------------------------------------------
                                             11.977088   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2130_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.816684   -0.319334   11.399734 v _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.816684    0.000000   11.399734 v _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.224468    0.250423   11.650157 ^ _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.224468    0.000000   11.650157 ^ _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.650157   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122755   23.627245   library setup time
                                             23.627245   data required time
---------------------------------------------------------------------------------------------
                                             23.627245   data required time
                                            -11.650157   data arrival time
---------------------------------------------------------------------------------------------
                                             11.977088   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2188_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.816684   -0.319334   11.399734 v _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.816684    0.000000   11.399734 v _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.224468    0.250423   11.650157 ^ _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.224468    0.000000   11.650157 ^ _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.650157   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122755   23.627245   library setup time
                                             23.627245   data required time
---------------------------------------------------------------------------------------------
                                             23.627245   data required time
                                            -11.650157   data arrival time
---------------------------------------------------------------------------------------------
                                             11.977088   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2199_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002439    0.813826   -0.456020   11.263048 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.813826    0.000000   11.263048 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.263048   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.378573   23.371428   library setup time
                                             23.371428   data required time
---------------------------------------------------------------------------------------------
                                             23.371428   data required time
                                            -11.263048   data arrival time
---------------------------------------------------------------------------------------------
                                             12.108380   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1944_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002439    0.750636   -0.534657   11.184411 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.750636    0.000000   11.184411 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.184411   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.355679   23.394321   library setup time
                                             23.394321   data required time
---------------------------------------------------------------------------------------------
                                             23.394321   data required time
                                            -11.184411   data arrival time
---------------------------------------------------------------------------------------------
                                             12.209910   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1757_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009330    0.582398    0.581818    8.839543 ^ _1757_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1135_ (net)
                      0.582398    0.000000    8.839543 ^ _1758_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002439    0.489196    0.099078    8.938622 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.489196    0.000000    8.938622 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.938622   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.259352   23.490648   library setup time
                                             23.490648   data required time
---------------------------------------------------------------------------------------------
                                             23.490648   data required time
                                             -8.938622   data arrival time
---------------------------------------------------------------------------------------------
                                             14.552027   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1762_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009102    0.578218    0.578099    8.835825 ^ _1762_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1138_ (net)
                      0.578218    0.000000    8.835825 ^ _1763_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002439    0.489196    0.099150    8.934975 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.489196    0.000000    8.934975 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.934975   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.259352   23.490648   library setup time
                                             23.490648   data required time
---------------------------------------------------------------------------------------------
                                             23.490648   data required time
                                             -8.934975   data arrival time
---------------------------------------------------------------------------------------------
                                             14.555674   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1755_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004744    0.478879    0.493624    8.751349 ^ _1755_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1134_ (net)
                      0.478879    0.000000    8.751349 ^ _1756_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.007117    0.600289    0.136742    8.888091 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.600289    0.000000    8.888091 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.888091   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.300608   23.449392   library setup time
                                             23.449392   data required time
---------------------------------------------------------------------------------------------
                                             23.449392   data required time
                                             -8.888091   data arrival time
---------------------------------------------------------------------------------------------
                                             14.561301   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1418_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002822    0.469647    0.625566    8.883291 ^ _1418_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0800_ (net)
                      0.469647    0.000000    8.883291 ^ _1419_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.081812    0.187991    9.071282 ^ _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.081812    0.000000    9.071282 ^ _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.071282   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.107983   23.642017   library setup time
                                             23.642017   data required time
---------------------------------------------------------------------------------------------
                                             23.642017   data required time
                                             -9.071282   data arrival time
---------------------------------------------------------------------------------------------
                                             14.570734   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1197_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.542923    0.746750    9.004476 ^ _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.542923    0.000000    9.004476 ^ _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.004476   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127185   23.622814   library setup time
                                             23.622814   data required time
---------------------------------------------------------------------------------------------
                                             23.622814   data required time
                                             -9.004476   data arrival time
---------------------------------------------------------------------------------------------
                                             14.618339   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1202_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.542923    0.746750    9.004476 ^ _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.542923    0.000000    9.004476 ^ _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.004476   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127185   23.622814   library setup time
                                             23.622814   data required time
---------------------------------------------------------------------------------------------
                                             23.622814   data required time
                                             -9.004476   data arrival time
---------------------------------------------------------------------------------------------
                                             14.618339   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1198_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004489    0.636900    0.523367    8.781093 ^ _1198_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0614_ (net)
                      0.636900    0.000000    8.781093 ^ _1200_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.263452    0.154380    8.935472 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.263452    0.000000    8.935472 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.935472   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.174790   23.575211   library setup time
                                             23.575211   data required time
---------------------------------------------------------------------------------------------
                                             23.575211   data required time
                                             -8.935472   data arrival time
---------------------------------------------------------------------------------------------
                                             14.639738   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.006605    0.682636    0.563982    8.821707 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.682636    0.000000    8.821707 ^ _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002439    0.167131    0.094134    8.915841 v _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.167131    0.000000    8.915841 v _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.915841   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.141837   23.608164   library setup time
                                             23.608164   data required time
---------------------------------------------------------------------------------------------
                                             23.608164   data required time
                                             -8.915841   data arrival time
---------------------------------------------------------------------------------------------
                                             14.692323   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1764_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009468    0.584928    0.584070    8.841795 ^ _1764_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1139_ (net)
                      0.584928    0.000000    8.841795 ^ _1766_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.158387    0.069299    8.911095 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.158387    0.000000    8.911095 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.911095   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.139096   23.610905   library setup time
                                             23.610905   data required time
---------------------------------------------------------------------------------------------
                                             23.610905   data required time
                                             -8.911095   data arrival time
---------------------------------------------------------------------------------------------
                                             14.699810   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1770_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009468    0.584928    0.584070    8.841795 ^ _1770_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0153_ (net)
                      0.584928    0.000000    8.841795 ^ _1772_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.158387    0.069299    8.911095 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.158387    0.000000    8.911095 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.911095   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.139096   23.610905   library setup time
                                             23.610905   data required time
---------------------------------------------------------------------------------------------
                                             23.610905   data required time
                                             -8.911095   data arrival time
---------------------------------------------------------------------------------------------
                                             14.699810   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1759_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009320    0.582214    0.581656    8.839381 ^ _1759_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1136_ (net)
                      0.582214    0.000000    8.839381 ^ _1761_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.157938    0.069309    8.908690 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.157938    0.000000    8.908690 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.908690   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.138955   23.611044   library setup time
                                             23.611044   data required time
---------------------------------------------------------------------------------------------
                                             23.611044   data required time
                                             -8.908690   data arrival time
---------------------------------------------------------------------------------------------
                                             14.702354   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1767_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009320    0.582214    0.581656    8.839381 ^ _1767_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1141_ (net)
                      0.582214    0.000000    8.839381 ^ _1769_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.157938    0.069309    8.908690 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.157938    0.000000    8.908690 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.908690   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.138955   23.611044   library setup time
                                             23.611044   data required time
---------------------------------------------------------------------------------------------
                                             23.611044   data required time
                                             -8.908690   data arrival time
---------------------------------------------------------------------------------------------
                                             14.702354   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1230_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.457535    0.000000    8.872569 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1269_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.457535    0.000000    8.872569 ^ _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.457535    0.000000    8.872569 ^ _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1319_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.457535    0.000000    8.872569 ^ _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1336_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.457535    0.000000    8.872569 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.457535    0.000000    8.872569 ^ _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.457535    0.000000    8.872569 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.457535    0.000000    8.872569 ^ _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1407_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.457535    0.000000    8.872569 ^ _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.457535    0.000000    8.872569 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1776_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.457535    0.000000    8.872569 ^ _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _2003_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.457535    0.000000    8.872569 ^ _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.006605    0.682636    0.563982    8.821707 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.682636    0.000000    8.821707 ^ _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.821707   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.125754   23.624247   library setup time
                                             23.624247   data required time
---------------------------------------------------------------------------------------------
                                             23.624247   data required time
                                             -8.821707   data arrival time
---------------------------------------------------------------------------------------------
                                             14.802539   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _2023_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002439    0.801975    0.567856    8.825582 ^ _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.801975    0.000000    8.825582 ^ _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.825582   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.117620   23.632380   library setup time
                                             23.632380   data required time
---------------------------------------------------------------------------------------------
                                             23.632380   data required time
                                             -8.825582   data arrival time
---------------------------------------------------------------------------------------------
                                             14.806799   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025565    0.653300    0.214918    6.309581 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.653300    0.000000    6.309581 v _1781_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.261955    0.279079    6.588660 ^ _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.261955    0.000000    6.588660 ^ _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.588660   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123749   23.626249   library setup time
                                             23.626249   data required time
---------------------------------------------------------------------------------------------
                                             23.626249   data required time
                                             -6.588660   data arrival time
---------------------------------------------------------------------------------------------
                                             17.037590   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025565    0.653300    0.214918    6.309581 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.653300    0.000000    6.309581 v _1784_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.261955    0.279079    6.588660 ^ _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.261955    0.000000    6.588660 ^ _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.588660   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123749   23.626249   library setup time
                                             23.626249   data required time
---------------------------------------------------------------------------------------------
                                             23.626249   data required time
                                             -6.588660   data arrival time
---------------------------------------------------------------------------------------------
                                             17.037590   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025565    0.653300    0.214918    6.309581 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.653300    0.000000    6.309581 v _1787_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.261955    0.279079    6.588660 ^ _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.261955    0.000000    6.588660 ^ _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.588660   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123749   23.626249   library setup time
                                             23.626249   data required time
---------------------------------------------------------------------------------------------
                                             23.626249   data required time
                                             -6.588660   data arrival time
---------------------------------------------------------------------------------------------
                                             17.037590   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025565    0.653300    0.214918    6.309581 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.653300    0.000000    6.309581 v _1795_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.263016    0.231442    6.541023 ^ _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.263016    0.000000    6.541023 ^ _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.541023   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123777   23.626223   library setup time
                                             23.626223   data required time
---------------------------------------------------------------------------------------------
                                             23.626223   data required time
                                             -6.541023   data arrival time
---------------------------------------------------------------------------------------------
                                             17.085199   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025565    0.653300    0.214918    6.309581 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.653300    0.000000    6.309581 v _1790_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.206060    0.229518    6.539099 ^ _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.206060    0.000000    6.539099 ^ _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.539099   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.121331   23.628670   library setup time
                                             23.628670   data required time
---------------------------------------------------------------------------------------------
                                             23.628670   data required time
                                             -6.539099   data arrival time
---------------------------------------------------------------------------------------------
                                             17.089569   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025565    0.653300    0.214918    6.309581 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.653300    0.000000    6.309581 v _1792_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.206060    0.229518    6.539099 ^ _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.206060    0.000000    6.539099 ^ _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.539099   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.121331   23.628670   library setup time
                                             23.628670   data required time
---------------------------------------------------------------------------------------------
                                             23.628670   data required time
                                             -6.539099   data arrival time
---------------------------------------------------------------------------------------------
                                             17.089569   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.008052    0.482170    0.108503    6.203166 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.482170    0.000000    6.203166 v _2029_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.226570    0.204200    6.407366 ^ _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.226570    0.000000    6.407366 ^ _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.407366   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122811   23.627190   library setup time
                                             23.627190   data required time
---------------------------------------------------------------------------------------------
                                             23.627190   data required time
                                             -6.407366   data arrival time
---------------------------------------------------------------------------------------------
                                             17.219824   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.008052    0.482170    0.108503    6.203166 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.482170    0.000000    6.203166 v _2285_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.226570    0.204200    6.407366 ^ _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.226570    0.000000    6.407366 ^ _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.407366   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122811   23.627190   library setup time
                                             23.627190   data required time
---------------------------------------------------------------------------------------------
                                             23.627190   data required time
                                             -6.407366   data arrival time
---------------------------------------------------------------------------------------------
                                             17.219824   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1422_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.004026    0.524733    0.079298    6.173961 v _1422_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0803_ (net)
                      0.524733    0.000000    6.173961 v _1423_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.235634    0.210975    6.384936 ^ _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.235634    0.000000    6.384936 ^ _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.384936   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123051   23.626947   library setup time
                                             23.626947   data required time
---------------------------------------------------------------------------------------------
                                             23.626947   data required time
                                             -6.384936   data arrival time
---------------------------------------------------------------------------------------------
                                             17.242012   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _2027_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004220    0.463079    0.111084    6.205746 v _2027_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0367_ (net)
                      0.463079    0.000000    6.205746 v _2028_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.188423    0.162742    6.368488 ^ _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.188423    0.000000    6.368488 ^ _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.368488   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.119653   23.630346   library setup time
                                             23.630346   data required time
---------------------------------------------------------------------------------------------
                                             23.630346   data required time
                                             -6.368488   data arrival time
---------------------------------------------------------------------------------------------
                                             17.261858   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1364_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.117813    0.259139    6.353802 ^ _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.117813    0.000000    6.353802 ^ _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.353802   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.112936   23.637064   library setup time
                                             23.637064   data required time
---------------------------------------------------------------------------------------------
                                             23.637064   data required time
                                             -6.353802   data arrival time
---------------------------------------------------------------------------------------------
                                             17.283264   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.117813    0.259139    6.353802 ^ _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.117813    0.000000    6.353802 ^ _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.353802   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.112936   23.637064   library setup time
                                             23.637064   data required time
---------------------------------------------------------------------------------------------
                                             23.637064   data required time
                                             -6.353802   data arrival time
---------------------------------------------------------------------------------------------
                                             17.283264   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1775_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.117813    0.259139    6.353802 ^ _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.117813    0.000000    6.353802 ^ _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.353802   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.112936   23.637064   library setup time
                                             23.637064   data required time
---------------------------------------------------------------------------------------------
                                             23.637064   data required time
                                             -6.353802   data arrival time
---------------------------------------------------------------------------------------------
                                             17.283264   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1796_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.117813    0.259139    6.353802 ^ _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.117813    0.000000    6.353802 ^ _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.353802   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.112936   23.637064   library setup time
                                             23.637064   data required time
---------------------------------------------------------------------------------------------
                                             23.637064   data required time
                                             -6.353802   data arrival time
---------------------------------------------------------------------------------------------
                                             17.283264   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1797_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.117813    0.259139    6.353802 ^ _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.117813    0.000000    6.353802 ^ _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.353802   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.112936   23.637064   library setup time
                                             23.637064   data required time
---------------------------------------------------------------------------------------------
                                             23.637064   data required time
                                             -6.353802   data arrival time
---------------------------------------------------------------------------------------------
                                             17.283264   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1798_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.117813    0.259139    6.353802 ^ _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.117813    0.000000    6.353802 ^ _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.353802   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.112936   23.637064   library setup time
                                             23.637064   data required time
---------------------------------------------------------------------------------------------
                                             23.637064   data required time
                                             -6.353802   data arrival time
---------------------------------------------------------------------------------------------
                                             17.283264   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1206_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0618_ (net)
                      0.486315    0.000000    6.125402 v _1207_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.227452    0.000000    6.330262 ^ _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1210_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1210_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0621_ (net)
                      0.486315    0.000000    6.125402 v _1211_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.227452    0.000000    6.330262 ^ _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1215_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1215_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0625_ (net)
                      0.486315    0.000000    6.125402 v _1216_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.227452    0.000000    6.330262 ^ _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1220_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0629_ (net)
                      0.486315    0.000000    6.125402 v _1221_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.227452    0.000000    6.330262 ^ _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1225_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1225_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0633_ (net)
                      0.486315    0.000000    6.125402 v _1226_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.227452    0.000000    6.330262 ^ _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1236_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0642_ (net)
                      0.486315    0.000000    6.125402 v _1237_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.227452    0.000000    6.330262 ^ _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1249_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1249_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0653_ (net)
                      0.486315    0.000000    6.125402 v _1250_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.227452    0.000000    6.330262 ^ _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1254_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1254_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0657_ (net)
                      0.486315    0.000000    6.125402 v _1255_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.227452    0.000000    6.330262 ^ _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1263_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1263_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0665_ (net)
                      0.486315    0.000000    6.125402 v _1264_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.227452    0.000000    6.330262 ^ _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1286_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1286_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0685_ (net)
                      0.486315    0.000000    6.125402 v _1287_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.227452    0.000000    6.330262 ^ _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1296_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0694_ (net)
                      0.486315    0.000000    6.125402 v _1297_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.227452    0.000000    6.330262 ^ _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1313_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1313_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0709_ (net)
                      0.486315    0.000000    6.125402 v _1314_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.227452    0.000000    6.330262 ^ _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1343_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1343_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0735_ (net)
                      0.486315    0.000000    6.125402 v _1344_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.227452    0.000000    6.330262 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1348_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1348_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0739_ (net)
                      0.486315    0.000000    6.125402 v _1349_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.227452    0.000000    6.330262 ^ _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0747_ (net)
                      0.486315    0.000000    6.125402 v _1358_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.227452    0.000000    6.330262 ^ _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _2014_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _2014_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0357_ (net)
                      0.486315    0.000000    6.125402 v _2015_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.227452    0.000000    6.330262 ^ _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1281_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004026    0.401469    0.039556    6.134219 v _1281_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0681_ (net)
                      0.401469    0.000000    6.134219 v _1282_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.209522    0.191283    6.325501 ^ _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.209522    0.000000    6.325501 ^ _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.325501   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.121660   23.628340   library setup time
                                             23.628340   data required time
---------------------------------------------------------------------------------------------
                                             23.628340   data required time
                                             -6.325501   data arrival time
---------------------------------------------------------------------------------------------
                                             17.302837   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004026    0.401469    0.039556    6.134219 v _1376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0764_ (net)
                      0.401469    0.000000    6.134219 v _1377_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.209522    0.191283    6.325501 ^ _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.209522    0.000000    6.325501 ^ _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.325501   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.121660   23.628340   library setup time
                                             23.628340   data required time
---------------------------------------------------------------------------------------------
                                             23.628340   data required time
                                             -6.325501   data arrival time
---------------------------------------------------------------------------------------------
                                             17.302837   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _2018_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004220    0.488567    0.033480    6.128143 v _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.488567    0.000000    6.128143 v _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.193276    0.166698    6.294841 ^ _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.193276    0.000000    6.294841 ^ _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.294841   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.120115   23.629885   library setup time
                                             23.629885   data required time
---------------------------------------------------------------------------------------------
                                             23.629885   data required time
                                             -6.294841   data arrival time
---------------------------------------------------------------------------------------------
                                             17.335045   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    35    0.187536    2.087787    1.610426    1.610426 ^ _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pll_out (net)
                      2.087787    0.000000    1.610426 ^ pll_out (out)
                                              1.610426   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.610426   data arrival time
---------------------------------------------------------------------------------------------
                                             17.339573   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1243_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004220    0.405531    0.042993    6.137656 v _1243_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0648_ (net)
                      0.405531    0.000000    6.137656 v _1244_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.177462    0.153805    6.291461 ^ _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.177462    0.000000    6.291461 ^ _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.291461   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.118610   23.631390   library setup time
                                             23.631390   data required time
---------------------------------------------------------------------------------------------
                                             23.631390   data required time
                                             -6.291461   data arrival time
---------------------------------------------------------------------------------------------
                                             17.339928   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1330_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004220    0.405531    0.042993    6.137656 v _1330_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0724_ (net)
                      0.405531    0.000000    6.137656 v _1331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.177462    0.153805    6.291461 ^ _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.177462    0.000000    6.291461 ^ _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.291461   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.118610   23.631390   library setup time
                                             23.631390   data required time
---------------------------------------------------------------------------------------------
                                             23.631390   data required time
                                             -6.291461   data arrival time
---------------------------------------------------------------------------------------------
                                             17.339928   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1773_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002439    0.107093    0.187405    6.282068 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.107093    0.000000    6.282068 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.282068   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123015   23.626986   library setup time
                                             23.626986   data required time
---------------------------------------------------------------------------------------------
                                             23.626986   data required time
                                             -6.282068   data arrival time
---------------------------------------------------------------------------------------------
                                             17.344917   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1777_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002439    0.107093    0.187405    6.282068 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.107093    0.000000    6.282068 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.282068   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123015   23.626986   library setup time
                                             23.626986   data required time
---------------------------------------------------------------------------------------------
                                             23.626986   data required time
                                             -6.282068   data arrival time
---------------------------------------------------------------------------------------------
                                             17.344917   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _2005_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004166    0.487940    0.032717    6.127380 v _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.487940    0.000000    6.127380 v _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002439    0.139631    0.117919    6.245299 ^ _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.139631    0.000000    6.245299 ^ _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.245299   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.115011   23.634989   library setup time
                                             23.634989   data required time
---------------------------------------------------------------------------------------------
                                             23.634989   data required time
                                             -6.245299   data arrival time
---------------------------------------------------------------------------------------------
                                             17.389688   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 v input external delay
    45    0.203697    1.367079    0.819754    5.619755 v rst_n (in)
                                                         rst_n (net)
                      1.367079    0.000000    5.619755 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.619755   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.568112   23.181889   library setup time
                                             23.181889   data required time
---------------------------------------------------------------------------------------------
                                             23.181889   data required time
                                             -5.619755   data arrival time
---------------------------------------------------------------------------------------------
                                             17.562134   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.021542    0.270178    0.565424    0.565424 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.270178    0.000000    0.565424 ^ _2440_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.072910    0.834831    0.586196    1.151620 ^ _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         debug_dco_word[0] (net)
                      0.834831    0.000000    1.151620 ^ debug_dco_word[0] (out)
                                              1.151620   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.151620   data arrival time
---------------------------------------------------------------------------------------------
                                             17.798380   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.098358    1.110275    1.046876    1.046876 ^ _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[18] (net)
                      1.110275    0.000000    1.046876 ^ debug_dco_word[18] (out)
                                              1.046876   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.046876   data arrival time
---------------------------------------------------------------------------------------------
                                             17.903124   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094175    1.064374    1.020427    1.020427 ^ _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[8] (net)
                      1.064374    0.000000    1.020427 ^ debug_dco_word[8] (out)
                                              1.020427   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.020427   data arrival time
---------------------------------------------------------------------------------------------
                                             17.929573   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094149    1.064089    1.020263    1.020263 ^ _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[13] (net)
                      1.064089    0.000000    1.020263 ^ debug_dco_word[13] (out)
                                              1.020263   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.020263   data arrival time
---------------------------------------------------------------------------------------------
                                             17.929737   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094149    1.064089    1.020263    1.020263 ^ _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[17] (net)
                      1.064089    0.000000    1.020263 ^ debug_dco_word[17] (out)
                                              1.020263   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.020263   data arrival time
---------------------------------------------------------------------------------------------
                                             17.929737   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094149    1.064089    1.020263    1.020263 ^ _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[21] (net)
                      1.064089    0.000000    1.020263 ^ debug_dco_word[21] (out)
                                              1.020263   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.020263   data arrival time
---------------------------------------------------------------------------------------------
                                             17.929737   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093852    1.060830    1.018385    1.018385 ^ _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[11] (net)
                      1.060830    0.000000    1.018385 ^ debug_dco_word[11] (out)
                                              1.018385   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.018385   data arrival time
---------------------------------------------------------------------------------------------
                                             17.931614   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093690    1.059052    1.017360    1.017360 ^ _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[9] (net)
                      1.059052    0.000000    1.017360 ^ debug_dco_word[9] (out)
                                              1.017360   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.017360   data arrival time
---------------------------------------------------------------------------------------------
                                             17.932638   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093620    1.058284    1.016918    1.016918 ^ _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[14] (net)
                      1.058284    0.000000    1.016918 ^ debug_dco_word[14] (out)
                                              1.016918   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.016918   data arrival time
---------------------------------------------------------------------------------------------
                                             17.933081   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093620    1.058284    1.016918    1.016918 ^ _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[26] (net)
                      1.058284    0.000000    1.016918 ^ debug_dco_word[26] (out)
                                              1.016918   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.016918   data arrival time
---------------------------------------------------------------------------------------------
                                             17.933081   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093620    1.058284    1.016918    1.016918 ^ _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[6] (net)
                      1.058284    0.000000    1.016918 ^ debug_dco_word[6] (out)
                                              1.016918   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.016918   data arrival time
---------------------------------------------------------------------------------------------
                                             17.933081   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093574    1.057779    1.016627    1.016627 ^ _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[22] (net)
                      1.057779    0.000000    1.016627 ^ debug_dco_word[22] (out)
                                              1.016627   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.016627   data arrival time
---------------------------------------------------------------------------------------------
                                             17.933372   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091763    1.037907    1.005176    1.005176 ^ _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[5] (net)
                      1.037907    0.000000    1.005176 ^ debug_dco_word[5] (out)
                                              1.005176   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.005176   data arrival time
---------------------------------------------------------------------------------------------
                                             17.944822   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091534    1.035394    1.003728    1.003728 ^ _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[29] (net)
                      1.035394    0.000000    1.003728 ^ debug_dco_word[29] (out)
                                              1.003728   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.003728   data arrival time
---------------------------------------------------------------------------------------------
                                             17.946270   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091474    1.034736    1.003349    1.003349 ^ _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[19] (net)
                      1.034736    0.000000    1.003349 ^ debug_dco_word[19] (out)
                                              1.003349   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.003349   data arrival time
---------------------------------------------------------------------------------------------
                                             17.946651   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089542    1.013547    0.991149    0.991149 ^ _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[7] (net)
                      1.013547    0.000000    0.991149 ^ debug_dco_word[7] (out)
                                              0.991149   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.991149   data arrival time
---------------------------------------------------------------------------------------------
                                             17.958851   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089403    1.012025    0.990274    0.990274 ^ _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[10] (net)
                      1.012025    0.000000    0.990274 ^ debug_dco_word[10] (out)
                                              0.990274   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.990274   data arrival time
---------------------------------------------------------------------------------------------
                                             17.959724   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089403    1.012025    0.990274    0.990274 ^ _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[20] (net)
                      1.012025    0.000000    0.990274 ^ debug_dco_word[20] (out)
                                              0.990274   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.990274   data arrival time
---------------------------------------------------------------------------------------------
                                             17.959724   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089403    1.012025    0.990274    0.990274 ^ _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[3] (net)
                      1.012025    0.000000    0.990274 ^ debug_dco_word[3] (out)
                                              0.990274   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.990274   data arrival time
---------------------------------------------------------------------------------------------
                                             17.959724   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089400    1.011992    0.990256    0.990256 ^ _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[28] (net)
                      1.011992    0.000000    0.990256 ^ debug_dco_word[28] (out)
                                              0.990256   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.990256   data arrival time
---------------------------------------------------------------------------------------------
                                             17.959743   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089347    1.011411    0.989922    0.989922 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.011411    0.000000    0.989922 ^ debug_dco_word[1] (out)
                                              0.989922   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.989922   data arrival time
---------------------------------------------------------------------------------------------
                                             17.960077   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089343    1.011368    0.989897    0.989897 ^ _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[12] (net)
                      1.011368    0.000000    0.989897 ^ debug_dco_word[12] (out)
                                              0.989897   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.989897   data arrival time
---------------------------------------------------------------------------------------------
                                             17.960104   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.089284    1.010722    0.989526    0.989526 ^ _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[15] (net)
                      1.010722    0.000000    0.989526 ^ debug_dco_word[15] (out)
                                              0.989526   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.989526   data arrival time
---------------------------------------------------------------------------------------------
                                             17.960474   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088832    1.005772    0.986682    0.986682 ^ _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[16] (net)
                      1.005772    0.000000    0.986682 ^ debug_dco_word[16] (out)
                                              0.986682   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.986682   data arrival time
---------------------------------------------------------------------------------------------
                                             17.963316   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088832    1.005772    0.986682    0.986682 ^ _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[24] (net)
                      1.005772    0.000000    0.986682 ^ debug_dco_word[24] (out)
                                              0.986682   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.986682   data arrival time
---------------------------------------------------------------------------------------------
                                             17.963316   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087739    0.993803    0.979806    0.979806 ^ _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[30] (net)
                      0.993803    0.000000    0.979806 ^ debug_dco_word[30] (out)
                                              0.979806   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.979806   data arrival time
---------------------------------------------------------------------------------------------
                                             17.970194   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087736    0.993770    0.979787    0.979787 ^ _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[2] (net)
                      0.993770    0.000000    0.979787 ^ debug_dco_word[2] (out)
                                              0.979787   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.979787   data arrival time
---------------------------------------------------------------------------------------------
                                             17.970213   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087736    0.993770    0.979787    0.979787 ^ _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[4] (net)
                      0.993770    0.000000    0.979787 ^ debug_dco_word[4] (out)
                                              0.979787   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.979787   data arrival time
---------------------------------------------------------------------------------------------
                                             17.970213   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.086350    0.978593    0.971067    0.971067 ^ _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[27] (net)
                      0.978593    0.000000    0.971067 ^ debug_dco_word[27] (out)
                                              0.971067   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.971067   data arrival time
---------------------------------------------------------------------------------------------
                                             17.978933   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085064    0.964511    0.962977    0.962977 ^ _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[23] (net)
                      0.964511    0.000000    0.962977 ^ debug_dco_word[23] (out)
                                              0.962977   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.962977   data arrival time
---------------------------------------------------------------------------------------------
                                             17.987022   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.084922    0.962956    0.962084    0.962084 ^ _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[25] (net)
                      0.962956    0.000000    0.962084 ^ debug_dco_word[25] (out)
                                              0.962084   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.962084   data arrival time
---------------------------------------------------------------------------------------------
                                             17.987915   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.084914    0.962868    0.962033    0.962033 ^ _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[31] (net)
                      0.962868    0.000000    0.962033 ^ debug_dco_word[31] (out)
                                              0.962033   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.962033   data arrival time
---------------------------------------------------------------------------------------------
                                             17.987965   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.077076    0.877039    0.912723    0.912723 ^ _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lock_detect (net)
                      0.877039    0.000000    0.912723 ^ lock_detect (out)
                                              0.912723   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.912723   data arrival time
---------------------------------------------------------------------------------------------
                                             18.037275   slack (MET)



