#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000028d3740 .scope module, "CPUTester" "CPUTester" 2 1;
 .timescale 0 0;
v0000000002965a40_0 .var "clk", 0 0;
v0000000002966260_0 .var/i "index", 31 0;
v0000000002965ae0_0 .var "reset", 0 0;
S_00000000028c8e10 .scope module, "CPU_Test1" "mipsCPUData1" 2 11, 3 1 0, S_00000000028d3740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002957160_0 .net *"_s7", 3 0, L_00000000029ca840;  1 drivers
v00000000029569e0_0 .net "aluCode", 2 0, v00000000028baad0_0;  1 drivers
v0000000002956f80_0 .net "aluMuxOut", 31 0, v00000000028bad50_0;  1 drivers
v0000000002956bc0_0 .net "aluOut", 31 0, v0000000002956080_0;  1 drivers
v0000000002955b80_0 .net "aluSource", 0 0, v00000000028bab70_0;  1 drivers
v0000000002956c60_0 .net "andOut", 0 0, v0000000002955ae0_0;  1 drivers
v0000000002956a80_0 .net "branch", 0 0, v000000000286b990_0;  1 drivers
v0000000002956b20_0 .net "branchAddOut", 31 0, v0000000002955720_0;  1 drivers
v0000000002957200_0 .net "branchMuxOut", 31 0, v00000000028bc650_0;  1 drivers
v0000000002956ee0_0 .net "clk", 0 0, v0000000002965a40_0;  1 drivers
v0000000002956d00_0 .net "instruction", 31 0, L_00000000029661c0;  1 drivers
v0000000002955c20_0 .net "jump", 0 0, v000000000286bc10_0;  1 drivers
v0000000002956da0_0 .net "memRead", 0 0, v000000000286af90_0;  1 drivers
v0000000002955e00_0 .net "memWrite", 0 0, v00000000028325b0_0;  1 drivers
v000000000295a180_0 .net "mem_to_reg", 0 0, v0000000002954890_0;  1 drivers
v000000000295a2c0_0 .net "next", 31 0, v0000000002955330_0;  1 drivers
v0000000002959780_0 .net "pcAdd4", 31 0, L_00000000029cbc40;  1 drivers
v0000000002958ec0_0 .net "pcOut", 31 0, v0000000002954d90_0;  1 drivers
v0000000002958c40_0 .net "ramMuxOut", 31 0, v0000000002953530_0;  1 drivers
v000000000295a0e0_0 .net "ramOut", 31 0, v0000000002955680_0;  1 drivers
v0000000002958f60_0 .net "regMuxOut", 4 0, v0000000002953670_0;  1 drivers
v000000000295a360_0 .net "regOutA", 31 0, v0000000002954750_0;  1 drivers
v00000000029598c0_0 .net "regOutB", 31 0, v00000000029544d0_0;  1 drivers
v0000000002958ba0_0 .net "reg_dst", 0 0, v0000000002955290_0;  1 drivers
v0000000002958560_0 .net "reg_write", 0 0, v0000000002953d50_0;  1 drivers
v00000000029590a0_0 .net "reset", 0 0, v0000000002965ae0_0;  1 drivers
v0000000002959fa0_0 .net "shftLeft28Out", 27 0, v0000000002956580_0;  1 drivers
v0000000002958920_0 .net "shftLeftOut", 31 0, v00000000029561c0_0;  1 drivers
v0000000002959500_0 .net "signExtOut", 31 0, v0000000002955900_0;  1 drivers
v00000000029595a0_0 .net "unSign", 0 0, v0000000002953990_0;  1 drivers
v0000000002958ce0_0 .net "zFlag", 0 0, v0000000002955d60_0;  1 drivers
L_0000000002966300 .part L_00000000029661c0, 26, 6;
L_00000000029c96c0 .part L_00000000029661c0, 16, 5;
L_00000000029ca7a0 .part L_00000000029661c0, 11, 5;
L_00000000029ca840 .part L_00000000029cbc40, 28, 4;
L_00000000029ca340 .concat [ 28 4 0 0], v0000000002956580_0, L_00000000029ca840;
L_00000000029c9d00 .part L_00000000029661c0, 21, 5;
L_00000000029c9b20 .part L_00000000029661c0, 16, 5;
L_00000000029ca160 .part L_00000000029661c0, 0, 6;
L_00000000029cb4c0 .part L_00000000029661c0, 0, 16;
L_00000000029cb560 .part L_00000000029661c0, 0, 26;
S_000000000284efb0 .scope module, "ALU_Mux" "mux32" 3 74, 4 23 0, S_00000000028c8e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028bc290_0 .net "one", 31 0, v0000000002955900_0;  alias, 1 drivers
v00000000028bad50_0 .var "result", 31 0;
v00000000028bb1b0_0 .net "s", 0 0, v00000000028bab70_0;  alias, 1 drivers
v00000000028bc330_0 .net "zero", 31 0, v00000000029544d0_0;  alias, 1 drivers
E_00000000028f39d0 .event edge, v00000000028bb1b0_0, v00000000028bc330_0, v00000000028bc290_0;
S_00000000028ffd60 .scope module, "Branch_Mux" "mux32" 3 76, 4 23 0, S_00000000028c8e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028bc470_0 .net "one", 31 0, v0000000002955720_0;  alias, 1 drivers
v00000000028bc650_0 .var "result", 31 0;
v00000000028bc830_0 .net "s", 0 0, v0000000002955ae0_0;  alias, 1 drivers
v00000000028bc970_0 .net "zero", 31 0, L_00000000029cbc40;  alias, 1 drivers
E_00000000028f3f90 .event edge, v00000000028bc830_0, v00000000028bc970_0, v00000000028bc470_0;
S_00000000028ffee0 .scope module, "Control_Unit" "control" 3 67, 5 1 0, S_00000000028c8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v00000000028baad0_0 .var "aluCode", 2 0;
v00000000028bab70_0 .var "alu_src", 0 0;
v000000000286b990_0 .var "branch", 0 0;
v000000000286b2b0_0 .net "clk", 0 0, v0000000002965a40_0;  alias, 1 drivers
v000000000286bc10_0 .var "jump", 0 0;
v000000000286af90_0 .var "memRead", 0 0;
v00000000028325b0_0 .var "memWrite", 0 0;
v0000000002954890_0 .var "mem_to_reg", 0 0;
v0000000002955010_0 .net "opcode", 5 0, L_0000000002966300;  1 drivers
v0000000002955290_0 .var "reg_dst", 0 0;
v0000000002953d50_0 .var "reg_write", 0 0;
v0000000002954ed0_0 .net "reset", 0 0, v0000000002965ae0_0;  alias, 1 drivers
v0000000002953990_0 .var "unSign", 0 0;
E_00000000028f3690 .event edge, v0000000002954ed0_0, v0000000002955010_0;
S_0000000000873940 .scope module, "Instruction_Memory" "instructMemTest1" 3 64, 5 234 0, S_00000000028c8e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v00000000029537b0_0 .net "Enable", 0 0, v0000000002965a40_0;  alias, 1 drivers
v0000000002953cb0_0 .net "Instruction", 31 0, L_00000000029661c0;  alias, 1 drivers
v0000000002954570 .array "Mem", 511 0, 7 0;
v00000000029546b0_0 .net "PC", 31 0, v0000000002954d90_0;  alias, 1 drivers
v00000000029550b0_0 .net *"_s0", 7 0, L_0000000002965ea0;  1 drivers
v0000000002954b10_0 .net *"_s10", 32 0, L_00000000029652c0;  1 drivers
v0000000002953e90_0 .net *"_s12", 7 0, L_00000000029654a0;  1 drivers
v0000000002953f30_0 .net *"_s14", 32 0, L_0000000002965540;  1 drivers
L_0000000002971598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002954930_0 .net *"_s17", 0 0, L_0000000002971598;  1 drivers
L_00000000029715e0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000002954430_0 .net/2u *"_s18", 32 0, L_00000000029715e0;  1 drivers
v0000000002953df0_0 .net *"_s2", 7 0, L_00000000029659a0;  1 drivers
v0000000002954a70_0 .net *"_s20", 32 0, L_0000000002965d60;  1 drivers
v00000000029538f0_0 .net *"_s22", 7 0, L_0000000002965e00;  1 drivers
v0000000002953ad0_0 .net *"_s24", 32 0, L_0000000002966120;  1 drivers
L_0000000002971628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029551f0_0 .net *"_s27", 0 0, L_0000000002971628;  1 drivers
L_0000000002971670 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000002953a30_0 .net/2u *"_s28", 32 0, L_0000000002971670;  1 drivers
v0000000002954f70_0 .net *"_s30", 32 0, L_0000000002965f40;  1 drivers
v0000000002953850_0 .net *"_s4", 32 0, L_0000000002965cc0;  1 drivers
L_0000000002971508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002953b70_0 .net *"_s7", 0 0, L_0000000002971508;  1 drivers
L_0000000002971550 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002955150_0 .net/2u *"_s8", 32 0, L_0000000002971550;  1 drivers
L_0000000002965ea0 .array/port v0000000002954570, v0000000002954d90_0;
L_00000000029659a0 .array/port v0000000002954570, L_00000000029652c0;
L_0000000002965cc0 .concat [ 32 1 0 0], v0000000002954d90_0, L_0000000002971508;
L_00000000029652c0 .arith/sum 33, L_0000000002965cc0, L_0000000002971550;
L_00000000029654a0 .array/port v0000000002954570, L_0000000002965d60;
L_0000000002965540 .concat [ 32 1 0 0], v0000000002954d90_0, L_0000000002971598;
L_0000000002965d60 .arith/sum 33, L_0000000002965540, L_00000000029715e0;
L_0000000002965e00 .array/port v0000000002954570, L_0000000002965f40;
L_0000000002966120 .concat [ 32 1 0 0], v0000000002954d90_0, L_0000000002971628;
L_0000000002965f40 .arith/sum 33, L_0000000002966120, L_0000000002971670;
L_00000000029661c0 .concat [ 8 8 8 8], L_0000000002965e00, L_00000000029654a0, L_00000000029659a0, L_0000000002965ea0;
S_0000000000873ac0 .scope module, "Jump_Mux" "mux32" 3 77, 4 23 0, S_00000000028c8e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002954070_0 .net "one", 31 0, L_00000000029ca340;  1 drivers
v0000000002955330_0 .var "result", 31 0;
v0000000002954110_0 .net "s", 0 0, v000000000286bc10_0;  alias, 1 drivers
v0000000002953710_0 .net "zero", 31 0, v00000000028bc650_0;  alias, 1 drivers
E_00000000028f52d0 .event edge, v000000000286bc10_0, v00000000028bc650_0, v0000000002954070_0;
S_00000000008677c0 .scope module, "Program_Counter" "ProgramCounter" 3 60, 5 333 0, S_00000000028c8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v0000000002954250_0 .net "Clk", 0 0, v0000000002965a40_0;  alias, 1 drivers
v00000000029535d0_0 .net "PCNext", 31 0, v0000000002955330_0;  alias, 1 drivers
v0000000002954d90_0 .var "PCResult", 31 0;
v0000000002953fd0_0 .net "Reset", 0 0, v0000000002965ae0_0;  alias, 1 drivers
E_00000000028f4950 .event posedge, v000000000286b2b0_0;
S_0000000000867940 .scope module, "RAM_Mux" "mux32" 3 75, 4 23 0, S_00000000028c8e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002953490_0 .net "one", 31 0, v0000000002956080_0;  alias, 1 drivers
v0000000002953530_0 .var "result", 31 0;
v0000000002954390_0 .net "s", 0 0, v0000000002954890_0;  alias, 1 drivers
v00000000029541b0_0 .net "zero", 31 0, v0000000002955680_0;  alias, 1 drivers
E_00000000028f4990 .event edge, v0000000002954890_0, v00000000029541b0_0, v0000000002953490_0;
S_000000000085c680 .scope module, "Register_File" "RegisterFile" 3 80, 6 1 0, S_00000000028c8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v00000000029542f0_0 .net "A_Address", 4 0, L_00000000029c9d00;  1 drivers
v0000000002954750_0 .var "A_Data", 31 0;
v0000000002953c10_0 .net "B_Address", 4 0, L_00000000029c9b20;  1 drivers
v00000000029544d0_0 .var "B_Data", 31 0;
v00000000029547f0_0 .net "C_Address", 4 0, v0000000002953670_0;  alias, 1 drivers
v0000000002954610_0 .net "C_Data", 31 0, v0000000002953530_0;  alias, 1 drivers
v00000000029549d0_0 .net "Clk", 0 0, v0000000002965a40_0;  alias, 1 drivers
v0000000002954bb0 .array "Registers", 31 0, 31 0;
v0000000002954c50_0 .net "Write", 0 0, v0000000002954890_0;  alias, 1 drivers
v0000000002954bb0_0 .array/port v0000000002954bb0, 0;
v0000000002954bb0_1 .array/port v0000000002954bb0, 1;
v0000000002954bb0_2 .array/port v0000000002954bb0, 2;
E_00000000028f5210/0 .event edge, v00000000029542f0_0, v0000000002954bb0_0, v0000000002954bb0_1, v0000000002954bb0_2;
v0000000002954bb0_3 .array/port v0000000002954bb0, 3;
v0000000002954bb0_4 .array/port v0000000002954bb0, 4;
v0000000002954bb0_5 .array/port v0000000002954bb0, 5;
v0000000002954bb0_6 .array/port v0000000002954bb0, 6;
E_00000000028f5210/1 .event edge, v0000000002954bb0_3, v0000000002954bb0_4, v0000000002954bb0_5, v0000000002954bb0_6;
v0000000002954bb0_7 .array/port v0000000002954bb0, 7;
v0000000002954bb0_8 .array/port v0000000002954bb0, 8;
v0000000002954bb0_9 .array/port v0000000002954bb0, 9;
v0000000002954bb0_10 .array/port v0000000002954bb0, 10;
E_00000000028f5210/2 .event edge, v0000000002954bb0_7, v0000000002954bb0_8, v0000000002954bb0_9, v0000000002954bb0_10;
v0000000002954bb0_11 .array/port v0000000002954bb0, 11;
v0000000002954bb0_12 .array/port v0000000002954bb0, 12;
v0000000002954bb0_13 .array/port v0000000002954bb0, 13;
v0000000002954bb0_14 .array/port v0000000002954bb0, 14;
E_00000000028f5210/3 .event edge, v0000000002954bb0_11, v0000000002954bb0_12, v0000000002954bb0_13, v0000000002954bb0_14;
v0000000002954bb0_15 .array/port v0000000002954bb0, 15;
v0000000002954bb0_16 .array/port v0000000002954bb0, 16;
v0000000002954bb0_17 .array/port v0000000002954bb0, 17;
v0000000002954bb0_18 .array/port v0000000002954bb0, 18;
E_00000000028f5210/4 .event edge, v0000000002954bb0_15, v0000000002954bb0_16, v0000000002954bb0_17, v0000000002954bb0_18;
v0000000002954bb0_19 .array/port v0000000002954bb0, 19;
v0000000002954bb0_20 .array/port v0000000002954bb0, 20;
v0000000002954bb0_21 .array/port v0000000002954bb0, 21;
v0000000002954bb0_22 .array/port v0000000002954bb0, 22;
E_00000000028f5210/5 .event edge, v0000000002954bb0_19, v0000000002954bb0_20, v0000000002954bb0_21, v0000000002954bb0_22;
v0000000002954bb0_23 .array/port v0000000002954bb0, 23;
v0000000002954bb0_24 .array/port v0000000002954bb0, 24;
v0000000002954bb0_25 .array/port v0000000002954bb0, 25;
v0000000002954bb0_26 .array/port v0000000002954bb0, 26;
E_00000000028f5210/6 .event edge, v0000000002954bb0_23, v0000000002954bb0_24, v0000000002954bb0_25, v0000000002954bb0_26;
v0000000002954bb0_27 .array/port v0000000002954bb0, 27;
v0000000002954bb0_28 .array/port v0000000002954bb0, 28;
v0000000002954bb0_29 .array/port v0000000002954bb0, 29;
v0000000002954bb0_30 .array/port v0000000002954bb0, 30;
E_00000000028f5210/7 .event edge, v0000000002954bb0_27, v0000000002954bb0_28, v0000000002954bb0_29, v0000000002954bb0_30;
v0000000002954bb0_31 .array/port v0000000002954bb0, 31;
E_00000000028f5210/8 .event edge, v0000000002954bb0_31, v0000000002953c10_0;
E_00000000028f5210 .event/or E_00000000028f5210/0, E_00000000028f5210/1, E_00000000028f5210/2, E_00000000028f5210/3, E_00000000028f5210/4, E_00000000028f5210/5, E_00000000028f5210/6, E_00000000028f5210/7, E_00000000028f5210/8;
S_00000000008bf560 .scope module, "Register_Mux" "mux4" 3 73, 4 13 0, S_00000000028c8e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v0000000002954cf0_0 .net "one", 4 0, L_00000000029ca7a0;  1 drivers
v0000000002953670_0 .var "result", 4 0;
v0000000002954e30_0 .net "s", 0 0, v0000000002955290_0;  alias, 1 drivers
v0000000002956440_0 .net "zero", 4 0, L_00000000029c96c0;  1 drivers
E_00000000028f49d0 .event edge, v0000000002955290_0, v0000000002956440_0, v0000000002954cf0_0;
S_00000000008bf6e0 .scope module, "addFour" "addplus4" 3 93, 7 3 0, S_00000000028c8e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_00000000029716b8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000029572a0_0 .net/2u *"_s0", 31 0, L_00000000029716b8;  1 drivers
v0000000002956e40_0 .net "pc", 31 0, v0000000002954d90_0;  alias, 1 drivers
v0000000002956120_0 .net "result", 31 0, L_00000000029cbc40;  alias, 1 drivers
L_00000000029cbc40 .arith/sum 32, v0000000002954d90_0, L_00000000029716b8;
S_00000000008b3c10 .scope module, "adder" "adder" 3 94, 7 8 0, S_00000000028c8e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v0000000002956300_0 .net "entry0", 31 0, v00000000029561c0_0;  alias, 1 drivers
v0000000002957340_0 .net "entry1", 31 0, L_00000000029cbc40;  alias, 1 drivers
v0000000002955720_0 .var "result", 31 0;
E_00000000028f53d0 .event edge, v0000000002956300_0, v00000000028bc970_0;
S_00000000008b3d90 .scope module, "alu" "ALU" 3 83, 8 1 0, S_00000000028c8e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v0000000002956080_0 .var "Result", 31 0;
v00000000029554a0_0 .net "a", 31 0, v0000000002954750_0;  alias, 1 drivers
v00000000029566c0_0 .net "aluCode", 2 0, v00000000028baad0_0;  alias, 1 drivers
v00000000029568a0_0 .net "b", 31 0, v00000000028bad50_0;  alias, 1 drivers
v0000000002957020_0 .var/i "counter", 31 0;
v0000000002955f40_0 .var/i "index", 31 0;
v0000000002956800_0 .net "operation", 5 0, L_00000000029ca160;  1 drivers
v0000000002955cc0_0 .var "tempVar", 31 0;
v00000000029563a0_0 .var/i "var", 31 0;
v0000000002955d60_0 .var "zeroFlag", 0 0;
E_00000000028f4a90 .event edge, v0000000002956800_0, v00000000028bad50_0, v0000000002954750_0;
S_0000000000896720 .scope module, "ram" "RAM" 3 86, 9 1 0, S_00000000028c8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_00000000028c8f90 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_00000000028c8fc8 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_00000000028c9000 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v0000000002955ea0_0 .net "address", 31 0, v0000000002956080_0;  alias, 1 drivers
v0000000002956760_0 .net "clk", 0 0, v0000000002965a40_0;  alias, 1 drivers
v00000000029555e0_0 .net "dataIn", 31 0, v00000000029544d0_0;  alias, 1 drivers
v0000000002955540 .array "mem", 31 0, 31 0;
v0000000002955680_0 .var "output_destination", 31 0;
v00000000029557c0_0 .net "read", 0 0, v000000000286af90_0;  alias, 1 drivers
v00000000029564e0_0 .net "write", 0 0, v00000000028325b0_0;  alias, 1 drivers
S_00000000008968a0 .scope module, "shftJump" "shftLeft28" 3 91, 7 20 0, S_00000000028c8e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v0000000002955860_0 .net "in", 25 0, L_00000000029cb560;  1 drivers
v0000000002956580_0 .var "result", 27 0;
E_00000000028f4a50 .event edge, v0000000002955860_0;
S_0000000002957630 .scope module, "shftLeft" "shftLeft" 3 92, 7 42 0, S_00000000028c8e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002956620_0 .net "in", 31 0, v0000000002955900_0;  alias, 1 drivers
v00000000029561c0_0 .var "result", 31 0;
E_00000000028f5d50 .event edge, v00000000028bc290_0;
S_00000000029577b0 .scope module, "signExt" "signExtender" 3 90, 7 27 0, S_00000000028c8e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002956940_0 .net "ins", 15 0, L_00000000029cb4c0;  1 drivers
v0000000002955900_0 .var "result", 31 0;
v0000000002955fe0_0 .var "tempOnes", 15 0;
v0000000002956260_0 .var "tempZero", 15 0;
v00000000029559a0_0 .net "unSign", 0 0, v0000000002953990_0;  alias, 1 drivers
E_00000000028f5810 .event edge, v0000000002956940_0;
S_00000000029574b0 .scope module, "simpleAND" "AND" 3 95, 7 14 0, S_00000000028c8e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v00000000029570c0_0 .net "Z_flag", 0 0, v0000000002955d60_0;  alias, 1 drivers
v0000000002955a40_0 .net "branch", 0 0, v000000000286b990_0;  alias, 1 drivers
v0000000002955ae0_0 .var "result", 0 0;
E_00000000028f6490 .event edge, v0000000002955d60_0, v000000000286b990_0;
S_0000000002957f30 .scope module, "CPU_Test2" "mipsCPUData2" 2 12, 3 106 0, S_00000000028d3740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v000000000295ea90_0 .net *"_s7", 3 0, L_00000000029c9da0;  1 drivers
v000000000295f0d0_0 .net "aluCode", 2 0, v0000000002959140_0;  1 drivers
v000000000295f2b0_0 .net "aluMuxOut", 31 0, v0000000002959960_0;  1 drivers
v000000000295f530_0 .net "aluOut", 31 0, v000000000295ab10_0;  1 drivers
v000000000295f350_0 .net "aluSource", 0 0, v0000000002958e20_0;  1 drivers
v0000000002960250_0 .net "andOut", 0 0, v000000000295fa30_0;  1 drivers
v000000000295ee50_0 .net "branch", 0 0, v0000000002959a00_0;  1 drivers
v000000000295f3f0_0 .net "branchAddOut", 31 0, v000000000295b290_0;  1 drivers
v000000000295e4f0_0 .net "branchMuxOut", 31 0, v00000000029584c0_0;  1 drivers
v000000000295fe90_0 .net "clk", 0 0, v0000000002965a40_0;  alias, 1 drivers
v000000000295fcb0_0 .net "instruction", 31 0, L_00000000029ca020;  1 drivers
v000000000295e630_0 .net "jump", 0 0, v0000000002959820_0;  1 drivers
v000000000295ed10_0 .net "memRead", 0 0, v00000000029591e0_0;  1 drivers
v00000000029602f0_0 .net "memWrite", 0 0, v00000000029596e0_0;  1 drivers
v000000000295f490_0 .net "mem_to_reg", 0 0, v0000000002959b40_0;  1 drivers
v000000000295f170_0 .net "next", 31 0, v000000000295b5b0_0;  1 drivers
v000000000295e6d0_0 .net "pcAdd4", 31 0, L_00000000029ca8e0;  1 drivers
v000000000295fd50_0 .net "pcOut", 31 0, v000000000295a890_0;  1 drivers
v000000000295ffd0_0 .net "ramMuxOut", 31 0, v000000000295a570_0;  1 drivers
v000000000295e950_0 .net "ramOut", 31 0, v000000000295ebd0_0;  1 drivers
v0000000002960110_0 .net "regMuxOut", 4 0, v000000000295b150_0;  1 drivers
v000000000295e770_0 .net "regOutA", 31 0, v000000000295a610_0;  1 drivers
v0000000002960390_0 .net "regOutB", 31 0, v000000000295bfb0_0;  1 drivers
v000000000295eb30_0 .net "reg_dst", 0 0, v0000000002959280_0;  1 drivers
v000000000295eef0_0 .net "reg_write", 0 0, v00000000029593c0_0;  1 drivers
v000000000295ef90_0 .net "reset", 0 0, v0000000002965ae0_0;  alias, 1 drivers
v000000000295f5d0_0 .net "shftLeft28Out", 27 0, v000000000295fb70_0;  1 drivers
v000000000295f030_0 .net "shftLeftOut", 31 0, v000000000295f8f0_0;  1 drivers
v000000000295f850_0 .net "signExtOut", 31 0, v000000000295e590_0;  1 drivers
v000000000295f670_0 .net "unSign", 0 0, v0000000002959be0_0;  1 drivers
v000000000295f710_0 .net "zFlag", 0 0, v000000000295b3d0_0;  1 drivers
L_00000000029ca2a0 .part L_00000000029ca020, 26, 6;
L_00000000029cade0 .part L_00000000029ca020, 16, 5;
L_00000000029cbce0 .part L_00000000029ca020, 11, 5;
L_00000000029c9da0 .part L_00000000029ca8e0, 28, 4;
L_00000000029cb880 .concat [ 28 4 0 0], v000000000295fb70_0, L_00000000029c9da0;
L_00000000029cba60 .part L_00000000029ca020, 21, 5;
L_00000000029caac0 .part L_00000000029ca020, 16, 5;
L_00000000029c9800 .part L_00000000029ca020, 0, 6;
L_00000000029cb240 .part L_00000000029ca020, 0, 16;
L_00000000029cab60 .part L_00000000029ca020, 0, 26;
S_0000000002957db0 .scope module, "ALU_Mux" "mux32" 3 179, 4 23 0, S_0000000002957f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002959aa0_0 .net "one", 31 0, v000000000295e590_0;  alias, 1 drivers
v0000000002959960_0 .var "result", 31 0;
v0000000002959640_0 .net "s", 0 0, v0000000002958e20_0;  alias, 1 drivers
v00000000029589c0_0 .net "zero", 31 0, v000000000295bfb0_0;  alias, 1 drivers
E_00000000028f63d0 .event edge, v0000000002959640_0, v00000000029589c0_0, v0000000002959aa0_0;
S_00000000029580b0 .scope module, "Branch_Mux" "mux32" 3 181, 4 23 0, S_0000000002957f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002959320_0 .net "one", 31 0, v000000000295b290_0;  alias, 1 drivers
v00000000029584c0_0 .var "result", 31 0;
v0000000002958600_0 .net "s", 0 0, v000000000295fa30_0;  alias, 1 drivers
v0000000002958d80_0 .net "zero", 31 0, L_00000000029ca8e0;  alias, 1 drivers
E_00000000028f5fd0 .event edge, v0000000002958600_0, v0000000002958d80_0, v0000000002959320_0;
S_0000000002958230 .scope module, "Control_Unit" "control" 3 172, 5 1 0, S_0000000002957f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v0000000002959140_0 .var "aluCode", 2 0;
v0000000002958e20_0 .var "alu_src", 0 0;
v0000000002959a00_0 .var "branch", 0 0;
v000000000295a220_0 .net "clk", 0 0, v0000000002965a40_0;  alias, 1 drivers
v0000000002959820_0 .var "jump", 0 0;
v00000000029591e0_0 .var "memRead", 0 0;
v00000000029596e0_0 .var "memWrite", 0 0;
v0000000002959b40_0 .var "mem_to_reg", 0 0;
v0000000002959000_0 .net "opcode", 5 0, L_00000000029ca2a0;  1 drivers
v0000000002959280_0 .var "reg_dst", 0 0;
v00000000029593c0_0 .var "reg_write", 0 0;
v0000000002958880_0 .net "reset", 0 0, v0000000002965ae0_0;  alias, 1 drivers
v0000000002959be0_0 .var "unSign", 0 0;
E_00000000028f5d10 .event edge, v0000000002954ed0_0, v0000000002959000_0;
S_0000000002957ab0 .scope module, "Instruction_Memory" "instructMemTest2" 3 169, 5 313 0, S_0000000002957f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v0000000002959c80_0 .net "Enable", 0 0, v0000000002965a40_0;  alias, 1 drivers
v0000000002958a60_0 .net "Instruction", 31 0, L_00000000029ca020;  alias, 1 drivers
v0000000002959460 .array "Mem", 511 0, 7 0;
v0000000002959d20_0 .net "PC", 31 0, v000000000295a890_0;  alias, 1 drivers
v0000000002959dc0_0 .net *"_s0", 7 0, L_00000000029ca200;  1 drivers
v0000000002959e60_0 .net *"_s10", 32 0, L_00000000029ca700;  1 drivers
v0000000002959f00_0 .net *"_s12", 7 0, L_00000000029cb1a0;  1 drivers
v000000000295a040_0 .net *"_s14", 32 0, L_00000000029c9a80;  1 drivers
L_0000000002971790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029586a0_0 .net *"_s17", 0 0, L_0000000002971790;  1 drivers
L_00000000029717d8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000002958740_0 .net/2u *"_s18", 32 0, L_00000000029717d8;  1 drivers
v00000000029587e0_0 .net *"_s2", 7 0, L_00000000029cad40;  1 drivers
v0000000002958b00_0 .net *"_s20", 32 0, L_00000000029c9bc0;  1 drivers
v000000000295bd30_0 .net *"_s22", 7 0, L_00000000029c9c60;  1 drivers
v000000000295af70_0 .net *"_s24", 32 0, L_00000000029cb740;  1 drivers
L_0000000002971820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000295a9d0_0 .net *"_s27", 0 0, L_0000000002971820;  1 drivers
L_0000000002971868 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000000000295a7f0_0 .net/2u *"_s28", 32 0, L_0000000002971868;  1 drivers
v000000000295bf10_0 .net *"_s30", 32 0, L_00000000029c9760;  1 drivers
v000000000295c050_0 .net *"_s4", 32 0, L_00000000029cbb00;  1 drivers
L_0000000002971700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000295a6b0_0 .net *"_s7", 0 0, L_0000000002971700;  1 drivers
L_0000000002971748 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000000000295be70_0 .net/2u *"_s8", 32 0, L_0000000002971748;  1 drivers
L_00000000029ca200 .array/port v0000000002959460, v000000000295a890_0;
L_00000000029cad40 .array/port v0000000002959460, L_00000000029ca700;
L_00000000029cbb00 .concat [ 32 1 0 0], v000000000295a890_0, L_0000000002971700;
L_00000000029ca700 .arith/sum 33, L_00000000029cbb00, L_0000000002971748;
L_00000000029cb1a0 .array/port v0000000002959460, L_00000000029c9bc0;
L_00000000029c9a80 .concat [ 32 1 0 0], v000000000295a890_0, L_0000000002971790;
L_00000000029c9bc0 .arith/sum 33, L_00000000029c9a80, L_00000000029717d8;
L_00000000029c9c60 .array/port v0000000002959460, L_00000000029c9760;
L_00000000029cb740 .concat [ 32 1 0 0], v000000000295a890_0, L_0000000002971820;
L_00000000029c9760 .arith/sum 33, L_00000000029cb740, L_0000000002971868;
L_00000000029ca020 .concat [ 8 8 8 8], L_00000000029c9c60, L_00000000029cb1a0, L_00000000029cad40, L_00000000029ca200;
S_0000000002957930 .scope module, "Jump_Mux" "mux32" 3 182, 4 23 0, S_0000000002957f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000295acf0_0 .net "one", 31 0, L_00000000029cb880;  1 drivers
v000000000295b5b0_0 .var "result", 31 0;
v000000000295bb50_0 .net "s", 0 0, v0000000002959820_0;  alias, 1 drivers
v000000000295c230_0 .net "zero", 31 0, v00000000029584c0_0;  alias, 1 drivers
E_00000000028f5790 .event edge, v0000000002959820_0, v00000000029584c0_0, v000000000295acf0_0;
S_0000000002957c30 .scope module, "Program_Counter" "ProgramCounter" 3 165, 5 333 0, S_0000000002957f30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v000000000295b8d0_0 .net "Clk", 0 0, v0000000002965a40_0;  alias, 1 drivers
v000000000295bab0_0 .net "PCNext", 31 0, v000000000295b5b0_0;  alias, 1 drivers
v000000000295a890_0 .var "PCResult", 31 0;
v000000000295bbf0_0 .net "Reset", 0 0, v0000000002965ae0_0;  alias, 1 drivers
S_000000000295c960 .scope module, "RAM_Mux" "mux32" 3 180, 4 23 0, S_0000000002957f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000295ad90_0 .net "one", 31 0, v000000000295ab10_0;  alias, 1 drivers
v000000000295a570_0 .var "result", 31 0;
v000000000295c0f0_0 .net "s", 0 0, v0000000002959b40_0;  alias, 1 drivers
v000000000295bc90_0 .net "zero", 31 0, v000000000295ebd0_0;  alias, 1 drivers
E_00000000028f6390 .event edge, v0000000002959b40_0, v000000000295bc90_0, v000000000295ad90_0;
S_000000000295dce0 .scope module, "Register_File" "RegisterFile" 3 185, 6 1 0, S_0000000002957f30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v000000000295ae30_0 .net "A_Address", 4 0, L_00000000029cba60;  1 drivers
v000000000295a610_0 .var "A_Data", 31 0;
v000000000295c2d0_0 .net "B_Address", 4 0, L_00000000029caac0;  1 drivers
v000000000295bfb0_0 .var "B_Data", 31 0;
v000000000295b510_0 .net "C_Address", 4 0, v000000000295b150_0;  alias, 1 drivers
v000000000295a750_0 .net "C_Data", 31 0, v000000000295a570_0;  alias, 1 drivers
v000000000295bdd0_0 .net "Clk", 0 0, v0000000002965a40_0;  alias, 1 drivers
v000000000295a930 .array "Registers", 31 0, 31 0;
v000000000295b830_0 .net "Write", 0 0, v0000000002959b40_0;  alias, 1 drivers
v000000000295a930_0 .array/port v000000000295a930, 0;
v000000000295a930_1 .array/port v000000000295a930, 1;
v000000000295a930_2 .array/port v000000000295a930, 2;
E_00000000028f5e10/0 .event edge, v000000000295ae30_0, v000000000295a930_0, v000000000295a930_1, v000000000295a930_2;
v000000000295a930_3 .array/port v000000000295a930, 3;
v000000000295a930_4 .array/port v000000000295a930, 4;
v000000000295a930_5 .array/port v000000000295a930, 5;
v000000000295a930_6 .array/port v000000000295a930, 6;
E_00000000028f5e10/1 .event edge, v000000000295a930_3, v000000000295a930_4, v000000000295a930_5, v000000000295a930_6;
v000000000295a930_7 .array/port v000000000295a930, 7;
v000000000295a930_8 .array/port v000000000295a930, 8;
v000000000295a930_9 .array/port v000000000295a930, 9;
v000000000295a930_10 .array/port v000000000295a930, 10;
E_00000000028f5e10/2 .event edge, v000000000295a930_7, v000000000295a930_8, v000000000295a930_9, v000000000295a930_10;
v000000000295a930_11 .array/port v000000000295a930, 11;
v000000000295a930_12 .array/port v000000000295a930, 12;
v000000000295a930_13 .array/port v000000000295a930, 13;
v000000000295a930_14 .array/port v000000000295a930, 14;
E_00000000028f5e10/3 .event edge, v000000000295a930_11, v000000000295a930_12, v000000000295a930_13, v000000000295a930_14;
v000000000295a930_15 .array/port v000000000295a930, 15;
v000000000295a930_16 .array/port v000000000295a930, 16;
v000000000295a930_17 .array/port v000000000295a930, 17;
v000000000295a930_18 .array/port v000000000295a930, 18;
E_00000000028f5e10/4 .event edge, v000000000295a930_15, v000000000295a930_16, v000000000295a930_17, v000000000295a930_18;
v000000000295a930_19 .array/port v000000000295a930, 19;
v000000000295a930_20 .array/port v000000000295a930, 20;
v000000000295a930_21 .array/port v000000000295a930, 21;
v000000000295a930_22 .array/port v000000000295a930, 22;
E_00000000028f5e10/5 .event edge, v000000000295a930_19, v000000000295a930_20, v000000000295a930_21, v000000000295a930_22;
v000000000295a930_23 .array/port v000000000295a930, 23;
v000000000295a930_24 .array/port v000000000295a930, 24;
v000000000295a930_25 .array/port v000000000295a930, 25;
v000000000295a930_26 .array/port v000000000295a930, 26;
E_00000000028f5e10/6 .event edge, v000000000295a930_23, v000000000295a930_24, v000000000295a930_25, v000000000295a930_26;
v000000000295a930_27 .array/port v000000000295a930, 27;
v000000000295a930_28 .array/port v000000000295a930, 28;
v000000000295a930_29 .array/port v000000000295a930, 29;
v000000000295a930_30 .array/port v000000000295a930, 30;
E_00000000028f5e10/7 .event edge, v000000000295a930_27, v000000000295a930_28, v000000000295a930_29, v000000000295a930_30;
v000000000295a930_31 .array/port v000000000295a930, 31;
E_00000000028f5e10/8 .event edge, v000000000295a930_31, v000000000295c2d0_0;
E_00000000028f5e10 .event/or E_00000000028f5e10/0, E_00000000028f5e10/1, E_00000000028f5e10/2, E_00000000028f5e10/3, E_00000000028f5e10/4, E_00000000028f5e10/5, E_00000000028f5e10/6, E_00000000028f5e10/7, E_00000000028f5e10/8;
S_000000000295c7e0 .scope module, "Register_Mux" "mux4" 3 178, 4 13 0, S_0000000002957f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v000000000295c370_0 .net "one", 4 0, L_00000000029cbce0;  1 drivers
v000000000295b150_0 .var "result", 4 0;
v000000000295b650_0 .net "s", 0 0, v0000000002959280_0;  alias, 1 drivers
v000000000295c190_0 .net "zero", 4 0, L_00000000029cade0;  1 drivers
E_00000000028f5ed0 .event edge, v0000000002959280_0, v000000000295c190_0, v000000000295c370_0;
S_000000000295cae0 .scope module, "addFour" "addplus4" 3 198, 7 3 0, S_0000000002957f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_00000000029718b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000295b970_0 .net/2u *"_s0", 31 0, L_00000000029718b0;  1 drivers
v000000000295abb0_0 .net "pc", 31 0, v000000000295a890_0;  alias, 1 drivers
v000000000295b0b0_0 .net "result", 31 0, L_00000000029ca8e0;  alias, 1 drivers
L_00000000029ca8e0 .arith/sum 32, v000000000295a890_0, L_00000000029718b0;
S_000000000295d560 .scope module, "adder" "adder" 3 199, 7 8 0, S_0000000002957f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v000000000295aa70_0 .net "entry0", 31 0, v000000000295f8f0_0;  alias, 1 drivers
v000000000295b1f0_0 .net "entry1", 31 0, L_00000000029ca8e0;  alias, 1 drivers
v000000000295b290_0 .var "result", 31 0;
E_00000000028f64d0 .event edge, v000000000295aa70_0, v0000000002958d80_0;
S_000000000295db60 .scope module, "alu" "ALU" 3 188, 8 1 0, S_0000000002957f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v000000000295ab10_0 .var "Result", 31 0;
v000000000295b790_0 .net "a", 31 0, v000000000295a610_0;  alias, 1 drivers
v000000000295aed0_0 .net "aluCode", 2 0, v0000000002959140_0;  alias, 1 drivers
v000000000295ac50_0 .net "b", 31 0, v0000000002959960_0;  alias, 1 drivers
v000000000295b6f0_0 .var/i "counter", 31 0;
v000000000295ba10_0 .var/i "index", 31 0;
v000000000295a4d0_0 .net "operation", 5 0, L_00000000029c9800;  1 drivers
v000000000295b010_0 .var "tempVar", 31 0;
v000000000295b330_0 .var/i "var", 31 0;
v000000000295b3d0_0 .var "zeroFlag", 0 0;
E_00000000028f60d0 .event edge, v000000000295a4d0_0, v0000000002959960_0, v000000000295a610_0;
S_000000000295d6e0 .scope module, "ram" "RAM" 3 191, 9 1 0, S_0000000002957f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_00000000008cccf0 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_00000000008ccd28 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_00000000008ccd60 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v000000000295b470_0 .net "address", 31 0, v000000000295ab10_0;  alias, 1 drivers
v000000000295e9f0_0 .net "clk", 0 0, v0000000002965a40_0;  alias, 1 drivers
v000000000295f990_0 .net "dataIn", 31 0, v000000000295bfb0_0;  alias, 1 drivers
v000000000295fc10 .array "mem", 31 0, 31 0;
v000000000295ebd0_0 .var "output_destination", 31 0;
v000000000295f210_0 .net "read", 0 0, v00000000029591e0_0;  alias, 1 drivers
v000000000295fdf0_0 .net "write", 0 0, v00000000029596e0_0;  alias, 1 drivers
S_000000000295cde0 .scope module, "shftJump" "shftLeft28" 3 196, 7 20 0, S_0000000002957f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v0000000002960070_0 .net "in", 25 0, L_00000000029cab60;  1 drivers
v000000000295fb70_0 .var "result", 27 0;
E_00000000028f6010 .event edge, v0000000002960070_0;
S_000000000295cf60 .scope module, "shftLeft" "shftLeft" 3 197, 7 42 0, S_0000000002957f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v000000000295e810_0 .net "in", 31 0, v000000000295e590_0;  alias, 1 drivers
v000000000295f8f0_0 .var "result", 31 0;
E_00000000028f6150 .event edge, v0000000002959aa0_0;
S_000000000295cc60 .scope module, "signExt" "signExtender" 3 195, 7 27 0, S_0000000002957f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v000000000295ff30_0 .net "ins", 15 0, L_00000000029cb240;  1 drivers
v000000000295e590_0 .var "result", 31 0;
v000000000295e8b0_0 .var "tempOnes", 15 0;
v00000000029601b0_0 .var "tempZero", 15 0;
v000000000295ec70_0 .net "unSign", 0 0, v0000000002959be0_0;  alias, 1 drivers
E_00000000028f5f50 .event edge, v000000000295ff30_0;
S_000000000295de60 .scope module, "simpleAND" "AND" 3 200, 7 14 0, S_0000000002957f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v000000000295edb0_0 .net "Z_flag", 0 0, v000000000295b3d0_0;  alias, 1 drivers
v000000000295fad0_0 .net "branch", 0 0, v0000000002959a00_0;  alias, 1 drivers
v000000000295fa30_0 .var "result", 0 0;
E_00000000028f5e50 .event edge, v000000000295b3d0_0, v0000000002959a00_0;
S_000000000295d0e0 .scope module, "CPU_Test3" "mipsCPUData3" 2 13, 3 211 0, S_00000000028d3740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002962fc0_0 .net *"_s7", 3 0, L_00000000029c9ee0;  1 drivers
v00000000029641e0_0 .net "aluCode", 2 0, v0000000002961cc0_0;  1 drivers
v0000000002963880_0 .net "aluMuxOut", 31 0, v0000000002961680_0;  1 drivers
v00000000029639c0_0 .net "aluOut", 31 0, v00000000029632e0_0;  1 drivers
v00000000029643c0_0 .net "aluSource", 0 0, v00000000029623a0_0;  1 drivers
v00000000029646e0_0 .net "andOut", 0 0, v00000000029648c0_0;  1 drivers
v0000000002964780_0 .net "branch", 0 0, v00000000029615e0_0;  1 drivers
v00000000029627a0_0 .net "branchAddOut", 31 0, v0000000002964280_0;  1 drivers
v0000000002962840_0 .net "branchMuxOut", 31 0, v00000000029605a0_0;  1 drivers
v0000000002964960_0 .net "clk", 0 0, v0000000002965a40_0;  alias, 1 drivers
v0000000002964a00_0 .net "instruction", 31 0, L_00000000029cb920;  1 drivers
v0000000002964460_0 .net "jump", 0 0, v0000000002960fa0_0;  1 drivers
v0000000002962980_0 .net "memRead", 0 0, v0000000002960500_0;  1 drivers
v0000000002964aa0_0 .net "memWrite", 0 0, v00000000029619a0_0;  1 drivers
v0000000002965400_0 .net "mem_to_reg", 0 0, v0000000002961860_0;  1 drivers
v0000000002964f00_0 .net "next", 31 0, v0000000002960dc0_0;  1 drivers
v0000000002965c20_0 .net "pcAdd4", 31 0, L_00000000029ca3e0;  1 drivers
v00000000029663a0_0 .net "pcOut", 31 0, v00000000029608c0_0;  1 drivers
v0000000002965b80_0 .net "ramMuxOut", 31 0, v0000000002960a00_0;  1 drivers
v0000000002964dc0_0 .net "ramOut", 31 0, v0000000002964b40_0;  1 drivers
v0000000002965040_0 .net "regMuxOut", 4 0, v00000000029636a0_0;  1 drivers
v0000000002964fa0_0 .net "regOutA", 31 0, v0000000002964c80_0;  1 drivers
v00000000029650e0_0 .net "regOutB", 31 0, v0000000002963e20_0;  1 drivers
v0000000002965900_0 .net "reg_dst", 0 0, v0000000002961a40_0;  1 drivers
v00000000029655e0_0 .net "reg_write", 0 0, v0000000002961900_0;  1 drivers
v0000000002965180_0 .net "reset", 0 0, v0000000002965ae0_0;  alias, 1 drivers
v0000000002965720_0 .net "shftLeft28Out", 27 0, v0000000002963ce0_0;  1 drivers
v0000000002964e60_0 .net "shftLeftOut", 31 0, v00000000029645a0_0;  1 drivers
v0000000002965680_0 .net "signExtOut", 31 0, v0000000002963a60_0;  1 drivers
v00000000029657c0_0 .net "unSign", 0 0, v0000000002961040_0;  1 drivers
v0000000002965fe0_0 .net "zFlag", 0 0, v0000000002963100_0;  1 drivers
L_00000000029ca480 .part L_00000000029cb920, 26, 6;
L_00000000029c9e40 .part L_00000000029cb920, 16, 5;
L_00000000029c9940 .part L_00000000029cb920, 11, 5;
L_00000000029c9ee0 .part L_00000000029ca3e0, 28, 4;
L_00000000029cafc0 .concat [ 28 4 0 0], v0000000002963ce0_0, L_00000000029c9ee0;
L_00000000029c9f80 .part L_00000000029cb920, 21, 5;
L_00000000029ca5c0 .part L_00000000029cb920, 16, 5;
L_00000000029cb600 .part L_00000000029cb920, 0, 6;
L_00000000029ca0c0 .part L_00000000029cb920, 0, 16;
L_00000000029c99e0 .part L_00000000029cb920, 0, 26;
S_000000000295d9e0 .scope module, "ALU_Mux" "mux32" 3 284, 4 23 0, S_000000000295d0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000295f7b0_0 .net "one", 31 0, v0000000002963a60_0;  alias, 1 drivers
v0000000002961680_0 .var "result", 31 0;
v00000000029617c0_0 .net "s", 0 0, v00000000029623a0_0;  alias, 1 drivers
v0000000002961ae0_0 .net "zero", 31 0, v0000000002963e20_0;  alias, 1 drivers
E_00000000028f6510 .event edge, v00000000029617c0_0, v0000000002961ae0_0, v000000000295f7b0_0;
S_000000000295d860 .scope module, "Branch_Mux" "mux32" 3 286, 4 23 0, S_000000000295d0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002961720_0 .net "one", 31 0, v0000000002964280_0;  alias, 1 drivers
v00000000029605a0_0 .var "result", 31 0;
v0000000002961b80_0 .net "s", 0 0, v00000000029648c0_0;  alias, 1 drivers
v0000000002961540_0 .net "zero", 31 0, L_00000000029ca3e0;  alias, 1 drivers
E_00000000028f57d0 .event edge, v0000000002961b80_0, v0000000002961540_0, v0000000002961720_0;
S_000000000295e2e0 .scope module, "Control_Unit" "control" 3 277, 5 1 0, S_000000000295d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v0000000002961cc0_0 .var "aluCode", 2 0;
v00000000029623a0_0 .var "alu_src", 0 0;
v00000000029615e0_0 .var "branch", 0 0;
v00000000029610e0_0 .net "clk", 0 0, v0000000002965a40_0;  alias, 1 drivers
v0000000002960fa0_0 .var "jump", 0 0;
v0000000002960500_0 .var "memRead", 0 0;
v00000000029619a0_0 .var "memWrite", 0 0;
v0000000002961860_0 .var "mem_to_reg", 0 0;
v0000000002960aa0_0 .net "opcode", 5 0, L_00000000029ca480;  1 drivers
v0000000002961a40_0 .var "reg_dst", 0 0;
v0000000002961900_0 .var "reg_write", 0 0;
v0000000002960b40_0 .net "reset", 0 0, v0000000002965ae0_0;  alias, 1 drivers
v0000000002961040_0 .var "unSign", 0 0;
E_00000000028f6550 .event edge, v0000000002954ed0_0, v0000000002960aa0_0;
S_000000000295d260 .scope module, "Instruction_Memory" "instructMemTest3" 3 274, 5 323 0, S_000000000295d0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v0000000002960f00_0 .net "Enable", 0 0, v0000000002965a40_0;  alias, 1 drivers
v0000000002961c20_0 .net "Instruction", 31 0, L_00000000029cb920;  alias, 1 drivers
v0000000002960be0 .array "Mem", 511 0, 7 0;
v0000000002961e00_0 .net "PC", 31 0, v00000000029608c0_0;  alias, 1 drivers
v0000000002961180_0 .net *"_s0", 7 0, L_00000000029ca980;  1 drivers
v00000000029606e0_0 .net *"_s10", 32 0, L_00000000029cb9c0;  1 drivers
v0000000002960780_0 .net *"_s12", 7 0, L_00000000029c9580;  1 drivers
v0000000002960e60_0 .net *"_s14", 32 0, L_00000000029caca0;  1 drivers
L_0000000002971988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002960d20_0 .net *"_s17", 0 0, L_0000000002971988;  1 drivers
L_00000000029719d0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000002961d60_0 .net/2u *"_s18", 32 0, L_00000000029719d0;  1 drivers
v0000000002961ea0_0 .net *"_s2", 7 0, L_00000000029cbba0;  1 drivers
v0000000002961f40_0 .net *"_s20", 32 0, L_00000000029cac00;  1 drivers
v0000000002961220_0 .net *"_s22", 7 0, L_00000000029caf20;  1 drivers
v0000000002961fe0_0 .net *"_s24", 32 0, L_00000000029c9620;  1 drivers
L_0000000002971a18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002962080_0 .net *"_s27", 0 0, L_0000000002971a18;  1 drivers
L_0000000002971a60 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000002962120_0 .net/2u *"_s28", 32 0, L_0000000002971a60;  1 drivers
v00000000029621c0_0 .net *"_s30", 32 0, L_00000000029c98a0;  1 drivers
v0000000002962260_0 .net *"_s4", 32 0, L_00000000029cae80;  1 drivers
L_00000000029718f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002960820_0 .net *"_s7", 0 0, L_00000000029718f8;  1 drivers
L_0000000002971940 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002961400_0 .net/2u *"_s8", 32 0, L_0000000002971940;  1 drivers
L_00000000029ca980 .array/port v0000000002960be0, v00000000029608c0_0;
L_00000000029cbba0 .array/port v0000000002960be0, L_00000000029cb9c0;
L_00000000029cae80 .concat [ 32 1 0 0], v00000000029608c0_0, L_00000000029718f8;
L_00000000029cb9c0 .arith/sum 33, L_00000000029cae80, L_0000000002971940;
L_00000000029c9580 .array/port v0000000002960be0, L_00000000029cac00;
L_00000000029caca0 .concat [ 32 1 0 0], v00000000029608c0_0, L_0000000002971988;
L_00000000029cac00 .arith/sum 33, L_00000000029caca0, L_00000000029719d0;
L_00000000029caf20 .array/port v0000000002960be0, L_00000000029c98a0;
L_00000000029c9620 .concat [ 32 1 0 0], v00000000029608c0_0, L_0000000002971a18;
L_00000000029c98a0 .arith/sum 33, L_00000000029c9620, L_0000000002971a60;
L_00000000029cb920 .concat [ 8 8 8 8], L_00000000029caf20, L_00000000029c9580, L_00000000029cbba0, L_00000000029ca980;
S_000000000295dfe0 .scope module, "Jump_Mux" "mux32" 3 287, 4 23 0, S_000000000295d0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002962300_0 .net "one", 31 0, L_00000000029cafc0;  1 drivers
v0000000002960dc0_0 .var "result", 31 0;
v00000000029612c0_0 .net "s", 0 0, v0000000002960fa0_0;  alias, 1 drivers
v0000000002960c80_0 .net "zero", 31 0, v00000000029605a0_0;  alias, 1 drivers
E_00000000028f6590 .event edge, v0000000002960fa0_0, v00000000029605a0_0, v0000000002962300_0;
S_000000000295c4e0 .scope module, "Program_Counter" "ProgramCounter" 3 270, 5 333 0, S_000000000295d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v0000000002960640_0 .net "Clk", 0 0, v0000000002965a40_0;  alias, 1 drivers
v0000000002961360_0 .net "PCNext", 31 0, v0000000002960dc0_0;  alias, 1 drivers
v00000000029608c0_0 .var "PCResult", 31 0;
v00000000029614a0_0 .net "Reset", 0 0, v0000000002965ae0_0;  alias, 1 drivers
S_000000000295c660 .scope module, "RAM_Mux" "mux32" 3 285, 4 23 0, S_000000000295d0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002960960_0 .net "one", 31 0, v00000000029632e0_0;  alias, 1 drivers
v0000000002960a00_0 .var "result", 31 0;
v0000000002962660_0 .net "s", 0 0, v0000000002961860_0;  alias, 1 drivers
v0000000002963060_0 .net "zero", 31 0, v0000000002964b40_0;  alias, 1 drivers
E_00000000028f5910 .event edge, v0000000002961860_0, v0000000002963060_0, v0000000002960960_0;
S_000000000295e160 .scope module, "Register_File" "RegisterFile" 3 290, 6 1 0, S_000000000295d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002963420_0 .net "A_Address", 4 0, L_00000000029c9f80;  1 drivers
v0000000002964c80_0 .var "A_Data", 31 0;
v0000000002963c40_0 .net "B_Address", 4 0, L_00000000029ca5c0;  1 drivers
v0000000002963e20_0 .var "B_Data", 31 0;
v0000000002964820_0 .net "C_Address", 4 0, v00000000029636a0_0;  alias, 1 drivers
v0000000002963240_0 .net "C_Data", 31 0, v0000000002960a00_0;  alias, 1 drivers
v0000000002963d80_0 .net "Clk", 0 0, v0000000002965a40_0;  alias, 1 drivers
v0000000002963b00 .array "Registers", 31 0, 31 0;
v0000000002964640_0 .net "Write", 0 0, v0000000002961860_0;  alias, 1 drivers
v0000000002963b00_0 .array/port v0000000002963b00, 0;
v0000000002963b00_1 .array/port v0000000002963b00, 1;
v0000000002963b00_2 .array/port v0000000002963b00, 2;
E_00000000028f5e90/0 .event edge, v0000000002963420_0, v0000000002963b00_0, v0000000002963b00_1, v0000000002963b00_2;
v0000000002963b00_3 .array/port v0000000002963b00, 3;
v0000000002963b00_4 .array/port v0000000002963b00, 4;
v0000000002963b00_5 .array/port v0000000002963b00, 5;
v0000000002963b00_6 .array/port v0000000002963b00, 6;
E_00000000028f5e90/1 .event edge, v0000000002963b00_3, v0000000002963b00_4, v0000000002963b00_5, v0000000002963b00_6;
v0000000002963b00_7 .array/port v0000000002963b00, 7;
v0000000002963b00_8 .array/port v0000000002963b00, 8;
v0000000002963b00_9 .array/port v0000000002963b00, 9;
v0000000002963b00_10 .array/port v0000000002963b00, 10;
E_00000000028f5e90/2 .event edge, v0000000002963b00_7, v0000000002963b00_8, v0000000002963b00_9, v0000000002963b00_10;
v0000000002963b00_11 .array/port v0000000002963b00, 11;
v0000000002963b00_12 .array/port v0000000002963b00, 12;
v0000000002963b00_13 .array/port v0000000002963b00, 13;
v0000000002963b00_14 .array/port v0000000002963b00, 14;
E_00000000028f5e90/3 .event edge, v0000000002963b00_11, v0000000002963b00_12, v0000000002963b00_13, v0000000002963b00_14;
v0000000002963b00_15 .array/port v0000000002963b00, 15;
v0000000002963b00_16 .array/port v0000000002963b00, 16;
v0000000002963b00_17 .array/port v0000000002963b00, 17;
v0000000002963b00_18 .array/port v0000000002963b00, 18;
E_00000000028f5e90/4 .event edge, v0000000002963b00_15, v0000000002963b00_16, v0000000002963b00_17, v0000000002963b00_18;
v0000000002963b00_19 .array/port v0000000002963b00, 19;
v0000000002963b00_20 .array/port v0000000002963b00, 20;
v0000000002963b00_21 .array/port v0000000002963b00, 21;
v0000000002963b00_22 .array/port v0000000002963b00, 22;
E_00000000028f5e90/5 .event edge, v0000000002963b00_19, v0000000002963b00_20, v0000000002963b00_21, v0000000002963b00_22;
v0000000002963b00_23 .array/port v0000000002963b00, 23;
v0000000002963b00_24 .array/port v0000000002963b00, 24;
v0000000002963b00_25 .array/port v0000000002963b00, 25;
v0000000002963b00_26 .array/port v0000000002963b00, 26;
E_00000000028f5e90/6 .event edge, v0000000002963b00_23, v0000000002963b00_24, v0000000002963b00_25, v0000000002963b00_26;
v0000000002963b00_27 .array/port v0000000002963b00, 27;
v0000000002963b00_28 .array/port v0000000002963b00, 28;
v0000000002963b00_29 .array/port v0000000002963b00, 29;
v0000000002963b00_30 .array/port v0000000002963b00, 30;
E_00000000028f5e90/7 .event edge, v0000000002963b00_27, v0000000002963b00_28, v0000000002963b00_29, v0000000002963b00_30;
v0000000002963b00_31 .array/port v0000000002963b00, 31;
E_00000000028f5e90/8 .event edge, v0000000002963b00_31, v0000000002963c40_0;
E_00000000028f5e90 .event/or E_00000000028f5e90/0, E_00000000028f5e90/1, E_00000000028f5e90/2, E_00000000028f5e90/3, E_00000000028f5e90/4, E_00000000028f5e90/5, E_00000000028f5e90/6, E_00000000028f5e90/7, E_00000000028f5e90/8;
S_000000000295d3e0 .scope module, "Register_Mux" "mux4" 3 283, 4 13 0, S_000000000295d0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v0000000002962520_0 .net "one", 4 0, L_00000000029c9940;  1 drivers
v00000000029636a0_0 .var "result", 4 0;
v00000000029628e0_0 .net "s", 0 0, v0000000002961a40_0;  alias, 1 drivers
v0000000002962c00_0 .net "zero", 4 0, L_00000000029c9e40;  1 drivers
E_00000000028f5990 .event edge, v0000000002961a40_0, v0000000002962c00_0, v0000000002962520_0;
S_00000000029672a0 .scope module, "addFour" "addplus4" 3 303, 7 3 0, S_000000000295d0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_0000000002971aa8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002963920_0 .net/2u *"_s0", 31 0, L_0000000002971aa8;  1 drivers
v0000000002962ca0_0 .net "pc", 31 0, v00000000029608c0_0;  alias, 1 drivers
v0000000002962b60_0 .net "result", 31 0, L_00000000029ca3e0;  alias, 1 drivers
L_00000000029ca3e0 .arith/sum 32, v00000000029608c0_0, L_0000000002971aa8;
S_0000000002966e20 .scope module, "adder" "adder" 3 304, 7 8 0, S_000000000295d0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v0000000002964500_0 .net "entry0", 31 0, v00000000029645a0_0;  alias, 1 drivers
v0000000002964be0_0 .net "entry1", 31 0, L_00000000029ca3e0;  alias, 1 drivers
v0000000002964280_0 .var "result", 31 0;
E_00000000028f6290 .event edge, v0000000002964500_0, v0000000002961540_0;
S_0000000002968020 .scope module, "alu" "ALU" 3 293, 8 1 0, S_000000000295d0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v00000000029632e0_0 .var "Result", 31 0;
v00000000029631a0_0 .net "a", 31 0, v0000000002964c80_0;  alias, 1 drivers
v0000000002964140_0 .net "aluCode", 2 0, v0000000002961cc0_0;  alias, 1 drivers
v0000000002962a20_0 .net "b", 31 0, v0000000002961680_0;  alias, 1 drivers
v0000000002963ec0_0 .var/i "counter", 31 0;
v0000000002962ac0_0 .var/i "index", 31 0;
v0000000002962d40_0 .net "operation", 5 0, L_00000000029cb600;  1 drivers
v0000000002962de0_0 .var "tempVar", 31 0;
v0000000002962700_0 .var/i "var", 31 0;
v0000000002963100_0 .var "zeroFlag", 0 0;
E_00000000028f61d0 .event edge, v0000000002962d40_0, v0000000002961680_0, v0000000002964c80_0;
S_00000000029681a0 .scope module, "ram" "RAM" 3 296, 9 1 0, S_000000000295d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_000000000087d1d0 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_000000000087d208 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_000000000087d240 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v0000000002964000_0 .net "address", 31 0, v00000000029632e0_0;  alias, 1 drivers
v0000000002963380_0 .net "clk", 0 0, v0000000002965a40_0;  alias, 1 drivers
v0000000002962e80_0 .net "dataIn", 31 0, v0000000002963e20_0;  alias, 1 drivers
v0000000002963f60 .array "mem", 31 0, 31 0;
v0000000002964b40_0 .var "output_destination", 31 0;
v0000000002963ba0_0 .net "read", 0 0, v0000000002960500_0;  alias, 1 drivers
v0000000002963560_0 .net "write", 0 0, v00000000029619a0_0;  alias, 1 drivers
S_00000000029675a0 .scope module, "shftJump" "shftLeft28" 3 301, 7 20 0, S_000000000295d0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v00000000029634c0_0 .net "in", 25 0, L_00000000029c99e0;  1 drivers
v0000000002963ce0_0 .var "result", 27 0;
E_00000000028f5dd0 .event edge, v00000000029634c0_0;
S_0000000002966fa0 .scope module, "shftLeft" "shftLeft" 3 302, 7 42 0, S_000000000295d0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002964320_0 .net "in", 31 0, v0000000002963a60_0;  alias, 1 drivers
v00000000029645a0_0 .var "result", 31 0;
E_00000000028f5950 .event edge, v000000000295f7b0_0;
S_00000000029669a0 .scope module, "signExt" "signExtender" 3 300, 7 27 0, S_000000000295d0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v00000000029625c0_0 .net "ins", 15 0, L_00000000029ca0c0;  1 drivers
v0000000002963a60_0 .var "result", 31 0;
v0000000002962f20_0 .var "tempOnes", 15 0;
v0000000002963600_0 .var "tempZero", 15 0;
v0000000002963740_0 .net "unSign", 0 0, v0000000002961040_0;  alias, 1 drivers
E_00000000028f6050 .event edge, v00000000029625c0_0;
S_0000000002968320 .scope module, "simpleAND" "AND" 3 305, 7 14 0, S_000000000295d0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v00000000029640a0_0 .net "Z_flag", 0 0, v0000000002963100_0;  alias, 1 drivers
v00000000029637e0_0 .net "branch", 0 0, v00000000029615e0_0;  alias, 1 drivers
v00000000029648c0_0 .var "result", 0 0;
E_00000000028f5a90 .event edge, v0000000002963100_0, v00000000029615e0_0;
S_00000000028fc7c0 .scope module, "muxA" "muxA" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
    .port_info 4 /INPUT 5 "two"
o00000000029073f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002965220_0 .net "one", 4 0, o00000000029073f8;  0 drivers
v0000000002965860_0 .var "result", 4 0;
o0000000002907458 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000002964d20_0 .net "s", 1 0, o0000000002907458;  0 drivers
o0000000002907488 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002966080_0 .net "two", 4 0, o0000000002907488;  0 drivers
o00000000029074b8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002965360_0 .net "zero", 4 0, o00000000029074b8;  0 drivers
E_00000000028f5b10 .event edge, v0000000002964d20_0, v0000000002965360_0, v0000000002965220_0, v0000000002966080_0;
    .scope S_00000000008677c0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002954d90_0, 0;
    %end;
    .thread T_0;
    .scope S_00000000008677c0;
T_1 ;
    %wait E_00000000028f4950;
    %load/vec4 v0000000002953fd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002954d90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000029535d0_0;
    %assign/vec4 v0000000002954d90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000873940;
T_2 ;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 44, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 144, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 40, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 162, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 40, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 99, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 28, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 96, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 253, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 160, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 37, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 25, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954570, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000000028ffee0;
T_3 ;
    %wait E_00000000028f3690;
    %vpi_call 5 9 "$display", "\012\012-------New Instruction Loaded-------------" {0 0 0};
    %load/vec4 v0000000002954ed0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002955290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bab70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028baad0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286af90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028325b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002954890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286bc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286b990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953990_0, 0, 1;
    %vpi_call 5 21 "$display", "Current Instruction: Reset" {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000002955010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002955290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bab70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028baad0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286af90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028325b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002954890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286bc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286b990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953990_0, 0, 1;
    %jmp T_3.17;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002955290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002953d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bab70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028baad0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286af90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028325b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002954890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286bc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286b990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953990_0, 0, 1;
    %vpi_call 5 36 "$display", "Current Instruction: Aritmetic" {0 0 0};
    %jmp T_3.17;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002955290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002953d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bab70_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000028baad0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286af90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028325b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002954890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286bc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286b990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953990_0, 0, 1;
    %vpi_call 5 49 "$display", "Current Instruction: CLO, CLZ" {0 0 0};
    %jmp T_3.17;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002955290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bab70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028baad0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286af90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028325b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002954890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286bc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286b990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953990_0, 0, 1;
    %vpi_call 5 63 "$display", "Current Instruction: JUMP" {0 0 0};
    %jmp T_3.17;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bab70_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028baad0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286af90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028325b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002954890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286bc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286b990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953990_0, 0, 1;
    %vpi_call 5 76 "$display", "Current Instruction: Save Word" {0 0 0};
    %jmp T_3.17;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bab70_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000028baad0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286af90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028325b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002954890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286bc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286b990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953990_0, 0, 1;
    %vpi_call 5 89 "$display", "Current Instruction: Save Byte" {0 0 0};
    %jmp T_3.17;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bab70_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028baad0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286af90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028325b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002954890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286bc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286b990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953990_0, 0, 1;
    %vpi_call 5 102 "$display", "Current Instruction: Load Word" {0 0 0};
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bab70_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028baad0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286af90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028325b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002954890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286bc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286b990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953990_0, 0, 1;
    %vpi_call 5 116 "$display", "Current Instruction: Load Byte" {0 0 0};
    %jmp T_3.17;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002953d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bab70_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028baad0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000286af90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028325b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002954890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286bc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286b990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002953990_0, 0, 1;
    %vpi_call 5 129 "$display", "Current Instruction: Load Byte Unsigned" {0 0 0};
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002955290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bab70_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000028baad0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286af90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028325b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002954890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286bc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000286b990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953990_0, 0, 1;
    %vpi_call 5 143 "$display", "Current Instruction: Branch if Equal" {0 0 0};
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002955290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bab70_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000028baad0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286af90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028325b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002954890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286bc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000286b990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953990_0, 0, 1;
    %vpi_call 5 157 "$display", "Current Instruction: Branch if Equal to Zero" {0 0 0};
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002955290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bab70_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000028baad0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286af90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028325b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002954890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286bc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000286b990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953990_0, 0, 1;
    %vpi_call 5 171 "$display", "Current Instruction: Branch if Less Than Zero" {0 0 0};
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002955290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bab70_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000028baad0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286af90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028325b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002954890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286bc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000286b990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953990_0, 0, 1;
    %vpi_call 5 185 "$display", "Current Instruction: Branch if Greater Than Zero" {0 0 0};
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002955290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002953d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bab70_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028baad0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286af90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028325b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002954890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286bc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286b990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002953990_0, 0, 1;
    %vpi_call 5 199 "$display", "Current Instruction: ADDIU" {0 0 0};
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002955290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002953d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bab70_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028baad0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286af90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028325b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002954890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286bc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286b990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002953990_0, 0, 1;
    %vpi_call 5 213 "$display", "Current Instruction: ADDI" {0 0 0};
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000008bf560;
T_4 ;
    %wait E_00000000028f49d0;
    %load/vec4 v0000000002954e30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000000002956440_0;
    %store/vec4 v0000000002953670_0, 0, 5;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000002954cf0_0;
    %store/vec4 v0000000002953670_0, 0, 5;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000284efb0;
T_5 ;
    %wait E_00000000028f39d0;
    %load/vec4 v00000000028bb1b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000000028bc330_0;
    %store/vec4 v00000000028bad50_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000028bc290_0;
    %store/vec4 v00000000028bad50_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000867940;
T_6 ;
    %wait E_00000000028f4990;
    %load/vec4 v0000000002954390_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v00000000029541b0_0;
    %store/vec4 v0000000002953530_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000002953490_0;
    %store/vec4 v0000000002953530_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000028ffd60;
T_7 ;
    %wait E_00000000028f3f90;
    %load/vec4 v00000000028bc830_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000000028bc970_0;
    %store/vec4 v00000000028bc650_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000028bc470_0;
    %store/vec4 v00000000028bc650_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000873ac0;
T_8 ;
    %wait E_00000000028f52d0;
    %load/vec4 v0000000002954110_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000000002953710_0;
    %store/vec4 v0000000002955330_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000002954070_0;
    %store/vec4 v0000000002955330_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000085c680;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
    %end;
    .thread T_9;
    .scope S_000000000085c680;
T_10 ;
    %wait E_00000000028f4950;
    %load/vec4 v0000000002954c50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000029547f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000000002954610_0;
    %load/vec4 v00000000029547f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002954bb0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000000000085c680;
T_11 ;
    %wait E_00000000028f5210;
    %load/vec4 v00000000029542f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002954bb0, 4;
    %assign/vec4 v0000000002954750_0, 0;
    %load/vec4 v0000000002953c10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002954bb0, 4;
    %assign/vec4 v00000000029544d0_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000008b3d90;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002957020_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_00000000008b3d90;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029563a0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_00000000008b3d90;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002955d60_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_00000000008b3d90;
T_15 ;
    %wait E_00000000028f4a90;
    %load/vec4 v00000000029566c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %load/vec4 v00000000029554a0_0;
    %load/vec4 v00000000029568a0_0;
    %cmp/e;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002955d60_0, 0, 1;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002955d60_0, 0, 1;
T_15.9 ;
    %jmp T_15.7;
T_15.1 ;
    %load/vec4 v00000000029554a0_0;
    %load/vec4 v00000000029568a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.11, 8;
T_15.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.11, 8;
 ; End of false expr.
    %blend;
T_15.11;
    %store/vec4 v0000000002956080_0, 0, 32;
    %load/vec4 v0000000002956080_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.13, 8;
T_15.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.13, 8;
 ; End of false expr.
    %blend;
T_15.13;
    %store/vec4 v0000000002955d60_0, 0, 1;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v00000000029568a0_0;
    %load/vec4 v00000000029554a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.15, 8;
T_15.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.15, 8;
 ; End of false expr.
    %blend;
T_15.15;
    %store/vec4 v0000000002956080_0, 0, 32;
    %load/vec4 v0000000002956080_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.17, 8;
T_15.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.17, 8;
 ; End of false expr.
    %blend;
T_15.17;
    %store/vec4 v0000000002955d60_0, 0, 1;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v0000000002956800_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_15.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002955f40_0, 0, 32;
T_15.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002955f40_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.21, 5;
    %load/vec4 v00000000029554a0_0;
    %load/vec4 v0000000002955f40_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029563a0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002955f40_0, 0, 32;
T_15.22 ;
    %load/vec4 v00000000029563a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.24, 4;
    %load/vec4 v0000000002957020_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002957020_0, 0, 32;
T_15.24 ;
    %load/vec4 v0000000002955f40_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002955f40_0, 0, 32;
    %jmp T_15.20;
T_15.21 ;
    %load/vec4 v0000000002957020_0;
    %store/vec4 v0000000002956080_0, 0, 32;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v0000000002956800_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_15.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002955f40_0, 0, 32;
T_15.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002955f40_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.29, 5;
    %load/vec4 v00000000029554a0_0;
    %load/vec4 v0000000002955f40_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029563a0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002955f40_0, 0, 32;
T_15.30 ;
    %load/vec4 v00000000029563a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.32, 4;
    %load/vec4 v0000000002957020_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002957020_0, 0, 32;
T_15.32 ;
    %load/vec4 v0000000002955f40_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002955f40_0, 0, 32;
    %jmp T_15.28;
T_15.29 ;
    %load/vec4 v0000000002957020_0;
    %store/vec4 v0000000002956080_0, 0, 32;
T_15.26 ;
T_15.19 ;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v00000000029554a0_0;
    %load/vec4 v00000000029568a0_0;
    %add;
    %store/vec4 v0000000002956080_0, 0, 32;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v00000000029554a0_0;
    %load/vec4 v00000000029568a0_0;
    %add;
    %store/vec4 v0000000002956080_0, 0, 32;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0000000002956800_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_15.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_15.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_15.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_15.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_15.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_15.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_15.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_15.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_15.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_15.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_15.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_15.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_15.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_15.52, 6;
    %jmp T_15.53;
T_15.34 ;
    %load/vec4 v00000000029568a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.54, 4;
    %load/vec4 v00000000029554a0_0;
    %store/vec4 v0000000002956080_0, 0, 32;
T_15.54 ;
    %jmp T_15.53;
T_15.35 ;
    %load/vec4 v00000000029568a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.56, 4;
    %load/vec4 v00000000029554a0_0;
    %store/vec4 v0000000002956080_0, 0, 32;
T_15.56 ;
    %jmp T_15.53;
T_15.36 ;
    %load/vec4 v00000000029554a0_0;
    %load/vec4 v00000000029568a0_0;
    %and;
    %store/vec4 v0000000002956080_0, 0, 32;
    %jmp T_15.53;
T_15.37 ;
    %load/vec4 v00000000029554a0_0;
    %load/vec4 v00000000029568a0_0;
    %or;
    %store/vec4 v0000000002956080_0, 0, 32;
    %jmp T_15.53;
T_15.38 ;
    %load/vec4 v00000000029554a0_0;
    %load/vec4 v00000000029568a0_0;
    %xor;
    %store/vec4 v0000000002956080_0, 0, 32;
    %jmp T_15.53;
T_15.39 ;
    %load/vec4 v00000000029554a0_0;
    %load/vec4 v00000000029568a0_0;
    %or;
    %inv;
    %store/vec4 v0000000002956080_0, 0, 32;
    %jmp T_15.53;
T_15.40 ;
    %load/vec4 v00000000029554a0_0;
    %load/vec4 v00000000029568a0_0;
    %add;
    %store/vec4 v0000000002956080_0, 0, 32;
    %jmp T_15.53;
T_15.41 ;
    %jmp T_15.53;
T_15.42 ;
    %load/vec4 v00000000029554a0_0;
    %load/vec4 v00000000029568a0_0;
    %add;
    %store/vec4 v0000000002956080_0, 0, 32;
    %load/vec4 v0000000002956080_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.59, 8;
T_15.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.59, 8;
 ; End of false expr.
    %blend;
T_15.59;
    %store/vec4 v0000000002955d60_0, 0, 1;
    %jmp T_15.53;
T_15.43 ;
    %load/vec4 v00000000029568a0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000002955cc0_0, 0, 32;
    %load/vec4 v00000000029554a0_0;
    %load/vec4 v0000000002955cc0_0;
    %add;
    %store/vec4 v0000000002956080_0, 0, 32;
    %load/vec4 v0000000002956080_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.61, 8;
T_15.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.61, 8;
 ; End of false expr.
    %blend;
T_15.61;
    %store/vec4 v0000000002955d60_0, 0, 1;
    %jmp T_15.53;
T_15.44 ;
    %load/vec4 v00000000029568a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002956080_0, 0, 32;
    %jmp T_15.53;
T_15.45 ;
    %load/vec4 v00000000029568a0_0;
    %ix/getv 4, v00000000029554a0_0;
    %shiftl 4;
    %store/vec4 v0000000002956080_0, 0, 32;
    %jmp T_15.53;
T_15.46 ;
    %load/vec4 v00000000029568a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002956080_0, 0, 32;
    %jmp T_15.53;
T_15.47 ;
    %load/vec4 v00000000029568a0_0;
    %ix/getv 4, v00000000029554a0_0;
    %shiftr 4;
    %store/vec4 v0000000002956080_0, 0, 32;
    %jmp T_15.53;
T_15.48 ;
    %load/vec4 v00000000029554a0_0;
    %load/vec4 v00000000029568a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002956080_0, 0, 32;
    %jmp T_15.63;
T_15.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002956080_0, 0, 32;
T_15.63 ;
    %jmp T_15.53;
T_15.49 ;
    %load/vec4 v00000000029554a0_0;
    %load/vec4 v00000000029568a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002956080_0, 0, 32;
    %jmp T_15.65;
T_15.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002956080_0, 0, 32;
T_15.65 ;
    %jmp T_15.53;
T_15.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002955f40_0, 0, 32;
T_15.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002955f40_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.67, 5;
    %load/vec4 v00000000029554a0_0;
    %load/vec4 v0000000002955f40_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029563a0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002955f40_0, 0, 32;
T_15.68 ;
    %load/vec4 v00000000029563a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.70, 4;
    %load/vec4 v0000000002957020_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002957020_0, 0, 32;
T_15.70 ;
    %load/vec4 v0000000002955f40_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002955f40_0, 0, 32;
    %jmp T_15.66;
T_15.67 ;
    %load/vec4 v0000000002957020_0;
    %store/vec4 v0000000002956080_0, 0, 32;
    %jmp T_15.53;
T_15.51 ;
    %load/vec4 v00000000029554a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002956080_0, 0, 32;
    %jmp T_15.53;
T_15.52 ;
    %load/vec4 v00000000029554a0_0;
    %ix/getv 4, v00000000029568a0_0;
    %shiftr 4;
    %store/vec4 v0000000002956080_0, 0, 32;
    %jmp T_15.53;
T_15.53 ;
    %pop/vec4 1;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000896720;
T_16 ;
    %wait E_00000000028f4950;
    %load/vec4 v00000000029557c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %ix/getv 4, v0000000002955ea0_0;
    %load/vec4a v0000000002955540, 4;
    %assign/vec4 v0000000002955680_0, 0;
T_16.0 ;
    %load/vec4 v00000000029564e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v00000000029555e0_0;
    %ix/getv 3, v0000000002955ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002955540, 0, 4;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000000029577b0;
T_17 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002955fe0_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_00000000029577b0;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002956260_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_00000000029577b0;
T_19 ;
    %wait E_00000000028f5810;
    %load/vec4 v0000000002956940_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000029559a0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0000000002956260_0;
    %load/vec4 v0000000002956940_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002955900_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000002955fe0_0;
    %load/vec4 v0000000002956940_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002955900_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000000008968a0;
T_20 ;
    %wait E_00000000028f4a50;
    %load/vec4 v0000000002955860_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002956580_0, 0, 28;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000000002957630;
T_21 ;
    %wait E_00000000028f5d50;
    %load/vec4 v0000000002956620_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029561c0_0, 0, 32;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000000008b3c10;
T_22 ;
    %wait E_00000000028f53d0;
    %load/vec4 v0000000002956300_0;
    %load/vec4 v0000000002957340_0;
    %add;
    %store/vec4 v0000000002955720_0, 0, 32;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000000029574b0;
T_23 ;
    %wait E_00000000028f6490;
    %load/vec4 v0000000002955a40_0;
    %load/vec4 v00000000029570c0_0;
    %and;
    %store/vec4 v0000000002955ae0_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000000002957c30;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000295a890_0, 0;
    %end;
    .thread T_24;
    .scope S_0000000002957c30;
T_25 ;
    %wait E_00000000028f4950;
    %load/vec4 v000000000295bbf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000295a890_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000000000295bab0_0;
    %assign/vec4 v000000000295a890_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000002957ab0;
T_26 ;
    %vpi_call 5 318 "$readmemb", "Input/testcode_mips2.txt", v0000000002959460 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0000000002958230;
T_27 ;
    %wait E_00000000028f5d10;
    %vpi_call 5 9 "$display", "\012\012-------New Instruction Loaded-------------" {0 0 0};
    %load/vec4 v0000000002958880_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029593c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958e20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002959140_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029591e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029596e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959be0_0, 0, 1;
    %vpi_call 5 21 "$display", "Current Instruction: Reset" {0 0 0};
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000002959000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_27.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_27.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_27.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_27.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_27.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029593c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958e20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002959140_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029591e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029596e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959be0_0, 0, 1;
    %jmp T_27.17;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029593c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958e20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002959140_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029591e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029596e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959be0_0, 0, 1;
    %vpi_call 5 36 "$display", "Current Instruction: Aritmetic" {0 0 0};
    %jmp T_27.17;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029593c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958e20_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002959140_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029591e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029596e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959be0_0, 0, 1;
    %vpi_call 5 49 "$display", "Current Instruction: CLO, CLZ" {0 0 0};
    %jmp T_27.17;
T_27.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029593c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958e20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002959140_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029591e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029596e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959be0_0, 0, 1;
    %vpi_call 5 63 "$display", "Current Instruction: JUMP" {0 0 0};
    %jmp T_27.17;
T_27.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029593c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958e20_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002959140_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029591e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029596e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959be0_0, 0, 1;
    %vpi_call 5 76 "$display", "Current Instruction: Save Word" {0 0 0};
    %jmp T_27.17;
T_27.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029593c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002958e20_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000002959140_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029591e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029596e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959be0_0, 0, 1;
    %vpi_call 5 89 "$display", "Current Instruction: Save Byte" {0 0 0};
    %jmp T_27.17;
T_27.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029593c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958e20_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002959140_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029591e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029596e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959be0_0, 0, 1;
    %vpi_call 5 102 "$display", "Current Instruction: Load Word" {0 0 0};
    %jmp T_27.17;
T_27.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029593c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958e20_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002959140_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029591e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029596e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959be0_0, 0, 1;
    %vpi_call 5 116 "$display", "Current Instruction: Load Byte" {0 0 0};
    %jmp T_27.17;
T_27.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029593c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958e20_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002959140_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029591e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029596e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959be0_0, 0, 1;
    %vpi_call 5 129 "$display", "Current Instruction: Load Byte Unsigned" {0 0 0};
    %jmp T_27.17;
T_27.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029593c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958e20_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002959140_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029591e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029596e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959be0_0, 0, 1;
    %vpi_call 5 143 "$display", "Current Instruction: Branch if Equal" {0 0 0};
    %jmp T_27.17;
T_27.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029593c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958e20_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002959140_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029591e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029596e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959be0_0, 0, 1;
    %vpi_call 5 157 "$display", "Current Instruction: Branch if Equal to Zero" {0 0 0};
    %jmp T_27.17;
T_27.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029593c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958e20_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002959140_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029591e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029596e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959be0_0, 0, 1;
    %vpi_call 5 171 "$display", "Current Instruction: Branch if Less Than Zero" {0 0 0};
    %jmp T_27.17;
T_27.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029593c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958e20_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002959140_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029591e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029596e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959be0_0, 0, 1;
    %vpi_call 5 185 "$display", "Current Instruction: Branch if Greater Than Zero" {0 0 0};
    %jmp T_27.17;
T_27.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029593c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002958e20_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002959140_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029591e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029596e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959be0_0, 0, 1;
    %vpi_call 5 199 "$display", "Current Instruction: ADDIU" {0 0 0};
    %jmp T_27.17;
T_27.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029593c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002958e20_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002959140_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029591e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029596e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959be0_0, 0, 1;
    %vpi_call 5 213 "$display", "Current Instruction: ADDI" {0 0 0};
    %jmp T_27.17;
T_27.17 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000000000295c7e0;
T_28 ;
    %wait E_00000000028f5ed0;
    %load/vec4 v000000000295b650_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v000000000295c190_0;
    %store/vec4 v000000000295b150_0, 0, 5;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000000000295c370_0;
    %store/vec4 v000000000295b150_0, 0, 5;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000000002957db0;
T_29 ;
    %wait E_00000000028f63d0;
    %load/vec4 v0000000002959640_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v00000000029589c0_0;
    %store/vec4 v0000000002959960_0, 0, 32;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000000002959aa0_0;
    %store/vec4 v0000000002959960_0, 0, 32;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000000000295c960;
T_30 ;
    %wait E_00000000028f6390;
    %load/vec4 v000000000295c0f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v000000000295bc90_0;
    %store/vec4 v000000000295a570_0, 0, 32;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000000000295ad90_0;
    %store/vec4 v000000000295a570_0, 0, 32;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_00000000029580b0;
T_31 ;
    %wait E_00000000028f5fd0;
    %load/vec4 v0000000002958600_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v0000000002958d80_0;
    %store/vec4 v00000000029584c0_0, 0, 32;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000000002959320_0;
    %store/vec4 v00000000029584c0_0, 0, 32;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000000002957930;
T_32 ;
    %wait E_00000000028f5790;
    %load/vec4 v000000000295bb50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v000000000295c230_0;
    %store/vec4 v000000000295b5b0_0, 0, 32;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000000000295acf0_0;
    %store/vec4 v000000000295b5b0_0, 0, 32;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000000000295dce0;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
    %end;
    .thread T_33;
    .scope S_000000000295dce0;
T_34 ;
    %wait E_00000000028f4950;
    %load/vec4 v000000000295b830_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000295b510_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v000000000295a750_0;
    %load/vec4 v000000000295b510_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a930, 0, 4;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000000000295dce0;
T_35 ;
    %wait E_00000000028f5e10;
    %load/vec4 v000000000295ae30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000295a930, 4;
    %assign/vec4 v000000000295a610_0, 0;
    %load/vec4 v000000000295c2d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000295a930, 4;
    %assign/vec4 v000000000295bfb0_0, 0;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000000000295db60;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000295b6f0_0, 0, 32;
    %end;
    .thread T_36;
    .scope S_000000000295db60;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000295b330_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_000000000295db60;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295b3d0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_000000000295db60;
T_39 ;
    %wait E_00000000028f60d0;
    %load/vec4 v000000000295aed0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %jmp T_39.7;
T_39.0 ;
    %load/vec4 v000000000295b790_0;
    %load/vec4 v000000000295ac50_0;
    %cmp/e;
    %jmp/0xz  T_39.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000295b3d0_0, 0, 1;
    %jmp T_39.9;
T_39.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295b3d0_0, 0, 1;
T_39.9 ;
    %jmp T_39.7;
T_39.1 ;
    %load/vec4 v000000000295b790_0;
    %load/vec4 v000000000295ac50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %store/vec4 v000000000295ab10_0, 0, 32;
    %load/vec4 v000000000295ab10_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %store/vec4 v000000000295b3d0_0, 0, 1;
    %jmp T_39.7;
T_39.2 ;
    %load/vec4 v000000000295ac50_0;
    %load/vec4 v000000000295b790_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_39.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.15, 8;
T_39.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.15, 8;
 ; End of false expr.
    %blend;
T_39.15;
    %store/vec4 v000000000295ab10_0, 0, 32;
    %load/vec4 v000000000295ab10_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.17, 8;
T_39.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.17, 8;
 ; End of false expr.
    %blend;
T_39.17;
    %store/vec4 v000000000295b3d0_0, 0, 1;
    %jmp T_39.7;
T_39.3 ;
    %load/vec4 v000000000295a4d0_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_39.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000295ba10_0, 0, 32;
T_39.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000295ba10_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_39.21, 5;
    %load/vec4 v000000000295b790_0;
    %load/vec4 v000000000295ba10_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_39.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000295b330_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000295ba10_0, 0, 32;
T_39.22 ;
    %load/vec4 v000000000295b330_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.24, 4;
    %load/vec4 v000000000295b6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000295b6f0_0, 0, 32;
T_39.24 ;
    %load/vec4 v000000000295ba10_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000295ba10_0, 0, 32;
    %jmp T_39.20;
T_39.21 ;
    %load/vec4 v000000000295b6f0_0;
    %store/vec4 v000000000295ab10_0, 0, 32;
    %jmp T_39.19;
T_39.18 ;
    %load/vec4 v000000000295a4d0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_39.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000295ba10_0, 0, 32;
T_39.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000295ba10_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_39.29, 5;
    %load/vec4 v000000000295b790_0;
    %load/vec4 v000000000295ba10_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_39.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000295b330_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000295ba10_0, 0, 32;
T_39.30 ;
    %load/vec4 v000000000295b330_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.32, 4;
    %load/vec4 v000000000295b6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000295b6f0_0, 0, 32;
T_39.32 ;
    %load/vec4 v000000000295ba10_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000295ba10_0, 0, 32;
    %jmp T_39.28;
T_39.29 ;
    %load/vec4 v000000000295b6f0_0;
    %store/vec4 v000000000295ab10_0, 0, 32;
T_39.26 ;
T_39.19 ;
    %jmp T_39.7;
T_39.4 ;
    %load/vec4 v000000000295b790_0;
    %load/vec4 v000000000295ac50_0;
    %add;
    %store/vec4 v000000000295ab10_0, 0, 32;
    %jmp T_39.7;
T_39.5 ;
    %load/vec4 v000000000295b790_0;
    %load/vec4 v000000000295ac50_0;
    %add;
    %store/vec4 v000000000295ab10_0, 0, 32;
    %jmp T_39.7;
T_39.6 ;
    %load/vec4 v000000000295a4d0_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_39.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_39.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_39.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_39.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_39.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_39.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_39.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_39.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_39.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_39.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_39.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_39.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_39.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_39.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_39.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_39.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_39.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_39.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_39.52, 6;
    %jmp T_39.53;
T_39.34 ;
    %load/vec4 v000000000295ac50_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_39.54, 4;
    %load/vec4 v000000000295b790_0;
    %store/vec4 v000000000295ab10_0, 0, 32;
T_39.54 ;
    %jmp T_39.53;
T_39.35 ;
    %load/vec4 v000000000295ac50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.56, 4;
    %load/vec4 v000000000295b790_0;
    %store/vec4 v000000000295ab10_0, 0, 32;
T_39.56 ;
    %jmp T_39.53;
T_39.36 ;
    %load/vec4 v000000000295b790_0;
    %load/vec4 v000000000295ac50_0;
    %and;
    %store/vec4 v000000000295ab10_0, 0, 32;
    %jmp T_39.53;
T_39.37 ;
    %load/vec4 v000000000295b790_0;
    %load/vec4 v000000000295ac50_0;
    %or;
    %store/vec4 v000000000295ab10_0, 0, 32;
    %jmp T_39.53;
T_39.38 ;
    %load/vec4 v000000000295b790_0;
    %load/vec4 v000000000295ac50_0;
    %xor;
    %store/vec4 v000000000295ab10_0, 0, 32;
    %jmp T_39.53;
T_39.39 ;
    %load/vec4 v000000000295b790_0;
    %load/vec4 v000000000295ac50_0;
    %or;
    %inv;
    %store/vec4 v000000000295ab10_0, 0, 32;
    %jmp T_39.53;
T_39.40 ;
    %load/vec4 v000000000295b790_0;
    %load/vec4 v000000000295ac50_0;
    %add;
    %store/vec4 v000000000295ab10_0, 0, 32;
    %jmp T_39.53;
T_39.41 ;
    %jmp T_39.53;
T_39.42 ;
    %load/vec4 v000000000295b790_0;
    %load/vec4 v000000000295ac50_0;
    %add;
    %store/vec4 v000000000295ab10_0, 0, 32;
    %load/vec4 v000000000295ab10_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.59, 8;
T_39.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.59, 8;
 ; End of false expr.
    %blend;
T_39.59;
    %store/vec4 v000000000295b3d0_0, 0, 1;
    %jmp T_39.53;
T_39.43 ;
    %load/vec4 v000000000295ac50_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v000000000295b010_0, 0, 32;
    %load/vec4 v000000000295b790_0;
    %load/vec4 v000000000295b010_0;
    %add;
    %store/vec4 v000000000295ab10_0, 0, 32;
    %load/vec4 v000000000295ab10_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.61, 8;
T_39.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.61, 8;
 ; End of false expr.
    %blend;
T_39.61;
    %store/vec4 v000000000295b3d0_0, 0, 1;
    %jmp T_39.53;
T_39.44 ;
    %load/vec4 v000000000295ac50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000295ab10_0, 0, 32;
    %jmp T_39.53;
T_39.45 ;
    %load/vec4 v000000000295ac50_0;
    %ix/getv 4, v000000000295b790_0;
    %shiftl 4;
    %store/vec4 v000000000295ab10_0, 0, 32;
    %jmp T_39.53;
T_39.46 ;
    %load/vec4 v000000000295ac50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000295ab10_0, 0, 32;
    %jmp T_39.53;
T_39.47 ;
    %load/vec4 v000000000295ac50_0;
    %ix/getv 4, v000000000295b790_0;
    %shiftr 4;
    %store/vec4 v000000000295ab10_0, 0, 32;
    %jmp T_39.53;
T_39.48 ;
    %load/vec4 v000000000295b790_0;
    %load/vec4 v000000000295ac50_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000295ab10_0, 0, 32;
    %jmp T_39.63;
T_39.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000295ab10_0, 0, 32;
T_39.63 ;
    %jmp T_39.53;
T_39.49 ;
    %load/vec4 v000000000295b790_0;
    %load/vec4 v000000000295ac50_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000295ab10_0, 0, 32;
    %jmp T_39.65;
T_39.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000295ab10_0, 0, 32;
T_39.65 ;
    %jmp T_39.53;
T_39.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000295ba10_0, 0, 32;
T_39.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000295ba10_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_39.67, 5;
    %load/vec4 v000000000295b790_0;
    %load/vec4 v000000000295ba10_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_39.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000295b330_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000295ba10_0, 0, 32;
T_39.68 ;
    %load/vec4 v000000000295b330_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.70, 4;
    %load/vec4 v000000000295b6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000295b6f0_0, 0, 32;
T_39.70 ;
    %load/vec4 v000000000295ba10_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000295ba10_0, 0, 32;
    %jmp T_39.66;
T_39.67 ;
    %load/vec4 v000000000295b6f0_0;
    %store/vec4 v000000000295ab10_0, 0, 32;
    %jmp T_39.53;
T_39.51 ;
    %load/vec4 v000000000295b790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000295ab10_0, 0, 32;
    %jmp T_39.53;
T_39.52 ;
    %load/vec4 v000000000295b790_0;
    %ix/getv 4, v000000000295ac50_0;
    %shiftr 4;
    %store/vec4 v000000000295ab10_0, 0, 32;
    %jmp T_39.53;
T_39.53 ;
    %pop/vec4 1;
    %jmp T_39.7;
T_39.7 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_000000000295d6e0;
T_40 ;
    %wait E_00000000028f4950;
    %load/vec4 v000000000295f210_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_40.0, 4;
    %ix/getv 4, v000000000295b470_0;
    %load/vec4a v000000000295fc10, 4;
    %assign/vec4 v000000000295ebd0_0, 0;
T_40.0 ;
    %load/vec4 v000000000295fdf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_40.2, 4;
    %load/vec4 v000000000295f990_0;
    %ix/getv 3, v000000000295b470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295fc10, 0, 4;
T_40.2 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000000000295cc60;
T_41 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000000000295e8b0_0, 0, 16;
    %end;
    .thread T_41;
    .scope S_000000000295cc60;
T_42 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000029601b0_0, 0, 16;
    %end;
    .thread T_42;
    .scope S_000000000295cc60;
T_43 ;
    %wait E_00000000028f5f50;
    %load/vec4 v000000000295ff30_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000295ec70_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_43.0, 4;
    %load/vec4 v00000000029601b0_0;
    %load/vec4 v000000000295ff30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000295e590_0, 0, 32;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v000000000295e8b0_0;
    %load/vec4 v000000000295ff30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000295e590_0, 0, 32;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_000000000295cde0;
T_44 ;
    %wait E_00000000028f6010;
    %load/vec4 v0000000002960070_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000295fb70_0, 0, 28;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_000000000295cf60;
T_45 ;
    %wait E_00000000028f6150;
    %load/vec4 v000000000295e810_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000295f8f0_0, 0, 32;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000000000295d560;
T_46 ;
    %wait E_00000000028f64d0;
    %load/vec4 v000000000295aa70_0;
    %load/vec4 v000000000295b1f0_0;
    %add;
    %store/vec4 v000000000295b290_0, 0, 32;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_000000000295de60;
T_47 ;
    %wait E_00000000028f5e50;
    %load/vec4 v000000000295fad0_0;
    %load/vec4 v000000000295edb0_0;
    %and;
    %store/vec4 v000000000295fa30_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_000000000295c4e0;
T_48 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029608c0_0, 0;
    %end;
    .thread T_48;
    .scope S_000000000295c4e0;
T_49 ;
    %wait E_00000000028f4950;
    %load/vec4 v00000000029614a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029608c0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000000002961360_0;
    %assign/vec4 v00000000029608c0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_000000000295d260;
T_50 ;
    %vpi_call 5 328 "$readmemb", "Input/testcode_mips3.txt", v0000000002960be0 {0 0 0};
    %end;
    .thread T_50;
    .scope S_000000000295e2e0;
T_51 ;
    %wait E_00000000028f6550;
    %vpi_call 5 9 "$display", "\012\012-------New Instruction Loaded-------------" {0 0 0};
    %load/vec4 v0000000002960b40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_51.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029623a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002961cc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029619a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029615e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961040_0, 0, 1;
    %vpi_call 5 21 "$display", "Current Instruction: Reset" {0 0 0};
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0000000002960aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_51.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_51.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_51.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_51.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_51.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_51.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_51.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_51.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029623a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002961cc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029619a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029615e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961040_0, 0, 1;
    %jmp T_51.17;
T_51.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029623a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002961cc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029619a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029615e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961040_0, 0, 1;
    %vpi_call 5 36 "$display", "Current Instruction: Aritmetic" {0 0 0};
    %jmp T_51.17;
T_51.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029623a0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002961cc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029619a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029615e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961040_0, 0, 1;
    %vpi_call 5 49 "$display", "Current Instruction: CLO, CLZ" {0 0 0};
    %jmp T_51.17;
T_51.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029623a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002961cc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029619a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029615e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961040_0, 0, 1;
    %vpi_call 5 63 "$display", "Current Instruction: JUMP" {0 0 0};
    %jmp T_51.17;
T_51.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029623a0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002961cc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029619a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029615e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961040_0, 0, 1;
    %vpi_call 5 76 "$display", "Current Instruction: Save Word" {0 0 0};
    %jmp T_51.17;
T_51.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029623a0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000002961cc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029619a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029615e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961040_0, 0, 1;
    %vpi_call 5 89 "$display", "Current Instruction: Save Byte" {0 0 0};
    %jmp T_51.17;
T_51.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029623a0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002961cc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029619a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029615e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961040_0, 0, 1;
    %vpi_call 5 102 "$display", "Current Instruction: Load Word" {0 0 0};
    %jmp T_51.17;
T_51.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029623a0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002961cc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029619a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029615e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961040_0, 0, 1;
    %vpi_call 5 116 "$display", "Current Instruction: Load Byte" {0 0 0};
    %jmp T_51.17;
T_51.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029623a0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002961cc0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002960500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029619a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029615e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961040_0, 0, 1;
    %vpi_call 5 129 "$display", "Current Instruction: Load Byte Unsigned" {0 0 0};
    %jmp T_51.17;
T_51.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029623a0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002961cc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029619a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029615e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961040_0, 0, 1;
    %vpi_call 5 143 "$display", "Current Instruction: Branch if Equal" {0 0 0};
    %jmp T_51.17;
T_51.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029623a0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002961cc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029619a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029615e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961040_0, 0, 1;
    %vpi_call 5 157 "$display", "Current Instruction: Branch if Equal to Zero" {0 0 0};
    %jmp T_51.17;
T_51.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029623a0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002961cc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029619a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029615e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961040_0, 0, 1;
    %vpi_call 5 171 "$display", "Current Instruction: Branch if Less Than Zero" {0 0 0};
    %jmp T_51.17;
T_51.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029623a0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002961cc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029619a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029615e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961040_0, 0, 1;
    %vpi_call 5 185 "$display", "Current Instruction: Branch if Greater Than Zero" {0 0 0};
    %jmp T_51.17;
T_51.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029623a0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002961cc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029619a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029615e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961040_0, 0, 1;
    %vpi_call 5 199 "$display", "Current Instruction: ADDIU" {0 0 0};
    %jmp T_51.17;
T_51.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029623a0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002961cc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029619a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029615e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961040_0, 0, 1;
    %vpi_call 5 213 "$display", "Current Instruction: ADDI" {0 0 0};
    %jmp T_51.17;
T_51.17 ;
    %pop/vec4 1;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_000000000295d3e0;
T_52 ;
    %wait E_00000000028f5990;
    %load/vec4 v00000000029628e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_52.0, 4;
    %load/vec4 v0000000002962c00_0;
    %store/vec4 v00000000029636a0_0, 0, 5;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0000000002962520_0;
    %store/vec4 v00000000029636a0_0, 0, 5;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_000000000295d9e0;
T_53 ;
    %wait E_00000000028f6510;
    %load/vec4 v00000000029617c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_53.0, 4;
    %load/vec4 v0000000002961ae0_0;
    %store/vec4 v0000000002961680_0, 0, 32;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v000000000295f7b0_0;
    %store/vec4 v0000000002961680_0, 0, 32;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_000000000295c660;
T_54 ;
    %wait E_00000000028f5910;
    %load/vec4 v0000000002962660_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_54.0, 4;
    %load/vec4 v0000000002963060_0;
    %store/vec4 v0000000002960a00_0, 0, 32;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0000000002960960_0;
    %store/vec4 v0000000002960a00_0, 0, 32;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_000000000295d860;
T_55 ;
    %wait E_00000000028f57d0;
    %load/vec4 v0000000002961b80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_55.0, 4;
    %load/vec4 v0000000002961540_0;
    %store/vec4 v00000000029605a0_0, 0, 32;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0000000002961720_0;
    %store/vec4 v00000000029605a0_0, 0, 32;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_000000000295dfe0;
T_56 ;
    %wait E_00000000028f6590;
    %load/vec4 v00000000029612c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_56.0, 4;
    %load/vec4 v0000000002960c80_0;
    %store/vec4 v0000000002960dc0_0, 0, 32;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0000000002962300_0;
    %store/vec4 v0000000002960dc0_0, 0, 32;
T_56.1 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_000000000295e160;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
    %end;
    .thread T_57;
    .scope S_000000000295e160;
T_58 ;
    %wait E_00000000028f4950;
    %load/vec4 v0000000002964640_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002964820_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0000000002963240_0;
    %load/vec4 v0000000002964820_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963b00, 0, 4;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_000000000295e160;
T_59 ;
    %wait E_00000000028f5e90;
    %load/vec4 v0000000002963420_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002963b00, 4;
    %assign/vec4 v0000000002964c80_0, 0;
    %load/vec4 v0000000002963c40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002963b00, 4;
    %assign/vec4 v0000000002963e20_0, 0;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0000000002968020;
T_60 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002963ec0_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_0000000002968020;
T_61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002962700_0, 0, 32;
    %end;
    .thread T_61;
    .scope S_0000000002968020;
T_62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002963100_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_0000000002968020;
T_63 ;
    %wait E_00000000028f61d0;
    %load/vec4 v0000000002964140_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_63.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_63.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %jmp T_63.7;
T_63.0 ;
    %load/vec4 v00000000029631a0_0;
    %load/vec4 v0000000002962a20_0;
    %cmp/e;
    %jmp/0xz  T_63.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002963100_0, 0, 1;
    %jmp T_63.9;
T_63.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002963100_0, 0, 1;
T_63.9 ;
    %jmp T_63.7;
T_63.1 ;
    %load/vec4 v00000000029631a0_0;
    %load/vec4 v0000000002962a20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_63.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_63.11, 8;
T_63.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_63.11, 8;
 ; End of false expr.
    %blend;
T_63.11;
    %store/vec4 v00000000029632e0_0, 0, 32;
    %load/vec4 v00000000029632e0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_63.13, 8;
T_63.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_63.13, 8;
 ; End of false expr.
    %blend;
T_63.13;
    %store/vec4 v0000000002963100_0, 0, 1;
    %jmp T_63.7;
T_63.2 ;
    %load/vec4 v0000000002962a20_0;
    %load/vec4 v00000000029631a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_63.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_63.15, 8;
T_63.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_63.15, 8;
 ; End of false expr.
    %blend;
T_63.15;
    %store/vec4 v00000000029632e0_0, 0, 32;
    %load/vec4 v00000000029632e0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_63.17, 8;
T_63.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_63.17, 8;
 ; End of false expr.
    %blend;
T_63.17;
    %store/vec4 v0000000002963100_0, 0, 1;
    %jmp T_63.7;
T_63.3 ;
    %load/vec4 v0000000002962d40_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_63.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002962ac0_0, 0, 32;
T_63.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002962ac0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_63.21, 5;
    %load/vec4 v00000000029631a0_0;
    %load/vec4 v0000000002962ac0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_63.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002962700_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002962ac0_0, 0, 32;
T_63.22 ;
    %load/vec4 v0000000002962700_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.24, 4;
    %load/vec4 v0000000002963ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002963ec0_0, 0, 32;
T_63.24 ;
    %load/vec4 v0000000002962ac0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002962ac0_0, 0, 32;
    %jmp T_63.20;
T_63.21 ;
    %load/vec4 v0000000002963ec0_0;
    %store/vec4 v00000000029632e0_0, 0, 32;
    %jmp T_63.19;
T_63.18 ;
    %load/vec4 v0000000002962d40_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_63.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002962ac0_0, 0, 32;
T_63.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002962ac0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_63.29, 5;
    %load/vec4 v00000000029631a0_0;
    %load/vec4 v0000000002962ac0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_63.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002962700_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002962ac0_0, 0, 32;
T_63.30 ;
    %load/vec4 v0000000002962700_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.32, 4;
    %load/vec4 v0000000002963ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002963ec0_0, 0, 32;
T_63.32 ;
    %load/vec4 v0000000002962ac0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002962ac0_0, 0, 32;
    %jmp T_63.28;
T_63.29 ;
    %load/vec4 v0000000002963ec0_0;
    %store/vec4 v00000000029632e0_0, 0, 32;
T_63.26 ;
T_63.19 ;
    %jmp T_63.7;
T_63.4 ;
    %load/vec4 v00000000029631a0_0;
    %load/vec4 v0000000002962a20_0;
    %add;
    %store/vec4 v00000000029632e0_0, 0, 32;
    %jmp T_63.7;
T_63.5 ;
    %load/vec4 v00000000029631a0_0;
    %load/vec4 v0000000002962a20_0;
    %add;
    %store/vec4 v00000000029632e0_0, 0, 32;
    %jmp T_63.7;
T_63.6 ;
    %load/vec4 v0000000002962d40_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_63.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_63.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_63.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_63.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_63.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_63.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_63.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_63.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_63.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_63.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_63.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_63.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_63.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_63.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_63.52, 6;
    %jmp T_63.53;
T_63.34 ;
    %load/vec4 v0000000002962a20_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_63.54, 4;
    %load/vec4 v00000000029631a0_0;
    %store/vec4 v00000000029632e0_0, 0, 32;
T_63.54 ;
    %jmp T_63.53;
T_63.35 ;
    %load/vec4 v0000000002962a20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.56, 4;
    %load/vec4 v00000000029631a0_0;
    %store/vec4 v00000000029632e0_0, 0, 32;
T_63.56 ;
    %jmp T_63.53;
T_63.36 ;
    %load/vec4 v00000000029631a0_0;
    %load/vec4 v0000000002962a20_0;
    %and;
    %store/vec4 v00000000029632e0_0, 0, 32;
    %jmp T_63.53;
T_63.37 ;
    %load/vec4 v00000000029631a0_0;
    %load/vec4 v0000000002962a20_0;
    %or;
    %store/vec4 v00000000029632e0_0, 0, 32;
    %jmp T_63.53;
T_63.38 ;
    %load/vec4 v00000000029631a0_0;
    %load/vec4 v0000000002962a20_0;
    %xor;
    %store/vec4 v00000000029632e0_0, 0, 32;
    %jmp T_63.53;
T_63.39 ;
    %load/vec4 v00000000029631a0_0;
    %load/vec4 v0000000002962a20_0;
    %or;
    %inv;
    %store/vec4 v00000000029632e0_0, 0, 32;
    %jmp T_63.53;
T_63.40 ;
    %load/vec4 v00000000029631a0_0;
    %load/vec4 v0000000002962a20_0;
    %add;
    %store/vec4 v00000000029632e0_0, 0, 32;
    %jmp T_63.53;
T_63.41 ;
    %jmp T_63.53;
T_63.42 ;
    %load/vec4 v00000000029631a0_0;
    %load/vec4 v0000000002962a20_0;
    %add;
    %store/vec4 v00000000029632e0_0, 0, 32;
    %load/vec4 v00000000029632e0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_63.59, 8;
T_63.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_63.59, 8;
 ; End of false expr.
    %blend;
T_63.59;
    %store/vec4 v0000000002963100_0, 0, 1;
    %jmp T_63.53;
T_63.43 ;
    %load/vec4 v0000000002962a20_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000002962de0_0, 0, 32;
    %load/vec4 v00000000029631a0_0;
    %load/vec4 v0000000002962de0_0;
    %add;
    %store/vec4 v00000000029632e0_0, 0, 32;
    %load/vec4 v00000000029632e0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_63.61, 8;
T_63.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_63.61, 8;
 ; End of false expr.
    %blend;
T_63.61;
    %store/vec4 v0000000002963100_0, 0, 1;
    %jmp T_63.53;
T_63.44 ;
    %load/vec4 v0000000002962a20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029632e0_0, 0, 32;
    %jmp T_63.53;
T_63.45 ;
    %load/vec4 v0000000002962a20_0;
    %ix/getv 4, v00000000029631a0_0;
    %shiftl 4;
    %store/vec4 v00000000029632e0_0, 0, 32;
    %jmp T_63.53;
T_63.46 ;
    %load/vec4 v0000000002962a20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029632e0_0, 0, 32;
    %jmp T_63.53;
T_63.47 ;
    %load/vec4 v0000000002962a20_0;
    %ix/getv 4, v00000000029631a0_0;
    %shiftr 4;
    %store/vec4 v00000000029632e0_0, 0, 32;
    %jmp T_63.53;
T_63.48 ;
    %load/vec4 v00000000029631a0_0;
    %load/vec4 v0000000002962a20_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029632e0_0, 0, 32;
    %jmp T_63.63;
T_63.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029632e0_0, 0, 32;
T_63.63 ;
    %jmp T_63.53;
T_63.49 ;
    %load/vec4 v00000000029631a0_0;
    %load/vec4 v0000000002962a20_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029632e0_0, 0, 32;
    %jmp T_63.65;
T_63.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029632e0_0, 0, 32;
T_63.65 ;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002962ac0_0, 0, 32;
T_63.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002962ac0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_63.67, 5;
    %load/vec4 v00000000029631a0_0;
    %load/vec4 v0000000002962ac0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_63.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002962700_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002962ac0_0, 0, 32;
T_63.68 ;
    %load/vec4 v0000000002962700_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.70, 4;
    %load/vec4 v0000000002963ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002963ec0_0, 0, 32;
T_63.70 ;
    %load/vec4 v0000000002962ac0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002962ac0_0, 0, 32;
    %jmp T_63.66;
T_63.67 ;
    %load/vec4 v0000000002963ec0_0;
    %store/vec4 v00000000029632e0_0, 0, 32;
    %jmp T_63.53;
T_63.51 ;
    %load/vec4 v00000000029631a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029632e0_0, 0, 32;
    %jmp T_63.53;
T_63.52 ;
    %load/vec4 v00000000029631a0_0;
    %ix/getv 4, v0000000002962a20_0;
    %shiftr 4;
    %store/vec4 v00000000029632e0_0, 0, 32;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
    %jmp T_63.7;
T_63.7 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_00000000029681a0;
T_64 ;
    %wait E_00000000028f4950;
    %load/vec4 v0000000002963ba0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_64.0, 4;
    %ix/getv 4, v0000000002964000_0;
    %load/vec4a v0000000002963f60, 4;
    %assign/vec4 v0000000002964b40_0, 0;
T_64.0 ;
    %load/vec4 v0000000002963560_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_64.2, 4;
    %load/vec4 v0000000002962e80_0;
    %ix/getv 3, v0000000002964000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002963f60, 0, 4;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_00000000029669a0;
T_65 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002962f20_0, 0, 16;
    %end;
    .thread T_65;
    .scope S_00000000029669a0;
T_66 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002963600_0, 0, 16;
    %end;
    .thread T_66;
    .scope S_00000000029669a0;
T_67 ;
    %wait E_00000000028f6050;
    %load/vec4 v00000000029625c0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002963740_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_67.0, 4;
    %load/vec4 v0000000002963600_0;
    %load/vec4 v00000000029625c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002963a60_0, 0, 32;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0000000002962f20_0;
    %load/vec4 v00000000029625c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002963a60_0, 0, 32;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_00000000029675a0;
T_68 ;
    %wait E_00000000028f5dd0;
    %load/vec4 v00000000029634c0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002963ce0_0, 0, 28;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0000000002966fa0;
T_69 ;
    %wait E_00000000028f5950;
    %load/vec4 v0000000002964320_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029645a0_0, 0, 32;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0000000002966e20;
T_70 ;
    %wait E_00000000028f6290;
    %load/vec4 v0000000002964500_0;
    %load/vec4 v0000000002964be0_0;
    %add;
    %store/vec4 v0000000002964280_0, 0, 32;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0000000002968320;
T_71 ;
    %wait E_00000000028f5a90;
    %load/vec4 v00000000029637e0_0;
    %load/vec4 v00000000029640a0_0;
    %and;
    %store/vec4 v00000000029648c0_0, 0, 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_00000000028d3740;
T_72 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002965ae0_0, 0, 1;
    %end;
    .thread T_72;
    .scope S_00000000028d3740;
T_73 ;
    %vpi_call 2 19 "$dumpfile", "results/CPUFileTest.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, v0000000002965a40_0, v0000000002965ae0_0, S_00000000008677c0, S_0000000002957c30, S_000000000295c4e0, S_0000000000873940, S_0000000002957ab0, S_000000000295d260, S_00000000028ffee0, S_0000000002958230, S_000000000295e2e0, S_00000000008b3d90, S_000000000295db60, S_0000000002968020, S_000000000085c680, S_000000000295dce0, S_000000000295e160, S_0000000000896720, S_000000000295d6e0, S_00000000029681a0, S_00000000008bf6e0, S_00000000008b3c10, S_000000000295cae0, S_000000000295d560, S_00000000029672a0, S_0000000002966e20, S_00000000029577b0, S_00000000008968a0, S_0000000002957630, S_00000000029574b0, S_000000000295cc60, S_000000000295cde0, S_000000000295cf60, S_000000000295de60, S_00000000029669a0, S_00000000029675a0, S_0000000002966fa0, S_0000000002968320, S_0000000000873ac0, S_000000000284efb0, S_00000000008bf560, S_0000000000867940, S_00000000028ffd60, S_0000000002957930, S_0000000002957db0, S_000000000295c7e0, S_000000000295c960, S_00000000029580b0, S_000000000295dfe0, S_000000000295d9e0, S_000000000295d3e0, S_000000000295c660, S_000000000295d860 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002966260_0, 0, 32;
T_73.0 ;
    %load/vec4 v0000000002966260_0;
    %cmpi/s 51, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_73.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002965a40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002965a40_0, 0, 1;
    %load/vec4 v0000000002966260_0;
    %cmpi/s 17, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_73.2, 5;
    %vpi_call 2 98 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 99 "$display", "\012Program Counter: %d", v0000000002954d90_0 {0 0 0};
    %vpi_call 2 100 "$display", "\012Current Instruction: %b", v0000000002953cb0_0 {0 0 0};
    %vpi_call 2 101 "$display", "\012Operation Code: %b", v0000000002955010_0 {0 0 0};
    %vpi_call 2 102 "$display", "\012Register S Address: %d", v00000000029542f0_0 {0 0 0};
    %vpi_call 2 103 "$display", "\012Register T Adresss: %d", v0000000002953c10_0 {0 0 0};
    %vpi_call 2 104 "$display", "\012Offset: %d", v0000000002956940_0 {0 0 0};
    %vpi_call 2 105 "$display", "\012---------END OF TEST BENCH 1-----------\012" {0 0 0};
T_73.2 ;
    %load/vec4 v0000000002966260_0;
    %cmpi/s 57, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_73.4, 5;
    %vpi_call 2 108 "$display", "\012---------TEST BENCH 2-----------\012" {0 0 0};
    %vpi_call 2 109 "$display", "\012Program Counter: %d", v000000000295a890_0 {0 0 0};
    %vpi_call 2 110 "$display", "\012Current Instruction: %b", v0000000002958a60_0 {0 0 0};
    %vpi_call 2 111 "$display", "\012Operation Code: %b", v0000000002959000_0 {0 0 0};
    %vpi_call 2 112 "$display", "\012Register S Address: %d", v000000000295ae30_0 {0 0 0};
    %vpi_call 2 113 "$display", "\012Register T Adresss: %d", v000000000295c2d0_0 {0 0 0};
    %vpi_call 2 114 "$display", "\012Offset: %d", v000000000295ff30_0 {0 0 0};
    %vpi_call 2 115 "$display", "\012---------END OF TEST BENCH 2-----------\012" {0 0 0};
T_73.4 ;
    %load/vec4 v0000000002966260_0;
    %cmpi/s 129, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_73.6, 5;
    %vpi_call 2 118 "$display", "\012---------TEST BENCH 3-----------\012" {0 0 0};
    %vpi_call 2 119 "$display", "\012Program Counter: %d", v00000000029608c0_0 {0 0 0};
    %vpi_call 2 120 "$display", "\012Current Instruction: %b", v0000000002961c20_0 {0 0 0};
    %vpi_call 2 121 "$display", "\012Operation Code: %b", v0000000002960aa0_0 {0 0 0};
    %vpi_call 2 122 "$display", "\012Register S Address: %d", v0000000002963420_0 {0 0 0};
    %vpi_call 2 123 "$display", "\012Register T Adresss: %d", v0000000002963c40_0 {0 0 0};
    %vpi_call 2 124 "$display", "\012Offset: %d", v00000000029625c0_0 {0 0 0};
    %vpi_call 2 125 "$display", "\012---------END OF TEST BENCH 3-----------\012" {0 0 0};
T_73.6 ;
    %load/vec4 v0000000002966260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002966260_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %end;
    .thread T_73;
    .scope S_00000000028fc7c0;
T_74 ;
    %wait E_00000000028f5b10;
    %load/vec4 v0000000002964d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_74.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_74.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %load/vec4 v0000000002965360_0;
    %store/vec4 v0000000002965860_0, 0, 5;
    %jmp T_74.4;
T_74.0 ;
    %load/vec4 v0000000002965360_0;
    %store/vec4 v0000000002965860_0, 0, 5;
    %jmp T_74.4;
T_74.1 ;
    %load/vec4 v0000000002965220_0;
    %store/vec4 v0000000002965860_0, 0, 5;
    %jmp T_74.4;
T_74.2 ;
    %load/vec4 v0000000002966080_0;
    %store/vec4 v0000000002965860_0, 0, 5;
    %jmp T_74.4;
T_74.4 ;
    %pop/vec4 1;
    %jmp T_74;
    .thread T_74, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "CPUTest.vl";
    "CPU.v";
    "MuxModules.v";
    "ControlModules.v";
    "RegisterFile.v";
    "UtilModules.v";
    "ALUModule.v";
    "RamModules.v";
