#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar  6 22:10:46 2023
# Process ID: 34260
# Current directory: D:/GitHub/methane/methane_fpga/methane_fpga.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: D:/GitHub/methane/methane_fpga/methane_fpga.runs/synth_1/Top.vds
# Journal file: D:/GitHub/methane/methane_fpga/methane_fpga.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 41964 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 929.777 ; gain = 234.332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [D:/GitHub/methane/methane_fpga/methane_fpga.srcs/sources_1/new/Top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/GitHub/methane/methane_fpga/methane_fpga.runs/synth_1/.Xil/Vivado-34260-DEDSEC3/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/GitHub/methane/methane_fpga/methane_fpga.runs/synth_1/.Xil/Vivado-34260-DEDSEC3/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Oscillator' [D:/GitHub/methane/methane_fpga/chisel/output/Oscillator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Oscillator' (2#1) [D:/GitHub/methane/methane_fpga/chisel/output/Oscillator.v:1]
INFO: [Synth 8-6157] synthesizing module 'I2S' [D:/GitHub/methane/methane_fpga/methane_fpga.srcs/sources_1/new/I2S.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'I2S' (3#1) [D:/GitHub/methane/methane_fpga/methane_fpga.srcs/sources_1/new/I2S.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Top' (4#1) [D:/GitHub/methane/methane_fpga/methane_fpga.srcs/sources_1/new/Top.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1004.125 ; gain = 308.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1004.125 ; gain = 308.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1004.125 ; gain = 308.680
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1004.125 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GitHub/methane/methane_fpga/methane_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'cw0'
Finished Parsing XDC File [d:/GitHub/methane/methane_fpga/methane_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'cw0'
Parsing XDC File [D:/GitHub/methane/methane_fpga/methane_fpga.srcs/constrs_1/new/m_cstr1.xdc]
Finished Parsing XDC File [D:/GitHub/methane/methane_fpga/methane_fpga.srcs/constrs_1/new/m_cstr1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GitHub/methane/methane_fpga/methane_fpga.srcs/constrs_1/new/m_cstr1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1115.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1115.773 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1115.773 ; gain = 420.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1115.773 ; gain = 420.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in_50M. (constraint file  d:/GitHub/methane/methane_fpga/methane_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in_50M. (constraint file  d:/GitHub/methane/methane_fpga/methane_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for cw0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1115.773 ; gain = 420.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1115.773 ; gain = 420.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Oscillator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module I2S 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'i2s/L_r_reg[15:0]' into 'i2s/R_r_reg[15:0]' [D:/GitHub/methane/methane_fpga/methane_fpga.srcs/sources_1/new/I2S.sv:50]
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[11]' (FDE) to 'osc1/holdTick_reg[21]'
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[12]' (FDE) to 'osc1/holdTick_reg[21]'
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[13]' (FDE) to 'osc1/holdTick_reg[21]'
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[14]' (FDE) to 'osc1/holdTick_reg[21]'
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[15]' (FDE) to 'osc1/holdTick_reg[21]'
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[16]' (FDE) to 'osc1/holdTick_reg[21]'
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[17]' (FDE) to 'osc1/holdTick_reg[21]'
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[18]' (FDE) to 'osc1/holdTick_reg[21]'
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[19]' (FDE) to 'osc1/holdTick_reg[21]'
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[20]' (FDE) to 'osc1/holdTick_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\osc1/holdTick_reg[21] )
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[22]' (FDRE) to 'osc1/holdTick_reg[23]'
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[23]' (FDRE) to 'osc1/holdTick_reg[24]'
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[24]' (FDRE) to 'osc1/holdTick_reg[25]'
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[25]' (FDRE) to 'osc1/holdTick_reg[26]'
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[26]' (FDRE) to 'osc1/holdTick_reg[27]'
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[27]' (FDRE) to 'osc1/holdTick_reg[28]'
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[28]' (FDRE) to 'osc1/holdTick_reg[29]'
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[29]' (FDRE) to 'osc1/holdTick_reg[30]'
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[30]' (FDRE) to 'osc1/holdTick_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\osc1/holdTick_reg[31] )
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[9]' (FDE) to 'osc1/holdTick_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\osc1/holdTick_reg[10] )
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[4]' (FDE) to 'osc1/holdTick_reg[6]'
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[5]' (FDE) to 'osc1/holdTick_reg[8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\osc1/holdTick_reg[6] )
INFO: [Synth 8-3886] merging instance 'osc1/holdTick_reg[7]' (FDE) to 'osc1/holdTick_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\osc1/holdTick_reg[8] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1115.773 ; gain = 420.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1115.773 ; gain = 420.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\osc1/holdTick_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\osc1/holdTick_reg[3] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1115.773 ; gain = 420.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1115.773 ; gain = 420.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1116.227 ; gain = 420.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1116.227 ; gain = 420.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1116.227 ; gain = 420.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1116.227 ; gain = 420.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1116.227 ; gain = 420.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1116.227 ; gain = 420.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |    22|
|3     |LUT1      |    10|
|4     |LUT2      |    13|
|5     |LUT3      |    28|
|6     |LUT4      |     4|
|7     |LUT5      |     6|
|8     |LUT6      |    64|
|9     |MUXF7     |    28|
|10    |MUXF8     |    13|
|11    |FDCE      |    28|
|12    |FDRE      |    50|
|13    |IBUF      |     1|
|14    |OBUF      |     3|
+------+----------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   273|
|2     |  i2s    |I2S        |    48|
|3     |  osc1   |Oscillator |   218|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1116.227 ; gain = 420.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1116.227 ; gain = 309.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1116.227 ; gain = 420.781
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1128.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1129.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 1129.320 ; gain = 708.020
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1129.320 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/methane/methane_fpga/methane_fpga.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  6 22:11:20 2023...
