ila_1.vhd,vhdl,xil_defaultlib,../../../../final_project-v2018.srcs/sources_1/ip/ila_1/sim/ila_1.vhd,incdir="../../../../final_project-v2018.srcs/sources_1/ip/ila_1/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
