{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634030228364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634030228365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 13:17:08 2021 " "Processing started: Tue Oct 12 13:17:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634030228365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030228365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARMCPU -c ARMCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARMCPU -c ARMCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030228365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634030228775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634030228775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634030240307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634030240308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240308 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlUnit.v(64) " "Verilog HDL information at ControlUnit.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1634030240310 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlUnit.v(75) " "Verilog HDL information at ControlUnit.v(75): always construct contains both blocking and non-blocking assignments" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1634030240310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634030240310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634030240311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlUnit " "Elaborating entity \"ControlUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634030240345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ControlUnit.v(90) " "Verilog HDL assignment warning at ControlUnit.v(90): truncated value with size 32 to match size of target (8)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634030240353 "|tb|ControlUnit:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ControlUnit.v(94) " "Verilog HDL assignment warning at ControlUnit.v(94): truncated value with size 32 to match size of target (8)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634030240353 "|tb|ControlUnit:CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data1 ControlUnit.v(75) " "Verilog HDL Always Construct warning at ControlUnit.v(75): inferring latch(es) for variable \"data1\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1634030240353 "|tb|ControlUnit:CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data2 ControlUnit.v(75) " "Verilog HDL Always Construct warning at ControlUnit.v(75): inferring latch(es) for variable \"data2\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1634030240353 "|tb|ControlUnit:CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addrForRam ControlUnit.v(75) " "Verilog HDL Always Construct warning at ControlUnit.v(75): inferring latch(es) for variable \"addrForRam\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1634030240353 "|tb|ControlUnit:CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataForRam ControlUnit.v(75) " "Verilog HDL Always Construct warning at ControlUnit.v(75): inferring latch(es) for variable \"dataForRam\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[0\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[0\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[1\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[1\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[2\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[2\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[3\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[3\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[4\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[4\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[5\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[5\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[6\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[6\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[7\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[7\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[8\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[8\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[9\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[9\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[10\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[10\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[11\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[11\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[12\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[12\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[13\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[13\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[14\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[14\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[15\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[15\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[16\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[16\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[17\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[17\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[18\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[18\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[19\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[19\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[20\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[20\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[21\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[21\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[22\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[22\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[23\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[23\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[24\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[24\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[25\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[25\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[26\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[26\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[27\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[27\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240354 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[28\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[28\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[29\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[29\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[30\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[30\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataForRam\[31\] ControlUnit.v(75) " "Inferred latch for \"dataForRam\[31\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrForRam\[0\] ControlUnit.v(75) " "Inferred latch for \"addrForRam\[0\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrForRam\[1\] ControlUnit.v(75) " "Inferred latch for \"addrForRam\[1\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrForRam\[2\] ControlUnit.v(75) " "Inferred latch for \"addrForRam\[2\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrForRam\[3\] ControlUnit.v(75) " "Inferred latch for \"addrForRam\[3\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrForRam\[4\] ControlUnit.v(75) " "Inferred latch for \"addrForRam\[4\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrForRam\[5\] ControlUnit.v(75) " "Inferred latch for \"addrForRam\[5\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrForRam\[6\] ControlUnit.v(75) " "Inferred latch for \"addrForRam\[6\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrForRam\[7\] ControlUnit.v(75) " "Inferred latch for \"addrForRam\[7\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[0\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[0\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[1\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[1\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[2\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[2\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[3\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[3\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[4\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[4\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[5\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[5\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[6\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[6\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[7\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[7\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[8\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[8\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[9\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[9\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[10\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[10\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[11\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[11\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[12\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[12\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[13\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[13\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[14\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[14\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[15\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[15\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[16\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[16\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[17\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[17\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[18\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[18\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[19\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[19\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[20\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[20\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[21\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[21\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240355 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[22\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[22\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[23\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[23\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[24\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[24\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[25\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[25\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[26\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[26\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[27\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[27\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[28\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[28\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[29\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[29\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[30\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[30\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[31\] ControlUnit.v(75) " "Inferred latch for \"regs\[0\]\[31\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[0\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[0\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[1\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[1\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[2\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[2\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[3\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[3\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[4\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[4\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[5\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[5\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[6\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[6\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[7\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[7\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[8\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[8\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[9\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[9\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[10\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[10\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[11\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[11\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[12\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[12\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[13\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[13\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[14\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[14\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[15\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[15\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[16\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[16\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[17\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[17\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240356 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[18\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[18\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[19\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[19\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[20\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[20\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[21\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[21\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[22\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[22\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[23\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[23\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[24\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[24\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[25\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[25\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[26\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[26\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[27\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[27\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[28\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[28\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[29\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[29\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[30\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[30\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[31\] ControlUnit.v(75) " "Inferred latch for \"regs\[1\]\[31\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[0\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[0\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[1\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[1\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[2\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[2\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[3\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[3\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[4\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[4\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[5\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[5\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[6\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[6\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[7\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[7\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[8\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[8\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[9\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[9\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[10\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[10\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[11\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[11\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[12\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[12\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[13\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[13\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[14\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[14\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[15\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[15\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[16\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[16\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[17\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[17\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[18\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[18\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240357 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[19\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[19\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[20\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[20\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[21\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[21\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[22\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[22\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[23\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[23\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[24\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[24\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[25\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[25\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[26\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[26\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[27\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[27\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[28\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[28\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[29\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[29\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[30\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[30\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[31\] ControlUnit.v(75) " "Inferred latch for \"regs\[2\]\[31\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[0\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[0\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[1\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[1\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[2\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[2\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[3\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[3\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[4\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[4\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[5\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[5\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[6\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[6\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[7\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[7\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[8\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[8\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[9\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[9\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[10\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[10\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[11\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[11\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[12\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[12\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[13\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[13\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[14\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[14\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[15\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[15\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[16\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[16\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[17\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[17\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[18\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[18\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[19\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[19\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[20\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[20\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240358 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[21\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[21\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[22\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[22\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[23\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[23\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[24\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[24\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[25\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[25\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[26\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[26\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[27\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[27\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[28\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[28\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[29\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[29\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[30\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[30\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[31\] ControlUnit.v(75) " "Inferred latch for \"regs\[3\]\[31\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[0\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[0\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[1\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[1\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[2\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[2\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[3\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[3\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[4\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[4\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[5\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[5\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[6\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[6\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[7\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[7\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[8\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[8\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[9\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[9\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[10\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[10\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[11\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[11\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[12\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[12\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[13\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[13\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[14\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[14\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[15\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[15\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[16\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[16\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[17\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[17\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[18\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[18\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[19\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[19\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[20\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[20\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[21\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[21\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240359 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[22\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[22\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[23\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[23\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[24\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[24\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[25\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[25\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[26\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[26\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[27\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[27\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[28\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[28\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[29\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[29\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[30\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[30\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[31\] ControlUnit.v(75) " "Inferred latch for \"regs\[4\]\[31\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[0\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[0\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[1\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[1\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[2\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[2\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[3\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[3\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[4\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[4\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[5\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[5\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[6\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[6\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[7\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[7\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[8\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[8\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[9\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[9\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[10\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[10\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[11\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[11\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[12\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[12\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[13\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[13\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[14\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[14\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[15\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[15\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[16\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[16\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[17\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[17\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[18\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[18\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[19\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[19\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[20\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[20\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240360 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[21\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[21\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[22\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[22\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[23\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[23\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[24\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[24\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[25\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[25\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[26\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[26\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[27\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[27\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[28\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[28\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[29\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[29\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[30\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[30\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[31\] ControlUnit.v(75) " "Inferred latch for \"regs\[5\]\[31\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[0\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[0\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[1\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[1\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[2\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[2\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[3\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[3\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[4\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[4\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[5\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[5\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[6\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[6\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[7\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[7\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[8\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[8\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[9\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[9\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[10\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[10\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[11\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[11\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[12\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[12\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[13\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[13\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[14\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[14\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[15\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[15\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[16\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[16\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[17\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[17\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[18\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[18\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240361 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[19\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[19\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[20\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[20\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[21\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[21\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[22\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[22\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[23\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[23\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[24\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[24\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[25\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[25\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[26\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[26\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[27\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[27\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[28\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[28\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[29\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[29\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[30\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[30\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[31\] ControlUnit.v(75) " "Inferred latch for \"regs\[6\]\[31\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[0\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[0\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[1\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[1\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[2\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[2\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[3\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[3\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[4\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[4\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[5\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[5\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[6\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[6\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[7\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[7\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[8\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[8\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[9\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[9\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[10\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[10\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[11\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[11\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[12\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[12\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[13\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[13\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[14\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[14\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[15\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[15\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[16\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[16\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[17\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[17\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[18\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[18\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[19\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[19\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[20\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[20\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240362 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[21\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[21\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[22\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[22\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[23\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[23\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[24\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[24\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[25\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[25\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[26\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[26\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[27\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[27\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[28\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[28\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[29\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[29\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[30\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[30\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[31\] ControlUnit.v(75) " "Inferred latch for \"regs\[7\]\[31\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[0\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[0\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[1\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[1\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[2\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[2\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[3\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[3\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[4\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[4\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[5\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[5\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[6\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[6\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[7\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[7\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[8\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[8\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[9\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[9\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[10\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[10\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[11\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[11\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[12\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[12\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[13\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[13\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[14\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[14\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[15\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[15\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[16\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[16\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[17\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[17\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[18\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[18\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[19\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[19\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[20\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[20\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[21\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[21\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[22\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[22\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240363 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[23\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[23\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[24\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[24\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[25\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[25\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[26\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[26\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[27\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[27\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[28\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[28\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[29\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[29\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[30\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[30\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[31\] ControlUnit.v(75) " "Inferred latch for \"regs\[8\]\[31\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[0\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[0\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[1\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[1\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[2\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[2\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[3\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[3\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[4\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[4\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[5\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[5\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[6\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[6\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[7\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[7\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[8\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[8\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[9\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[9\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[10\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[10\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[11\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[11\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[12\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[12\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[13\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[13\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[14\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[14\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[15\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[15\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[16\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[16\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[17\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[17\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[18\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[18\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[19\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[19\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[20\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[20\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[21\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[21\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[22\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[22\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240364 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[23\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[23\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[24\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[24\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[25\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[25\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[26\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[26\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[27\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[27\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[28\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[28\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[29\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[29\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[30\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[30\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[31\] ControlUnit.v(75) " "Inferred latch for \"regs\[9\]\[31\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[0\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[0\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[1\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[1\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[2\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[2\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[3\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[3\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[4\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[4\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[5\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[5\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[6\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[6\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[7\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[7\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[8\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[8\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[9\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[9\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[10\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[10\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[11\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[11\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[12\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[12\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[13\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[13\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[14\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[14\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[15\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[15\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[16\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[16\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[17\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[17\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[18\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[18\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[19\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[19\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[20\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[20\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[21\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[21\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[22\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[22\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[23\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[23\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[24\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[24\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240365 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[25\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[25\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[26\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[26\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[27\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[27\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[28\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[28\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[29\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[29\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[30\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[30\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[31\] ControlUnit.v(75) " "Inferred latch for \"regs\[10\]\[31\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[0\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[0\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[1\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[1\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[2\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[2\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[3\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[3\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[4\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[4\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[5\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[5\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[6\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[6\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[7\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[7\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[8\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[8\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[9\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[9\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[10\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[10\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[11\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[11\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[12\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[12\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[13\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[13\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[14\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[14\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[15\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[15\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[16\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[16\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[17\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[17\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[18\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[18\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[19\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[19\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[20\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[20\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[21\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[21\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[22\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[22\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[23\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[23\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[24\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[24\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240366 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[25\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[25\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[26\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[26\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[27\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[27\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[28\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[28\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[29\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[29\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[30\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[30\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[31\] ControlUnit.v(75) " "Inferred latch for \"regs\[11\]\[31\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[0\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[0\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[1\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[1\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[2\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[2\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[3\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[3\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[4\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[4\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[5\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[5\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[6\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[6\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[7\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[7\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[8\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[8\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[9\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[9\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[10\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[10\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[11\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[11\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[12\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[12\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[13\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[13\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[14\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[14\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[15\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[15\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[16\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[16\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[17\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[17\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[18\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[18\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[19\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[19\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[20\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[20\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[21\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[21\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[22\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[22\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[23\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[23\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[24\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[24\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[25\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[25\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[26\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[26\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240367 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[27\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[27\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[28\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[28\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[29\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[29\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[30\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[30\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[31\] ControlUnit.v(75) " "Inferred latch for \"regs\[12\]\[31\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[0\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[0\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[1\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[1\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[2\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[2\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[3\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[3\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[4\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[4\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[5\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[5\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[6\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[6\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[7\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[7\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[8\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[8\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[9\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[9\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[10\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[10\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[11\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[11\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[12\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[12\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[13\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[13\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[14\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[14\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[15\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[15\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[16\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[16\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[17\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[17\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[18\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[18\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[19\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[19\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[20\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[20\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[21\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[21\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[22\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[22\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240368 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[23\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[23\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240369 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[24\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[24\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240369 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[25\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[25\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240369 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[26\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[26\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240369 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[27\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[27\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240369 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[28\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[28\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240369 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[29\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[29\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240369 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[30\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[30\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240369 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[31\] ControlUnit.v(75) " "Inferred latch for \"regs\[13\]\[31\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240369 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[0\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[0\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240369 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[1\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[1\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240369 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[2\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[2\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240369 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[3\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[3\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240369 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[4\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[4\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240369 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[5\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[5\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240370 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[6\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[6\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[7\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[7\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[8\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[8\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[9\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[9\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[10\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[10\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[11\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[11\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[12\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[12\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[13\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[13\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[14\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[14\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[15\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[15\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[16\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[16\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[17\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[17\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[18\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[18\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[19\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[19\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[20\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[20\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[21\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[21\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[22\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[22\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[23\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[23\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[24\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[24\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[25\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[25\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[26\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[26\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[27\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[27\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240371 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[28\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[28\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[29\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[29\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[30\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[30\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[31\] ControlUnit.v(75) " "Inferred latch for \"regs\[14\]\[31\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\] ControlUnit.v(75) " "Inferred latch for \"data2\[0\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\] ControlUnit.v(75) " "Inferred latch for \"data2\[1\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\] ControlUnit.v(75) " "Inferred latch for \"data2\[2\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\] ControlUnit.v(75) " "Inferred latch for \"data2\[3\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\] ControlUnit.v(75) " "Inferred latch for \"data2\[4\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\] ControlUnit.v(75) " "Inferred latch for \"data2\[5\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\] ControlUnit.v(75) " "Inferred latch for \"data2\[6\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\] ControlUnit.v(75) " "Inferred latch for \"data2\[7\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\] ControlUnit.v(75) " "Inferred latch for \"data2\[8\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\] ControlUnit.v(75) " "Inferred latch for \"data2\[9\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\] ControlUnit.v(75) " "Inferred latch for \"data2\[10\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\] ControlUnit.v(75) " "Inferred latch for \"data2\[11\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\] ControlUnit.v(75) " "Inferred latch for \"data2\[12\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\] ControlUnit.v(75) " "Inferred latch for \"data2\[13\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\] ControlUnit.v(75) " "Inferred latch for \"data2\[14\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\] ControlUnit.v(75) " "Inferred latch for \"data2\[15\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\] ControlUnit.v(75) " "Inferred latch for \"data2\[16\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\] ControlUnit.v(75) " "Inferred latch for \"data2\[17\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\] ControlUnit.v(75) " "Inferred latch for \"data2\[18\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\] ControlUnit.v(75) " "Inferred latch for \"data2\[19\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\] ControlUnit.v(75) " "Inferred latch for \"data2\[20\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\] ControlUnit.v(75) " "Inferred latch for \"data2\[21\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\] ControlUnit.v(75) " "Inferred latch for \"data2\[22\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\] ControlUnit.v(75) " "Inferred latch for \"data2\[23\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\] ControlUnit.v(75) " "Inferred latch for \"data2\[24\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\] ControlUnit.v(75) " "Inferred latch for \"data2\[25\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\] ControlUnit.v(75) " "Inferred latch for \"data2\[26\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\] ControlUnit.v(75) " "Inferred latch for \"data2\[27\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240372 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\] ControlUnit.v(75) " "Inferred latch for \"data2\[28\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\] ControlUnit.v(75) " "Inferred latch for \"data2\[29\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\] ControlUnit.v(75) " "Inferred latch for \"data2\[30\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\] ControlUnit.v(75) " "Inferred latch for \"data2\[31\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\] ControlUnit.v(75) " "Inferred latch for \"data1\[0\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\] ControlUnit.v(75) " "Inferred latch for \"data1\[1\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\] ControlUnit.v(75) " "Inferred latch for \"data1\[2\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\] ControlUnit.v(75) " "Inferred latch for \"data1\[3\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\] ControlUnit.v(75) " "Inferred latch for \"data1\[4\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\] ControlUnit.v(75) " "Inferred latch for \"data1\[5\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\] ControlUnit.v(75) " "Inferred latch for \"data1\[6\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\] ControlUnit.v(75) " "Inferred latch for \"data1\[7\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\] ControlUnit.v(75) " "Inferred latch for \"data1\[8\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\] ControlUnit.v(75) " "Inferred latch for \"data1\[9\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\] ControlUnit.v(75) " "Inferred latch for \"data1\[10\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\] ControlUnit.v(75) " "Inferred latch for \"data1\[11\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\] ControlUnit.v(75) " "Inferred latch for \"data1\[12\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\] ControlUnit.v(75) " "Inferred latch for \"data1\[13\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\] ControlUnit.v(75) " "Inferred latch for \"data1\[14\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\] ControlUnit.v(75) " "Inferred latch for \"data1\[15\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[16\] ControlUnit.v(75) " "Inferred latch for \"data1\[16\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[17\] ControlUnit.v(75) " "Inferred latch for \"data1\[17\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[18\] ControlUnit.v(75) " "Inferred latch for \"data1\[18\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[19\] ControlUnit.v(75) " "Inferred latch for \"data1\[19\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[20\] ControlUnit.v(75) " "Inferred latch for \"data1\[20\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[21\] ControlUnit.v(75) " "Inferred latch for \"data1\[21\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[22\] ControlUnit.v(75) " "Inferred latch for \"data1\[22\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[23\] ControlUnit.v(75) " "Inferred latch for \"data1\[23\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[24\] ControlUnit.v(75) " "Inferred latch for \"data1\[24\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[25\] ControlUnit.v(75) " "Inferred latch for \"data1\[25\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[26\] ControlUnit.v(75) " "Inferred latch for \"data1\[26\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[27\] ControlUnit.v(75) " "Inferred latch for \"data1\[27\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[28\] ControlUnit.v(75) " "Inferred latch for \"data1\[28\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[29\] ControlUnit.v(75) " "Inferred latch for \"data1\[29\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[30\] ControlUnit.v(75) " "Inferred latch for \"data1\[30\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240373 "|tb|ControlUnit:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[31\] ControlUnit.v(75) " "Inferred latch for \"data1\[31\]\" at ControlUnit.v(75)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240374 "|tb|ControlUnit:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram\"" {  } { { "ControlUnit.v" "ram" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634030240375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "ControlUnit.v" "alu" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634030240376 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU.v(10) " "Verilog HDL Always Construct warning at ALU.v(10): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1634030240377 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.v(10) " "Inferred latch for \"result\[0\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240377 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.v(10) " "Inferred latch for \"result\[1\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240377 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.v(10) " "Inferred latch for \"result\[2\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240377 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.v(10) " "Inferred latch for \"result\[3\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.v(10) " "Inferred latch for \"result\[4\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.v(10) " "Inferred latch for \"result\[5\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.v(10) " "Inferred latch for \"result\[6\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.v(10) " "Inferred latch for \"result\[7\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.v(10) " "Inferred latch for \"result\[8\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.v(10) " "Inferred latch for \"result\[9\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.v(10) " "Inferred latch for \"result\[10\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.v(10) " "Inferred latch for \"result\[11\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.v(10) " "Inferred latch for \"result\[12\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.v(10) " "Inferred latch for \"result\[13\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.v(10) " "Inferred latch for \"result\[14\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.v(10) " "Inferred latch for \"result\[15\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ALU.v(10) " "Inferred latch for \"result\[16\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ALU.v(10) " "Inferred latch for \"result\[17\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ALU.v(10) " "Inferred latch for \"result\[18\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ALU.v(10) " "Inferred latch for \"result\[19\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ALU.v(10) " "Inferred latch for \"result\[20\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] ALU.v(10) " "Inferred latch for \"result\[21\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] ALU.v(10) " "Inferred latch for \"result\[22\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] ALU.v(10) " "Inferred latch for \"result\[23\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] ALU.v(10) " "Inferred latch for \"result\[24\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] ALU.v(10) " "Inferred latch for \"result\[25\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] ALU.v(10) " "Inferred latch for \"result\[26\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] ALU.v(10) " "Inferred latch for \"result\[27\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] ALU.v(10) " "Inferred latch for \"result\[28\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] ALU.v(10) " "Inferred latch for \"result\[29\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] ALU.v(10) " "Inferred latch for \"result\[30\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] ALU.v(10) " "Inferred latch for \"result\[31\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240378 "|tb|ControlUnit:CPU|ALU:alu"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1634030240739 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/Verilog/ARMCPU/output_files/ARMCPU.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/Verilog/ARMCPU/output_files/ARMCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240810 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634030240888 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634030240888 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/ARMCPU/ControlUnit.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634030240915 "|ControlUnit|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634030240915 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634030240915 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634030240915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634030240915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634030240945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 13:17:20 2021 " "Processing ended: Tue Oct 12 13:17:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634030240945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634030240945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634030240945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634030240945 ""}
