//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28845127
// Cuda compilation tools, release 11.0, V11.0.221
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_52
.address_size 64

	// .weak	_ZN3cub11EmptyKernelIvEEvv
.visible .global .align 4 .u32 _ZN7qsketch14default_values16DEVICE_WARP_SIZEE = 32;
.visible .global .align 8 .u64 _ZN7qsketch14default_values26DEVICE_NEXT_LEVEL_ID_STARTE = 1024;
.global .align 1 .b8 __nv_static_56__43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a__ZN65_INTERNAL_43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a6thrust6system6detail10sequential3seqE[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a__ZN65_INTERNAL_43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a6thrust6system3cpp3parE[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a__ZN65_INTERNAL_43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a6thrust8cuda_cub3parE[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a__ZN65_INTERNAL_43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a6thrust12placeholders2_1E[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a__ZN65_INTERNAL_43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a6thrust12placeholders2_2E[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a__ZN65_INTERNAL_43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a6thrust12placeholders2_3E[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a__ZN65_INTERNAL_43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a6thrust12placeholders2_4E[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a__ZN65_INTERNAL_43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a6thrust12placeholders2_5E[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a__ZN65_INTERNAL_43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a6thrust12placeholders2_6E[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a__ZN65_INTERNAL_43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a6thrust12placeholders2_7E[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a__ZN65_INTERNAL_43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a6thrust12placeholders2_8E[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a__ZN65_INTERNAL_43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a6thrust12placeholders2_9E[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a__ZN65_INTERNAL_43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a6thrust12placeholders3_10E[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a__ZN65_INTERNAL_43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a6thrust3seqE[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a__ZN65_INTERNAL_43_tmpxft_000058a9_00000000_20_default_cpp1_ii_96de144a6thrust6deviceE[1];

.weak .entry _ZN3cub11EmptyKernelIvEEvv(

)
{



	ret;
}


