// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=2

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception2065[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 512, 1, 1
.minnctapersm 2
{
	.reg .pred 	%p<186>;
	.reg .b16 	%rs<272>;
	.reg .b32 	%r<2538>;
	.reg .f32 	%f<721>;
	.reg .b64 	%rd<154>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r102, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd37, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r109, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r109, 33407;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L10
	// begin inline asm
	mov.u32 %r110, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r110, 66815;
	@%p2 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;
$L__BB0_4:                              // %L26
	ld.param.u32 	%r103, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	ld.param.u64 	%rd4, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r111, %r2, 9;
	mov.u32 	%r3, %tid.y;
	shl.b32 	%r4, %r3, 5;
	or.b32  	%r112, %r111, %r1;
	or.b32  	%r113, %r112, %r4;
	mul.wide.u32 	%rd42, %r113, 4;
	add.s64 	%rd5, %rd4, %rd42;
	mov.u32 	%r114, 1;
	st.global.u32 	[%rd5], %r114;
	setp.gt.u32 	%p3, %r103, 32767;
	@%p3 bra 	$L__BB0_9;
// %bb.5:                               // %L133
	ld.param.u32 	%r104, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r104, %r103;
	setp.gt.s32 	%p5, %r104, 65535;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_9;
// %bb.6:                               // %L140
	ld.param.u32 	%r105, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r115, %r104, %r103;
	and.b32  	%r116, %r115, 255;
	setp.ne.s32 	%p7, %r116, 0;
	setp.gt.u32 	%p8, %r105, 511;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_9;
// %bb.7:                               // %L151
	ld.param.u32 	%r106, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p10, %r106, %r105;
	setp.gt.s32 	%p11, %r106, 1023;
	or.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_9;
// %bb.8:                               // %L158
	not.b32 	%r117, %r105;
	add.s32 	%r118, %r117, %r106;
	and.b32  	%r119, %r118, 3;
	setp.eq.s32 	%p13, %r119, 0;
	@%p13 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;
$L__BB0_10:                             // %L273
	ld.param.u32 	%r107, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r107, 0;
	@%p14 bra 	$L__BB0_12;
// %bb.11:                              // %L275
	ld.param.u32 	%r108, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p15, %r107, %r108;
	setp.lt.s32 	%p16, %r108, 49;
	and.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_12;
$L__BB0_13:                             // %pass191
	bfe.u32 	%r56, %r1, 2, 1;
	shr.u32 	%r57, %r1, 4;
	shl.b32 	%r127, %r57, 1;
	shl.b32 	%r128, %r56, 2;
	shl.b32 	%r129, %r1, 3;
	and.b32  	%r130, %r129, 24;
	or.b32  	%r131, %r128, %r130;
	or.b32  	%r132, %r127, %r131;
	bfe.u32 	%r133, %r1, 3, 1;
	or.b32  	%r59, %r133, %r132;
	shl.b32 	%r60, %r59, 1;
	or.b32  	%r134, %r60, -255;
	cvt.rn.f32.s32 	%f46, %r134;
	mov.f32 	%f47, 0f44008000;
	div.approx.f32 	%f42, %f46, %f47;
	mov.f32 	%f71, 0f00000000;
	mul.f32 	%f44, %f42, 0f40800000;
	setp.neu.f32 	%p23, %f44, 0f00000000;
	mov.f32 	%f720, 0f3F800000;
	mov.f32 	%f713, %f720;
	@%p23 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_15;
$L__BB0_14:                             // %L612
	add.f32 	%f74, %f44, %f44;
	mov.b32 	%r142, %f74;
	and.b32  	%r143, %r142, -2147483648;
	or.b32  	%r144, %r143, 1056964608;
	mov.b32 	%f75, %r144;
	add.f32 	%f76, %f74, %f75;
	cvt.rzi.f32.f32 	%f77, %f76;
	abs.f32 	%f78, %f74;
	setp.gt.f32 	%p24, %f78, 0f4B000000;
	selp.f32 	%f79, %f74, %f77, %p24;
	cvt.rzi.f32.f32 	%f80, %f74;
	setp.lt.f32 	%p25, %f78, 0f3F000000;
	selp.f32 	%f81, %f80, %f79, %p25;
	cvt.rzi.s32.f32 	%r145, %f81;
	fma.rn.f32 	%f82, %f81, 0fBF000000, %f44;
	mul.f32 	%f83, %f82, %f82;
	fma.rn.f32 	%f84, %f83, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f85, %f83, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f86, %f84, %f83, 0fC0A55DF6;
	fma.rn.f32 	%f87, %f85, %f83, 0f4081E0CF;
	fma.rn.f32 	%f88, %f83, %f82, 0f00000000;
	fma.rn.f32 	%f89, %f87, %f83, 0fC09DE9E6;
	fma.rn.f32 	%f90, %f86, %f88, 0f00000000;
	fma.rn.f32 	%f91, %f89, %f83, 0f3F800000;
	fma.rn.f32 	%f92, %f82, 0f40490FDB, %f90;
	and.b32  	%r146, %r145, 1;
	setp.eq.b32 	%p26, %r146, 1;
	selp.f32 	%f93, %f91, %f92, %p26;
	and.b32  	%r147, %r145, 2;
	setp.eq.s32 	%p27, %r147, 0;
	sub.f32 	%f95, %f71, %f93;
	selp.f32 	%f96, %f93, %f95, %p27;
	cvt.rzi.f32.f32 	%f97, %f44;
	setp.eq.f32 	%p28, %f44, %f97;
	mul.f32 	%f98, %f44, 0f00000000;
	selp.f32 	%f99, %f98, %f96, %p28;
	mul.f32 	%f100, %f42, 0f41490FDB;
	div.approx.f32 	%f713, %f99, %f100;
$L__BB0_15:                             // %L616
	or.b32  	%r148, %r60, -191;
	cvt.rn.f32.s32 	%f104, %r148;
	div.approx.f32 	%f4, %f104, %f47;
	mul.f32 	%f6, %f4, 0f40800000;
	setp.eq.f32 	%p34, %f6, 0f00000000;
	mov.f32 	%f714, %f720;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L630
	add.f32 	%f132, %f6, %f6;
	mov.b32 	%r156, %f132;
	and.b32  	%r157, %r156, -2147483648;
	or.b32  	%r158, %r157, 1056964608;
	mov.b32 	%f133, %r158;
	add.f32 	%f134, %f132, %f133;
	cvt.rzi.f32.f32 	%f135, %f134;
	abs.f32 	%f136, %f132;
	setp.gt.f32 	%p35, %f136, 0f4B000000;
	selp.f32 	%f137, %f132, %f135, %p35;
	cvt.rzi.f32.f32 	%f138, %f132;
	setp.lt.f32 	%p36, %f136, 0f3F000000;
	selp.f32 	%f139, %f138, %f137, %p36;
	cvt.rzi.s32.f32 	%r159, %f139;
	fma.rn.f32 	%f140, %f139, 0fBF000000, %f6;
	mul.f32 	%f141, %f140, %f140;
	fma.rn.f32 	%f142, %f141, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f143, %f141, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f144, %f142, %f141, 0fC0A55DF6;
	fma.rn.f32 	%f145, %f143, %f141, 0f4081E0CF;
	fma.rn.f32 	%f146, %f141, %f140, 0f00000000;
	fma.rn.f32 	%f147, %f145, %f141, 0fC09DE9E6;
	fma.rn.f32 	%f148, %f144, %f146, 0f00000000;
	fma.rn.f32 	%f149, %f147, %f141, 0f3F800000;
	fma.rn.f32 	%f150, %f140, 0f40490FDB, %f148;
	and.b32  	%r160, %r159, 1;
	setp.eq.b32 	%p37, %r160, 1;
	selp.f32 	%f151, %f149, %f150, %p37;
	and.b32  	%r161, %r159, 2;
	setp.eq.s32 	%p38, %r161, 0;
	sub.f32 	%f153, %f71, %f151;
	selp.f32 	%f154, %f151, %f153, %p38;
	cvt.rzi.f32.f32 	%f155, %f6;
	setp.eq.f32 	%p39, %f6, %f155;
	mul.f32 	%f156, %f6, 0f00000000;
	selp.f32 	%f157, %f156, %f154, %p39;
	mul.f32 	%f158, %f4, 0f41490FDB;
	div.approx.f32 	%f714, %f157, %f158;
$L__BB0_17:                             // %L634
	or.b32  	%r165, %r60, -127;
	cvt.rn.f32.s32 	%f163, %r165;
	div.approx.f32 	%f9, %f163, %f47;
	mul.f32 	%f11, %f9, 0f40800000;
	setp.eq.f32 	%p45, %f11, 0f00000000;
	mov.f32 	%f715, %f720;
	@%p45 bra 	$L__BB0_19;
// %bb.18:                              // %L710
	add.f32 	%f191, %f11, %f11;
	mov.b32 	%r173, %f191;
	and.b32  	%r174, %r173, -2147483648;
	or.b32  	%r175, %r174, 1056964608;
	mov.b32 	%f192, %r175;
	add.f32 	%f193, %f191, %f192;
	cvt.rzi.f32.f32 	%f194, %f193;
	abs.f32 	%f195, %f191;
	setp.gt.f32 	%p46, %f195, 0f4B000000;
	selp.f32 	%f196, %f191, %f194, %p46;
	cvt.rzi.f32.f32 	%f197, %f191;
	setp.lt.f32 	%p47, %f195, 0f3F000000;
	selp.f32 	%f198, %f197, %f196, %p47;
	cvt.rzi.s32.f32 	%r176, %f198;
	fma.rn.f32 	%f199, %f198, 0fBF000000, %f11;
	mul.f32 	%f200, %f199, %f199;
	fma.rn.f32 	%f201, %f200, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f202, %f200, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f203, %f201, %f200, 0fC0A55DF6;
	fma.rn.f32 	%f204, %f202, %f200, 0f4081E0CF;
	fma.rn.f32 	%f205, %f200, %f199, 0f00000000;
	fma.rn.f32 	%f206, %f204, %f200, 0fC09DE9E6;
	fma.rn.f32 	%f207, %f203, %f205, 0f00000000;
	fma.rn.f32 	%f208, %f206, %f200, 0f3F800000;
	fma.rn.f32 	%f209, %f199, 0f40490FDB, %f207;
	and.b32  	%r177, %r176, 1;
	setp.eq.b32 	%p48, %r177, 1;
	selp.f32 	%f210, %f208, %f209, %p48;
	and.b32  	%r178, %r176, 2;
	setp.eq.s32 	%p49, %r178, 0;
	sub.f32 	%f212, %f71, %f210;
	selp.f32 	%f213, %f210, %f212, %p49;
	cvt.rzi.f32.f32 	%f214, %f11;
	setp.eq.f32 	%p50, %f11, %f214;
	mul.f32 	%f215, %f11, 0f00000000;
	selp.f32 	%f216, %f215, %f213, %p50;
	mul.f32 	%f217, %f9, 0f41490FDB;
	div.approx.f32 	%f715, %f216, %f217;
$L__BB0_19:                             // %L714
	or.b32  	%r179, %r60, -63;
	cvt.rn.f32.s32 	%f221, %r179;
	div.approx.f32 	%f15, %f221, %f47;
	mul.f32 	%f17, %f15, 0f40800000;
	setp.eq.f32 	%p56, %f17, 0f00000000;
	mov.f32 	%f716, %f720;
	@%p56 bra 	$L__BB0_21;
// %bb.20:                              // %L728
	add.f32 	%f249, %f17, %f17;
	mov.b32 	%r187, %f249;
	and.b32  	%r188, %r187, -2147483648;
	or.b32  	%r189, %r188, 1056964608;
	mov.b32 	%f250, %r189;
	add.f32 	%f251, %f249, %f250;
	cvt.rzi.f32.f32 	%f252, %f251;
	abs.f32 	%f253, %f249;
	setp.gt.f32 	%p57, %f253, 0f4B000000;
	selp.f32 	%f254, %f249, %f252, %p57;
	cvt.rzi.f32.f32 	%f255, %f249;
	setp.lt.f32 	%p58, %f253, 0f3F000000;
	selp.f32 	%f256, %f255, %f254, %p58;
	cvt.rzi.s32.f32 	%r190, %f256;
	fma.rn.f32 	%f257, %f256, 0fBF000000, %f17;
	mul.f32 	%f258, %f257, %f257;
	fma.rn.f32 	%f259, %f258, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f260, %f258, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f261, %f259, %f258, 0fC0A55DF6;
	fma.rn.f32 	%f262, %f260, %f258, 0f4081E0CF;
	fma.rn.f32 	%f263, %f258, %f257, 0f00000000;
	fma.rn.f32 	%f264, %f262, %f258, 0fC09DE9E6;
	fma.rn.f32 	%f265, %f261, %f263, 0f00000000;
	fma.rn.f32 	%f266, %f264, %f258, 0f3F800000;
	fma.rn.f32 	%f267, %f257, 0f40490FDB, %f265;
	and.b32  	%r191, %r190, 1;
	setp.eq.b32 	%p59, %r191, 1;
	selp.f32 	%f268, %f266, %f267, %p59;
	and.b32  	%r192, %r190, 2;
	setp.eq.s32 	%p60, %r192, 0;
	sub.f32 	%f270, %f71, %f268;
	selp.f32 	%f271, %f268, %f270, %p60;
	cvt.rzi.f32.f32 	%f272, %f17;
	setp.eq.f32 	%p61, %f17, %f272;
	mul.f32 	%f273, %f17, 0f00000000;
	selp.f32 	%f274, %f273, %f271, %p61;
	mul.f32 	%f275, %f15, 0f41490FDB;
	div.approx.f32 	%f716, %f274, %f275;
$L__BB0_21:                             // %L732
	or.b32  	%r196, %r60, 1;
	cvt.rn.f32.s32 	%f280, %r196;
	div.approx.f32 	%f20, %f280, %f47;
	mul.f32 	%f22, %f20, 0f40800000;
	setp.eq.f32 	%p67, %f22, 0f00000000;
	mov.f32 	%f717, %f720;
	@%p67 bra 	$L__BB0_23;
// %bb.22:                              // %L808
	add.f32 	%f308, %f22, %f22;
	mov.b32 	%r204, %f308;
	and.b32  	%r205, %r204, -2147483648;
	or.b32  	%r206, %r205, 1056964608;
	mov.b32 	%f309, %r206;
	add.f32 	%f310, %f308, %f309;
	cvt.rzi.f32.f32 	%f311, %f310;
	abs.f32 	%f312, %f308;
	setp.gt.f32 	%p68, %f312, 0f4B000000;
	selp.f32 	%f313, %f308, %f311, %p68;
	cvt.rzi.f32.f32 	%f314, %f308;
	setp.lt.f32 	%p69, %f312, 0f3F000000;
	selp.f32 	%f315, %f314, %f313, %p69;
	cvt.rzi.s32.f32 	%r207, %f315;
	fma.rn.f32 	%f316, %f315, 0fBF000000, %f22;
	mul.f32 	%f317, %f316, %f316;
	fma.rn.f32 	%f318, %f317, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f319, %f317, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f320, %f318, %f317, 0fC0A55DF6;
	fma.rn.f32 	%f321, %f319, %f317, 0f4081E0CF;
	fma.rn.f32 	%f322, %f317, %f316, 0f00000000;
	fma.rn.f32 	%f323, %f321, %f317, 0fC09DE9E6;
	fma.rn.f32 	%f324, %f320, %f322, 0f00000000;
	fma.rn.f32 	%f325, %f323, %f317, 0f3F800000;
	fma.rn.f32 	%f326, %f316, 0f40490FDB, %f324;
	and.b32  	%r208, %r207, 1;
	setp.eq.b32 	%p70, %r208, 1;
	selp.f32 	%f327, %f325, %f326, %p70;
	and.b32  	%r209, %r207, 2;
	setp.eq.s32 	%p71, %r209, 0;
	sub.f32 	%f329, %f71, %f327;
	selp.f32 	%f330, %f327, %f329, %p71;
	cvt.rzi.f32.f32 	%f331, %f22;
	setp.eq.f32 	%p72, %f22, %f331;
	mul.f32 	%f332, %f22, 0f00000000;
	selp.f32 	%f333, %f332, %f330, %p72;
	mul.f32 	%f334, %f20, 0f41490FDB;
	div.approx.f32 	%f717, %f333, %f334;
$L__BB0_23:                             // %L812
	or.b32  	%r210, %r60, 65;
	cvt.rn.f32.s32 	%f338, %r210;
	div.approx.f32 	%f26, %f338, %f47;
	mul.f32 	%f28, %f26, 0f40800000;
	setp.eq.f32 	%p78, %f28, 0f00000000;
	mov.f32 	%f718, %f720;
	@%p78 bra 	$L__BB0_25;
// %bb.24:                              // %L826
	add.f32 	%f366, %f28, %f28;
	mov.b32 	%r218, %f366;
	and.b32  	%r219, %r218, -2147483648;
	or.b32  	%r220, %r219, 1056964608;
	mov.b32 	%f367, %r220;
	add.f32 	%f368, %f366, %f367;
	cvt.rzi.f32.f32 	%f369, %f368;
	abs.f32 	%f370, %f366;
	setp.gt.f32 	%p79, %f370, 0f4B000000;
	selp.f32 	%f371, %f366, %f369, %p79;
	cvt.rzi.f32.f32 	%f372, %f366;
	setp.lt.f32 	%p80, %f370, 0f3F000000;
	selp.f32 	%f373, %f372, %f371, %p80;
	cvt.rzi.s32.f32 	%r221, %f373;
	fma.rn.f32 	%f374, %f373, 0fBF000000, %f28;
	mul.f32 	%f375, %f374, %f374;
	fma.rn.f32 	%f376, %f375, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f377, %f375, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f378, %f376, %f375, 0fC0A55DF6;
	fma.rn.f32 	%f379, %f377, %f375, 0f4081E0CF;
	fma.rn.f32 	%f380, %f375, %f374, 0f00000000;
	fma.rn.f32 	%f381, %f379, %f375, 0fC09DE9E6;
	fma.rn.f32 	%f382, %f378, %f380, 0f00000000;
	fma.rn.f32 	%f383, %f381, %f375, 0f3F800000;
	fma.rn.f32 	%f384, %f374, 0f40490FDB, %f382;
	and.b32  	%r222, %r221, 1;
	setp.eq.b32 	%p81, %r222, 1;
	selp.f32 	%f385, %f383, %f384, %p81;
	and.b32  	%r223, %r221, 2;
	setp.eq.s32 	%p82, %r223, 0;
	sub.f32 	%f387, %f71, %f385;
	selp.f32 	%f388, %f385, %f387, %p82;
	cvt.rzi.f32.f32 	%f389, %f28;
	setp.eq.f32 	%p83, %f28, %f389;
	mul.f32 	%f390, %f28, 0f00000000;
	selp.f32 	%f391, %f390, %f388, %p83;
	mul.f32 	%f392, %f26, 0f41490FDB;
	div.approx.f32 	%f718, %f391, %f392;
$L__BB0_25:                             // %L830
	or.b32  	%r227, %r60, 129;
	cvt.rn.f32.s32 	%f397, %r227;
	div.approx.f32 	%f31, %f397, %f47;
	mul.f32 	%f33, %f31, 0f40800000;
	setp.eq.f32 	%p89, %f33, 0f00000000;
	mov.f32 	%f719, %f720;
	@%p89 bra 	$L__BB0_27;
// %bb.26:                              // %L906
	add.f32 	%f425, %f33, %f33;
	mov.b32 	%r235, %f425;
	and.b32  	%r236, %r235, -2147483648;
	or.b32  	%r237, %r236, 1056964608;
	mov.b32 	%f426, %r237;
	add.f32 	%f427, %f425, %f426;
	cvt.rzi.f32.f32 	%f428, %f427;
	abs.f32 	%f429, %f425;
	setp.gt.f32 	%p90, %f429, 0f4B000000;
	selp.f32 	%f430, %f425, %f428, %p90;
	cvt.rzi.f32.f32 	%f431, %f425;
	setp.lt.f32 	%p91, %f429, 0f3F000000;
	selp.f32 	%f432, %f431, %f430, %p91;
	cvt.rzi.s32.f32 	%r238, %f432;
	fma.rn.f32 	%f433, %f432, 0fBF000000, %f33;
	mul.f32 	%f434, %f433, %f433;
	fma.rn.f32 	%f435, %f434, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f436, %f434, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f437, %f435, %f434, 0fC0A55DF6;
	fma.rn.f32 	%f438, %f436, %f434, 0f4081E0CF;
	fma.rn.f32 	%f439, %f434, %f433, 0f00000000;
	fma.rn.f32 	%f440, %f438, %f434, 0fC09DE9E6;
	fma.rn.f32 	%f441, %f437, %f439, 0f00000000;
	fma.rn.f32 	%f442, %f440, %f434, 0f3F800000;
	fma.rn.f32 	%f443, %f433, 0f40490FDB, %f441;
	and.b32  	%r239, %r238, 1;
	setp.eq.b32 	%p92, %r239, 1;
	selp.f32 	%f444, %f442, %f443, %p92;
	and.b32  	%r240, %r238, 2;
	setp.eq.s32 	%p93, %r240, 0;
	sub.f32 	%f446, %f71, %f444;
	selp.f32 	%f447, %f444, %f446, %p93;
	cvt.rzi.f32.f32 	%f448, %f33;
	setp.eq.f32 	%p94, %f33, %f448;
	mul.f32 	%f449, %f33, 0f00000000;
	selp.f32 	%f450, %f449, %f447, %p94;
	mul.f32 	%f451, %f31, 0f41490FDB;
	div.approx.f32 	%f719, %f450, %f451;
$L__BB0_27:                             // %L910
	or.b32  	%r241, %r60, 193;
	cvt.rn.f32.s32 	%f455, %r241;
	div.approx.f32 	%f37, %f455, %f47;
	mul.f32 	%f39, %f37, 0f40800000;
	setp.eq.f32 	%p100, %f39, 0f00000000;
	@%p100 bra 	$L__BB0_29;
// %bb.28:                              // %L924
	add.f32 	%f483, %f39, %f39;
	mov.b32 	%r249, %f483;
	and.b32  	%r250, %r249, -2147483648;
	or.b32  	%r251, %r250, 1056964608;
	mov.b32 	%f484, %r251;
	add.f32 	%f485, %f483, %f484;
	cvt.rzi.f32.f32 	%f486, %f485;
	abs.f32 	%f487, %f483;
	setp.gt.f32 	%p101, %f487, 0f4B000000;
	selp.f32 	%f488, %f483, %f486, %p101;
	cvt.rzi.f32.f32 	%f489, %f483;
	setp.lt.f32 	%p102, %f487, 0f3F000000;
	selp.f32 	%f490, %f489, %f488, %p102;
	cvt.rzi.s32.f32 	%r252, %f490;
	fma.rn.f32 	%f491, %f490, 0fBF000000, %f39;
	mul.f32 	%f492, %f491, %f491;
	fma.rn.f32 	%f493, %f492, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f494, %f492, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f495, %f493, %f492, 0fC0A55DF6;
	fma.rn.f32 	%f496, %f494, %f492, 0f4081E0CF;
	fma.rn.f32 	%f497, %f492, %f491, 0f00000000;
	fma.rn.f32 	%f498, %f496, %f492, 0fC09DE9E6;
	fma.rn.f32 	%f499, %f495, %f497, 0f00000000;
	fma.rn.f32 	%f500, %f498, %f492, 0f3F800000;
	fma.rn.f32 	%f501, %f491, 0f40490FDB, %f499;
	and.b32  	%r253, %r252, 1;
	setp.eq.b32 	%p103, %r253, 1;
	selp.f32 	%f502, %f500, %f501, %p103;
	and.b32  	%r254, %r252, 2;
	setp.eq.s32 	%p104, %r254, 0;
	sub.f32 	%f504, %f71, %f502;
	selp.f32 	%f505, %f502, %f504, %p104;
	cvt.rzi.f32.f32 	%f506, %f39;
	setp.eq.f32 	%p105, %f39, %f506;
	mul.f32 	%f507, %f39, 0f00000000;
	selp.f32 	%f508, %f507, %f505, %p105;
	mul.f32 	%f509, %f37, 0f41490FDB;
	div.approx.f32 	%f720, %f508, %f509;
$L__BB0_29:                             // %L928
	setp.le.s32 	%p148, %r104, %r103;
	mov.u32 	%r2509, 0;
	@%p148 bra 	$L__BB0_40;
// %bb.30:                              // %L1523.lr.ph
	abs.f32 	%f48, %f42;
	abs.f32 	%f106, %f4;
	abs.f32 	%f165, %f9;
	abs.f32 	%f223, %f15;
	abs.f32 	%f282, %f20;
	abs.f32 	%f340, %f26;
	setp.gt.f32 	%p18, %f48, 0f4B800000;
	mul.f32 	%f49, %f42, 0f00000000;
	setp.gt.f32 	%p29, %f106, 0f4B800000;
	mul.f32 	%f107, %f4, 0f00000000;
	setp.gt.f32 	%p40, %f165, 0f4B800000;
	mul.f32 	%f166, %f9, 0f00000000;
	setp.gt.f32 	%p51, %f223, 0f4B800000;
	mul.f32 	%f224, %f15, 0f00000000;
	setp.gt.f32 	%p62, %f282, 0f4B800000;
	mul.f32 	%f283, %f20, 0f00000000;
	setp.gt.f32 	%p73, %f340, 0f4B800000;
	mul.f32 	%f341, %f26, 0f00000000;
	abs.f32 	%f399, %f31;
	selp.f32 	%f50, %f49, %f42, %p18;
	selp.f32 	%f108, %f107, %f4, %p29;
	selp.f32 	%f167, %f166, %f9, %p40;
	selp.f32 	%f225, %f224, %f15, %p51;
	selp.f32 	%f284, %f283, %f20, %p62;
	selp.f32 	%f342, %f341, %f26, %p73;
	setp.gt.f32 	%p84, %f399, 0f4B800000;
	mul.f32 	%f400, %f31, 0f00000000;
	add.f32 	%f51, %f50, %f50;
	add.f32 	%f109, %f108, %f108;
	add.f32 	%f168, %f167, %f167;
	add.f32 	%f226, %f225, %f225;
	add.f32 	%f285, %f284, %f284;
	add.f32 	%f343, %f342, %f342;
	selp.f32 	%f401, %f400, %f31, %p84;
	abs.f32 	%f457, %f37;
	mov.b32 	%r135, %f51;
	mov.b32 	%r149, %f109;
	mov.b32 	%r166, %f168;
	mov.b32 	%r180, %f226;
	mov.b32 	%r197, %f285;
	mov.b32 	%r211, %f343;
	add.f32 	%f402, %f401, %f401;
	setp.gt.f32 	%p95, %f457, 0f4B800000;
	mul.f32 	%f458, %f37, 0f00000000;
	and.b32  	%r136, %r135, -2147483648;
	and.b32  	%r150, %r149, -2147483648;
	and.b32  	%r167, %r166, -2147483648;
	and.b32  	%r181, %r180, -2147483648;
	and.b32  	%r198, %r197, -2147483648;
	and.b32  	%r212, %r211, -2147483648;
	mov.b32 	%r228, %f402;
	selp.f32 	%f459, %f458, %f37, %p95;
	or.b32  	%r137, %r136, 1056964608;
	or.b32  	%r151, %r150, 1056964608;
	or.b32  	%r168, %r167, 1056964608;
	or.b32  	%r182, %r181, 1056964608;
	or.b32  	%r199, %r198, 1056964608;
	or.b32  	%r213, %r212, 1056964608;
	and.b32  	%r229, %r228, -2147483648;
	add.f32 	%f460, %f459, %f459;
	mov.b32 	%f52, %r137;
	mov.b32 	%f110, %r151;
	mov.b32 	%f169, %r168;
	mov.b32 	%f227, %r182;
	mov.b32 	%f286, %r199;
	mov.b32 	%f344, %r213;
	or.b32  	%r230, %r229, 1056964608;
	mov.b32 	%r242, %f460;
	add.f32 	%f53, %f51, %f52;
	abs.f32 	%f55, %f51;
	add.f32 	%f111, %f109, %f110;
	abs.f32 	%f113, %f109;
	add.f32 	%f170, %f168, %f169;
	abs.f32 	%f172, %f168;
	add.f32 	%f228, %f226, %f227;
	abs.f32 	%f230, %f226;
	add.f32 	%f287, %f285, %f286;
	abs.f32 	%f289, %f285;
	add.f32 	%f345, %f343, %f344;
	abs.f32 	%f347, %f343;
	mov.b32 	%f403, %r230;
	and.b32  	%r243, %r242, -2147483648;
	cvt.rzi.f32.f32 	%f54, %f53;
	setp.gt.f32 	%p19, %f55, 0f4B000000;
	cvt.rzi.f32.f32 	%f112, %f111;
	setp.gt.f32 	%p30, %f113, 0f4B000000;
	cvt.rzi.f32.f32 	%f171, %f170;
	setp.gt.f32 	%p41, %f172, 0f4B000000;
	cvt.rzi.f32.f32 	%f229, %f228;
	setp.gt.f32 	%p52, %f230, 0f4B000000;
	cvt.rzi.f32.f32 	%f288, %f287;
	setp.gt.f32 	%p63, %f289, 0f4B000000;
	cvt.rzi.f32.f32 	%f346, %f345;
	setp.gt.f32 	%p74, %f347, 0f4B000000;
	add.f32 	%f404, %f402, %f403;
	abs.f32 	%f406, %f402;
	or.b32  	%r244, %r243, 1056964608;
	selp.f32 	%f56, %f51, %f54, %p19;
	cvt.rzi.f32.f32 	%f57, %f51;
	setp.lt.f32 	%p20, %f55, 0f3F000000;
	selp.f32 	%f114, %f109, %f112, %p30;
	cvt.rzi.f32.f32 	%f115, %f109;
	setp.lt.f32 	%p31, %f113, 0f3F000000;
	selp.f32 	%f173, %f168, %f171, %p41;
	cvt.rzi.f32.f32 	%f174, %f168;
	setp.lt.f32 	%p42, %f172, 0f3F000000;
	selp.f32 	%f231, %f226, %f229, %p52;
	cvt.rzi.f32.f32 	%f232, %f226;
	setp.lt.f32 	%p53, %f230, 0f3F000000;
	selp.f32 	%f290, %f285, %f288, %p63;
	cvt.rzi.f32.f32 	%f291, %f285;
	setp.lt.f32 	%p64, %f289, 0f3F000000;
	selp.f32 	%f348, %f343, %f346, %p74;
	cvt.rzi.f32.f32 	%f349, %f343;
	setp.lt.f32 	%p75, %f347, 0f3F000000;
	cvt.rzi.f32.f32 	%f405, %f404;
	setp.gt.f32 	%p85, %f406, 0f4B000000;
	mov.b32 	%f461, %r244;
	shr.u32 	%r120, %r2, 3;
	selp.f32 	%f58, %f57, %f56, %p20;
	selp.f32 	%f116, %f115, %f114, %p31;
	selp.f32 	%f175, %f174, %f173, %p42;
	selp.f32 	%f233, %f232, %f231, %p53;
	selp.f32 	%f292, %f291, %f290, %p64;
	selp.f32 	%f350, %f349, %f348, %p75;
	selp.f32 	%f407, %f402, %f405, %p85;
	cvt.rzi.f32.f32 	%f408, %f402;
	setp.lt.f32 	%p86, %f406, 0f3F000000;
	add.f32 	%f462, %f460, %f461;
	abs.f32 	%f464, %f460;
	cvt.u16.u32 	%rs1, %r120;
	fma.rn.f32 	%f59, %f58, 0fBF000000, %f50;
	fma.rn.f32 	%f117, %f116, 0fBF000000, %f108;
	fma.rn.f32 	%f176, %f175, 0fBF000000, %f167;
	fma.rn.f32 	%f234, %f233, 0fBF000000, %f225;
	fma.rn.f32 	%f293, %f292, 0fBF000000, %f284;
	fma.rn.f32 	%f351, %f350, 0fBF000000, %f342;
	selp.f32 	%f409, %f408, %f407, %p86;
	cvt.rzi.f32.f32 	%f463, %f462;
	setp.gt.f32 	%p96, %f464, 0f4B000000;
	and.b16  	%rs2, %rs1, 255;
	mul.f32 	%f60, %f59, %f59;
	mul.f32 	%f118, %f117, %f117;
	mul.f32 	%f177, %f176, %f176;
	mul.f32 	%f235, %f234, %f234;
	mul.f32 	%f294, %f293, %f293;
	mul.f32 	%f352, %f351, %f351;
	fma.rn.f32 	%f410, %f409, 0fBF000000, %f401;
	selp.f32 	%f465, %f460, %f463, %p96;
	cvt.rzi.f32.f32 	%f466, %f460;
	setp.lt.f32 	%p97, %f464, 0f3F000000;
	mul.lo.s16 	%rs3, %rs2, 171;
	cvt.rzi.s32.f32 	%r138, %f58;
	fma.rn.f32 	%f61, %f60, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f62, %f60, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r152, %f116;
	fma.rn.f32 	%f119, %f118, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f120, %f118, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r169, %f175;
	fma.rn.f32 	%f178, %f177, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f179, %f177, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r183, %f233;
	fma.rn.f32 	%f236, %f235, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f237, %f235, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r200, %f292;
	fma.rn.f32 	%f295, %f294, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f296, %f294, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r214, %f350;
	fma.rn.f32 	%f353, %f352, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f354, %f352, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f411, %f410, %f410;
	selp.f32 	%f467, %f466, %f465, %p97;
	shl.b32 	%r48, %r1, 1;
	shr.u16 	%rs4, %rs3, 13;
	add.s32 	%r139, %r138, 1;
	fma.rn.f32 	%f63, %f61, %f60, 0fC0A55DF6;
	fma.rn.f32 	%f64, %f62, %f60, 0f4081E0CF;
	fma.rn.f32 	%f65, %f60, %f59, 0f00000000;
	add.s32 	%r153, %r152, 1;
	fma.rn.f32 	%f121, %f119, %f118, 0fC0A55DF6;
	fma.rn.f32 	%f122, %f120, %f118, 0f4081E0CF;
	fma.rn.f32 	%f123, %f118, %f117, 0f00000000;
	add.s32 	%r170, %r169, 1;
	fma.rn.f32 	%f180, %f178, %f177, 0fC0A55DF6;
	fma.rn.f32 	%f181, %f179, %f177, 0f4081E0CF;
	fma.rn.f32 	%f182, %f177, %f176, 0f00000000;
	add.s32 	%r184, %r183, 1;
	fma.rn.f32 	%f238, %f236, %f235, 0fC0A55DF6;
	fma.rn.f32 	%f239, %f237, %f235, 0f4081E0CF;
	fma.rn.f32 	%f240, %f235, %f234, 0f00000000;
	add.s32 	%r201, %r200, 1;
	fma.rn.f32 	%f297, %f295, %f294, 0fC0A55DF6;
	fma.rn.f32 	%f298, %f296, %f294, 0f4081E0CF;
	fma.rn.f32 	%f299, %f294, %f293, 0f00000000;
	add.s32 	%r215, %r214, 1;
	fma.rn.f32 	%f355, %f353, %f352, 0fC0A55DF6;
	fma.rn.f32 	%f356, %f354, %f352, 0f4081E0CF;
	fma.rn.f32 	%f357, %f352, %f351, 0f00000000;
	cvt.rzi.s32.f32 	%r231, %f409;
	fma.rn.f32 	%f412, %f411, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f413, %f411, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f468, %f467, 0fBF000000, %f459;
	shl.b32 	%r46, %r1, 2;
	and.b32  	%r49, %r48, 8;
	mul.lo.s16 	%rs5, %rs4, 48;
	and.b32  	%r53, %r1, 18;
	fma.rn.f32 	%f66, %f64, %f60, 0fC09DE9E6;
	fma.rn.f32 	%f67, %f63, %f65, 0f00000000;
	and.b32  	%r140, %r139, 1;
	fma.rn.f32 	%f124, %f122, %f118, 0fC09DE9E6;
	fma.rn.f32 	%f125, %f121, %f123, 0f00000000;
	and.b32  	%r154, %r153, 1;
	fma.rn.f32 	%f183, %f181, %f177, 0fC09DE9E6;
	fma.rn.f32 	%f184, %f180, %f182, 0f00000000;
	and.b32  	%r171, %r170, 1;
	fma.rn.f32 	%f241, %f239, %f235, 0fC09DE9E6;
	fma.rn.f32 	%f242, %f238, %f240, 0f00000000;
	and.b32  	%r185, %r184, 1;
	fma.rn.f32 	%f300, %f298, %f294, 0fC09DE9E6;
	fma.rn.f32 	%f301, %f297, %f299, 0f00000000;
	and.b32  	%r202, %r201, 1;
	fma.rn.f32 	%f358, %f356, %f352, 0fC09DE9E6;
	fma.rn.f32 	%f359, %f355, %f357, 0f00000000;
	and.b32  	%r216, %r215, 1;
	add.s32 	%r232, %r231, 1;
	fma.rn.f32 	%f414, %f412, %f411, 0fC0A55DF6;
	fma.rn.f32 	%f415, %f413, %f411, 0f4081E0CF;
	fma.rn.f32 	%f416, %f411, %f410, 0f00000000;
	mul.f32 	%f469, %f468, %f468;
	and.b32  	%r47, %r46, 4;
	sub.s16 	%rs6, %rs1, %rs5;
	or.b32  	%r122, %r53, %r49;
	fma.rn.f32 	%f68, %f66, %f60, 0f3F800000;
	fma.rn.f32 	%f69, %f59, 0f40490FDB, %f67;
	setp.eq.b32 	%p21, %r140, 1;
	fma.rn.f32 	%f126, %f124, %f118, 0f3F800000;
	fma.rn.f32 	%f127, %f117, 0f40490FDB, %f125;
	setp.eq.b32 	%p32, %r154, 1;
	fma.rn.f32 	%f185, %f183, %f177, 0f3F800000;
	fma.rn.f32 	%f186, %f176, 0f40490FDB, %f184;
	setp.eq.b32 	%p43, %r171, 1;
	fma.rn.f32 	%f243, %f241, %f235, 0f3F800000;
	fma.rn.f32 	%f244, %f234, 0f40490FDB, %f242;
	setp.eq.b32 	%p54, %r185, 1;
	fma.rn.f32 	%f302, %f300, %f294, 0f3F800000;
	fma.rn.f32 	%f303, %f293, 0f40490FDB, %f301;
	setp.eq.b32 	%p65, %r202, 1;
	fma.rn.f32 	%f360, %f358, %f352, 0f3F800000;
	fma.rn.f32 	%f361, %f351, 0f40490FDB, %f359;
	setp.eq.b32 	%p76, %r216, 1;
	fma.rn.f32 	%f417, %f415, %f411, 0fC09DE9E6;
	fma.rn.f32 	%f418, %f414, %f416, 0f00000000;
	and.b32  	%r233, %r232, 1;
	cvt.rzi.s32.f32 	%r245, %f467;
	fma.rn.f32 	%f470, %f469, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f471, %f469, 0f3E684E12, 0fBFAAD2E0;
	and.b32  	%r50, %r46, 32;
	and.b16  	%rs7, %rs6, 255;
	or.b32  	%r123, %r122, %r47;
	selp.f32 	%f70, %f68, %f69, %p21;
	and.b32  	%r141, %r139, 2;
	selp.f32 	%f128, %f126, %f127, %p32;
	and.b32  	%r155, %r153, 2;
	selp.f32 	%f187, %f185, %f186, %p43;
	and.b32  	%r172, %r170, 2;
	selp.f32 	%f245, %f243, %f244, %p54;
	and.b32  	%r186, %r184, 2;
	selp.f32 	%f304, %f302, %f303, %p65;
	and.b32  	%r203, %r201, 2;
	selp.f32 	%f362, %f360, %f361, %p76;
	and.b32  	%r217, %r215, 2;
	fma.rn.f32 	%f419, %f417, %f411, 0f3F800000;
	fma.rn.f32 	%f420, %f410, 0f40490FDB, %f418;
	setp.eq.b32 	%p87, %r233, 1;
	add.s32 	%r246, %r245, 1;
	fma.rn.f32 	%f472, %f470, %f469, 0fC0A55DF6;
	fma.rn.f32 	%f473, %f471, %f469, 0f4081E0CF;
	fma.rn.f32 	%f474, %f469, %f468, 0f00000000;
	mul.wide.u16 	%r52, %rs7, 64;
	or.b32  	%r124, %r123, %r50;
	setp.eq.s32 	%p22, %r141, 0;
	sub.f32 	%f72, %f71, %f70;
	setp.eq.s32 	%p33, %r155, 0;
	sub.f32 	%f130, %f71, %f128;
	setp.eq.s32 	%p44, %r172, 0;
	sub.f32 	%f189, %f71, %f187;
	setp.eq.s32 	%p55, %r186, 0;
	sub.f32 	%f247, %f71, %f245;
	setp.eq.s32 	%p66, %r203, 0;
	sub.f32 	%f306, %f71, %f304;
	setp.eq.s32 	%p77, %r217, 0;
	sub.f32 	%f364, %f71, %f362;
	selp.f32 	%f421, %f419, %f420, %p87;
	and.b32  	%r234, %r232, 2;
	fma.rn.f32 	%f475, %f473, %f469, 0fC09DE9E6;
	fma.rn.f32 	%f476, %f472, %f474, 0f00000000;
	and.b32  	%r247, %r246, 1;
	or.b32  	%r125, %r124, %r52;
	selp.f32 	%f73, %f70, %f72, %p22;
	selp.f32 	%f131, %f128, %f130, %p33;
	selp.f32 	%f190, %f187, %f189, %p44;
	selp.f32 	%f248, %f245, %f247, %p55;
	selp.f32 	%f307, %f304, %f306, %p66;
	selp.f32 	%f365, %f362, %f364, %p77;
	setp.eq.s32 	%p88, %r234, 0;
	sub.f32 	%f423, %f71, %f421;
	fma.rn.f32 	%f477, %f475, %f469, 0f3F800000;
	fma.rn.f32 	%f478, %f468, 0f40490FDB, %f476;
	setp.eq.b32 	%p98, %r247, 1;
	bfe.u32 	%r126, %r125, 1, 7;
	mul.f32 	%f43, %f73, %f73;
	mul.f32 	%f5, %f131, %f131;
	mul.f32 	%f10, %f190, %f190;
	mul.f32 	%f16, %f248, %f248;
	mul.f32 	%f21, %f307, %f307;
	mul.f32 	%f27, %f365, %f365;
	selp.f32 	%f424, %f421, %f423, %p88;
	selp.f32 	%f479, %f477, %f478, %p98;
	and.b32  	%r248, %r246, 2;
	ld.param.u64 	%rd1, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mul.wide.u32 	%rd43, %r126, 4;
	mul.f32 	%f102, %f713, %f43;
	mov.f32 	%f103, 0f42800000;
	mul.f32 	%f160, %f714, %f5;
	mul.f32 	%f219, %f715, %f10;
	mul.f32 	%f277, %f716, %f16;
	mul.f32 	%f336, %f717, %f21;
	mul.f32 	%f394, %f718, %f27;
	mul.f32 	%f32, %f424, %f424;
	setp.eq.s32 	%p99, %r248, 0;
	sub.f32 	%f481, %f71, %f479;
	cvt.u32.u16 	%r121, %rs6;
	add.s64 	%rd44, %rd1, %rd43;
	div.approx.f32 	%f3, %f102, %f103;
	div.approx.f32 	%f162, %f160, %f103;
	div.approx.f32 	%f14, %f219, %f103;
	div.approx.f32 	%f279, %f277, %f103;
	div.approx.f32 	%f25, %f336, %f103;
	div.approx.f32 	%f396, %f394, %f103;
	mul.f32 	%f453, %f719, %f32;
	selp.f32 	%f482, %f479, %f481, %p99;
	ld.param.u64 	%rd2, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	and.b32  	%r51, %r121, 255;
	ld.global.u32 	%r54, [%rd44];
	shr.u32 	%r55, %r1, 1;
	shr.u32 	%r58, %r1, 3;
	mov.b32 	%r164, %f162;
	mov.b32 	%r163, %f3;
	mov.b32 	%r195, %f279;
	mov.b32 	%r194, %f14;
	mov.b32 	%r226, %f396;
	mov.b32 	%r225, %f25;
	div.approx.f32 	%f36, %f453, %f103;
	mul.f32 	%f38, %f482, %f482;
	// begin inline asm
	cvt.rn.f16x2.f32 %r162, %r164, %r163;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r193, %r195, %r194;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r224, %r226, %r225;
	// end inline asm
	mul.f32 	%f510, %f720, %f38;
	div.approx.f32 	%f512, %f510, %f103;
	mov.b32 	%r257, %f512;
	mov.b32 	%r256, %f36;
	// begin inline asm
	cvt.rn.f16x2.f32 %r255, %r257, %r256;
	// end inline asm
	mul.lo.s32 	%r294, %r59, 63;
	and.b32  	%r295, %r294, 127;
	cvt.rn.f32.s32 	%f513, %r295;
	div.approx.f32 	%f514, %f513, %f103;
	add.f32 	%f515, %f514, %f514;
	mov.b32 	%r296, %f515;
	and.b32  	%r297, %r296, -2147483648;
	or.b32  	%r298, %r297, 1056964608;
	mov.b32 	%f516, %r298;
	add.f32 	%f517, %f515, %f516;
	cvt.rzi.f32.f32 	%f518, %f517;
	abs.f32 	%f519, %f515;
	setp.gt.f32 	%p106, %f519, 0f4B000000;
	selp.f32 	%f520, %f515, %f518, %p106;
	cvt.rzi.f32.f32 	%f521, %f515;
	setp.lt.f32 	%p107, %f519, 0f3F000000;
	selp.f32 	%f522, %f521, %f520, %p107;
	cvt.rzi.s32.f32 	%r299, %f522;
	fma.rn.f32 	%f523, %f522, 0fBF000000, %f514;
	mul.f32 	%f524, %f523, %f523;
	fma.rn.f32 	%f525, %f524, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f526, %f524, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f527, %f525, %f524, 0fC0A55DF6;
	fma.rn.f32 	%f528, %f526, %f524, 0f4081E0CF;
	fma.rn.f32 	%f529, %f524, %f523, 0f00000000;
	fma.rn.f32 	%f530, %f528, %f524, 0fC09DE9E6;
	fma.rn.f32 	%f531, %f527, %f529, 0f00000000;
	fma.rn.f32 	%f532, %f530, %f524, 0f3F800000;
	fma.rn.f32 	%f533, %f523, 0f40490FDB, %f531;
	and.b32  	%r300, %r299, 1;
	setp.eq.b32 	%p108, %r300, 1;
	selp.f32 	%f534, %f532, %f533, %p108;
	selp.f32 	%f535, %f533, %f532, %p108;
	and.b32  	%r301, %r299, 2;
	setp.eq.s32 	%p109, %r301, 0;
	neg.f32 	%f536, %f534;
	selp.f32 	%f537, %f534, %f536, %p109;
	add.s32 	%r302, %r299, 1;
	and.b32  	%r303, %r302, 2;
	setp.eq.s32 	%p110, %r303, 0;
	sub.f32 	%f539, %f71, %f535;
	selp.f32 	%f540, %f535, %f539, %p110;
	cvt.rzi.f32.f32 	%f541, %f514;
	setp.eq.f32 	%p111, %f541, %f514;
	mul.f32 	%f542, %f514, 0f00000000;
	selp.f32 	%f543, %f542, %f537, %p111;
	abs.f32 	%f544, %f514;
	setp.gt.f32 	%p112, %f544, 0f4B800000;
	add.f32 	%f545, %f543, 0f3F800000;
	selp.f32 	%f546, %f545, %f540, %p112;
	add.s32 	%r304, %r294, 96;
	and.b32  	%r305, %r304, 127;
	cvt.rn.f32.s32 	%f547, %r305;
	div.approx.f32 	%f548, %f547, %f103;
	add.f32 	%f549, %f548, %f548;
	mov.b32 	%r306, %f549;
	and.b32  	%r307, %r306, -2147483648;
	or.b32  	%r308, %r307, 1056964608;
	mov.b32 	%f550, %r308;
	add.f32 	%f551, %f549, %f550;
	cvt.rzi.f32.f32 	%f552, %f551;
	abs.f32 	%f553, %f549;
	setp.gt.f32 	%p113, %f553, 0f4B000000;
	selp.f32 	%f554, %f549, %f552, %p113;
	cvt.rzi.f32.f32 	%f555, %f549;
	setp.lt.f32 	%p114, %f553, 0f3F000000;
	selp.f32 	%f556, %f555, %f554, %p114;
	cvt.rzi.s32.f32 	%r309, %f556;
	fma.rn.f32 	%f557, %f556, 0fBF000000, %f548;
	mul.f32 	%f558, %f557, %f557;
	fma.rn.f32 	%f559, %f558, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f560, %f558, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f561, %f559, %f558, 0fC0A55DF6;
	fma.rn.f32 	%f562, %f560, %f558, 0f4081E0CF;
	fma.rn.f32 	%f563, %f558, %f557, 0f00000000;
	fma.rn.f32 	%f564, %f562, %f558, 0fC09DE9E6;
	fma.rn.f32 	%f565, %f561, %f563, 0f00000000;
	fma.rn.f32 	%f566, %f564, %f558, 0f3F800000;
	fma.rn.f32 	%f567, %f557, 0f40490FDB, %f565;
	and.b32  	%r310, %r309, 1;
	setp.eq.b32 	%p115, %r310, 1;
	selp.f32 	%f568, %f566, %f567, %p115;
	selp.f32 	%f569, %f567, %f566, %p115;
	and.b32  	%r311, %r309, 2;
	setp.eq.s32 	%p116, %r311, 0;
	neg.f32 	%f570, %f568;
	selp.f32 	%f571, %f568, %f570, %p116;
	add.s32 	%r312, %r309, 1;
	and.b32  	%r313, %r312, 2;
	setp.eq.s32 	%p117, %r313, 0;
	sub.f32 	%f572, %f71, %f569;
	selp.f32 	%f573, %f569, %f572, %p117;
	cvt.rzi.f32.f32 	%f574, %f548;
	setp.eq.f32 	%p118, %f574, %f548;
	mul.f32 	%f575, %f548, 0f00000000;
	selp.f32 	%f576, %f575, %f571, %p118;
	abs.f32 	%f577, %f548;
	setp.gt.f32 	%p119, %f577, 0f4B800000;
	add.f32 	%f578, %f576, 0f3F800000;
	selp.f32 	%f579, %f578, %f573, %p119;
	mov.b32 	%r259, %f546;
	mov.b32 	%r260, %f579;
	// begin inline asm
	cvt.rn.f16x2.f32 %r258, %r260, %r259;
	// end inline asm
	mov.b32 	%r262, %f543;
	mov.b32 	%r263, %f576;
	// begin inline asm
	cvt.rn.f16x2.f32 %r261, %r263, %r262;
	// end inline asm
	and.b32  	%r314, %r58, 2;
	and.b32  	%r315, %r55, 4;
	or.b32  	%r316, %r56, %r314;
	or.b32  	%r317, %r316, %r315;
	and.b32  	%r318, %r48, 6;
	mul.lo.s32 	%r319, %r317, %r318;
	and.b32  	%r320, %r319, 14;
	cvt.rn.f32.s32 	%f580, %r320;
	mov.f32 	%f581, 0f41000000;
	div.approx.f32 	%f582, %f580, %f581;
	add.f32 	%f583, %f582, %f582;
	mov.b32 	%r321, %f583;
	and.b32  	%r322, %r321, -2147483648;
	or.b32  	%r323, %r322, 1056964608;
	mov.b32 	%f584, %r323;
	add.f32 	%f585, %f583, %f584;
	cvt.rzi.f32.f32 	%f586, %f585;
	abs.f32 	%f587, %f583;
	setp.gt.f32 	%p120, %f587, 0f4B000000;
	selp.f32 	%f588, %f583, %f586, %p120;
	cvt.rzi.f32.f32 	%f589, %f583;
	setp.lt.f32 	%p121, %f587, 0f3F000000;
	selp.f32 	%f590, %f589, %f588, %p121;
	cvt.rzi.s32.f32 	%r324, %f590;
	fma.rn.f32 	%f591, %f590, 0fBF000000, %f582;
	mul.f32 	%f592, %f591, %f591;
	fma.rn.f32 	%f593, %f592, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f594, %f592, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f595, %f593, %f592, 0fC0A55DF6;
	fma.rn.f32 	%f596, %f594, %f592, 0f4081E0CF;
	fma.rn.f32 	%f597, %f592, %f591, 0f00000000;
	fma.rn.f32 	%f598, %f596, %f592, 0fC09DE9E6;
	fma.rn.f32 	%f599, %f595, %f597, 0f00000000;
	fma.rn.f32 	%f600, %f598, %f592, 0f3F800000;
	fma.rn.f32 	%f601, %f591, 0f40490FDB, %f599;
	and.b32  	%r325, %r324, 1;
	setp.eq.b32 	%p122, %r325, 1;
	selp.f32 	%f602, %f600, %f601, %p122;
	selp.f32 	%f603, %f601, %f600, %p122;
	and.b32  	%r326, %r324, 2;
	setp.eq.s32 	%p123, %r326, 0;
	neg.f32 	%f604, %f602;
	selp.f32 	%f605, %f602, %f604, %p123;
	add.s32 	%r327, %r324, 1;
	and.b32  	%r328, %r327, 2;
	setp.eq.s32 	%p124, %r328, 0;
	sub.f32 	%f606, %f71, %f603;
	selp.f32 	%f607, %f603, %f606, %p124;
	cvt.rzi.f32.f32 	%f608, %f582;
	setp.eq.f32 	%p125, %f608, %f582;
	mul.f32 	%f609, %f582, 0f00000000;
	selp.f32 	%f610, %f609, %f605, %p125;
	abs.f32 	%f611, %f582;
	setp.gt.f32 	%p126, %f611, 0f4B800000;
	add.f32 	%f612, %f610, 0f3F800000;
	selp.f32 	%f613, %f612, %f607, %p126;
	or.b32  	%r329, %r48, 8;
	mul.lo.s32 	%r330, %r317, %r329;
	and.b32  	%r331, %r330, 14;
	cvt.rn.f32.s32 	%f614, %r331;
	div.approx.f32 	%f615, %f614, %f581;
	add.f32 	%f616, %f615, %f615;
	mov.b32 	%r332, %f616;
	and.b32  	%r333, %r332, -2147483648;
	or.b32  	%r334, %r333, 1056964608;
	mov.b32 	%f617, %r334;
	add.f32 	%f618, %f616, %f617;
	cvt.rzi.f32.f32 	%f619, %f618;
	abs.f32 	%f620, %f616;
	setp.gt.f32 	%p127, %f620, 0f4B000000;
	selp.f32 	%f621, %f616, %f619, %p127;
	cvt.rzi.f32.f32 	%f622, %f616;
	setp.lt.f32 	%p128, %f620, 0f3F000000;
	selp.f32 	%f623, %f622, %f621, %p128;
	cvt.rzi.s32.f32 	%r335, %f623;
	fma.rn.f32 	%f624, %f623, 0fBF000000, %f615;
	mul.f32 	%f625, %f624, %f624;
	fma.rn.f32 	%f626, %f625, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f627, %f625, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f628, %f626, %f625, 0fC0A55DF6;
	fma.rn.f32 	%f629, %f627, %f625, 0f4081E0CF;
	fma.rn.f32 	%f630, %f625, %f624, 0f00000000;
	fma.rn.f32 	%f631, %f629, %f625, 0fC09DE9E6;
	fma.rn.f32 	%f632, %f628, %f630, 0f00000000;
	fma.rn.f32 	%f633, %f631, %f625, 0f3F800000;
	fma.rn.f32 	%f634, %f624, 0f40490FDB, %f632;
	and.b32  	%r336, %r335, 1;
	setp.eq.b32 	%p129, %r336, 1;
	selp.f32 	%f635, %f633, %f634, %p129;
	selp.f32 	%f636, %f634, %f633, %p129;
	and.b32  	%r337, %r335, 2;
	setp.eq.s32 	%p130, %r337, 0;
	neg.f32 	%f637, %f635;
	selp.f32 	%f638, %f635, %f637, %p130;
	add.s32 	%r338, %r335, 1;
	and.b32  	%r339, %r338, 2;
	setp.eq.s32 	%p131, %r339, 0;
	sub.f32 	%f639, %f71, %f636;
	selp.f32 	%f640, %f636, %f639, %p131;
	cvt.rzi.f32.f32 	%f641, %f615;
	setp.eq.f32 	%p132, %f641, %f615;
	mul.f32 	%f642, %f615, 0f00000000;
	selp.f32 	%f643, %f642, %f638, %p132;
	abs.f32 	%f644, %f615;
	setp.gt.f32 	%p133, %f644, 0f4B800000;
	add.f32 	%f645, %f643, 0f3F800000;
	selp.f32 	%f646, %f645, %f640, %p133;
	mov.b32 	%r265, %f613;
	mov.b32 	%r266, %f646;
	// begin inline asm
	cvt.rn.f16x2.f32 %r264, %r266, %r265;
	// end inline asm
	mov.b32 	%r268, %f610;
	mov.b32 	%r269, %f643;
	// begin inline asm
	cvt.rn.f16x2.f32 %r267, %r269, %r268;
	// end inline asm
	xor.b32  	%r289, %r268, -2147483648;
	xor.b32  	%r290, %r269, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r270, %r290, %r289;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r273, %r266, %r265;
	// end inline asm
	cvt.rn.f32.s32 	%f647, %r319;
	div.approx.f32 	%f648, %f647, %f103;
	add.f32 	%f649, %f648, %f648;
	mov.b32 	%r340, %f649;
	and.b32  	%r341, %r340, -2147483648;
	or.b32  	%r342, %r341, 1056964608;
	mov.b32 	%f650, %r342;
	add.f32 	%f651, %f649, %f650;
	cvt.rzi.f32.f32 	%f652, %f651;
	abs.f32 	%f653, %f649;
	setp.gt.f32 	%p134, %f653, 0f4B000000;
	selp.f32 	%f654, %f649, %f652, %p134;
	cvt.rzi.f32.f32 	%f655, %f649;
	setp.lt.f32 	%p135, %f653, 0f3F000000;
	selp.f32 	%f656, %f655, %f654, %p135;
	cvt.rzi.s32.f32 	%r343, %f656;
	fma.rn.f32 	%f657, %f656, 0fBF000000, %f648;
	mul.f32 	%f658, %f657, %f657;
	fma.rn.f32 	%f659, %f658, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f660, %f658, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f661, %f659, %f658, 0fC0A55DF6;
	fma.rn.f32 	%f662, %f660, %f658, 0f4081E0CF;
	fma.rn.f32 	%f663, %f658, %f657, 0f00000000;
	fma.rn.f32 	%f664, %f662, %f658, 0fC09DE9E6;
	fma.rn.f32 	%f665, %f661, %f663, 0f00000000;
	fma.rn.f32 	%f666, %f664, %f658, 0f3F800000;
	fma.rn.f32 	%f667, %f657, 0f40490FDB, %f665;
	and.b32  	%r344, %r343, 1;
	setp.eq.b32 	%p136, %r344, 1;
	selp.f32 	%f668, %f666, %f667, %p136;
	selp.f32 	%f669, %f667, %f666, %p136;
	and.b32  	%r345, %r343, 2;
	setp.eq.s32 	%p137, %r345, 0;
	neg.f32 	%f670, %f668;
	selp.f32 	%f671, %f668, %f670, %p137;
	add.s32 	%r346, %r343, 1;
	and.b32  	%r347, %r346, 2;
	setp.eq.s32 	%p138, %r347, 0;
	sub.f32 	%f672, %f71, %f669;
	selp.f32 	%f673, %f669, %f672, %p138;
	cvt.rzi.f32.f32 	%f674, %f648;
	setp.eq.f32 	%p139, %f674, %f648;
	mul.f32 	%f675, %f648, 0f00000000;
	selp.f32 	%f676, %f675, %f671, %p139;
	mov.b32 	%r348, %f676;
	abs.f32 	%f677, %f648;
	setp.gt.f32 	%p140, %f677, 0f4B800000;
	add.f32 	%f678, %f676, 0f3F800000;
	selp.f32 	%f679, %f678, %f673, %p140;
	shl.b32 	%r349, %r317, 3;
	add.s32 	%r350, %r319, %r349;
	cvt.rn.f32.s32 	%f680, %r350;
	div.approx.f32 	%f681, %f680, %f103;
	add.f32 	%f682, %f681, %f681;
	mov.b32 	%r351, %f682;
	and.b32  	%r352, %r351, -2147483648;
	or.b32  	%r353, %r352, 1056964608;
	mov.b32 	%f683, %r353;
	add.f32 	%f684, %f682, %f683;
	cvt.rzi.f32.f32 	%f685, %f684;
	abs.f32 	%f686, %f682;
	setp.gt.f32 	%p141, %f686, 0f4B000000;
	selp.f32 	%f687, %f682, %f685, %p141;
	cvt.rzi.f32.f32 	%f688, %f682;
	setp.lt.f32 	%p142, %f686, 0f3F000000;
	selp.f32 	%f689, %f688, %f687, %p142;
	cvt.rzi.s32.f32 	%r354, %f689;
	fma.rn.f32 	%f690, %f689, 0fBF000000, %f681;
	mul.f32 	%f691, %f690, %f690;
	fma.rn.f32 	%f692, %f691, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f693, %f691, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f694, %f692, %f691, 0fC0A55DF6;
	fma.rn.f32 	%f695, %f693, %f691, 0f4081E0CF;
	fma.rn.f32 	%f696, %f691, %f690, 0f00000000;
	fma.rn.f32 	%f697, %f695, %f691, 0fC09DE9E6;
	fma.rn.f32 	%f698, %f694, %f696, 0f00000000;
	fma.rn.f32 	%f699, %f697, %f691, 0f3F800000;
	fma.rn.f32 	%f700, %f690, 0f40490FDB, %f698;
	and.b32  	%r355, %r354, 1;
	setp.eq.b32 	%p143, %r355, 1;
	selp.f32 	%f701, %f699, %f700, %p143;
	selp.f32 	%f702, %f700, %f699, %p143;
	and.b32  	%r356, %r354, 2;
	setp.eq.s32 	%p144, %r356, 0;
	neg.f32 	%f703, %f701;
	selp.f32 	%f704, %f701, %f703, %p144;
	add.s32 	%r357, %r354, 1;
	and.b32  	%r358, %r357, 2;
	setp.eq.s32 	%p145, %r358, 0;
	sub.f32 	%f705, %f71, %f702;
	selp.f32 	%f706, %f702, %f705, %p145;
	cvt.rzi.f32.f32 	%f707, %f681;
	setp.eq.f32 	%p146, %f707, %f681;
	mul.f32 	%f708, %f681, 0f00000000;
	selp.f32 	%f709, %f708, %f704, %p146;
	mov.b32 	%r359, %f709;
	abs.f32 	%f710, %f681;
	setp.gt.f32 	%p147, %f710, 0f4B800000;
	add.f32 	%f711, %f709, 0f3F800000;
	selp.f32 	%f712, %f711, %f706, %p147;
	mov.b32 	%r278, %f712;
	mov.b32 	%r277, %f679;
	// begin inline asm
	cvt.rn.f16x2.f32 %r276, %r278, %r277;
	// end inline asm
	xor.b32  	%r281, %r359, -2147483648;
	xor.b32  	%r280, %r348, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r279, %r281, %r280;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r282, %r266, %r265;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r285, %r269, %r268;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r288, %r290, %r289;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r291, %r266, %r265;
	// end inline asm
	shl.b32 	%r361, %r2, 5;
	and.b32  	%r362, %r46, 28;
	add.s32 	%r363, %r51, %r107;
	shl.b32 	%r364, %r363, 8;
	and.b32  	%r365, %r361, 224;
	or.b32  	%r366, %r362, %r365;
	or.b32  	%r21, %r366, %r364;
	and.b32  	%r22, %r1, 8;
	shl.b32 	%r367, %r1, 4;
	or.b32  	%r368, %r367, %r22;
	shr.u32 	%r369, %r368, 2;
	and.b32  	%r370, %r369, 30;
	shr.u32 	%r371, %r3, 1;
	and.b32  	%r23, %r1, 4;
	and.b32  	%r372, %r4, 32;
	or.b32  	%r24, %r372, %r371;
	or.b32  	%r373, %r53, %r47;
	or.b32  	%r374, %r373, %r49;
	or.b32  	%r375, %r374, %r50;
	shr.u32 	%r376, %r375, 1;
	mul.lo.s32 	%r377, %r376, 65;
	add.s32 	%r378, %r377, %r24;
	or.b32  	%r25, %r24, 8;
	add.s32 	%r379, %r377, %r25;
	or.b32  	%r26, %r24, 16;
	add.s32 	%r380, %r377, %r26;
	or.b32  	%r27, %r24, 24;
	add.s32 	%r381, %r377, %r27;
	shl.b32 	%r382, %r3, 1;
	or.b32  	%r383, %r382, %r57;
	mul.lo.s32 	%r384, %r383, 65;
	add.s32 	%r385, %r370, %r384;
	mul.wide.u32 	%rd45, %r385, 4;
	mov.u64 	%rd46, shmem;
	add.s64 	%rd47, %rd46, 33408;
	add.s64 	%rd6, %rd47, %rd45;
	cvt.u64.u32 	%rd48, %r370;
	cvt.u64.u32 	%rd49, %r384;
	add.s64 	%rd50, %rd49, %rd48;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd7, %rd47, %rd51;
	shl.b32 	%r386, %r105, 16;
	add.s32 	%r387, %r386, -196608;
	shl.b32 	%r388, %r3, 2;
	or.b32  	%r389, %r388, %r58;
	and.b32  	%r390, %r52, 192;
	or.b32  	%r391, %r389, %r390;
	shl.b32 	%r392, %r391, 8;
	or.b32  	%r28, %r366, %r392;
	cvt.s64.s32 	%rd8, %r387;
	bfe.s32 	%r393, %r3, 2, 1;
	and.b32  	%r394, %r3, 4;
	setp.eq.s32 	%p149, %r394, 0;
	and.b32  	%r395, %r393, 260;
	mul.lo.s32 	%r396, %r57, 65;
	shr.u32 	%r397, %r3, 3;
	mul.lo.s32 	%r398, %r397, 130;
	and.b32  	%r399, %r3, 1;
	neg.s32 	%r400, %r399;
	setp.eq.b32 	%p150, %r399, 1;
	and.b32  	%r401, %r400, 1040;
	bfe.s32 	%r402, %r3, 1, 1;
	and.b32  	%r403, %r3, 2;
	setp.eq.s32 	%p151, %r403, 0;
	and.b32  	%r404, %r402, 520;
	add.s32 	%r405, %r401, %r370;
	add.s32 	%r406, %r405, %r395;
	add.s32 	%r407, %r406, %r396;
	add.s32 	%r408, %r407, %r398;
	add.s32 	%r409, %r408, %r404;
	mul.wide.u32 	%rd52, %r409, 4;
	add.s64 	%rd9, %rd46, %rd52;
	selp.b64 	%rd53, 0, 520, %p151;
	cvt.u64.u32 	%rd54, %r398;
	cvt.u64.u32 	%rd55, %r396;
	selp.b64 	%rd56, 0, 260, %p149;
	selp.b64 	%rd57, 1040, 0, %p150;
	add.s64 	%rd58, %rd48, %rd57;
	add.s64 	%rd59, %rd58, %rd56;
	add.s64 	%rd60, %rd59, %rd55;
	add.s64 	%rd61, %rd60, %rd54;
	add.s64 	%rd62, %rd61, %rd53;
	shl.b64 	%rd63, %rd62, 2;
	add.s64 	%rd10, %rd46, %rd63;
	cvt.u64.u32 	%rd64, %r407;
	add.s64 	%rd65, %rd64, %rd54;
	add.s64 	%rd66, %rd65, %rd53;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd11, %rd46, %rd67;
	add.s32 	%r410, %r409, 2113;
	mul.wide.u32 	%rd68, %r410, 4;
	add.s64 	%rd12, %rd46, %rd68;
	add.s32 	%r411, %r409, 2082;
	mul.wide.u32 	%rd69, %r411, 4;
	add.s64 	%rd13, %rd46, %rd69;
	add.s32 	%r412, %r409, 2114;
	mul.wide.u32 	%rd70, %r412, 4;
	add.s64 	%rd14, %rd46, %rd70;
	add.s32 	%r413, %r409, 4194;
	mul.wide.u32 	%rd71, %r413, 4;
	add.s64 	%rd15, %rd46, %rd71;
	add.s32 	%r414, %r409, 4163;
	mul.wide.u32 	%rd72, %r414, 4;
	add.s64 	%rd16, %rd46, %rd72;
	add.s32 	%r415, %r409, 4195;
	mul.wide.u32 	%rd73, %r415, 4;
	add.s64 	%rd17, %rd46, %rd73;
	add.s32 	%r416, %r409, 6275;
	mul.wide.u32 	%rd74, %r416, 4;
	add.s64 	%rd18, %rd46, %rd74;
	add.s32 	%r417, %r409, 6244;
	mul.wide.u32 	%rd75, %r417, 4;
	add.s64 	%rd19, %rd46, %rd75;
	add.s32 	%r418, %r409, 6276;
	mul.wide.u32 	%rd76, %r418, 4;
	add.s64 	%rd20, %rd46, %rd76;
	bfe.s32 	%r419, %r1, 1, 1;
	and.b32  	%r29, %r419, 65;
	and.b32  	%r420, %r1, 1;
	neg.s32 	%r421, %r420;
	and.b32  	%r30, %r421, 130;
	mul.wide.u32 	%rd77, %r381, 4;
	add.s64 	%rd21, %rd47, %rd77;
	mul.wide.u32 	%rd78, %r380, 4;
	add.s64 	%rd22, %rd47, %rd78;
	mul.wide.u32 	%rd79, %r379, 4;
	add.s64 	%rd23, %rd47, %rd79;
	mul.wide.u32 	%rd80, %r378, 4;
	add.s64 	%rd24, %rd47, %rd80;
	mov.u16 	%rs243, 25600;
	mov.u16 	%rs245, 21504;
	mov.u16 	%rs253, 18432;
	mov.u16 	%rs267, -14592;
	mov.u32 	%r2511, %r2509;
	mov.u32 	%r2512, %r2509;
	mov.u32 	%r2513, %r2509;
	mov.u32 	%r2514, %r2509;
	mov.u32 	%r2515, %r2509;
	mov.u32 	%r2516, %r2509;
	mov.u32 	%r2517, %r2509;
	mov.u32 	%r2518, %r2509;
	mov.u32 	%r2529, %r2509;
	mov.u32 	%r2530, %r2509;
	mov.u32 	%r2531, %r2509;
	mov.u32 	%r2532, %r2509;
	mov.u32 	%r43, %r2509;
	bra.uni 	$L__BB0_31;
$L__BB0_39:                             // %pass10350
                                        //   in Loop: Header=BB0_31 Depth=1
	or.b32  	%r2503, %r2510, %r28;
	or.b32  	%r2504, %r2503, 196608;
	cvt.s64.s32 	%rd134, %r2504;
	add.s64 	%rd135, %rd134, %rd8;
	shr.u64 	%rd136, %rd135, 39;
	add.s64 	%rd137, %rd135, %rd136;
	shr.s64 	%rd138, %rd137, 25;
	setp.lt.s64 	%p180, %rd135, 0;
	and.b64  	%rd139, %rd137, -33554432;
	setp.ne.s64 	%p181, %rd139, %rd135;
	and.pred  	%p182, %p180, %p181;
	selp.u64 	%rd140, 1, 0, %p182;
	sub.s64 	%rd141, %rd140, %rd138;
	shl.b64 	%rd142, %rd141, 25;
	add.s64 	%rd143, %rd142, %rd135;
	shl.b64 	%rd144, %rd143, 2;
	add.s64 	%rd145, %rd3, %rd144;
	st.global.v4.u32 	[%rd145], {%r98, %r100, %r99, %r101};
	setp.ne.s32 	%p183, %r43, 32512;
	add.s32 	%r43, %r43, 256;
	add.s32 	%r2505, %r43, %r103;
	setp.lt.s32 	%p184, %r2505, %r104;
	and.pred  	%p185, %p183, %p184;
	@%p185 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_40;
$L__BB0_31:                             // %L1523
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_32 Depth 2
	setp.eq.s32 	%p152, %r22, 0;
	or.b32  	%r487, %r43, %r50;
	or.b32  	%r488, %r487, %r1;
	and.b32  	%r489, %r488, 32560;
	or.b32  	%r490, %r489, %r3;
	add.s32 	%r491, %r490, %r103;
	mad.lo.s32 	%r492, %r491, 12288, %r21;
	mul.hi.s32 	%r493, %r492, 715827883;
	shr.u32 	%r494, %r493, 31;
	shr.s32 	%r495, %r493, 26;
	add.s32 	%r496, %r495, %r494;
	setp.lt.s32 	%p153, %r492, 0;
	mul.lo.s32 	%r497, %r496, 402653184;
	setp.ne.s32 	%p154, %r497, %r492;
	and.pred  	%p155, %p153, %p154;
	selp.s32 	%r498, -1, 0, %p155;
	add.s32 	%r499, %r496, %r498;
	mad.lo.s32 	%r500, %r499, -402653184, %r492;
	mul.wide.s32 	%rd81, %r500, 4;
	add.s64 	%rd82, %rd2, %rd81;
	ld.global.v4.u32 	{%r501, %r502, %r503, %r504}, [%rd82];
	or.b32  	%r505, %r490, 64;
	add.s32 	%r506, %r505, %r103;
	mad.lo.s32 	%r507, %r506, 12288, %r21;
	mul.hi.s32 	%r508, %r507, 715827883;
	shr.u32 	%r509, %r508, 31;
	shr.s32 	%r510, %r508, 26;
	add.s32 	%r511, %r510, %r509;
	setp.lt.s32 	%p156, %r507, 0;
	mul.lo.s32 	%r512, %r511, 402653184;
	setp.ne.s32 	%p157, %r512, %r507;
	and.pred  	%p158, %p156, %p157;
	selp.s32 	%r513, -1, 0, %p158;
	add.s32 	%r514, %r511, %r513;
	mad.lo.s32 	%r515, %r514, -402653184, %r507;
	mul.wide.s32 	%rd83, %r515, 4;
	add.s64 	%rd84, %rd2, %rd83;
	ld.global.v4.u32 	{%r516, %r517, %r518, %r519}, [%rd84];
	or.b32  	%r520, %r490, 128;
	add.s32 	%r521, %r520, %r103;
	mad.lo.s32 	%r522, %r521, 12288, %r21;
	mul.hi.s32 	%r523, %r522, 715827883;
	shr.u32 	%r524, %r523, 31;
	shr.s32 	%r525, %r523, 26;
	add.s32 	%r526, %r525, %r524;
	setp.lt.s32 	%p159, %r522, 0;
	mul.lo.s32 	%r527, %r526, 402653184;
	setp.ne.s32 	%p160, %r527, %r522;
	and.pred  	%p161, %p159, %p160;
	selp.s32 	%r528, -1, 0, %p161;
	add.s32 	%r529, %r526, %r528;
	mad.lo.s32 	%r530, %r529, -402653184, %r522;
	mul.wide.s32 	%rd85, %r530, 4;
	add.s64 	%rd86, %rd2, %rd85;
	ld.global.v4.u32 	{%r531, %r532, %r533, %r534}, [%rd86];
	or.b32  	%r535, %r490, 192;
	add.s32 	%r536, %r535, %r103;
	mad.lo.s32 	%r537, %r536, 12288, %r21;
	mul.hi.s32 	%r538, %r537, 715827883;
	shr.u32 	%r539, %r538, 31;
	shr.s32 	%r540, %r538, 26;
	add.s32 	%r541, %r540, %r539;
	setp.lt.s32 	%p162, %r537, 0;
	mul.lo.s32 	%r542, %r541, 402653184;
	setp.ne.s32 	%p163, %r542, %r537;
	and.pred  	%p164, %p162, %p163;
	selp.s32 	%r543, -1, 0, %p164;
	add.s32 	%r544, %r541, %r543;
	mad.lo.s32 	%r545, %r544, -402653184, %r537;
	mul.wide.s32 	%rd87, %r545, 4;
	add.s64 	%rd88, %rd2, %rd87;
	ld.global.v4.u32 	{%r546, %r547, %r548, %r549}, [%rd88];
	selp.b32 	%r550, %r503, %r501, %p152;
	shfl.sync.bfly.b32	%r551, %r550, 8, 31, -1;
	selp.b32 	%r423, %r501, %r551, %p152;
	selp.b32 	%r424, %r551, %r503, %p152;
	selp.b32 	%r552, %r504, %r502, %p152;
	shfl.sync.bfly.b32	%r553, %r552, 8, 31, -1;
	selp.b32 	%r431, %r502, %r553, %p152;
	selp.b32 	%r432, %r553, %r504, %p152;
	selp.b32 	%r554, %r518, %r516, %p152;
	shfl.sync.bfly.b32	%r555, %r554, 8, 31, -1;
	selp.b32 	%r439, %r516, %r555, %p152;
	selp.b32 	%r440, %r555, %r518, %p152;
	selp.b32 	%r556, %r519, %r517, %p152;
	shfl.sync.bfly.b32	%r557, %r556, 8, 31, -1;
	selp.b32 	%r447, %r517, %r557, %p152;
	selp.b32 	%r448, %r557, %r519, %p152;
	selp.b32 	%r558, %r533, %r531, %p152;
	shfl.sync.bfly.b32	%r559, %r558, 8, 31, -1;
	selp.b32 	%r455, %r531, %r559, %p152;
	selp.b32 	%r456, %r559, %r533, %p152;
	selp.b32 	%r560, %r534, %r532, %p152;
	shfl.sync.bfly.b32	%r561, %r560, 8, 31, -1;
	selp.b32 	%r463, %r532, %r561, %p152;
	selp.b32 	%r464, %r561, %r534, %p152;
	selp.b32 	%r562, %r548, %r546, %p152;
	shfl.sync.bfly.b32	%r563, %r562, 8, 31, -1;
	selp.b32 	%r471, %r546, %r563, %p152;
	selp.b32 	%r472, %r563, %r548, %p152;
	selp.b32 	%r564, %r549, %r547, %p152;
	shfl.sync.bfly.b32	%r565, %r564, 8, 31, -1;
	selp.b32 	%r479, %r547, %r565, %p152;
	selp.b32 	%r480, %r565, %r549, %p152;
	mov.u32 	%r481, 21520;
	// begin inline asm
	prmt.b32 %r422, %r423, %r424, %r481;
	// end inline asm
	mov.u32 	%r485, 30258;
	// begin inline asm
	prmt.b32 %r426, %r423, %r424, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r430, %r431, %r432, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r434, %r431, %r432, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r438, %r439, %r440, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r442, %r439, %r440, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r446, %r447, %r448, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r450, %r447, %r448, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r454, %r455, %r456, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r458, %r455, %r456, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r462, %r463, %r464, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r466, %r463, %r464, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r470, %r471, %r472, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r474, %r471, %r472, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r478, %r479, %r480, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r482, %r479, %r480, %r485;
	// end inline asm
	st.shared.u32 	[%rd9], %r422;
	st.shared.u32 	[%rd10+128], %r426;
	st.shared.u32 	[%rd10+4], %r430;
	st.shared.u32 	[%rd10+132], %r434;
	st.shared.u32 	[%rd11+8324], %r438;
	st.shared.u32 	[%rd12], %r442;
	st.shared.u32 	[%rd13], %r446;
	st.shared.u32 	[%rd14], %r450;
	st.shared.u32 	[%rd11+16648], %r454;
	st.shared.u32 	[%rd15], %r458;
	st.shared.u32 	[%rd16], %r462;
	st.shared.u32 	[%rd17], %r466;
	st.shared.u32 	[%rd11+24972], %r470;
	st.shared.u32 	[%rd18], %r474;
	st.shared.u32 	[%rd19], %r478;
	st.shared.u32 	[%rd20], %r482;
	bar.sync 	0;
	or.b32  	%r566, %r43, %r23;
	or.b32  	%r44, %r566, %r58;
	shr.u32 	%r2524, %r44, 6;
	mov.u64 	%rd150, %rd24;
	mov.u64 	%rd151, %rd23;
	mov.u64 	%rd152, %rd22;
	mov.u64 	%rd153, %rd21;
	mov.u32 	%r2525, %r2518;
	mov.u32 	%r2526, %r2517;
	mov.u32 	%r2527, %r2516;
	mov.u32 	%r2528, %r2515;
	mov.u32 	%r2533, %r2509;
	mov.u32 	%r2534, %r2514;
	mov.u32 	%r2535, %r2513;
	mov.u32 	%r2536, %r2512;
	mov.u32 	%r2537, %r2511;
$L__BB0_32:                             // %pass5640
                                        //   Parent Loop BB0_31 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r2518, %r2532;
	mov.u32 	%r2517, %r2531;
	mov.u32 	%r2516, %r2530;
	mov.u32 	%r2515, %r2529;
	mov.u32 	%r2511, %r2528;
	mov.u32 	%r2512, %r2527;
	mov.u32 	%r2513, %r2526;
	mov.u32 	%r2514, %r2525;
	add.s32 	%r2379, %r44, %r2533;
	bfe.s32 	%r2380, %r2379, 2, 1;
	and.b32  	%r2381, %r2380, 260;
	and.b32  	%r2382, %r2524, 3;
	mul.lo.s32 	%r2383, %r2382, 2081;
	and.b32  	%r2384, %r2379, 1;
	neg.s32 	%r2385, %r2384;
	and.b32  	%r2386, %r2385, 1040;
	bfe.s32 	%r2387, %r2379, 1, 1;
	and.b32  	%r2388, %r2387, 520;
	or.b32  	%r2389, %r24, %r2386;
	add.s32 	%r2390, %r2389, %r2381;
	add.s32 	%r2391, %r2390, %r29;
	add.s32 	%r2392, %r2391, %r2383;
	add.s32 	%r2393, %r2392, %r30;
	add.s32 	%r2394, %r2393, %r2388;
	mul.wide.u32 	%rd89, %r2394, 4;
	add.s64 	%rd91, %rd46, %rd89;
	ld.shared.u32 	%r2529, [%rd91];
	// begin inline asm
	mov.b32 %r572, {%rs243, %rs243};
	// end inline asm
	// begin inline asm
	mov.b32 %r583, {%rs245, %rs245};
	// end inline asm
	xor.b32  	%r571, %r2529, -2004318072;
	mov.u32 	%r570, 983055;
	// begin inline asm
	lop3.b32 %r569, %r570, %r571, %r572, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r573, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r574, %r572, %r573;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r577, %r569, %r574;
	// end inline asm
	mov.u32 	%r581, 15728880;
	// begin inline asm
	lop3.b32 %r580, %r581, %r571, %r583, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r584, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r585, %r583, %r584;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r588, %r580, %r585;
	// end inline asm
	shr.u32 	%r593, %r571, 8;
	// begin inline asm
	lop3.b32 %r591, %r570, %r593, %r572, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r595, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r596, %r572, %r595;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r599, %r591, %r596;
	// end inline asm
	// begin inline asm
	lop3.b32 %r602, %r581, %r593, %r583, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r606, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r607, %r583, %r606;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r610, %r602, %r607;
	// end inline asm
	// begin inline asm
	mov.b32 %r618, {%rs243, %rs243};
	// end inline asm
	// begin inline asm
	mov.b32 %r629, {%rs245, %rs245};
	// end inline asm
	xor.b32  	%r617, %r2537, -2004318072;
	// begin inline asm
	lop3.b32 %r615, %r570, %r617, %r618, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r619, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r620, %r618, %r619;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r623, %r615, %r620;
	// end inline asm
	// begin inline asm
	lop3.b32 %r626, %r581, %r617, %r629, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r630, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r631, %r629, %r630;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r634, %r626, %r631;
	// end inline asm
	shr.u32 	%r639, %r617, 8;
	// begin inline asm
	lop3.b32 %r637, %r570, %r639, %r618, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r641, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r642, %r618, %r641;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r645, %r637, %r642;
	// end inline asm
	// begin inline asm
	lop3.b32 %r648, %r581, %r639, %r629, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r652, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r653, %r629, %r652;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r656, %r648, %r653;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r661, %r162, %r623, %r2509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r667, %r162, %r634, %r2509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r673, %r162, %r645, %r2509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r679, %r162, %r656, %r2509;
	// end inline asm
	// begin inline asm
	mov.b32 %r688, {%rs243, %rs243};
	// end inline asm
	// begin inline asm
	mov.b32 %r699, {%rs245, %rs245};
	// end inline asm
	xor.b32  	%r687, %r2511, -2004318072;
	// begin inline asm
	lop3.b32 %r685, %r570, %r687, %r688, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r689, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r690, %r688, %r689;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r693, %r685, %r690;
	// end inline asm
	// begin inline asm
	lop3.b32 %r696, %r581, %r687, %r699, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r700, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r701, %r699, %r700;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r704, %r696, %r701;
	// end inline asm
	shr.u32 	%r709, %r687, 8;
	// begin inline asm
	lop3.b32 %r707, %r570, %r709, %r688, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r711, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r712, %r688, %r711;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r715, %r707, %r712;
	// end inline asm
	// begin inline asm
	lop3.b32 %r718, %r581, %r709, %r699, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r722, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r723, %r699, %r722;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r726, %r718, %r723;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r729, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r731, %r729, %r693, %r661;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r735, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r737, %r735, %r704, %r667;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r741, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r743, %r741, %r715, %r673;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r747, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r749, %r747, %r726, %r679;
	// end inline asm
	// begin inline asm
	mov.b32 %r758, {%rs243, %rs243};
	// end inline asm
	// begin inline asm
	mov.b32 %r769, {%rs245, %rs245};
	// end inline asm
	xor.b32  	%r757, %r2515, -2004318072;
	// begin inline asm
	lop3.b32 %r755, %r570, %r757, %r758, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r759, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r760, %r758, %r759;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r763, %r755, %r760;
	// end inline asm
	// begin inline asm
	lop3.b32 %r766, %r581, %r757, %r769, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r770, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r771, %r769, %r770;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r774, %r766, %r771;
	// end inline asm
	shr.u32 	%r779, %r757, 8;
	// begin inline asm
	lop3.b32 %r777, %r570, %r779, %r758, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r781, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r782, %r758, %r781;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r785, %r777, %r782;
	// end inline asm
	// begin inline asm
	lop3.b32 %r788, %r581, %r779, %r769, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r792, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r793, %r769, %r792;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r796, %r788, %r793;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r801, %r224, %r763, %r731;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r807, %r224, %r774, %r737;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r813, %r224, %r785, %r743;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r819, %r224, %r796, %r749;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r823, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r854, %r823, %r577, %r801;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r829, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r851, %r829, %r588, %r807;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r835, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r863, %r835, %r599, %r813;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r841, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r860, %r841, %r610, %r819;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r847, %r261;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r849, %r847, %r851;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r852, %r258, %r854, %r849;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r856, %r261;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r858, %r856, %r860;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r861, %r258, %r863, %r858;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r865, %r261, %r854;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r868, %r258, %r851, %r865;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r872, %r261, %r863;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r875, %r258, %r860, %r872;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r906, %r903}, {%r264, %r270, %r267, %r273}, {%r852, %r868}, {%r2509, %r2509};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r915, %r912}, {%r264, %r270, %r267, %r273}, {%r861, %r875}, {%r2509, %r2509};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r899, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r901, %r899, %r903;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r904, %r276, %r906, %r901;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r908, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r910, %r908, %r912;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r913, %r276, %r915, %r910;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r917, %r279, %r906;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r920, %r276, %r903, %r917;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r924, %r279, %r915;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r927, %r276, %r912, %r924;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r931, %r932}, {%r282, %r288, %r285, %r291}, {%r904, %r920}, {%r2509, %r2509};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r941, %r942}, {%r282, %r288, %r285, %r291}, {%r913, %r927}, {%r2509, %r2509};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r951, %r54, %r931;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r954, %r54, %r932;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r957, %r54, %r941;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r960, %r54, %r942;
	// end inline asm
	// begin inline asm
	mov.b32 %r963, {%rs267, %rs267};
	// end inline asm
	mov.u16 	%rs58, 18176;
	// begin inline asm
	mov.b32 %r964, {%rs58, %rs58};
	// end inline asm
	// begin inline asm
	max.f16x2 %r965, %r951, %r963;
	// end inline asm
	// begin inline asm
	min.f16x2 %r968, %r965, %r964;
	// end inline asm
	// begin inline asm
	mov.b32 %r971, {%rs267, %rs267};
	// end inline asm
	// begin inline asm
	mov.b32 %r972, {%rs58, %rs58};
	// end inline asm
	// begin inline asm
	max.f16x2 %r973, %r954, %r971;
	// end inline asm
	// begin inline asm
	min.f16x2 %r976, %r973, %r972;
	// end inline asm
	// begin inline asm
	mov.b32 %r979, {%rs267, %rs267};
	// end inline asm
	// begin inline asm
	mov.b32 %r980, {%rs58, %rs58};
	// end inline asm
	// begin inline asm
	max.f16x2 %r981, %r957, %r979;
	// end inline asm
	// begin inline asm
	min.f16x2 %r984, %r981, %r980;
	// end inline asm
	// begin inline asm
	mov.b32 %r987, {%rs267, %rs267};
	// end inline asm
	// begin inline asm
	mov.b32 %r988, {%rs58, %rs58};
	// end inline asm
	// begin inline asm
	max.f16x2 %r989, %r960, %r987;
	// end inline asm
	// begin inline asm
	min.f16x2 %r992, %r989, %r988;
	// end inline asm
	mov.u16 	%rs72, 26112;
	// begin inline asm
	mov.b32 %r998, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r996, %r968, %r998;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r999, %r976, %r998;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1002, %r984, %r998;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1005, %r992, %r998;
	// end inline asm
	mov.u32 	%r1011, 25152;
	// begin inline asm
	prmt.b32 %r1008, %r996, %r1002, %r1011;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1012, %r999, %r1005, %r1011;
	// end inline asm
	shl.b32 	%r1019, %r1012, 4;
	mov.u32 	%r1017, 252645135;
	// begin inline asm
	lop3.b32 %r1016, %r1017, %r1008, %r1019, 202;
	// end inline asm
	st.shared.u32 	[%rd150], %r1016;
	or.b32  	%r2395, %r25, %r2386;
	add.s32 	%r2396, %r2395, %r2381;
	add.s32 	%r2397, %r2396, %r29;
	add.s32 	%r2398, %r2397, %r2383;
	add.s32 	%r2399, %r2398, %r30;
	add.s32 	%r2400, %r2399, %r2388;
	mul.wide.u32 	%rd92, %r2400, 4;
	add.s64 	%rd93, %rd46, %rd92;
	ld.shared.u32 	%r2530, [%rd93];
	// begin inline asm
	mov.b32 %r1025, {%rs243, %rs243};
	// end inline asm
	// begin inline asm
	mov.b32 %r1036, {%rs245, %rs245};
	// end inline asm
	xor.b32  	%r1024, %r2530, -2004318072;
	// begin inline asm
	lop3.b32 %r1022, %r570, %r1024, %r1025, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1026, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1027, %r1025, %r1026;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1030, %r1022, %r1027;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1033, %r581, %r1024, %r1036, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1037, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1038, %r1036, %r1037;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1041, %r1033, %r1038;
	// end inline asm
	shr.u32 	%r1046, %r1024, 8;
	// begin inline asm
	lop3.b32 %r1044, %r570, %r1046, %r1025, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1048, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1049, %r1025, %r1048;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1052, %r1044, %r1049;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1055, %r581, %r1046, %r1036, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1059, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1060, %r1036, %r1059;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1063, %r1055, %r1060;
	// end inline asm
	// begin inline asm
	mov.b32 %r1071, {%rs243, %rs243};
	// end inline asm
	// begin inline asm
	mov.b32 %r1082, {%rs245, %rs245};
	// end inline asm
	xor.b32  	%r1070, %r2536, -2004318072;
	// begin inline asm
	lop3.b32 %r1068, %r570, %r1070, %r1071, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1072, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1073, %r1071, %r1072;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1076, %r1068, %r1073;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1079, %r581, %r1070, %r1082, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1083, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1084, %r1082, %r1083;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1087, %r1079, %r1084;
	// end inline asm
	shr.u32 	%r1092, %r1070, 8;
	// begin inline asm
	lop3.b32 %r1090, %r570, %r1092, %r1071, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1094, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1095, %r1071, %r1094;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1098, %r1090, %r1095;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1101, %r581, %r1092, %r1082, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1105, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1106, %r1082, %r1105;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1109, %r1101, %r1106;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1114, %r162, %r1076, %r2509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1120, %r162, %r1087, %r2509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1126, %r162, %r1098, %r2509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1132, %r162, %r1109, %r2509;
	// end inline asm
	// begin inline asm
	mov.b32 %r1141, {%rs243, %rs243};
	// end inline asm
	// begin inline asm
	mov.b32 %r1152, {%rs245, %rs245};
	// end inline asm
	xor.b32  	%r1140, %r2512, -2004318072;
	// begin inline asm
	lop3.b32 %r1138, %r570, %r1140, %r1141, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1142, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1143, %r1141, %r1142;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1146, %r1138, %r1143;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1149, %r581, %r1140, %r1152, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1153, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1154, %r1152, %r1153;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1157, %r1149, %r1154;
	// end inline asm
	shr.u32 	%r1162, %r1140, 8;
	// begin inline asm
	lop3.b32 %r1160, %r570, %r1162, %r1141, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1164, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1165, %r1141, %r1164;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1168, %r1160, %r1165;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1171, %r581, %r1162, %r1152, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1175, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1176, %r1152, %r1175;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1179, %r1171, %r1176;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1182, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1184, %r1182, %r1146, %r1114;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1188, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1190, %r1188, %r1157, %r1120;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1194, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1196, %r1194, %r1168, %r1126;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1200, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1202, %r1200, %r1179, %r1132;
	// end inline asm
	// begin inline asm
	mov.b32 %r1211, {%rs243, %rs243};
	// end inline asm
	// begin inline asm
	mov.b32 %r1222, {%rs245, %rs245};
	// end inline asm
	xor.b32  	%r1210, %r2516, -2004318072;
	// begin inline asm
	lop3.b32 %r1208, %r570, %r1210, %r1211, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1212, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1213, %r1211, %r1212;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1216, %r1208, %r1213;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1219, %r581, %r1210, %r1222, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1223, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1224, %r1222, %r1223;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1227, %r1219, %r1224;
	// end inline asm
	shr.u32 	%r1232, %r1210, 8;
	// begin inline asm
	lop3.b32 %r1230, %r570, %r1232, %r1211, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1234, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1235, %r1211, %r1234;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1238, %r1230, %r1235;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1241, %r581, %r1232, %r1222, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1245, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1246, %r1222, %r1245;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1249, %r1241, %r1246;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1254, %r224, %r1216, %r1184;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1260, %r224, %r1227, %r1190;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1266, %r224, %r1238, %r1196;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1272, %r224, %r1249, %r1202;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1276, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1307, %r1276, %r1030, %r1254;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1282, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1304, %r1282, %r1041, %r1260;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1288, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1316, %r1288, %r1052, %r1266;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1294, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1313, %r1294, %r1063, %r1272;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1300, %r261;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1302, %r1300, %r1304;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1305, %r258, %r1307, %r1302;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1309, %r261;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1311, %r1309, %r1313;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1314, %r258, %r1316, %r1311;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1318, %r261, %r1307;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1321, %r258, %r1304, %r1318;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1325, %r261, %r1316;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1328, %r258, %r1313, %r1325;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1359, %r1356}, {%r264, %r270, %r267, %r273}, {%r1305, %r1321}, {%r2509, %r2509};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1368, %r1365}, {%r264, %r270, %r267, %r273}, {%r1314, %r1328}, {%r2509, %r2509};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1352, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1354, %r1352, %r1356;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1357, %r276, %r1359, %r1354;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1361, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1363, %r1361, %r1365;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1366, %r276, %r1368, %r1363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1370, %r279, %r1359;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1373, %r276, %r1356, %r1370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1377, %r279, %r1368;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1380, %r276, %r1365, %r1377;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1384, %r1385}, {%r282, %r288, %r285, %r291}, {%r1357, %r1373}, {%r2509, %r2509};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1394, %r1395}, {%r282, %r288, %r285, %r291}, {%r1366, %r1380}, {%r2509, %r2509};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1404, %r54, %r1384;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1407, %r54, %r1385;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1410, %r54, %r1394;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1413, %r54, %r1395;
	// end inline asm
	// begin inline asm
	mov.b32 %r1416, {%rs267, %rs267};
	// end inline asm
	// begin inline asm
	mov.b32 %r1417, {%rs58, %rs58};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1418, %r1404, %r1416;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1421, %r1418, %r1417;
	// end inline asm
	// begin inline asm
	mov.b32 %r1424, {%rs267, %rs267};
	// end inline asm
	// begin inline asm
	mov.b32 %r1425, {%rs58, %rs58};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1426, %r1407, %r1424;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1429, %r1426, %r1425;
	// end inline asm
	// begin inline asm
	mov.b32 %r1432, {%rs267, %rs267};
	// end inline asm
	// begin inline asm
	mov.b32 %r1433, {%rs58, %rs58};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1434, %r1410, %r1432;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1437, %r1434, %r1433;
	// end inline asm
	// begin inline asm
	mov.b32 %r1440, {%rs267, %rs267};
	// end inline asm
	// begin inline asm
	mov.b32 %r1441, {%rs58, %rs58};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1442, %r1413, %r1440;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1445, %r1442, %r1441;
	// end inline asm
	// begin inline asm
	mov.b32 %r1451, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1449, %r1421, %r1451;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1452, %r1429, %r1451;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1455, %r1437, %r1451;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1458, %r1445, %r1451;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1461, %r1449, %r1455, %r1011;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1465, %r1452, %r1458, %r1011;
	// end inline asm
	shl.b32 	%r1472, %r1465, 4;
	// begin inline asm
	lop3.b32 %r1469, %r1017, %r1461, %r1472, 202;
	// end inline asm
	st.shared.u32 	[%rd151], %r1469;
	add.s32 	%r2401, %r26, %r2386;
	add.s32 	%r2402, %r2401, %r2381;
	add.s32 	%r2403, %r2402, %r29;
	add.s32 	%r2404, %r2403, %r2383;
	add.s32 	%r2405, %r2404, %r30;
	add.s32 	%r2406, %r2405, %r2388;
	mul.wide.u32 	%rd94, %r2406, 4;
	add.s64 	%rd95, %rd46, %rd94;
	ld.shared.u32 	%r2531, [%rd95];
	// begin inline asm
	mov.b32 %r1478, {%rs243, %rs243};
	// end inline asm
	// begin inline asm
	mov.b32 %r1489, {%rs245, %rs245};
	// end inline asm
	xor.b32  	%r1477, %r2531, -2004318072;
	// begin inline asm
	lop3.b32 %r1475, %r570, %r1477, %r1478, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1479, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1480, %r1478, %r1479;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1483, %r1475, %r1480;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1486, %r581, %r1477, %r1489, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1490, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1491, %r1489, %r1490;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1494, %r1486, %r1491;
	// end inline asm
	shr.u32 	%r1499, %r1477, 8;
	// begin inline asm
	lop3.b32 %r1497, %r570, %r1499, %r1478, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1501, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1502, %r1478, %r1501;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1505, %r1497, %r1502;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1508, %r581, %r1499, %r1489, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1512, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1513, %r1489, %r1512;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1516, %r1508, %r1513;
	// end inline asm
	// begin inline asm
	mov.b32 %r1524, {%rs243, %rs243};
	// end inline asm
	// begin inline asm
	mov.b32 %r1535, {%rs245, %rs245};
	// end inline asm
	xor.b32  	%r1523, %r2535, -2004318072;
	// begin inline asm
	lop3.b32 %r1521, %r570, %r1523, %r1524, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1525, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1526, %r1524, %r1525;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1529, %r1521, %r1526;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1532, %r581, %r1523, %r1535, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1536, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1537, %r1535, %r1536;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1540, %r1532, %r1537;
	// end inline asm
	shr.u32 	%r1545, %r1523, 8;
	// begin inline asm
	lop3.b32 %r1543, %r570, %r1545, %r1524, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1547, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1548, %r1524, %r1547;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1551, %r1543, %r1548;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1554, %r581, %r1545, %r1535, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1558, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1559, %r1535, %r1558;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1562, %r1554, %r1559;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1567, %r162, %r1529, %r2509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1573, %r162, %r1540, %r2509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1579, %r162, %r1551, %r2509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1585, %r162, %r1562, %r2509;
	// end inline asm
	// begin inline asm
	mov.b32 %r1594, {%rs243, %rs243};
	// end inline asm
	// begin inline asm
	mov.b32 %r1605, {%rs245, %rs245};
	// end inline asm
	xor.b32  	%r1593, %r2513, -2004318072;
	// begin inline asm
	lop3.b32 %r1591, %r570, %r1593, %r1594, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1595, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1596, %r1594, %r1595;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1599, %r1591, %r1596;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1602, %r581, %r1593, %r1605, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1606, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1607, %r1605, %r1606;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1610, %r1602, %r1607;
	// end inline asm
	shr.u32 	%r1615, %r1593, 8;
	// begin inline asm
	lop3.b32 %r1613, %r570, %r1615, %r1594, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1617, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1618, %r1594, %r1617;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1621, %r1613, %r1618;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1624, %r581, %r1615, %r1605, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1628, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1629, %r1605, %r1628;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1632, %r1624, %r1629;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1635, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1637, %r1635, %r1599, %r1567;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1641, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1643, %r1641, %r1610, %r1573;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1647, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1649, %r1647, %r1621, %r1579;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1653, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1655, %r1653, %r1632, %r1585;
	// end inline asm
	// begin inline asm
	mov.b32 %r1664, {%rs243, %rs243};
	// end inline asm
	// begin inline asm
	mov.b32 %r1675, {%rs245, %rs245};
	// end inline asm
	xor.b32  	%r1663, %r2517, -2004318072;
	// begin inline asm
	lop3.b32 %r1661, %r570, %r1663, %r1664, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1665, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1666, %r1664, %r1665;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1669, %r1661, %r1666;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1672, %r581, %r1663, %r1675, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1676, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1677, %r1675, %r1676;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1680, %r1672, %r1677;
	// end inline asm
	shr.u32 	%r1685, %r1663, 8;
	// begin inline asm
	lop3.b32 %r1683, %r570, %r1685, %r1664, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1687, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1688, %r1664, %r1687;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1691, %r1683, %r1688;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1694, %r581, %r1685, %r1675, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1698, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1699, %r1675, %r1698;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1702, %r1694, %r1699;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1707, %r224, %r1669, %r1637;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1713, %r224, %r1680, %r1643;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1719, %r224, %r1691, %r1649;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1725, %r224, %r1702, %r1655;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1729, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1760, %r1729, %r1483, %r1707;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1735, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1757, %r1735, %r1494, %r1713;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1741, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1769, %r1741, %r1505, %r1719;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1747, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1766, %r1747, %r1516, %r1725;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1753, %r261;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1755, %r1753, %r1757;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1758, %r258, %r1760, %r1755;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1762, %r261;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1764, %r1762, %r1766;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1767, %r258, %r1769, %r1764;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1771, %r261, %r1760;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1774, %r258, %r1757, %r1771;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1778, %r261, %r1769;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1781, %r258, %r1766, %r1778;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1812, %r1809}, {%r264, %r270, %r267, %r273}, {%r1758, %r1774}, {%r2509, %r2509};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1821, %r1818}, {%r264, %r270, %r267, %r273}, {%r1767, %r1781}, {%r2509, %r2509};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1805, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1807, %r1805, %r1809;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1810, %r276, %r1812, %r1807;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1814, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1816, %r1814, %r1818;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1819, %r276, %r1821, %r1816;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1823, %r279, %r1812;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1826, %r276, %r1809, %r1823;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1830, %r279, %r1821;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1833, %r276, %r1818, %r1830;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1837, %r1838}, {%r282, %r288, %r285, %r291}, {%r1810, %r1826}, {%r2509, %r2509};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1847, %r1848}, {%r282, %r288, %r285, %r291}, {%r1819, %r1833}, {%r2509, %r2509};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1857, %r54, %r1837;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1860, %r54, %r1838;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1863, %r54, %r1847;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1866, %r54, %r1848;
	// end inline asm
	// begin inline asm
	mov.b32 %r1869, {%rs267, %rs267};
	// end inline asm
	// begin inline asm
	mov.b32 %r1870, {%rs58, %rs58};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1871, %r1857, %r1869;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1874, %r1871, %r1870;
	// end inline asm
	// begin inline asm
	mov.b32 %r1877, {%rs267, %rs267};
	// end inline asm
	// begin inline asm
	mov.b32 %r1878, {%rs58, %rs58};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1879, %r1860, %r1877;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1882, %r1879, %r1878;
	// end inline asm
	// begin inline asm
	mov.b32 %r1885, {%rs267, %rs267};
	// end inline asm
	// begin inline asm
	mov.b32 %r1886, {%rs58, %rs58};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1887, %r1863, %r1885;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1890, %r1887, %r1886;
	// end inline asm
	// begin inline asm
	mov.b32 %r1893, {%rs267, %rs267};
	// end inline asm
	// begin inline asm
	mov.b32 %r1894, {%rs58, %rs58};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1895, %r1866, %r1893;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1898, %r1895, %r1894;
	// end inline asm
	// begin inline asm
	mov.b32 %r1904, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1902, %r1874, %r1904;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1905, %r1882, %r1904;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1908, %r1890, %r1904;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1911, %r1898, %r1904;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1914, %r1902, %r1908, %r1011;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1918, %r1905, %r1911, %r1011;
	// end inline asm
	shl.b32 	%r1925, %r1918, 4;
	// begin inline asm
	lop3.b32 %r1922, %r1017, %r1914, %r1925, 202;
	// end inline asm
	st.shared.u32 	[%rd152], %r1922;
	add.s32 	%r2407, %r27, %r2386;
	add.s32 	%r2408, %r2407, %r2381;
	add.s32 	%r2409, %r2408, %r29;
	add.s32 	%r2410, %r2409, %r2383;
	add.s32 	%r2411, %r2410, %r30;
	add.s32 	%r2412, %r2411, %r2388;
	mul.wide.u32 	%rd96, %r2412, 4;
	add.s64 	%rd97, %rd46, %rd96;
	ld.shared.u32 	%r2532, [%rd97];
	// begin inline asm
	mov.b32 %r1931, {%rs243, %rs243};
	// end inline asm
	// begin inline asm
	mov.b32 %r1942, {%rs245, %rs245};
	// end inline asm
	xor.b32  	%r1930, %r2532, -2004318072;
	// begin inline asm
	lop3.b32 %r1928, %r570, %r1930, %r1931, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1932, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1933, %r1931, %r1932;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1936, %r1928, %r1933;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1939, %r581, %r1930, %r1942, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1943, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1944, %r1942, %r1943;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1947, %r1939, %r1944;
	// end inline asm
	shr.u32 	%r1952, %r1930, 8;
	// begin inline asm
	lop3.b32 %r1950, %r570, %r1952, %r1931, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1954, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1955, %r1931, %r1954;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1958, %r1950, %r1955;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1961, %r581, %r1952, %r1942, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1965, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1966, %r1942, %r1965;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1969, %r1961, %r1966;
	// end inline asm
	// begin inline asm
	mov.b32 %r1977, {%rs243, %rs243};
	// end inline asm
	// begin inline asm
	mov.b32 %r1988, {%rs245, %rs245};
	// end inline asm
	xor.b32  	%r1976, %r2534, -2004318072;
	// begin inline asm
	lop3.b32 %r1974, %r570, %r1976, %r1977, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1978, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1979, %r1977, %r1978;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1982, %r1974, %r1979;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1985, %r581, %r1976, %r1988, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1989, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1990, %r1988, %r1989;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1993, %r1985, %r1990;
	// end inline asm
	shr.u32 	%r1998, %r1976, 8;
	// begin inline asm
	lop3.b32 %r1996, %r570, %r1998, %r1977, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2000, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2001, %r1977, %r2000;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2004, %r1996, %r2001;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2007, %r581, %r1998, %r1988, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2011, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2012, %r1988, %r2011;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2015, %r2007, %r2012;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2020, %r162, %r1982, %r2509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2026, %r162, %r1993, %r2509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2032, %r162, %r2004, %r2509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2038, %r162, %r2015, %r2509;
	// end inline asm
	// begin inline asm
	mov.b32 %r2047, {%rs243, %rs243};
	// end inline asm
	// begin inline asm
	mov.b32 %r2058, {%rs245, %rs245};
	// end inline asm
	xor.b32  	%r2046, %r2514, -2004318072;
	// begin inline asm
	lop3.b32 %r2044, %r570, %r2046, %r2047, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2048, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2049, %r2047, %r2048;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2052, %r2044, %r2049;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2055, %r581, %r2046, %r2058, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2059, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2060, %r2058, %r2059;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2063, %r2055, %r2060;
	// end inline asm
	shr.u32 	%r2068, %r2046, 8;
	// begin inline asm
	lop3.b32 %r2066, %r570, %r2068, %r2047, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2070, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2071, %r2047, %r2070;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2074, %r2066, %r2071;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2077, %r581, %r2068, %r2058, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2081, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2082, %r2058, %r2081;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2085, %r2077, %r2082;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2088, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2090, %r2088, %r2052, %r2020;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2094, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2096, %r2094, %r2063, %r2026;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2100, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2102, %r2100, %r2074, %r2032;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2106, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2108, %r2106, %r2085, %r2038;
	// end inline asm
	// begin inline asm
	mov.b32 %r2117, {%rs243, %rs243};
	// end inline asm
	// begin inline asm
	mov.b32 %r2128, {%rs245, %rs245};
	// end inline asm
	xor.b32  	%r2116, %r2518, -2004318072;
	// begin inline asm
	lop3.b32 %r2114, %r570, %r2116, %r2117, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2118, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2119, %r2117, %r2118;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2122, %r2114, %r2119;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2125, %r581, %r2116, %r2128, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2129, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2130, %r2128, %r2129;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2133, %r2125, %r2130;
	// end inline asm
	shr.u32 	%r2138, %r2116, 8;
	// begin inline asm
	lop3.b32 %r2136, %r570, %r2138, %r2117, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2140, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2141, %r2117, %r2140;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2144, %r2136, %r2141;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2147, %r581, %r2138, %r2128, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2151, {%rs253, %rs253};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2152, %r2128, %r2151;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2155, %r2147, %r2152;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2160, %r224, %r2122, %r2090;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2166, %r224, %r2133, %r2096;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2172, %r224, %r2144, %r2102;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2178, %r224, %r2155, %r2108;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2182, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2213, %r2182, %r1936, %r2160;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2188, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2210, %r2188, %r1947, %r2166;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2194, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2222, %r2194, %r1958, %r2172;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2200, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2219, %r2200, %r1969, %r2178;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2206, %r261;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2208, %r2206, %r2210;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2211, %r258, %r2213, %r2208;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2215, %r261;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2217, %r2215, %r2219;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2220, %r258, %r2222, %r2217;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2224, %r261, %r2213;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2227, %r258, %r2210, %r2224;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2231, %r261, %r2222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2234, %r258, %r2219, %r2231;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2265, %r2262}, {%r264, %r270, %r267, %r273}, {%r2211, %r2227}, {%r2509, %r2509};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2274, %r2271}, {%r264, %r270, %r267, %r273}, {%r2220, %r2234}, {%r2509, %r2509};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2258, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2260, %r2258, %r2262;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2263, %r276, %r2265, %r2260;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2267, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2269, %r2267, %r2271;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2272, %r276, %r2274, %r2269;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2276, %r279, %r2265;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2279, %r276, %r2262, %r2276;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2283, %r279, %r2274;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2286, %r276, %r2271, %r2283;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2290, %r2291}, {%r282, %r288, %r285, %r291}, {%r2263, %r2279}, {%r2509, %r2509};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2300, %r2301}, {%r282, %r288, %r285, %r291}, {%r2272, %r2286}, {%r2509, %r2509};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2310, %r54, %r2290;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2313, %r54, %r2291;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2316, %r54, %r2300;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2319, %r54, %r2301;
	// end inline asm
	// begin inline asm
	mov.b32 %r2322, {%rs267, %rs267};
	// end inline asm
	// begin inline asm
	mov.b32 %r2323, {%rs58, %rs58};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2324, %r2310, %r2322;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2327, %r2324, %r2323;
	// end inline asm
	// begin inline asm
	mov.b32 %r2330, {%rs267, %rs267};
	// end inline asm
	// begin inline asm
	mov.b32 %r2331, {%rs58, %rs58};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2332, %r2313, %r2330;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2335, %r2332, %r2331;
	// end inline asm
	// begin inline asm
	mov.b32 %r2338, {%rs267, %rs267};
	// end inline asm
	// begin inline asm
	mov.b32 %r2339, {%rs58, %rs58};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2340, %r2316, %r2338;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2343, %r2340, %r2339;
	// end inline asm
	// begin inline asm
	mov.b32 %r2346, {%rs267, %rs267};
	// end inline asm
	// begin inline asm
	mov.b32 %r2347, {%rs58, %rs58};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2348, %r2319, %r2346;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2351, %r2348, %r2347;
	// end inline asm
	// begin inline asm
	mov.b32 %r2357, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2355, %r2327, %r2357;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2358, %r2335, %r2357;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2361, %r2343, %r2357;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2364, %r2351, %r2357;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2367, %r2355, %r2361, %r1011;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2371, %r2358, %r2364, %r1011;
	// end inline asm
	shl.b32 	%r2378, %r2371, 4;
	// begin inline asm
	lop3.b32 %r2375, %r1017, %r2367, %r2378, 202;
	// end inline asm
	st.shared.u32 	[%rd153], %r2375;
	add.s32 	%r2533, %r2533, 64;
	add.s64 	%rd153, %rd153, 8324;
	add.s64 	%rd152, %rd152, 8324;
	add.s64 	%rd151, %rd151, 8324;
	add.s64 	%rd150, %rd150, 8324;
	add.s32 	%r2524, %r2524, 1;
	setp.eq.s32 	%p165, %r2533, 256;
	mov.u32 	%r2525, %r2518;
	mov.u32 	%r2526, %r2517;
	mov.u32 	%r2527, %r2516;
	mov.u32 	%r2528, %r2515;
	mov.u32 	%r2534, %r2514;
	mov.u32 	%r2535, %r2513;
	mov.u32 	%r2536, %r2512;
	mov.u32 	%r2537, %r2511;
	@%p165 bra 	$L__BB0_33;
	bra.uni 	$L__BB0_32;
$L__BB0_33:                             // %guard_exit10925
                                        //   in Loop: Header=BB0_31 Depth=1
	bar.sync 	0;
	ld.shared.u32 	%r2418, [%rd6];
	ld.shared.u32 	%r2419, [%rd7+128];
	ld.shared.u32 	%r2426, [%rd7+4];
	ld.shared.u32 	%r2427, [%rd7+132];
	ld.shared.u32 	%r2434, [%rd6+8324];
	ld.shared.u32 	%r2435, [%rd7+8452];
	ld.shared.u32 	%r2442, [%rd7+8328];
	ld.shared.u32 	%r2443, [%rd7+8456];
	ld.shared.u32 	%r2450, [%rd6+16648];
	ld.shared.u32 	%r2451, [%rd7+16776];
	ld.shared.u32 	%r2458, [%rd7+16652];
	ld.shared.u32 	%r2459, [%rd7+16780];
	ld.shared.u32 	%r2466, [%rd6+24972];
	ld.shared.u32 	%r2467, [%rd7+25100];
	ld.shared.u32 	%r2474, [%rd7+24976];
	ld.shared.u32 	%r2475, [%rd7+25104];
	// begin inline asm
	prmt.b32 %r2413, %r2418, %r2419, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2417, %r2418, %r2419, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2421, %r2426, %r2427, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2425, %r2426, %r2427, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2429, %r2434, %r2435, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2433, %r2434, %r2435, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2437, %r2442, %r2443, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2441, %r2442, %r2443, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2445, %r2450, %r2451, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2449, %r2450, %r2451, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2453, %r2458, %r2459, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2457, %r2458, %r2459, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2461, %r2466, %r2467, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2465, %r2466, %r2467, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2469, %r2474, %r2475, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2473, %r2474, %r2475, %r485;
	// end inline asm
	selp.b32 	%r2477, %r2417, %r2413, %p152;
	shfl.sync.bfly.b32	%r88, %r2477, 8, 31, -1;
	selp.b32 	%r2478, %r2425, %r2421, %p152;
	shfl.sync.bfly.b32	%r89, %r2478, 8, 31, -1;
	selp.b32 	%r2479, %r2433, %r2429, %p152;
	shfl.sync.bfly.b32	%r2480, %r2479, 8, 31, -1;
	selp.b32 	%r2481, %r2441, %r2437, %p152;
	shfl.sync.bfly.b32	%r2482, %r2481, 8, 31, -1;
	selp.b32 	%r2483, %r2449, %r2445, %p152;
	shfl.sync.bfly.b32	%r2484, %r2483, 8, 31, -1;
	selp.b32 	%r2485, %r2457, %r2453, %p152;
	shfl.sync.bfly.b32	%r2486, %r2485, 8, 31, -1;
	selp.b32 	%r2487, %r2465, %r2461, %p152;
	shfl.sync.bfly.b32	%r2488, %r2487, 8, 31, -1;
	selp.b32 	%r2489, %r2473, %r2469, %p152;
	shfl.sync.bfly.b32	%r2490, %r2489, 8, 31, -1;
	and.b32  	%r2491, %r43, 32512;
	setp.eq.s32 	%p167, %r2491, 0;
	shl.b32 	%r2510, %r43, 10;
	@%p167 bra 	$L__BB0_35;
// %bb.34:                              // %pass10029
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r2492, %r89, %r2425, %p152;
	selp.b32 	%r2493, %r2421, %r89, %p152;
	selp.b32 	%r2494, %r88, %r2417, %p152;
	selp.b32 	%r2495, %r2413, %r88, %p152;
	or.b32  	%r2497, %r28, %r2510;
	cvt.s64.s32 	%rd98, %r2497;
	add.s64 	%rd99, %rd98, %rd8;
	shr.u64 	%rd100, %rd99, 39;
	add.s64 	%rd101, %rd99, %rd100;
	shr.s64 	%rd102, %rd101, 25;
	setp.lt.s64 	%p169, %rd99, 0;
	and.b64  	%rd103, %rd101, -33554432;
	setp.ne.s64 	%p170, %rd103, %rd99;
	and.pred  	%p171, %p169, %p170;
	selp.u64 	%rd104, 1, 0, %p171;
	sub.s64 	%rd105, %rd104, %rd102;
	shl.b64 	%rd106, %rd105, 25;
	add.s64 	%rd107, %rd106, %rd99;
	shl.b64 	%rd108, %rd107, 2;
	add.s64 	%rd109, %rd3, %rd108;
	st.global.v4.u32 	[%rd109], {%r2495, %r2493, %r2494, %r2492};
$L__BB0_35:                             // %pass10113
                                        //   in Loop: Header=BB0_31 Depth=1
	or.b32  	%r82, %r43, 64;
	setp.lt.u32 	%p172, %r82, 192;
	@%p172 bra 	$L__BB0_37;
// %bb.36:                              // %pass10136
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r90, %r2429, %r2480, %p152;
	selp.b32 	%r91, %r2480, %r2433, %p152;
	selp.b32 	%r92, %r2437, %r2482, %p152;
	selp.b32 	%r93, %r2482, %r2441, %p152;
	shl.b32 	%r2498, %r82, 10;
	or.b32  	%r2499, %r28, %r2498;
	cvt.s64.s32 	%rd110, %r2499;
	add.s64 	%rd111, %rd110, %rd8;
	shr.u64 	%rd112, %rd111, 39;
	add.s64 	%rd113, %rd111, %rd112;
	shr.s64 	%rd114, %rd113, 25;
	setp.lt.s64 	%p173, %rd111, 0;
	and.b64  	%rd115, %rd113, -33554432;
	setp.ne.s64 	%p174, %rd115, %rd111;
	and.pred  	%p175, %p173, %p174;
	selp.u64 	%rd116, 1, 0, %p175;
	sub.s64 	%rd117, %rd116, %rd114;
	shl.b64 	%rd118, %rd117, 25;
	add.s64 	%rd119, %rd118, %rd111;
	shl.b64 	%rd120, %rd119, 2;
	add.s64 	%rd121, %rd3, %rd120;
	st.global.v4.u32 	[%rd121], {%r90, %r92, %r91, %r93};
$L__BB0_37:                             // %pass10220
                                        //   in Loop: Header=BB0_31 Depth=1
	or.b32  	%r83, %r43, 128;
	selp.b32 	%r98, %r2461, %r2488, %p152;
	selp.b32 	%r99, %r2488, %r2465, %p152;
	selp.b32 	%r100, %r2469, %r2490, %p152;
	selp.b32 	%r101, %r2490, %r2473, %p152;
	setp.lt.u32 	%p176, %r83, 192;
	@%p176 bra 	$L__BB0_39;
// %bb.38:                              // %pass10243
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r94, %r2445, %r2484, %p152;
	selp.b32 	%r95, %r2484, %r2449, %p152;
	selp.b32 	%r96, %r2453, %r2486, %p152;
	selp.b32 	%r97, %r2486, %r2457, %p152;
	shl.b32 	%r2500, %r83, 10;
	or.b32  	%r2501, %r28, %r2500;
	cvt.s64.s32 	%rd122, %r2501;
	add.s64 	%rd123, %rd122, %rd8;
	shr.u64 	%rd124, %rd123, 39;
	add.s64 	%rd125, %rd123, %rd124;
	shr.s64 	%rd126, %rd125, 25;
	setp.lt.s64 	%p177, %rd123, 0;
	and.b64  	%rd127, %rd125, -33554432;
	setp.ne.s64 	%p178, %rd127, %rd123;
	and.pred  	%p179, %p177, %p178;
	selp.u64 	%rd128, 1, 0, %p179;
	sub.s64 	%rd129, %rd128, %rd126;
	shl.b64 	%rd130, %rd129, 25;
	add.s64 	%rd131, %rd130, %rd123;
	shl.b64 	%rd132, %rd131, 2;
	add.s64 	%rd133, %rd3, %rd132;
	st.global.v4.u32 	[%rd133], {%r94, %r96, %r95, %r97};
	bra.uni 	$L__BB0_39;
$L__BB0_40:                             // %L23132
	st.global.u32 	[%rd5], %r2509;
	ret;
$L__BB0_9:                              // %L180
	mov.u32 	%r2508, 2;
	st.global.u32 	[%rd5], %r2508;
	mov.u64 	%rd148, exception2065;
	cvta.global.u64 	%rd149, %rd148;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd149;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd37;
	st.param.b32 	[param0+8], %r102;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 7
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_12:                             // %L288
	mov.u32 	%r2507, 3;
	st.global.u32 	[%rd5], %r2507;
	mov.u64 	%rd146, exception2065;
	cvta.global.u64 	%rd147, %rd146;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd147;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd37;
	st.param.b32 	[param0+8], %r102;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd38, exception1;
	cvta.global.u64 	%rd39, %rd38;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd39;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd37;
	st.param.b32 	[param0+8], %r102;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_3:                              // %L24
	mov.u64 	%rd40, exception1;
	cvta.global.u64 	%rd41, %rd40;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd41;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd37;
	st.param.b32 	[param0+8], %r102;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
