## ==============================================================
## Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
## Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
## ==============================================================

C:\Users\Aperture\Git\FracNetHLS-ImageNet-pg-alt-ddr-5\model\solution1\impl\verilog>C:/Xilinx/Vivado/2019.2/bin/vivado  -notrace -mode batch -source run_vivadosyn.tcl   || exit $? 

****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_vivadosyn.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog'
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 465.816 ; gain = 175.383
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Wrote  : <C:\Users\Aperture\Git\FracNetHLS-ImageNet-pg-alt-ddr-5\model\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
WARNING: [BD 41-1627] Requested range of <64K> for slave segments </hls_inst/s_axi_CTRL/Reg> exceeds the range of the largest address space in assignment request </s_axi_CTRL>. Shrinking the initial requested range to <4K>
Slave segment </hls_inst/s_axi_CTRL/Reg> is being mapped into address space </s_axi_CTRL> at <0x0000_0000 [ 4K ]>
Slave segment </m_axi_BUS32/Reg> is being mapped into address space </hls_inst/Data_m_axi_BUS32> at <0x44A0_0000 [ 64K ]>
Slave segment </m_axi_BUS512/Reg> is being mapped into address space </hls_inst/Data_m_axi_BUS512> at <0x44A0_0000 [ 64K ]>
Slave segment </m_axi_DDR512/Reg> is being mapped into address space </hls_inst/Data_m_axi_DDR512> at <0x44A0_0000 [ 64K ]>
CRITICAL WARNING: [BD 41-1265] Different slave segments </m_axi_BUS512/Reg> and </m_axi_BUS32/Reg> are mapped into related address spaces </hls_inst/Data_m_axi_BUS512> and </hls_inst/Data_m_axi_BUS32>, at the same offset 0x44A0_0000 [ 64K ].
CRITICAL WARNING: [BD 41-1265] Different slave segments </m_axi_DDR512/Reg> and </m_axi_BUS32/Reg> are mapped into related address spaces </hls_inst/Data_m_axi_DDR512> and </hls_inst/Data_m_axi_BUS32>, at the same offset 0x44A0_0000 [ 64K ].
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=250000000.0 
INFO: [IP_Flow 19-5627] Changing parameter ADDR_WIDTH on bus interface /s_axi_CTRL from 6 to 12 due to existing assignment(s) on address space /s_axi_CTRL.
Wrote  : <C:\Users\Aperture\Git\FracNetHLS-ImageNet-pg-alt-ddr-5\model\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
VHDL Output written to : C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1265] Different slave segments </m_axi_BUS512/Reg> and </m_axi_BUS32/Reg> are mapped into related address spaces </hls_inst/Data_m_axi_BUS512> and </hls_inst/Data_m_axi_BUS32>, at the same offset 0x44A0_0000 [ 64K ].
CRITICAL WARNING: [BD 41-1265] Different slave segments </m_axi_DDR512/Reg> and </m_axi_BUS32/Reg> are mapped into related address spaces </hls_inst/Data_m_axi_DDR512> and </hls_inst/Data_m_axi_BUS32>, at the same offset 0x44A0_0000 [ 64K ].
VHDL Output written to : C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 664.816 ; gain = 0.000
[Sun Dec 13 06:42:41 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sun Dec 13 06:42:41 2020] Launched synth_1...
Run output will be captured here: C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.runs/synth_1/runme.log
[Sun Dec 13 06:42:41 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_wrapper -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 38648 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1460.535 ; gain = 56.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-38404-DESKTOP-APERTURE/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-38404-DESKTOP-APERTURE/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1536.246 ; gain = 131.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1543.012 ; gain = 138.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1543.012 ; gain = 138.602
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1543.012 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/FracNet.xdc]
Finished Parsing XDC File [C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/FracNet.xdc]
Parsing XDC File [C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1574.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1574.773 ; gain = 0.016
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1574.773 ; gain = 170.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1574.773 ; gain = 170.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1574.773 ; gain = 170.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1574.773 ; gain = 170.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1574.773 ; gain = 170.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2237.980 ; gain = 833.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2238.559 ; gain = 834.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2249.254 ; gain = 844.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2264.031 ; gain = 859.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2264.031 ; gain = 859.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2264.031 ; gain = 859.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2264.031 ; gain = 859.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2264.031 ; gain = 859.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2264.031 ; gain = 859.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1620|
|2     |  bd_0_i |bd_0   |  1620|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2264.031 ; gain = 859.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2264.031 ; gain = 827.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2264.031 ; gain = 859.621
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2264.031 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2301.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 2301.055 ; gain = 1796.934
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2301.055 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 13 06:59:09 2020...
[Sun Dec 13 06:59:14 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:16:33 . Memory (MB): peak = 664.816 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-1-e
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1575.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2981 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/FracNet.xdc]
Finished Parsing XDC File [C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/FracNet.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1796.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 249 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 249 instances

open_run: Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1796.293 ; gain = 1131.477
Running report: report_utilization -file ./report/FracNet_utilization_synth.rpt
Contents of report file './report/FracNet_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Sun Dec 13 07:00:23 2020
| Host         : DESKTOP-APERTURE running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/FracNet_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu3egsbva484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 51224 |     0 |     70560 | 72.60 |
|   LUT as Logic             | 49994 |     0 |     70560 | 70.85 |
|   LUT as Memory            |  1230 |     0 |     28800 |  4.27 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |  1230 |     0 |           |       |
| CLB Registers              | 90939 |     0 |    141120 | 64.44 |
|   Register as Flip Flop    | 90939 |     0 |    141120 | 64.44 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |  2713 |     0 |      8820 | 30.76 |
| F7 Muxes                   |    19 |     0 |     35280 |  0.05 |
| F8 Muxes                   |     0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 3731  |          Yes |         Set |            - |
| 87208 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 200.5 |     0 |       216 | 92.82 |
|   RAMB36/FIFO*    |   182 |     0 |       216 | 84.26 |
|     RAMB36E2 only |   182 |       |           |       |
|   RAMB18          |    37 |     0 |       432 |  8.56 |
|     RAMB18E2 only |    37 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  249 |     0 |       360 | 69.17 |
|   DSP48E2 only |  249 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |        82 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       196 |  0.00 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 87208 |            Register |
| LUT6     | 19234 |                 CLB |
| LUT3     | 15192 |                 CLB |
| LUT2     |  9291 |                 CLB |
| LUT4     |  8756 |                 CLB |
| LUT5     |  8098 |                 CLB |
| FDSE     |  3731 |            Register |
| CARRY8   |  2713 |                 CLB |
| SRL16E   |  1229 |                 CLB |
| LUT1     |   526 |                 CLB |
| DSP48E2  |   249 |          Arithmetic |
| RAMB36E2 |   182 |           Block Ram |
| RAMB18E2 |    37 |           Block Ram |
| MUXF7    |    19 |                 CLB |
| SRLC32E  |     1 |                 CLB |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/FracNet_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:02:09 ; elapsed = 00:01:31 . Memory (MB): peak = 4694.500 ; gain = 2898.207
Contents of report file './report/FracNet_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date              : Sun Dec 13 07:01:54 2020
| Host              : DESKTOP-APERTURE running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ./report/FracNet_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 1128 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 748 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.376      -15.568                     44               209098        0.064        0.000                      0               209098        1.427        0.000                       0                 92824  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.376      -15.568                     44               209098        0.064        0.000                      0               209098        1.427        0.000                       0                 92824  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           44  Failing Endpoints,  Worst Slack       -0.376ns,  Total Violation      -15.568ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.376ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg/DSP_OUTPUT_INST/ALU_OUT[33]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 1.713ns (39.370%)  route 2.638ns (60.630%))
  Logic Levels:           14  (CARRY8=1 DSP_ALU=1 DSP_C_DATA=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=94004, unset)        0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[218]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.093 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[218]/Q
                         net (fo=15, unplaced)        0.150     0.243    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/Q[28]
                         LUT4 (Prop_LUT4_I0_O)        0.116     0.359 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_68/O
                         net (fo=1, unplaced)         0.210     0.569    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_68_n_1
                         LUT6 (Prop_LUT6_I5_O)        0.040     0.609 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_39/O
                         net (fo=3, unplaced)         0.216     0.825    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_39_n_1
                         LUT5 (Prop_LUT5_I4_O)        0.040     0.865 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_38/O
                         net (fo=3, unplaced)         0.216     1.081    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_38_n_1
                         LUT5 (Prop_LUT5_I4_O)        0.040     1.121 f  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_37/O
                         net (fo=2, unplaced)         0.210     1.331    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_37_n_1
                         LUT5 (Prop_LUT5_I4_O)        0.040     1.371 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_10/O
                         net (fo=9, unplaced)         0.241     1.612    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/grp_pg_conv1x1_tile_fu_5305_H_fmap_out[3]
                         LUT6 (Prop_LUT6_I5_O)        0.040     1.652 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/select_ln184_reg_2580[6]_i_14/O
                         net (fo=1, unplaced)         0.210     1.862    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/select_ln184_reg_2580[6]_i_14_n_1
                         LUT5 (Prop_LUT5_I0_O)        0.039     1.901 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/select_ln184_reg_2580[6]_i_10/O
                         net (fo=1, unplaced)         0.025     1.926    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/select_ln184_reg_2580[6]_i_10_n_1
                         CARRY8 (Prop_CARRY8_S[1]_CO[3])
                                                      0.230     2.156 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/select_ln184_reg_2580_reg[6]_i_3/CO[3]
                         net (fo=20, unplaced)        0.154     2.310    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/select_ln184_reg_2580_reg[6]_i_3_n_5
                         LUT6 (Prop_LUT6_I0_O)        0.040     2.350 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_78/O
                         net (fo=1, unplaced)         0.210     2.560    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_78_n_1
                         LUT6 (Prop_LUT6_I2_O)        0.040     2.600 f  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_46/O
                         net (fo=4, unplaced)         0.222     2.822    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_46_n_1
                         LUT6 (Prop_LUT6_I5_O)        0.040     2.862 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_43/O
                         net (fo=4, unplaced)         0.222     3.084    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_43_n_1
                         LUT6 (Prop_LUT6_I3_O)        0.040     3.124 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_12/O
                         net (fo=41, unplaced)        0.352     3.476    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg/C[33]
                         DSP_C_DATA (Prop_DSP_C_DATA_C[33]_C_DATA[33])
                                                      0.131     3.607 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg/DSP_C_DATA_INST/C_DATA[33]
                         net (fo=2, unplaced)         0.000     3.607    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg/DSP_C_DATA.C_DATA<33>
                         DSP_ALU (Prop_DSP_ALU_C_DATA[33]_ALU_OUT[33])
                                                      0.744     4.351 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, unplaced)         0.000     4.351    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg/DSP_ALU.ALU_OUT<33>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg/DSP_OUTPUT_INST/ALU_OUT[33]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=94004, unset)        0.000     4.000    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[33])
                                                      0.010     3.975    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.975    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                 -0.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/mul_ln203_reg_15339_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/add_ln203_reg_16636_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.056ns (50.909%)  route 0.054ns (49.091%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=94004, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/mul_ln203_reg_15339_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/mul_ln203_reg_15339_reg[9]/Q
                         net (fo=1, unplaced)         0.047     0.085    bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/mul_ln203_reg_15339[9]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.103 r  bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/add_ln203_reg_16636_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.007     0.110    bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/add_ln203_fu_9038_p2[9]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/add_ln203_reg_16636_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=94004, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/add_ln203_reg_16636_reg[9]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/add_ln203_reg_16636_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         4.000       2.261                bd_0_i/hls_inst/inst/out_buf_all_V_1_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         2.000       1.427                bd_0_i/hls_inst/inst/FracNet_BUS32_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         2.000       1.427                bd_0_i/hls_inst/inst/FracNet_BUS32_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5/CLK




HLS EXTRACTION: calculating BRAM count: (37 bram18) + 2 * (182 bram36)
HLS EXTRACTION: synth area_totals:  0 70560 141120 360 432 0 0
HLS EXTRACTION: synth area_current: 0 51224 90939 249 401 0 1230 0 0 0
HLS EXTRACTION: generated C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/report/verilog/FracNet_export.xml


Implementation tool: Xilinx Vivado v.2019.2.1
Project:             model
Solution:            solution1
Device target:       xczu3eg-sbva484-1-e
Report date:         Sun Dec 13 07:01:54 -0600 2020

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          51224
FF:           90939
DSP:            249
BRAM:           401
SRL:           1230
#=== Final timing ===
CP required:    4.000
CP achieved post-synthesis:    4.376
Timing not met

HLS EXTRACTION: generated C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/report/verilog/FracNet_export.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Dec 13 07:01:55 2020...
