_1_32.out -> [add.left]
add.left -> []
r.out -> [add.right]
add.right -> []
add.out -> [r.in]
r.in -> []
_1_1.out -> [r.write_en]
r.write_en -> []
r.done -> [do_update.done]
do_update.done -> []

import "primitives/std.lib";
component main(go: 1, clk: 1) -> (done: 1) {
  cells {
    r = prim std_reg(32);
    add = prim std_add(32);
    fsm = prim std_reg(32);
  }
  wires {
    add.left = fsm.out == 32'd0 & !r.done & go | fsm.out == 32'd1 & !r.done & go ? 32'd1;
    add.right = fsm.out == 32'd0 & !r.done & go | fsm.out == 32'd1 & !r.done & go ? r.out;
    r.in = fsm.out == 32'd0 & !r.done & go | fsm.out == 32'd1 & !r.done & go ? add.out;
    r.write_en = fsm.out == 32'd0 & !r.done & go | fsm.out == 32'd1 & !r.done & go ? 1'd1;
    fsm.in = fsm.out == 32'd0 & r.done & go ? 32'd1;
    fsm.write_en = fsm.out == 32'd0 & r.done & go ? 1'd1;
    fsm.in = fsm.out == 32'd1 & r.done & go ? 32'd2;
    fsm.write_en = fsm.out == 32'd1 & r.done & go ? 1'd1;
    fsm.in = fsm.out == 32'd2 ? 32'd0;
    fsm.write_en = fsm.out == 32'd2 ? 1'd1;
    done = fsm.out == 32'd2 ? 1'd1;
    done = fsm.out == 32'd2 ? 1'd1;
    r.clk = clk;
    fsm.clk = clk;
  }

  control {}
}