// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_2mm_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        tmp_address0,
        tmp_ce0,
        tmp_we0,
        tmp_d0,
        B_address0,
        B_ce0,
        B_q0,
        B_address1,
        B_ce1,
        B_q1,
        conv_i
);

parameter    ap_ST_fsm_pp0_stage0 = 11'd1;
parameter    ap_ST_fsm_pp0_stage1 = 11'd2;
parameter    ap_ST_fsm_pp0_stage2 = 11'd4;
parameter    ap_ST_fsm_pp0_stage3 = 11'd8;
parameter    ap_ST_fsm_pp0_stage4 = 11'd16;
parameter    ap_ST_fsm_pp0_stage5 = 11'd32;
parameter    ap_ST_fsm_pp0_stage6 = 11'd64;
parameter    ap_ST_fsm_pp0_stage7 = 11'd128;
parameter    ap_ST_fsm_pp0_stage8 = 11'd256;
parameter    ap_ST_fsm_pp0_stage9 = 11'd512;
parameter    ap_ST_fsm_pp0_stage10 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] A_address0;
output   A_ce0;
input  [31:0] A_q0;
output  [8:0] A_address1;
output   A_ce1;
input  [31:0] A_q1;
output  [8:0] tmp_address0;
output   tmp_ce0;
output   tmp_we0;
output  [31:0] tmp_d0;
output  [8:0] B_address0;
output   B_ce0;
input  [31:0] B_q0;
output  [8:0] B_address1;
output   B_ce1;
input  [31:0] B_q1;
input  [31:0] conv_i;

reg ap_idle;
reg[8:0] A_address0;
reg A_ce0;
reg[8:0] A_address1;
reg A_ce1;
reg tmp_ce0;
reg tmp_we0;
reg[8:0] B_address0;
reg B_ce0;
reg[8:0] B_address1;
reg B_ce1;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state22_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_subdone;
reg   [0:0] icmp_ln27_reg_2008;
reg    ap_condition_exit_pp0_iter0_stage10;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] reg_569;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state13_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state17_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state20_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
reg   [31:0] reg_573;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state14_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state15_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state16_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state18_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state19_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state21_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
wire    ap_block_pp0_stage10_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state12_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_577;
reg   [31:0] reg_581;
reg   [31:0] reg_586;
reg   [31:0] reg_591;
reg   [31:0] reg_596;
wire  signed [63:0] grp_fu_553_p2;
reg  signed [63:0] reg_601;
wire  signed [63:0] grp_fu_557_p2;
reg  signed [63:0] reg_606;
reg   [31:0] reg_611;
reg   [31:0] reg_616;
reg  signed [63:0] reg_620;
reg  signed [63:0] reg_625;
reg  signed [63:0] reg_630;
reg  signed [63:0] reg_635;
reg  signed [63:0] reg_640;
reg  signed [63:0] reg_645;
reg  signed [63:0] reg_650;
reg  signed [63:0] reg_655;
wire   [63:0] grp_fu_565_p2;
reg   [63:0] reg_660;
wire   [63:0] grp_fu_561_p2;
reg   [63:0] reg_664;
wire  signed [63:0] conv_i_cast_fu_668_p1;
reg  signed [63:0] conv_i_cast_reg_2002;
wire   [0:0] icmp_ln27_fu_690_p2;
wire   [4:0] select_ln27_fu_720_p3;
reg   [4:0] select_ln27_reg_2012;
wire   [4:0] select_ln27_1_fu_728_p3;
reg   [4:0] select_ln27_1_reg_2022;
wire   [9:0] mul_ln27_fu_740_p2;
reg   [9:0] mul_ln27_reg_2028;
wire   [8:0] trunc_ln32_fu_746_p1;
reg   [8:0] trunc_ln32_reg_2033;
wire   [6:0] zext_ln30_2_fu_779_p1;
reg   [6:0] zext_ln30_2_reg_2073;
wire  signed [63:0] sext_ln27_fu_847_p1;
wire  signed [63:0] sext_ln27_1_fu_852_p1;
wire   [7:0] zext_ln30_1_fu_877_p1;
reg   [7:0] zext_ln30_1_reg_2132;
wire  signed [63:0] sext_ln27_2_fu_901_p1;
wire  signed [63:0] sext_ln27_3_fu_906_p1;
wire  signed [63:0] sext_ln27_4_fu_951_p1;
wire  signed [63:0] sext_ln27_5_fu_956_p1;
wire  signed [63:0] sext_ln32_fu_1001_p1;
wire  signed [63:0] sext_ln32_1_fu_1006_p1;
wire  signed [63:0] sext_ln27_6_fu_1011_p1;
wire  signed [63:0] sext_ln27_7_fu_1016_p1;
wire  signed [63:0] sext_ln32_2_fu_1069_p1;
wire  signed [63:0] sext_ln32_3_fu_1074_p1;
wire  signed [63:0] sext_ln27_8_fu_1079_p1;
wire  signed [63:0] sext_ln27_9_fu_1084_p1;
wire   [8:0] zext_ln30_4_fu_1109_p1;
reg   [8:0] zext_ln30_4_reg_2280;
wire  signed [63:0] sext_ln32_4_fu_1134_p1;
wire  signed [63:0] sext_ln32_5_fu_1139_p1;
wire  signed [63:0] sext_ln27_10_fu_1144_p1;
wire  signed [63:0] sext_ln27_11_fu_1149_p1;
wire  signed [63:0] sext_ln32_6_fu_1194_p1;
wire  signed [63:0] sext_ln32_7_fu_1199_p1;
wire  signed [63:0] sext_ln27_12_fu_1204_p1;
wire  signed [63:0] sext_ln27_13_fu_1209_p1;
reg   [31:0] tmp_4_reg_2381;
wire  signed [63:0] sext_ln32_8_fu_1264_p1;
wire  signed [63:0] sext_ln32_9_fu_1269_p1;
wire  signed [63:0] sext_ln27_14_fu_1274_p1;
wire  signed [63:0] sext_ln27_15_fu_1279_p1;
reg   [31:0] tmp_5_reg_2426;
wire  signed [63:0] sext_ln32_10_fu_1347_p1;
wire  signed [63:0] sext_ln32_11_fu_1352_p1;
wire  signed [63:0] sext_ln27_16_fu_1391_p1;
wire  signed [63:0] sext_ln27_17_fu_1396_p1;
wire   [8:0] add_ln30_1_fu_1421_p2;
reg   [8:0] add_ln30_1_reg_2461;
reg   [31:0] tmp_7_reg_2471;
wire  signed [63:0] sext_ln32_12_fu_1485_p1;
wire  signed [63:0] sext_ln32_13_fu_1490_p1;
reg   [31:0] B_load_21_reg_2486;
wire  signed [63:0] sext_ln27_18_fu_1495_p1;
wire  signed [63:0] sext_ln27_19_fu_1500_p1;
reg   [31:0] tmp_9_reg_2501;
wire  signed [63:0] sext_ln32_14_fu_1552_p1;
wire  signed [63:0] sext_ln32_15_fu_1557_p1;
wire  signed [63:0] sext_ln27_20_fu_1562_p1;
wire  signed [63:0] sext_ln27_21_fu_1567_p1;
reg   [31:0] tmp_11_reg_2526;
wire  signed [63:0] sext_ln32_16_fu_1619_p1;
wire  signed [63:0] sext_ln32_17_fu_1624_p1;
reg   [31:0] tmp_13_reg_2541;
wire  signed [63:0] sext_ln32_18_fu_1676_p1;
wire  signed [63:0] sext_ln32_19_fu_1681_p1;
reg  signed [63:0] mul_ln32_20_reg_2556;
reg  signed [63:0] mul_ln32_21_reg_2561;
reg   [31:0] tmp_15_reg_2566;
wire  signed [63:0] sext_ln32_20_fu_1733_p1;
wire  signed [63:0] sext_ln32_21_fu_1738_p1;
reg   [31:0] tmp_17_reg_2581;
reg   [31:0] tmp_19_reg_2586;
reg   [31:0] tmp_21_reg_2591;
reg   [31:0] tmp_23_reg_2596;
reg   [31:0] trunc_ln32_s_reg_2601;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] j_cast_fu_750_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln32_fu_765_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln32_1_fu_774_p1;
wire   [63:0] zext_ln32_22_fu_791_p1;
wire   [63:0] zext_ln32_23_fu_802_p1;
wire   [63:0] zext_ln32_2_fu_812_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln32_3_fu_822_p1;
wire   [63:0] zext_ln32_24_fu_832_p1;
wire   [63:0] zext_ln32_25_fu_842_p1;
wire   [63:0] zext_ln32_4_fu_862_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln32_5_fu_872_p1;
wire   [63:0] zext_ln32_26_fu_885_p1;
wire   [63:0] zext_ln32_27_fu_896_p1;
wire   [63:0] zext_ln32_6_fu_916_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln32_7_fu_926_p1;
wire   [63:0] zext_ln32_28_fu_936_p1;
wire   [63:0] zext_ln32_29_fu_946_p1;
wire   [63:0] zext_ln32_8_fu_966_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln32_9_fu_976_p1;
wire   [63:0] zext_ln32_30_fu_986_p1;
wire   [63:0] zext_ln32_31_fu_996_p1;
wire   [63:0] zext_ln32_10_fu_1026_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln32_11_fu_1036_p1;
wire   [63:0] zext_ln32_32_fu_1050_p1;
wire   [63:0] zext_ln32_33_fu_1064_p1;
wire   [63:0] zext_ln32_12_fu_1094_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln32_13_fu_1104_p1;
wire   [63:0] zext_ln32_34_fu_1118_p1;
wire   [63:0] zext_ln32_35_fu_1129_p1;
wire   [63:0] zext_ln32_14_fu_1159_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln32_15_fu_1169_p1;
wire   [63:0] zext_ln32_36_fu_1179_p1;
wire   [63:0] zext_ln32_38_fu_1189_p1;
wire   [63:0] zext_ln32_16_fu_1219_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln32_17_fu_1229_p1;
wire   [63:0] zext_ln32_39_fu_1239_p1;
wire   [63:0] zext_ln32_40_fu_1249_p1;
wire   [63:0] zext_ln32_18_fu_1289_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln32_19_fu_1299_p1;
wire   [63:0] zext_ln32_41_fu_1309_p1;
wire   [63:0] zext_ln32_42_fu_1319_p1;
wire   [63:0] zext_ln32_20_fu_1406_p1;
wire   [63:0] zext_ln32_21_fu_1416_p1;
wire   [63:0] zext_ln32_37_fu_1433_p1;
wire   [63:0] zext_ln30_5_fu_1977_p1;
reg   [4:0] j_fu_152;
wire   [4:0] add_ln28_fu_1357_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_j_load;
reg   [4:0] i_fu_156;
reg   [4:0] ap_sig_allocacmp_i_load;
reg   [8:0] indvar_flatten_fu_160;
wire   [8:0] add_ln27_21_fu_696_p2;
reg   [8:0] ap_sig_allocacmp_indvar_flatten_load;
reg  signed [31:0] grp_fu_553_p0;
wire  signed [31:0] grp_fu_553_p1;
reg  signed [31:0] grp_fu_557_p0;
wire  signed [31:0] grp_fu_557_p1;
reg  signed [63:0] grp_fu_561_p0;
reg  signed [31:0] grp_fu_561_p1;
reg  signed [63:0] grp_fu_565_p0;
reg  signed [31:0] grp_fu_565_p1;
wire   [0:0] icmp_ln28_fu_714_p2;
wire   [4:0] add_ln27_fu_708_p2;
wire   [4:0] mul_ln27_fu_740_p0;
wire   [5:0] mul_ln27_fu_740_p1;
wire   [8:0] or_ln27_fu_769_p2;
wire   [5:0] zext_ln30_3_fu_782_p1;
wire   [5:0] add_ln32_21_fu_785_p2;
wire   [6:0] add_ln32_22_fu_796_p2;
wire   [8:0] add_ln27_1_fu_807_p2;
wire   [8:0] add_ln27_2_fu_817_p2;
wire   [6:0] add_ln32_23_fu_827_p2;
wire   [6:0] add_ln32_24_fu_837_p2;
wire   [8:0] add_ln27_3_fu_857_p2;
wire   [8:0] add_ln27_4_fu_867_p2;
wire   [6:0] add_ln32_25_fu_880_p2;
wire   [7:0] add_ln32_26_fu_890_p2;
wire   [8:0] add_ln27_5_fu_911_p2;
wire   [8:0] add_ln27_6_fu_921_p2;
wire   [7:0] add_ln32_27_fu_931_p2;
wire   [7:0] add_ln32_28_fu_941_p2;
wire   [8:0] add_ln27_7_fu_961_p2;
wire   [8:0] add_ln27_8_fu_971_p2;
wire   [7:0] add_ln32_29_fu_981_p2;
wire   [7:0] add_ln32_30_fu_991_p2;
wire   [8:0] add_ln27_9_fu_1021_p2;
wire   [8:0] add_ln27_10_fu_1031_p2;
wire   [6:0] add_ln32_31_fu_1041_p2;
wire  signed [7:0] sext_ln32_22_fu_1046_p1;
wire   [6:0] add_ln32_32_fu_1055_p2;
wire  signed [7:0] sext_ln32_23_fu_1060_p1;
wire   [8:0] add_ln27_11_fu_1089_p2;
wire   [8:0] add_ln27_12_fu_1099_p2;
wire   [8:0] add_ln32_33_fu_1112_p2;
wire   [8:0] add_ln32_34_fu_1123_p2;
wire   [8:0] add_ln27_13_fu_1154_p2;
wire   [8:0] add_ln27_14_fu_1164_p2;
wire   [8:0] add_ln32_35_fu_1174_p2;
wire   [8:0] add_ln32_36_fu_1184_p2;
wire   [8:0] add_ln27_15_fu_1214_p2;
wire   [8:0] add_ln27_16_fu_1224_p2;
wire   [8:0] add_ln32_37_fu_1234_p2;
wire   [8:0] add_ln32_38_fu_1244_p2;
wire   [8:0] add_ln27_17_fu_1284_p2;
wire   [8:0] add_ln27_18_fu_1294_p2;
wire   [8:0] add_ln32_39_fu_1304_p2;
wire   [8:0] add_ln32_40_fu_1314_p2;
wire   [63:0] shl_ln_fu_1324_p3;
wire   [63:0] add_ln32_fu_1331_p2;
wire   [5:0] tmp_2_fu_1374_p3;
wire   [8:0] tmp_1_fu_1367_p3;
wire   [8:0] zext_ln30_fu_1381_p1;
wire   [8:0] add_ln27_19_fu_1401_p2;
wire   [8:0] add_ln27_20_fu_1411_p2;
wire   [8:0] add_ln30_fu_1385_p2;
wire   [8:0] tmp_3_cast_fu_1426_p3;
wire   [63:0] shl_ln32_1_fu_1438_p3;
wire   [63:0] add_ln32_1_fu_1445_p2;
wire   [31:0] tmp_6_fu_1451_p4;
wire   [63:0] shl_ln32_2_fu_1461_p3;
wire   [63:0] add_ln32_2_fu_1469_p2;
wire   [63:0] shl_ln32_3_fu_1505_p3;
wire   [63:0] add_ln32_3_fu_1512_p2;
wire   [31:0] tmp_8_fu_1518_p4;
wire   [63:0] shl_ln32_4_fu_1528_p3;
wire   [63:0] add_ln32_4_fu_1536_p2;
wire   [63:0] shl_ln32_5_fu_1572_p3;
wire   [63:0] add_ln32_5_fu_1579_p2;
wire   [31:0] tmp_10_fu_1585_p4;
wire   [63:0] shl_ln32_6_fu_1595_p3;
wire   [63:0] add_ln32_6_fu_1603_p2;
wire   [63:0] shl_ln32_7_fu_1629_p3;
wire   [63:0] add_ln32_7_fu_1636_p2;
wire   [31:0] tmp_12_fu_1642_p4;
wire   [63:0] shl_ln32_8_fu_1652_p3;
wire   [63:0] add_ln32_8_fu_1660_p2;
wire   [63:0] shl_ln32_9_fu_1686_p3;
wire   [63:0] add_ln32_9_fu_1693_p2;
wire   [31:0] tmp_14_fu_1699_p4;
wire   [63:0] shl_ln32_s_fu_1709_p3;
wire   [63:0] add_ln32_10_fu_1717_p2;
wire   [63:0] shl_ln32_10_fu_1742_p3;
wire   [63:0] add_ln32_11_fu_1749_p2;
wire   [31:0] tmp_16_fu_1755_p4;
wire   [63:0] shl_ln32_11_fu_1765_p3;
wire   [63:0] add_ln32_12_fu_1773_p2;
wire   [63:0] shl_ln32_12_fu_1789_p3;
wire   [63:0] add_ln32_13_fu_1796_p2;
wire   [31:0] tmp_18_fu_1802_p4;
wire   [63:0] shl_ln32_13_fu_1812_p3;
wire   [63:0] add_ln32_14_fu_1820_p2;
wire   [63:0] shl_ln32_14_fu_1836_p3;
wire   [63:0] add_ln32_15_fu_1843_p2;
wire   [31:0] tmp_20_fu_1849_p4;
wire   [63:0] shl_ln32_15_fu_1859_p3;
wire   [63:0] add_ln32_16_fu_1867_p2;
wire   [63:0] shl_ln32_16_fu_1883_p3;
wire   [63:0] add_ln32_17_fu_1890_p2;
wire   [31:0] tmp_22_fu_1896_p4;
wire   [63:0] shl_ln32_17_fu_1906_p3;
wire   [63:0] add_ln32_18_fu_1914_p2;
wire   [63:0] shl_ln32_18_fu_1930_p3;
wire   [63:0] add_ln32_19_fu_1937_p2;
wire   [31:0] tmp_24_fu_1943_p4;
wire   [63:0] shl_ln32_19_fu_1953_p3;
wire   [63:0] add_ln32_20_fu_1961_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [10:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [9:0] mul_ln27_fu_740_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_2mm_mul_32s_32s_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_2_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_553_p0),
    .din1(grp_fu_553_p1),
    .ce(1'b1),
    .dout(grp_fu_553_p2)
);

kernel_2mm_mul_32s_32s_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_557_p0),
    .din1(grp_fu_557_p1),
    .ce(1'b1),
    .dout(grp_fu_557_p2)
);

kernel_2mm_mul_64s_32s_64_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_5_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_561_p0),
    .din1(grp_fu_561_p1),
    .ce(1'b1),
    .dout(grp_fu_561_p2)
);

kernel_2mm_mul_64s_32s_64_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_5_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_565_p0),
    .din1(grp_fu_565_p1),
    .ce(1'b1),
    .dout(grp_fu_565_p2)
);

kernel_2mm_mul_5ns_6ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 10 ))
mul_5ns_6ns_10_1_1_U5(
    .din0(mul_ln27_fu_740_p0),
    .din1(mul_ln27_fu_740_p1),
    .dout(mul_ln27_fu_740_p2)
);

kernel_2mm_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage10),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage10)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_fu_690_p2 == 1'd0))) begin
            i_fu_156 <= select_ln27_1_fu_728_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_156 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_fu_690_p2 == 1'd0))) begin
            indvar_flatten_fu_160 <= add_ln27_21_fu_696_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_160 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_152 <= 5'd0;
    end else if (((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        j_fu_152 <= add_ln28_fu_1357_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_581 <= B_q0;
    end else if ((((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_581 <= B_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        reg_586 <= B_q1;
    end else if ((((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_586 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        reg_591 <= B_q0;
    end else if ((((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_591 <= B_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        reg_596 <= B_q1;
    end else if ((((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_596 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        reg_611 <= B_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_611 <= B_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        B_load_21_reg_2486 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln30_1_reg_2461 <= add_ln30_1_fu_1421_p2;
        conv_i_cast_reg_2002 <= conv_i_cast_fu_668_p1;
        icmp_ln27_reg_2008 <= icmp_ln27_fu_690_p2;
        tmp_7_reg_2471 <= {{add_ln32_2_fu_1469_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln27_fu_690_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln27_reg_2028 <= mul_ln27_fu_740_p2;
        select_ln27_1_reg_2022 <= select_ln27_1_fu_728_p3;
        select_ln27_reg_2012 <= select_ln27_fu_720_p3;
        trunc_ln32_reg_2033 <= trunc_ln32_fu_746_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_ln32_20_reg_2556 <= grp_fu_553_p2;
        mul_ln32_21_reg_2561 <= grp_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_569 <= B_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_573 <= A_q1;
        reg_577 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_601 <= grp_fu_553_p2;
        reg_606 <= grp_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        reg_616 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_620 <= grp_fu_553_p2;
        reg_625 <= grp_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_630 <= grp_fu_553_p2;
        reg_635 <= grp_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_640 <= grp_fu_553_p2;
        reg_645 <= grp_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        reg_650 <= grp_fu_553_p2;
        reg_655 <= grp_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_660 <= grp_fu_565_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_664 <= grp_fu_561_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_11_reg_2526 <= {{add_ln32_6_fu_1603_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_13_reg_2541 <= {{add_ln32_8_fu_1660_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_15_reg_2566 <= {{add_ln32_10_fu_1717_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_17_reg_2581 <= {{add_ln32_12_fu_1773_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_19_reg_2586 <= {{add_ln32_14_fu_1820_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_21_reg_2591 <= {{add_ln32_16_fu_1867_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_23_reg_2596 <= {{add_ln32_18_fu_1914_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_4_reg_2381 <= {{grp_fu_561_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_5_reg_2426 <= {{add_ln32_fu_1331_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_9_reg_2501 <= {{add_ln32_4_fu_1536_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        trunc_ln32_s_reg_2601 <= {{add_ln32_20_fu_1961_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        zext_ln30_1_reg_2132[4 : 0] <= zext_ln30_1_fu_877_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        zext_ln30_2_reg_2073[4 : 0] <= zext_ln30_2_fu_779_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_2008 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        zext_ln30_4_reg_2280[4 : 0] <= zext_ln30_4_fu_1109_p1[4 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_address0 = zext_ln32_21_fu_1416_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        A_address0 = zext_ln32_19_fu_1299_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        A_address0 = zext_ln32_17_fu_1229_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        A_address0 = zext_ln32_15_fu_1169_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        A_address0 = zext_ln32_13_fu_1104_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        A_address0 = zext_ln32_11_fu_1036_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        A_address0 = zext_ln32_9_fu_976_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        A_address0 = zext_ln32_7_fu_926_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        A_address0 = zext_ln32_5_fu_872_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        A_address0 = zext_ln32_3_fu_822_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        A_address0 = zext_ln32_1_fu_774_p1;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_address1 = zext_ln32_20_fu_1406_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        A_address1 = zext_ln32_18_fu_1289_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        A_address1 = zext_ln32_16_fu_1219_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        A_address1 = zext_ln32_14_fu_1159_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        A_address1 = zext_ln32_12_fu_1094_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        A_address1 = zext_ln32_10_fu_1026_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        A_address1 = zext_ln32_8_fu_966_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        A_address1 = zext_ln32_6_fu_916_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        A_address1 = zext_ln32_4_fu_862_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        A_address1 = zext_ln32_2_fu_812_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        A_address1 = zext_ln32_fu_765_p1;
    end else begin
        A_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        A_ce1 = 1'b1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        B_address0 = zext_ln32_37_fu_1433_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        B_address0 = zext_ln32_42_fu_1319_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        B_address0 = zext_ln32_40_fu_1249_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        B_address0 = zext_ln32_38_fu_1189_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        B_address0 = zext_ln32_35_fu_1129_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        B_address0 = zext_ln32_33_fu_1064_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        B_address0 = zext_ln32_31_fu_996_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        B_address0 = zext_ln32_29_fu_946_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        B_address0 = zext_ln32_27_fu_896_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        B_address0 = zext_ln32_25_fu_842_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        B_address0 = zext_ln32_23_fu_802_p1;
    end else begin
        B_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            B_address1 = zext_ln32_41_fu_1309_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            B_address1 = zext_ln32_39_fu_1239_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            B_address1 = zext_ln32_36_fu_1179_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            B_address1 = zext_ln32_34_fu_1118_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            B_address1 = zext_ln32_32_fu_1050_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            B_address1 = zext_ln32_30_fu_986_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            B_address1 = zext_ln32_28_fu_936_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            B_address1 = zext_ln32_26_fu_885_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            B_address1 = zext_ln32_24_fu_832_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            B_address1 = zext_ln32_22_fu_791_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            B_address1 = j_cast_fu_750_p1;
        end else begin
            B_address1 = 'bx;
        end
    end else begin
        B_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        B_ce0 = 1'b1;
    end else begin
        B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        B_ce1 = 1'b1;
    end else begin
        B_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_2008 == 1'd1) & (1'b0 == ap_block_pp0_stage10_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_condition_exit_pp0_iter0_stage10 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage10 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 5'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_156;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_160;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 5'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_152;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_553_p0 = sext_ln27_20_fu_1562_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_553_p0 = sext_ln27_18_fu_1495_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_553_p0 = sext_ln27_16_fu_1391_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_553_p0 = sext_ln27_14_fu_1274_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_553_p0 = sext_ln27_12_fu_1204_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_553_p0 = sext_ln27_10_fu_1144_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_553_p0 = sext_ln27_8_fu_1079_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_553_p0 = sext_ln27_6_fu_1011_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_553_p0 = sext_ln27_4_fu_951_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_553_p0 = sext_ln27_2_fu_901_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_553_p0 = sext_ln27_fu_847_p1;
    end else begin
        grp_fu_553_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_557_p0 = sext_ln27_21_fu_1567_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_557_p0 = sext_ln27_19_fu_1500_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_557_p0 = sext_ln27_17_fu_1396_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_557_p0 = sext_ln27_15_fu_1279_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_557_p0 = sext_ln27_13_fu_1209_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_557_p0 = sext_ln27_11_fu_1149_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_557_p0 = sext_ln27_9_fu_1084_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_557_p0 = sext_ln27_7_fu_1016_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_557_p0 = sext_ln27_5_fu_956_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_557_p0 = sext_ln27_3_fu_906_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_557_p0 = sext_ln27_1_fu_852_p1;
    end else begin
        grp_fu_557_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_561_p0 = mul_ln32_20_reg_2556;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_561_p0 = reg_650;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_561_p0 = reg_640;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_561_p0 = reg_630;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_561_p0 = reg_620;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_561_p0 = reg_601;
    end else begin
        grp_fu_561_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_561_p1 = sext_ln32_20_fu_1733_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_561_p1 = sext_ln32_18_fu_1676_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_561_p1 = sext_ln32_16_fu_1619_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_561_p1 = sext_ln32_14_fu_1552_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_561_p1 = sext_ln32_12_fu_1485_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_561_p1 = sext_ln32_10_fu_1347_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_561_p1 = sext_ln32_8_fu_1264_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_561_p1 = sext_ln32_6_fu_1194_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_561_p1 = sext_ln32_4_fu_1134_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_561_p1 = sext_ln32_2_fu_1069_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_561_p1 = sext_ln32_fu_1001_p1;
    end else begin
        grp_fu_561_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_565_p0 = mul_ln32_21_reg_2561;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_565_p0 = reg_655;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_565_p0 = reg_645;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_565_p0 = reg_635;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_565_p0 = reg_625;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_565_p0 = reg_606;
    end else begin
        grp_fu_565_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_565_p1 = sext_ln32_21_fu_1738_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_565_p1 = sext_ln32_19_fu_1681_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_565_p1 = sext_ln32_17_fu_1624_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_565_p1 = sext_ln32_15_fu_1557_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_565_p1 = sext_ln32_13_fu_1490_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_565_p1 = sext_ln32_11_fu_1352_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_565_p1 = sext_ln32_9_fu_1269_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_565_p1 = sext_ln32_7_fu_1199_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_565_p1 = sext_ln32_5_fu_1139_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_565_p1 = sext_ln32_3_fu_1074_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_565_p1 = sext_ln32_1_fu_1006_p1;
    end else begin
        grp_fu_565_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_ce0 = 1'b1;
    end else begin
        tmp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_we0 = 1'b1;
    end else begin
        tmp_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln27_10_fu_1031_p2 = (trunc_ln32_reg_2033 + 9'd11);

assign add_ln27_11_fu_1089_p2 = (trunc_ln32_reg_2033 + 9'd12);

assign add_ln27_12_fu_1099_p2 = (trunc_ln32_reg_2033 + 9'd13);

assign add_ln27_13_fu_1154_p2 = (trunc_ln32_reg_2033 + 9'd14);

assign add_ln27_14_fu_1164_p2 = (trunc_ln32_reg_2033 + 9'd15);

assign add_ln27_15_fu_1214_p2 = (trunc_ln32_reg_2033 + 9'd16);

assign add_ln27_16_fu_1224_p2 = (trunc_ln32_reg_2033 + 9'd17);

assign add_ln27_17_fu_1284_p2 = (trunc_ln32_reg_2033 + 9'd18);

assign add_ln27_18_fu_1294_p2 = (trunc_ln32_reg_2033 + 9'd19);

assign add_ln27_19_fu_1401_p2 = (trunc_ln32_reg_2033 + 9'd20);

assign add_ln27_1_fu_807_p2 = (trunc_ln32_reg_2033 + 9'd2);

assign add_ln27_20_fu_1411_p2 = (trunc_ln32_reg_2033 + 9'd21);

assign add_ln27_21_fu_696_p2 = (ap_sig_allocacmp_indvar_flatten_load + 9'd1);

assign add_ln27_2_fu_817_p2 = (trunc_ln32_reg_2033 + 9'd3);

assign add_ln27_3_fu_857_p2 = (trunc_ln32_reg_2033 + 9'd4);

assign add_ln27_4_fu_867_p2 = (trunc_ln32_reg_2033 + 9'd5);

assign add_ln27_5_fu_911_p2 = (trunc_ln32_reg_2033 + 9'd6);

assign add_ln27_6_fu_921_p2 = (trunc_ln32_reg_2033 + 9'd7);

assign add_ln27_7_fu_961_p2 = (trunc_ln32_reg_2033 + 9'd8);

assign add_ln27_8_fu_971_p2 = (trunc_ln32_reg_2033 + 9'd9);

assign add_ln27_9_fu_1021_p2 = (trunc_ln32_reg_2033 + 9'd10);

assign add_ln27_fu_708_p2 = (ap_sig_allocacmp_i_load + 5'd1);

assign add_ln28_fu_1357_p2 = (select_ln27_reg_2012 + 5'd1);

assign add_ln30_1_fu_1421_p2 = (add_ln30_fu_1385_p2 + zext_ln30_4_reg_2280);

assign add_ln30_fu_1385_p2 = (tmp_1_fu_1367_p3 + zext_ln30_fu_1381_p1);

assign add_ln32_10_fu_1717_p2 = (shl_ln32_s_fu_1709_p3 + reg_660);

assign add_ln32_11_fu_1749_p2 = (shl_ln32_10_fu_1742_p3 + reg_664);

assign add_ln32_12_fu_1773_p2 = (shl_ln32_11_fu_1765_p3 + reg_660);

assign add_ln32_13_fu_1796_p2 = (shl_ln32_12_fu_1789_p3 + reg_664);

assign add_ln32_14_fu_1820_p2 = (shl_ln32_13_fu_1812_p3 + reg_660);

assign add_ln32_15_fu_1843_p2 = (shl_ln32_14_fu_1836_p3 + reg_664);

assign add_ln32_16_fu_1867_p2 = (shl_ln32_15_fu_1859_p3 + reg_660);

assign add_ln32_17_fu_1890_p2 = (shl_ln32_16_fu_1883_p3 + reg_664);

assign add_ln32_18_fu_1914_p2 = (shl_ln32_17_fu_1906_p3 + reg_660);

assign add_ln32_19_fu_1937_p2 = (shl_ln32_18_fu_1930_p3 + reg_664);

assign add_ln32_1_fu_1445_p2 = (shl_ln32_1_fu_1438_p3 + reg_664);

assign add_ln32_20_fu_1961_p2 = (shl_ln32_19_fu_1953_p3 + reg_660);

assign add_ln32_21_fu_785_p2 = (zext_ln30_3_fu_782_p1 + 6'd18);

assign add_ln32_22_fu_796_p2 = (zext_ln30_2_fu_779_p1 + 7'd36);

assign add_ln32_23_fu_827_p2 = (zext_ln30_2_reg_2073 + 7'd54);

assign add_ln32_24_fu_837_p2 = ($signed(zext_ln30_2_reg_2073) + $signed(7'd72));

assign add_ln32_25_fu_880_p2 = ($signed(zext_ln30_2_reg_2073) + $signed(7'd90));

assign add_ln32_26_fu_890_p2 = (zext_ln30_1_fu_877_p1 + 8'd108);

assign add_ln32_27_fu_931_p2 = (zext_ln30_1_reg_2132 + 8'd126);

assign add_ln32_28_fu_941_p2 = ($signed(zext_ln30_1_reg_2132) + $signed(8'd144));

assign add_ln32_29_fu_981_p2 = ($signed(zext_ln30_1_reg_2132) + $signed(8'd162));

assign add_ln32_2_fu_1469_p2 = (shl_ln32_2_fu_1461_p3 + reg_660);

assign add_ln32_30_fu_991_p2 = ($signed(zext_ln30_1_reg_2132) + $signed(8'd180));

assign add_ln32_31_fu_1041_p2 = ($signed(zext_ln30_2_reg_2073) + $signed(7'd70));

assign add_ln32_32_fu_1055_p2 = ($signed(zext_ln30_2_reg_2073) + $signed(7'd88));

assign add_ln32_33_fu_1112_p2 = (zext_ln30_4_fu_1109_p1 + 9'd234);

assign add_ln32_34_fu_1123_p2 = (zext_ln30_4_fu_1109_p1 + 9'd252);

assign add_ln32_35_fu_1174_p2 = ($signed(zext_ln30_4_reg_2280) + $signed(9'd270));

assign add_ln32_36_fu_1184_p2 = ($signed(zext_ln30_4_reg_2280) + $signed(9'd306));

assign add_ln32_37_fu_1234_p2 = ($signed(zext_ln30_4_reg_2280) + $signed(9'd324));

assign add_ln32_38_fu_1244_p2 = ($signed(zext_ln30_4_reg_2280) + $signed(9'd342));

assign add_ln32_39_fu_1304_p2 = ($signed(zext_ln30_4_reg_2280) + $signed(9'd360));

assign add_ln32_3_fu_1512_p2 = (shl_ln32_3_fu_1505_p3 + reg_664);

assign add_ln32_40_fu_1314_p2 = ($signed(zext_ln30_4_reg_2280) + $signed(9'd378));

assign add_ln32_4_fu_1536_p2 = (shl_ln32_4_fu_1528_p3 + reg_660);

assign add_ln32_5_fu_1579_p2 = (shl_ln32_5_fu_1572_p3 + reg_664);

assign add_ln32_6_fu_1603_p2 = (shl_ln32_6_fu_1595_p3 + reg_660);

assign add_ln32_7_fu_1636_p2 = (shl_ln32_7_fu_1629_p3 + reg_664);

assign add_ln32_8_fu_1660_p2 = (shl_ln32_8_fu_1652_p3 + reg_660);

assign add_ln32_9_fu_1693_p2 = (shl_ln32_9_fu_1686_p3 + reg_664);

assign add_ln32_fu_1331_p2 = (shl_ln_fu_1324_p3 + reg_660);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage10;

assign conv_i_cast_fu_668_p1 = $signed(conv_i);

assign grp_fu_553_p1 = conv_i_cast_reg_2002;

assign grp_fu_557_p1 = conv_i_cast_reg_2002;

assign icmp_ln27_fu_690_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 9'd288) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_714_p2 = ((ap_sig_allocacmp_j_load == 5'd18) ? 1'b1 : 1'b0);

assign j_cast_fu_750_p1 = select_ln27_fu_720_p3;

assign mul_ln27_fu_740_p0 = mul_ln27_fu_740_p00;

assign mul_ln27_fu_740_p00 = select_ln27_1_fu_728_p3;

assign mul_ln27_fu_740_p1 = 10'd22;

assign or_ln27_fu_769_p2 = (trunc_ln32_reg_2033 | 9'd1);

assign select_ln27_1_fu_728_p3 = ((icmp_ln28_fu_714_p2[0:0] == 1'b1) ? add_ln27_fu_708_p2 : ap_sig_allocacmp_i_load);

assign select_ln27_fu_720_p3 = ((icmp_ln28_fu_714_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_j_load);

assign sext_ln27_10_fu_1144_p1 = $signed(reg_573);

assign sext_ln27_11_fu_1149_p1 = $signed(reg_577);

assign sext_ln27_12_fu_1204_p1 = $signed(reg_573);

assign sext_ln27_13_fu_1209_p1 = $signed(reg_577);

assign sext_ln27_14_fu_1274_p1 = $signed(reg_573);

assign sext_ln27_15_fu_1279_p1 = $signed(reg_577);

assign sext_ln27_16_fu_1391_p1 = $signed(reg_573);

assign sext_ln27_17_fu_1396_p1 = $signed(reg_577);

assign sext_ln27_18_fu_1495_p1 = $signed(reg_573);

assign sext_ln27_19_fu_1500_p1 = $signed(reg_577);

assign sext_ln27_1_fu_852_p1 = $signed(reg_577);

assign sext_ln27_20_fu_1562_p1 = $signed(reg_573);

assign sext_ln27_21_fu_1567_p1 = $signed(reg_577);

assign sext_ln27_2_fu_901_p1 = $signed(reg_573);

assign sext_ln27_3_fu_906_p1 = $signed(reg_577);

assign sext_ln27_4_fu_951_p1 = $signed(reg_573);

assign sext_ln27_5_fu_956_p1 = $signed(reg_577);

assign sext_ln27_6_fu_1011_p1 = $signed(reg_573);

assign sext_ln27_7_fu_1016_p1 = $signed(reg_577);

assign sext_ln27_8_fu_1079_p1 = $signed(reg_573);

assign sext_ln27_9_fu_1084_p1 = $signed(reg_577);

assign sext_ln27_fu_847_p1 = $signed(reg_573);

assign sext_ln32_10_fu_1347_p1 = $signed(reg_591);

assign sext_ln32_11_fu_1352_p1 = $signed(reg_596);

assign sext_ln32_12_fu_1485_p1 = $signed(reg_611);

assign sext_ln32_13_fu_1490_p1 = $signed(reg_569);

assign sext_ln32_14_fu_1552_p1 = $signed(reg_616);

assign sext_ln32_15_fu_1557_p1 = $signed(reg_581);

assign sext_ln32_16_fu_1619_p1 = $signed(reg_581);

assign sext_ln32_17_fu_1624_p1 = $signed(reg_586);

assign sext_ln32_18_fu_1676_p1 = $signed(reg_591);

assign sext_ln32_19_fu_1681_p1 = $signed(reg_596);

assign sext_ln32_1_fu_1006_p1 = $signed(reg_581);

assign sext_ln32_20_fu_1733_p1 = $signed(reg_611);

assign sext_ln32_21_fu_1738_p1 = $signed(B_load_21_reg_2486);

assign sext_ln32_22_fu_1046_p1 = $signed(add_ln32_31_fu_1041_p2);

assign sext_ln32_23_fu_1060_p1 = $signed(add_ln32_32_fu_1055_p2);

assign sext_ln32_2_fu_1069_p1 = $signed(reg_586);

assign sext_ln32_3_fu_1074_p1 = $signed(reg_591);

assign sext_ln32_4_fu_1134_p1 = $signed(reg_596);

assign sext_ln32_5_fu_1139_p1 = $signed(reg_611);

assign sext_ln32_6_fu_1194_p1 = $signed(reg_616);

assign sext_ln32_7_fu_1199_p1 = $signed(reg_569);

assign sext_ln32_8_fu_1264_p1 = $signed(reg_581);

assign sext_ln32_9_fu_1269_p1 = $signed(reg_586);

assign sext_ln32_fu_1001_p1 = $signed(reg_569);

assign shl_ln32_10_fu_1742_p3 = {{tmp_15_reg_2566}, {32'd0}};

assign shl_ln32_11_fu_1765_p3 = {{tmp_16_fu_1755_p4}, {32'd0}};

assign shl_ln32_12_fu_1789_p3 = {{tmp_17_reg_2581}, {32'd0}};

assign shl_ln32_13_fu_1812_p3 = {{tmp_18_fu_1802_p4}, {32'd0}};

assign shl_ln32_14_fu_1836_p3 = {{tmp_19_reg_2586}, {32'd0}};

assign shl_ln32_15_fu_1859_p3 = {{tmp_20_fu_1849_p4}, {32'd0}};

assign shl_ln32_16_fu_1883_p3 = {{tmp_21_reg_2591}, {32'd0}};

assign shl_ln32_17_fu_1906_p3 = {{tmp_22_fu_1896_p4}, {32'd0}};

assign shl_ln32_18_fu_1930_p3 = {{tmp_23_reg_2596}, {32'd0}};

assign shl_ln32_19_fu_1953_p3 = {{tmp_24_fu_1943_p4}, {32'd0}};

assign shl_ln32_1_fu_1438_p3 = {{tmp_5_reg_2426}, {32'd0}};

assign shl_ln32_2_fu_1461_p3 = {{tmp_6_fu_1451_p4}, {32'd0}};

assign shl_ln32_3_fu_1505_p3 = {{tmp_7_reg_2471}, {32'd0}};

assign shl_ln32_4_fu_1528_p3 = {{tmp_8_fu_1518_p4}, {32'd0}};

assign shl_ln32_5_fu_1572_p3 = {{tmp_9_reg_2501}, {32'd0}};

assign shl_ln32_6_fu_1595_p3 = {{tmp_10_fu_1585_p4}, {32'd0}};

assign shl_ln32_7_fu_1629_p3 = {{tmp_11_reg_2526}, {32'd0}};

assign shl_ln32_8_fu_1652_p3 = {{tmp_12_fu_1642_p4}, {32'd0}};

assign shl_ln32_9_fu_1686_p3 = {{tmp_13_reg_2541}, {32'd0}};

assign shl_ln32_s_fu_1709_p3 = {{tmp_14_fu_1699_p4}, {32'd0}};

assign shl_ln_fu_1324_p3 = {{tmp_4_reg_2381}, {32'd0}};

assign tmp_10_fu_1585_p4 = {{add_ln32_5_fu_1579_p2[63:32]}};

assign tmp_12_fu_1642_p4 = {{add_ln32_7_fu_1636_p2[63:32]}};

assign tmp_14_fu_1699_p4 = {{add_ln32_9_fu_1693_p2[63:32]}};

assign tmp_16_fu_1755_p4 = {{add_ln32_11_fu_1749_p2[63:32]}};

assign tmp_18_fu_1802_p4 = {{add_ln32_13_fu_1796_p2[63:32]}};

assign tmp_1_fu_1367_p3 = {{select_ln27_1_reg_2022}, {4'd0}};

assign tmp_20_fu_1849_p4 = {{add_ln32_15_fu_1843_p2[63:32]}};

assign tmp_22_fu_1896_p4 = {{add_ln32_17_fu_1890_p2[63:32]}};

assign tmp_24_fu_1943_p4 = {{add_ln32_19_fu_1937_p2[63:32]}};

assign tmp_2_fu_1374_p3 = {{select_ln27_1_reg_2022}, {1'd0}};

assign tmp_3_cast_fu_1426_p3 = {{4'd9}, {select_ln27_reg_2012}};

assign tmp_6_fu_1451_p4 = {{add_ln32_1_fu_1445_p2[63:32]}};

assign tmp_8_fu_1518_p4 = {{add_ln32_3_fu_1512_p2[63:32]}};

assign tmp_address0 = zext_ln30_5_fu_1977_p1;

assign tmp_d0 = trunc_ln32_s_reg_2601;

assign trunc_ln32_fu_746_p1 = mul_ln27_fu_740_p2[8:0];

assign zext_ln30_1_fu_877_p1 = select_ln27_reg_2012;

assign zext_ln30_2_fu_779_p1 = select_ln27_reg_2012;

assign zext_ln30_3_fu_782_p1 = select_ln27_reg_2012;

assign zext_ln30_4_fu_1109_p1 = select_ln27_reg_2012;

assign zext_ln30_5_fu_1977_p1 = add_ln30_1_reg_2461;

assign zext_ln30_fu_1381_p1 = tmp_2_fu_1374_p3;

assign zext_ln32_10_fu_1026_p1 = add_ln27_9_fu_1021_p2;

assign zext_ln32_11_fu_1036_p1 = add_ln27_10_fu_1031_p2;

assign zext_ln32_12_fu_1094_p1 = add_ln27_11_fu_1089_p2;

assign zext_ln32_13_fu_1104_p1 = add_ln27_12_fu_1099_p2;

assign zext_ln32_14_fu_1159_p1 = add_ln27_13_fu_1154_p2;

assign zext_ln32_15_fu_1169_p1 = add_ln27_14_fu_1164_p2;

assign zext_ln32_16_fu_1219_p1 = add_ln27_15_fu_1214_p2;

assign zext_ln32_17_fu_1229_p1 = add_ln27_16_fu_1224_p2;

assign zext_ln32_18_fu_1289_p1 = add_ln27_17_fu_1284_p2;

assign zext_ln32_19_fu_1299_p1 = add_ln27_18_fu_1294_p2;

assign zext_ln32_1_fu_774_p1 = or_ln27_fu_769_p2;

assign zext_ln32_20_fu_1406_p1 = add_ln27_19_fu_1401_p2;

assign zext_ln32_21_fu_1416_p1 = add_ln27_20_fu_1411_p2;

assign zext_ln32_22_fu_791_p1 = add_ln32_21_fu_785_p2;

assign zext_ln32_23_fu_802_p1 = add_ln32_22_fu_796_p2;

assign zext_ln32_24_fu_832_p1 = add_ln32_23_fu_827_p2;

assign zext_ln32_25_fu_842_p1 = add_ln32_24_fu_837_p2;

assign zext_ln32_26_fu_885_p1 = add_ln32_25_fu_880_p2;

assign zext_ln32_27_fu_896_p1 = add_ln32_26_fu_890_p2;

assign zext_ln32_28_fu_936_p1 = add_ln32_27_fu_931_p2;

assign zext_ln32_29_fu_946_p1 = add_ln32_28_fu_941_p2;

assign zext_ln32_2_fu_812_p1 = add_ln27_1_fu_807_p2;

assign zext_ln32_30_fu_986_p1 = add_ln32_29_fu_981_p2;

assign zext_ln32_31_fu_996_p1 = add_ln32_30_fu_991_p2;

assign zext_ln32_32_fu_1050_p1 = $unsigned(sext_ln32_22_fu_1046_p1);

assign zext_ln32_33_fu_1064_p1 = $unsigned(sext_ln32_23_fu_1060_p1);

assign zext_ln32_34_fu_1118_p1 = add_ln32_33_fu_1112_p2;

assign zext_ln32_35_fu_1129_p1 = add_ln32_34_fu_1123_p2;

assign zext_ln32_36_fu_1179_p1 = add_ln32_35_fu_1174_p2;

assign zext_ln32_37_fu_1433_p1 = tmp_3_cast_fu_1426_p3;

assign zext_ln32_38_fu_1189_p1 = add_ln32_36_fu_1184_p2;

assign zext_ln32_39_fu_1239_p1 = add_ln32_37_fu_1234_p2;

assign zext_ln32_3_fu_822_p1 = add_ln27_2_fu_817_p2;

assign zext_ln32_40_fu_1249_p1 = add_ln32_38_fu_1244_p2;

assign zext_ln32_41_fu_1309_p1 = add_ln32_39_fu_1304_p2;

assign zext_ln32_42_fu_1319_p1 = add_ln32_40_fu_1314_p2;

assign zext_ln32_4_fu_862_p1 = add_ln27_3_fu_857_p2;

assign zext_ln32_5_fu_872_p1 = add_ln27_4_fu_867_p2;

assign zext_ln32_6_fu_916_p1 = add_ln27_5_fu_911_p2;

assign zext_ln32_7_fu_926_p1 = add_ln27_6_fu_921_p2;

assign zext_ln32_8_fu_966_p1 = add_ln27_7_fu_961_p2;

assign zext_ln32_9_fu_976_p1 = add_ln27_8_fu_971_p2;

assign zext_ln32_fu_765_p1 = mul_ln27_reg_2028;

always @ (posedge ap_clk) begin
    zext_ln30_2_reg_2073[6:5] <= 2'b00;
    zext_ln30_1_reg_2132[7:5] <= 3'b000;
    zext_ln30_4_reg_2280[8:5] <= 4'b0000;
end

endmodule //kernel_2mm_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2
