// Seed: 3434403449
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1 * -1;
  wire  id_4;
  wire  id_5;
  logic id_6;
  ;
  logic id_7;
  ;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input wand id_2,
    input uwire id_3,
    output wand id_4,
    output supply0 id_5,
    input tri1 id_6,
    output wor id_7,
    input tri0 id_8,
    input supply1 id_9,
    input supply1 id_10,
    output supply1 id_11,
    output uwire id_12,
    output tri0 id_13,
    input tri0 id_14,
    output tri0 id_15,
    output wand id_16,
    output tri1 id_17,
    input tri1 id_18,
    input wire id_19,
    input supply0 id_20,
    output uwire id_21
    , id_35,
    input supply0 id_22,
    input uwire id_23,
    input uwire id_24,
    output wor id_25,
    input uwire id_26,
    input supply0 id_27,
    output uwire id_28,
    input supply0 id_29,
    output wand id_30,
    input tri id_31,
    input wand id_32,
    input tri1 id_33
);
  assign id_28 = -1;
  module_0 modCall_1 (
      id_35,
      id_35,
      id_35
  );
endmodule
