# Compile of TopLevel_tb17.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of ALU.sv was successful.
# Compile of Control.sv was successful.
# Compile of data_mem.sv was successful.
# Compile of fetch_unit.sv was successful.
# Compile of IF.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of lookup.sv was successful.
# Compile of reg_file.sv was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.TopLevel_tb17
# vsim 
# Start time: 14:27:46 on Mar 08,2017
# Loading sv_std.std
# Loading work.TopLevel_tb17
# Loading work.TopLevel
# Loading work.fetch_unit
# Loading work.IF
# Loading work.InstROM
# Loading work.Control
# Loading work.reg_file
# Loading work.ALU
# Loading work.lookup
# Loading work.data_mem
add wave -position insertpoint  \
sim:/TopLevel_tb17/start \
sim:/TopLevel_tb17/CLK \
sim:/TopLevel_tb17/halt \
sim:/TopLevel_tb17/OpA \
sim:/TopLevel_tb17/OpB \
sim:/TopLevel_tb17/Prod \
sim:/TopLevel_tb17/cycle_ct
run -all
#   4629  -16247
# dut_result = 0000_0000
# bench_rslt = fb84 6d3d
# cycle count =         178
# instruction =  326              1805000
# ** Note: $stop    : C:/Users/zhl108/Desktop/git/CSE-141L/Lab_4/testlab17/TopLevel_tb17.sv(84)
#    Time: 1815 ns  Iteration: 0  Instance: /TopLevel_tb17
# Break in Module TopLevel_tb17 at C:/Users/zhl108/Desktop/git/CSE-141L/Lab_4/testlab17/TopLevel_tb17.sv line 84
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Compile of TopLevel_tb17.sv failed with 1 errors.
# Compile of TopLevel.sv was successful.
# Compile of ALU.sv was successful.
# Compile of Control.sv was successful.
# Compile of data_mem.sv was successful.
# Compile of fetch_unit.sv was successful.
# Compile of IF.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of lookup.sv was successful.
# Compile of reg_file.sv was successful.
# 10 compiles, 1 failed with 1 error.
# Compile of TopLevel_tb17.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of ALU.sv was successful.
# Compile of Control.sv was successful.
# Compile of data_mem.sv was successful.
# Compile of fetch_unit.sv was successful.
# Compile of IF.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of lookup.sv was successful.
# Compile of reg_file.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# Loading sv_std.std
# Loading work.TopLevel_tb17
# Loading work.TopLevel
# Loading work.fetch_unit
# Loading work.IF
# Loading work.InstROM
# Loading work.Control
# Loading work.reg_file
# Loading work.ALU
# Loading work.lookup
# Loading work.data_mem
run -all
#   4629  -16247
# dut_result = 0000_0000
# bench_rslt = fb84 6d3d
# cycle count =         178
# instruction =  326              1805000
# ** Note: $stop    : C:/Users/zhl108/Desktop/git/CSE-141L/Lab_4/testlab17/TopLevel_tb17.sv(84)
#    Time: 1815 ns  Iteration: 0  Instance: /TopLevel_tb17
# Break in Module TopLevel_tb17 at C:/Users/zhl108/Desktop/git/CSE-141L/Lab_4/testlab17/TopLevel_tb17.sv line 84
quit -sim
project open H:/zhi/CSE-141L/Lab_4/testlab18/18/TopLevel
# reading C:/Altera/15.0/modelsim_ase/win32aloem/../modelsim.ini
# Loading project TopLevel
# Compile of TopLevel_tb18.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of ALU.sv was successful.
# Compile of Control.sv was successful.
# Compile of data_mem.sv was successful.
# Compile of fetch_unit.sv was successful.
# Compile of IF.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of lookup.sv was successful.
# Compile of reg_file.sv was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.TopLevel_tb18
# vsim 
# Start time: 14:44:07 on Mar 08,2017
# Loading sv_std.std
# Loading work.TopLevel_tb18
# ** Error: (vsim-3033) H:/zhi/CSE-141L/Lab_4/testlab18/TopLevel_tb18.sv(25): Instantiation of 'dummy_dut18' failed. The design unit was not found.
# 
#         Region: /TopLevel_tb18
#         Searched libraries:
#             H:/zhi/CSE-141L/Lab_4/testlab18/18/work
# Error loading design
# Compile of TopLevel_tb18.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of ALU.sv was successful.
# Compile of Control.sv was successful.
# Compile of data_mem.sv was successful.
# Compile of fetch_unit.sv was successful.
# Compile of IF.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of lookup.sv was successful.
# Compile of reg_file.sv was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.TopLevel_tb18
# vsim 
# Start time: 14:46:11 on Mar 08,2017
# Loading sv_std.std
# Loading work.TopLevel_tb18
# Loading work.TopLevel
# Loading work.fetch_unit
# Loading work.IF
# Loading work.InstROM
# Loading work.Control
# Loading work.reg_file
# Loading work.ALU
# Loading work.lookup
# Loading work.data_mem
# ** Warning: (vsim-3008) H:/zhi/CSE-141L/Lab_4/testlab18/TopLevel_tb18.sv(41): [CNNODP] - Component name (data_mem1) is not on a downward path.
# 
#         Region: /TopLevel_tb18
# ** Error: (vsim-3043) H:/zhi/CSE-141L/Lab_4/testlab18/TopLevel_tb18.sv(41): Unresolved reference to 'data_mem1' in DUT.data_mem1.
# 
#         Region: /TopLevel_tb18
# Error loading design
# Compile of TopLevel_tb18.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of ALU.sv was successful.
# Compile of Control.sv was successful.
# Compile of data_mem.sv was successful.
# Compile of fetch_unit.sv was successful.
# Compile of IF.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of lookup.sv was successful.
# Compile of reg_file.sv was successful.
# 10 compiles, 0 failed with no errors.
# Compile of TopLevel_tb18.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of ALU.sv was successful.
# Compile of Control.sv was successful.
# Compile of data_mem.sv was successful.
# Compile of fetch_unit.sv was successful.
vsim -gui work.TopLevel_tb18
# vsim 
# Start time: 15:09:56 on Mar 08,2017
# Loading sv_std.std
# Loading work.TopLevel_tb18
# Loading work.TopLevel
# Loading work.fetch_unit
# Loading work.IF
# Loading work.InstROM
# Loading work.Control
# Loading work.reg_file
# Loading work.ALU
# Loading work.lookup
# Loading work.data_mem
# Compile of IF.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of lookup.sv was successful.
# Compile of reg_file.sv was successful.
# 10 compiles, 0 failed with no errors.
add wave -position insertpoint  \
sim:/TopLevel_tb18/start \
sim:/TopLevel_tb18/CLK \
sim:/TopLevel_tb18/halt \
sim:/TopLevel_tb18/match_ct \
sim:/TopLevel_tb18/match \
sim:/TopLevel_tb18/mymem \
sim:/TopLevel_tb18/waldo \
sim:/TopLevel_tb18/jaldo \
sim:/TopLevel_tb18/cycle_ct
run -all
# our pattern is  0010
# Compile of TopLevel_tb18.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of ALU.sv was successful.
# Compile of Control.sv was successful.
# Compile of data_mem.sv was successful.
# Compile of fetch_unit.sv was successful.
# Compile of IF.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of lookup.sv was successful.
# Compile of reg_file.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# Loading sv_std.std
# Loading work.TopLevel_tb18
# Loading work.TopLevel
# Loading work.fetch_unit
# Loading work.IF
# Loading work.InstROM
# Loading work.Control
# Loading work.reg_file
# Loading work.ALU
# Loading work.lookup
# Loading work.data_mem
run -all
# our pattern is  0010
# out of loop
# Compile of TopLevel_tb18.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of ALU.sv was successful.
# Compile of Control.sv was successful.
# Compile of data_mem.sv was successful.
# Compile of fetch_unit.sv was successful.
# Compile of IF.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of lookup.sv was successful.
# Compile of reg_file.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# Loading sv_std.std
# Loading work.TopLevel_tb18
# Loading work.TopLevel
# Loading work.fetch_unit
# Loading work.IF
# Loading work.InstROM
# Loading work.Control
# Loading work.reg_file
# Loading work.ALU
# Loading work.lookup
# Loading work.data_mem
run -all
# our pattern is  0010
# out of loop
# Compile of TopLevel_tb18.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of ALU.sv was successful.
# Compile of Control.sv was successful.
# Compile of data_mem.sv was successful.
# Compile of fetch_unit.sv was successful.
# Compile of IF.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of lookup.sv was successful.
# Compile of reg_file.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# Loading sv_std.std
# Loading work.TopLevel_tb18
# Loading work.TopLevel
# Loading work.fetch_unit
# Loading work.IF
# Loading work.InstROM
# Loading work.Control
# Loading work.reg_file
# Loading work.ALU
# Loading work.lookup
# Loading work.data_mem
run -all
# our pattern is  0010
# 00100100
# 10000001
# 00001001
# 01100011
# 00001101
# 10001101
# 01100101
# 00010010
# 00000001
# 00001101
# 01110110
# 00111101
# 11101101
# 10001100
# 11111001
# 11000110
# 11000101
# 10101010
# 11100101
# 01110111
# 00010010
# 10001111
# 11110010
# 11001110
# 11101000
# 11000101
# 01011100
# 10111101
# 00101101
# 01100101
# 01100011
# 00001010
# 10000000
# 00100000
# 10101010
# 10011101
# 10010110
# 00010011
# 00001101
# 01010011
# 01101011
# 11010101
# 00000010
# 10101110
# 00011101
# 11001111
# 00100011
# 00001010
# 11001010
# 00111100
# 11110010
# 10001010
# 01000001
# 11011000
# 01111000
# 10001001
# 11101011
# 10110110
# 11000110
# 10101110
# 10111100
# 00101010
# 00001011
# 01110001
# Compile of TopLevel_tb18.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of ALU.sv was successful.
# Compile of Control.sv was successful.
# Compile of data_mem.sv was successful.
# Compile of fetch_unit.sv was successful.
# Compile of IF.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of lookup.sv was successful.
# Compile of reg_file.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# Loading sv_std.std
# Loading work.TopLevel_tb18
# Loading work.TopLevel
# Loading work.fetch_unit
# Loading work.IF
# Loading work.InstROM
# Loading work.Control
# Loading work.reg_file
# Loading work.ALU
# Loading work.lookup
# Loading work.data_mem
run -all
# our pattern is  0010
# Compile of TopLevel_tb18.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of ALU.sv was successful.
# Compile of Control.sv was successful.
# Compile of data_mem.sv was successful.
# Compile of fetch_unit.sv was successful.
# Compile of IF.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of lookup.sv was successful.
# Compile of reg_file.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# Loading sv_std.std
# Loading work.TopLevel_tb18
# Loading work.TopLevel
# Loading work.fetch_unit
# Loading work.IF
# Loading work.InstROM
# Loading work.Control
# Loading work.reg_file
# Loading work.ALU
# Loading work.lookup
# Loading work.data_mem
run -all
# our pattern is  0010
# Compile of TopLevel_tb18.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of ALU.sv was successful.
# Compile of Control.sv was successful.
# Compile of data_mem.sv was successful.
# Compile of fetch_unit.sv was successful.
# Compile of IF.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of lookup.sv was successful.
# Compile of reg_file.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# Loading sv_std.std
# Loading work.TopLevel_tb18
# Loading work.TopLevel
# Loading work.fetch_unit
# Loading work.IF
# Loading work.InstROM
# Loading work.Control
# Loading work.reg_file
# Loading work.ALU
# Loading work.lookup
# Loading work.data_mem
run -all
# our pattern is  0010
# out of loop
# Compile of TopLevel_tb18.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of ALU.sv was successful.
# Compile of Control.sv was successful.
# Compile of data_mem.sv was successful.
# Compile of fetch_unit.sv was successful.
# Compile of IF.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of lookup.sv was successful.
# Compile of reg_file.sv was successful.
# 10 compiles, 0 failed with no errors.
# Closing project H:/zhi/CSE-141L/Lab_4/testlab18/18/TopLevel.mpf
