#Build: Synplify (R) Premier O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: selina.ece.northwestern.edu

# Wed Apr 17 12:36:17 2024

#Implementation: rev_2


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: selina.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: selina.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53001:16:53001:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53051:16:53051:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53060:16:53060:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53074:16:53074:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53221:20:53221:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53226:20:53226:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53229:20:53229:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53232:20:53232:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53346:20:53346:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53351:20:53351:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53354:20:53354:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53357:20:53357:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53446:20:53446:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53451:20:53451:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53454:20:53454:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53457:20:53457:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53545:20:53545:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53550:20:53550:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53553:20:53553:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53556:20:53556:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53642:20:53642:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53647:20:53647:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53650:20:53650:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53653:20:53653:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53861:12:53861:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53875:12:53875:23|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54140:12:54140:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54154:12:54154:23|Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv" (library work)
@I::"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv" (library work)
Verilog syntax check successful!
Selecting top level module conv
@N: CG364 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":3:7:3:12|Synthesizing module window in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	MAXIMUM_SIZE=32'b00000000000000000000000000001001
	MAXIMUM_INPUT_SIZE=32'b00000000000000000000000111000011
	buff_size=32'b00000000000000000000000111000011
   Generated name = window_8s_9s_451s_451s
Running optimization stage 1 on window_8s_9s_451s_451s .......
@N: CG364 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":3:7:3:10|Synthesizing module conv in library work.
Running optimization stage 1 on conv .......

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 81MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 17 12:36:17 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: selina.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: NF107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":3:7:3:10|Selected library: work cell: conv view verilog as top level
@N: NF107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":3:7:3:10|Selected library: work cell: conv view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 17 12:36:17 2024

###########################################################]

Finished Containment srs generation. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Divided design in to 1 groups
@L:"/home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/rev_2/synwork//distcomp/distcomp0/distcomp0.log" "Log file for distribution node work.conv.verilog "
Compiling work_conv_verilog as a separate process
Compilation of node work.conv finished successfully.Real start time 0h:00m:00s, Real end time = 0h:00m:01s, Total real run time = 0h:00m:01s

Distributed Compiler Report
***************************

DP Name               Status      Start time     End Time       Total Real Time     Log File                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
work.conv.verilog     Success     0h:00m:00s     0h:00m:01s     0h:00m:01s          /home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/rev_2/synwork//distcomp/distcomp0/distcomp0.log
===========================================================================================================================================================================================
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: selina.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 17 12:36:19 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 17 12:36:19 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: selina.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: NF107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":3:7:3:10|Selected library: work cell: conv view verilog as top level
@N: NF107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":3:7:3:10|Selected library: work cell: conv view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 17 12:36:20 2024

###########################################################]
Premap Report

# Wed Apr 17 12:36:21 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: selina.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@N: MF284 |Setting synthesis effort to medium for the design
@L: /home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/rev_2/window_scck.rpt 
Printing clock  summary report in "/home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/rev_2/window_scck.rpt" file 
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: MF284 |Setting synthesis effort to medium for the design

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 122MB)

@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6[16][7:0] because it is equivalent to instance window_inst.shift_buffer_s5[30][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5[30][7:0] because it is equivalent to instance window_inst.shift_buffer_s4[58][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s3[114][7:0] because it is equivalent to instance window_inst.shift_buffer_s4[58][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s2[226][7:0] because it is equivalent to instance window_inst.shift_buffer_s4[58][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s1[450][7:0] because it is equivalent to instance window_inst.shift_buffer_s4[58][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s2[225][7:0] because it is equivalent to instance window_inst.shift_buffer_s1[449][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s3[113][7:0] because it is equivalent to instance window_inst.shift_buffer_s1[449][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6[15][7:0] because it is equivalent to instance window_inst.shift_buffer_s1[449][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5[29][7:0] because it is equivalent to instance window_inst.shift_buffer_s1[449][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s4[57][7:0] because it is equivalent to instance window_inst.shift_buffer_s1[449][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5[28][7:0] because it is equivalent to instance window_inst.shift_buffer_s4[56][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6[14][7:0] because it is equivalent to instance window_inst.shift_buffer_s4[56][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s3[112][7:0] because it is equivalent to instance window_inst.shift_buffer_s4[56][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s1[448][7:0] because it is equivalent to instance window_inst.shift_buffer_s4[56][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 122MB)



Clock Summary
******************

          Start          Requested     Requested     Clock        Clock                     Clock
Level     Clock          Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------
0 -       conv|clock     221.2 MHz     4.521         inferred     Autoconstr_clkgroup_0     359  
=================================================================================================



Clock Load Summary
***********************

               Clock     Source          Clock Pin          Non-clock Pin     Non-clock Pin
Clock          Load      Pin             Seq Example        Seq Example       Comb Example 
-------------------------------------------------------------------------------------------
conv|clock     359       clock(port)     state_s[1:0].C     -                 -            
===========================================================================================

@W: MT529 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Found inferred clock conv|clock which controls 359 sequential elements including window_inst.rowCounter_s[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/rev_2/window.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 122MB)

Encoding state machine state_s[1:0] (in view: work.conv(verilog))
original code -> new code
   0000 -> 0
   0001 -> 1
@N: MO225 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":105:0:105:8|There are no possible illegal states for state machine state_s[1:0] (in view: work.conv(verilog)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 130MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 130MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 40MB peak: 130MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 17 12:36:21 2024

###########################################################]
Map & Optimize Report

# Wed Apr 17 12:36:21 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: selina.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_27_[0] because it is equivalent to instance window_inst.shift_buffer_s4_55_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_13_[0] because it is equivalent to instance window_inst.shift_buffer_s4_55_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_27_[1] because it is equivalent to instance window_inst.shift_buffer_s4_55_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_13_[1] because it is equivalent to instance window_inst.shift_buffer_s4_55_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_27_[2] because it is equivalent to instance window_inst.shift_buffer_s4_55_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_13_[2] because it is equivalent to instance window_inst.shift_buffer_s4_55_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_27_[3] because it is equivalent to instance window_inst.shift_buffer_s4_55_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_13_[3] because it is equivalent to instance window_inst.shift_buffer_s4_55_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_27_[4] because it is equivalent to instance window_inst.shift_buffer_s4_55_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_13_[4] because it is equivalent to instance window_inst.shift_buffer_s4_55_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_27_[5] because it is equivalent to instance window_inst.shift_buffer_s4_55_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_13_[5] because it is equivalent to instance window_inst.shift_buffer_s4_55_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_27_[6] because it is equivalent to instance window_inst.shift_buffer_s4_55_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_13_[6] because it is equivalent to instance window_inst.shift_buffer_s4_55_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_27_[7] because it is equivalent to instance window_inst.shift_buffer_s4_55_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_13_[7] because it is equivalent to instance window_inst.shift_buffer_s4_55_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_12_[0] because it is equivalent to instance window_inst.shift_buffer_s5_26_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_26_[0] because it is equivalent to instance window_inst.shift_buffer_s4_54_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_11_[0] because it is equivalent to instance window_inst.shift_buffer_s5_25_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_25_[0] because it is equivalent to instance window_inst.shift_buffer_s4_53_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_10_[0] because it is equivalent to instance window_inst.shift_buffer_s5_24_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_24_[0] because it is equivalent to instance window_inst.shift_buffer_s4_52_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_23_[0] because it is equivalent to instance window_inst.shift_buffer_s6_9_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s4_51_[0] because it is equivalent to instance window_inst.shift_buffer_s6_9_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_12_[1] because it is equivalent to instance window_inst.shift_buffer_s5_26_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_26_[1] because it is equivalent to instance window_inst.shift_buffer_s4_54_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_11_[1] because it is equivalent to instance window_inst.shift_buffer_s5_25_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_25_[1] because it is equivalent to instance window_inst.shift_buffer_s4_53_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_10_[1] because it is equivalent to instance window_inst.shift_buffer_s5_24_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_24_[1] because it is equivalent to instance window_inst.shift_buffer_s4_52_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_23_[1] because it is equivalent to instance window_inst.shift_buffer_s6_9_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s4_51_[1] because it is equivalent to instance window_inst.shift_buffer_s6_9_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_12_[2] because it is equivalent to instance window_inst.shift_buffer_s5_26_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_26_[2] because it is equivalent to instance window_inst.shift_buffer_s4_54_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_11_[2] because it is equivalent to instance window_inst.shift_buffer_s5_25_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_25_[2] because it is equivalent to instance window_inst.shift_buffer_s4_53_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_10_[2] because it is equivalent to instance window_inst.shift_buffer_s5_24_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_24_[2] because it is equivalent to instance window_inst.shift_buffer_s4_52_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_23_[2] because it is equivalent to instance window_inst.shift_buffer_s6_9_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s4_51_[2] because it is equivalent to instance window_inst.shift_buffer_s6_9_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_12_[3] because it is equivalent to instance window_inst.shift_buffer_s5_26_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_26_[3] because it is equivalent to instance window_inst.shift_buffer_s4_54_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_11_[3] because it is equivalent to instance window_inst.shift_buffer_s5_25_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_25_[3] because it is equivalent to instance window_inst.shift_buffer_s4_53_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_10_[3] because it is equivalent to instance window_inst.shift_buffer_s5_24_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_24_[3] because it is equivalent to instance window_inst.shift_buffer_s4_52_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_23_[3] because it is equivalent to instance window_inst.shift_buffer_s6_9_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s4_51_[3] because it is equivalent to instance window_inst.shift_buffer_s6_9_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_12_[4] because it is equivalent to instance window_inst.shift_buffer_s5_26_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_26_[4] because it is equivalent to instance window_inst.shift_buffer_s4_54_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_11_[4] because it is equivalent to instance window_inst.shift_buffer_s5_25_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_25_[4] because it is equivalent to instance window_inst.shift_buffer_s4_53_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_10_[4] because it is equivalent to instance window_inst.shift_buffer_s5_24_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_24_[4] because it is equivalent to instance window_inst.shift_buffer_s4_52_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_23_[4] because it is equivalent to instance window_inst.shift_buffer_s6_9_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s4_51_[4] because it is equivalent to instance window_inst.shift_buffer_s6_9_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_12_[5] because it is equivalent to instance window_inst.shift_buffer_s5_26_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_26_[5] because it is equivalent to instance window_inst.shift_buffer_s4_54_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_11_[5] because it is equivalent to instance window_inst.shift_buffer_s5_25_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_25_[5] because it is equivalent to instance window_inst.shift_buffer_s4_53_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_10_[5] because it is equivalent to instance window_inst.shift_buffer_s5_24_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_24_[5] because it is equivalent to instance window_inst.shift_buffer_s4_52_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_23_[5] because it is equivalent to instance window_inst.shift_buffer_s6_9_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s4_51_[5] because it is equivalent to instance window_inst.shift_buffer_s6_9_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_12_[6] because it is equivalent to instance window_inst.shift_buffer_s5_26_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_26_[6] because it is equivalent to instance window_inst.shift_buffer_s4_54_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_11_[6] because it is equivalent to instance window_inst.shift_buffer_s5_25_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_25_[6] because it is equivalent to instance window_inst.shift_buffer_s4_53_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_10_[6] because it is equivalent to instance window_inst.shift_buffer_s5_24_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_24_[6] because it is equivalent to instance window_inst.shift_buffer_s4_52_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_23_[6] because it is equivalent to instance window_inst.shift_buffer_s6_9_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s4_51_[6] because it is equivalent to instance window_inst.shift_buffer_s6_9_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_12_[7] because it is equivalent to instance window_inst.shift_buffer_s5_26_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_26_[7] because it is equivalent to instance window_inst.shift_buffer_s4_54_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_11_[7] because it is equivalent to instance window_inst.shift_buffer_s5_25_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_25_[7] because it is equivalent to instance window_inst.shift_buffer_s4_53_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s6_10_[7] because it is equivalent to instance window_inst.shift_buffer_s5_24_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_24_[7] because it is equivalent to instance window_inst.shift_buffer_s4_52_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_23_[7] because it is equivalent to instance window_inst.shift_buffer_s6_9_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s4_51_[7] because it is equivalent to instance window_inst.shift_buffer_s6_9_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_22_[0] because it is equivalent to instance window_inst.shift_buffer_s4_50_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_22_[1] because it is equivalent to instance window_inst.shift_buffer_s4_50_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_22_[2] because it is equivalent to instance window_inst.shift_buffer_s4_50_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_22_[3] because it is equivalent to instance window_inst.shift_buffer_s4_50_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_22_[4] because it is equivalent to instance window_inst.shift_buffer_s4_50_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_22_[5] because it is equivalent to instance window_inst.shift_buffer_s4_50_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_22_[6] because it is equivalent to instance window_inst.shift_buffer_s4_50_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_22_[7] because it is equivalent to instance window_inst.shift_buffer_s4_50_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_21_[0] because it is equivalent to instance window_inst.shift_buffer_s4_49_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_20_[0] because it is equivalent to instance window_inst.shift_buffer_s4_48_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_19_[0] because it is equivalent to instance window_inst.shift_buffer_s4_47_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_18_[0] because it is equivalent to instance window_inst.shift_buffer_s4_46_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_17_[0] because it is equivalent to instance window_inst.shift_buffer_s4_45_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_16_[0] because it is equivalent to instance window_inst.shift_buffer_s4_44_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_21_[1] because it is equivalent to instance window_inst.shift_buffer_s4_49_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_20_[1] because it is equivalent to instance window_inst.shift_buffer_s4_48_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_19_[1] because it is equivalent to instance window_inst.shift_buffer_s4_47_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_18_[1] because it is equivalent to instance window_inst.shift_buffer_s4_46_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_17_[1] because it is equivalent to instance window_inst.shift_buffer_s4_45_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance window_inst.shift_buffer_s5_16_[1] because it is equivalent to instance window_inst.shift_buffer_s4_44_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log /home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/rev_2/synlog/window_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

Encoding state machine state_s[1:0] (in view: work.conv(verilog))
original code -> new code
   0000 -> 0
   0001 -> 1
@N: MO225 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":105:0:105:8|There are no possible illegal states for state machine state_s[1:0] (in view: work.conv(verilog)); safe FSM implementation is not required.
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Found counter in view:work.window_8s_9s_451s_451s(verilog) instance cycleCounter_s[8:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Found counter in view:work.window_8s_9s_451s_451s(verilog) instance shift_buffer_s3_1_addr_cntr_reg[5:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Found counter in view:work.window_8s_9s_451s_451s(verilog) instance shift_buffer_s1_1_addr_cntr_reg[7:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Found counter in view:work.window_8s_9s_451s_451s(verilog) instance shift_buffer_s3_addr_cntr_reg[5:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Found counter in view:work.window_8s_9s_451s_451s(verilog) instance shift_buffer_s1_addr_cntr_reg[7:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Found counter in view:work.window_8s_9s_451s_451s(verilog) instance rowCounter_s[31:0] 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 120MB)

@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_reg[0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_reg[1] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_reg[2] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_reg[3] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_reg[4] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_reg[5] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_reg[6] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_reg[7] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_reg_1[0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_reg_1[1] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_reg_1[2] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_reg_1[3] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_reg_1[4] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_reg_1[5] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_reg_1[6] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_reg_1[7] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_reg[0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_reg[1] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_reg[2] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_reg[3] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_reg[4] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_reg[5] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_reg[6] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_reg[7] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_reg_1[0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_reg_1[1] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_reg_1[2] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_reg_1[3] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_reg_1[4] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_reg_1[5] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_reg_1[6] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_reg_1[7] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_1_reg[0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_1_reg[1] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_1_reg[2] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_1_reg[3] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_1_reg[4] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_1_reg[5] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_1_reg[6] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_1_reg[7] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_1_reg_1[0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_1_reg_1[1] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_1_reg_1[2] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_1_reg_1[3] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_1_reg_1[4] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_1_reg_1[5] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_1_reg_1[6] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_1_reg_1[7] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_1_reg[0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_1_reg[1] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_1_reg[2] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_1_reg[3] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_1_reg[4] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_1_reg[5] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_1_reg[6] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_1_reg[7] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_1_reg_1[0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_1_reg_1[1] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_1_reg_1[2] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_1_reg_1[3] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_1_reg_1[4] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_1_reg_1[5] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_1_reg_1[6] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_1_reg_1[7] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: FX107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|RAM shift_buffer_s1_0[7:0] (in view: work.window_8s_9s_451s_451s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|RAM shift_buffer_s1_2[7:0] (in view: work.window_8s_9s_451s_451s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|RAM shift_buffer_s3_0[7:0] (in view: work.window_8s_9s_451s_451s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|RAM shift_buffer_s3_2[7:0] (in view: work.window_8s_9s_451s_451s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_1_reg[7:0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s1_reg[7:0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_1_reg[7:0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Removing sequential instance shift_buffer_s3_reg[7:0] (in view: work.window_8s_9s_451s_451s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 121MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 122MB)

@W: FA197 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Failed to provide a timing model for LPM altsyncram {Warning code: can't read "indata_reg_b": no such variable} 
@W: FA197 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Failed to provide a timing model for LPM altsyncram {Warning code: can't read "indata_reg_b": no such variable} 
@W: FA197 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Failed to provide a timing model for LPM altsyncram {Warning code: can't read "indata_reg_b": no such variable} 
@W: FA197 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Failed to provide a timing model for LPM altsyncram {Warning code: can't read "indata_reg_b": no such variable} 

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 127MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 127MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 128MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 128MB peak: 129MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 128MB peak: 129MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 129MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 129MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 129MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 129MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 151MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 151MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 151MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 669 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clock_in            cycloneive_io_ibuf     669        state_s[0]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 132MB peak: 151MB)

Writing Analyst data base /home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/rev_2/synwork/window_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 151MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 151MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
Writing FDC file /home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/rev_2/window_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 151MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 151MB)

@W: MT246 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Blackbox synplicity_altsyncram_RAM_RW_2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Blackbox synplicity_altsyncram_RAM_RW_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Blackbox synplicity_altsyncram_RAM_RW_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":140:4:140:12|Blackbox synplicity_altsyncram_RAM_RW is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock conv|clock with period 9.42ns. Please declare a user-defined clock on port clock.


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 17 12:36:25 2024
#


Top view:               conv
Requested Frequency:    106.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.663

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
conv|clock         106.1 MHz     90.2 MHz      9.425         11.088        -1.663     inferred     Autoconstr_clkgroup_0
System             1.0 MHz       1.0 MHz       1000.000      990.374       9.626      system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
System      conv|clock  |  9.425       9.626   |  No paths    -      |  No paths    -      |  No paths    -    
conv|clock  System      |  9.425       5.747   |  No paths    -      |  No paths    -      |  No paths    -    
conv|clock  conv|clock  |  9.425       -1.663  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: conv|clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                               Arrival           
Instance             Reference      Type       Pin     Net                  Time        Slack 
                     Clock                                                                    
----------------------------------------------------------------------------------------------
multiply_count_s     conv|clock     dffeas     q       multiply_count_s     0.845       -1.663
window_s\[0\][0]     conv|clock     dffeas     q       window_s\[0\][0]     0.845       -1.241
window_s\[1\][0]     conv|clock     dffeas     q       window_s\[1\][0]     0.845       -1.235
window_s\[0\][1]     conv|clock     dffeas     q       window_s\[0\][1]     0.845       -1.175
window_s\[1\][1]     conv|clock     dffeas     q       window_s\[1\][1]     0.845       -1.169
window_s\[0\][2]     conv|clock     dffeas     q       window_s\[0\][2]     0.845       -1.109
window_s\[1\][2]     conv|clock     dffeas     q       window_s\[1\][2]     0.845       -1.103
window_s\[0\][3]     conv|clock     dffeas     q       window_s\[0\][3]     0.845       -1.043
window_s\[1\][3]     conv|clock     dffeas     q       window_s\[1\][3]     0.845       -1.037
window_s\[0\][4]     conv|clock     dffeas     q       window_s\[0\][4]     0.845       -0.977
==============================================================================================


Ending Points with Worst Slack
******************************

               Starting                                                     Required           
Instance       Reference      Type       Pin     Net                        Time         Slack 
               Clock                                                                           
-----------------------------------------------------------------------------------------------
result[31]     conv|clock     dffeas     d       un1_result_c_sip_add31     9.952        -1.663
result[30]     conv|clock     dffeas     d       un1_result_c_sip_add30     9.952        -1.597
result[29]     conv|clock     dffeas     d       un1_result_c_sip_add29     9.952        -1.531
result[28]     conv|clock     dffeas     d       un1_result_c_sip_add28     9.952        -1.465
result[27]     conv|clock     dffeas     d       un1_result_c_sip_add27     9.952        -1.399
result[26]     conv|clock     dffeas     d       un1_result_c_sip_add26     9.952        -1.333
result[25]     conv|clock     dffeas     d       un1_result_c_sip_add25     9.952        -1.267
result[24]     conv|clock     dffeas     d       un1_result_c_sip_add24     9.952        -1.201
result[23]     conv|clock     dffeas     d       un1_result_c_sip_add23     9.952        -1.135
result[22]     conv|clock     dffeas     d       un1_result_c_sip_add22     9.952        -1.069
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.425
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.952

    - Propagation time:                      11.002
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.663

    Number of logic level(s):                36
    Starting point:                          multiply_count_s / q
    Ending point:                            result[31] / d
    The start point is clocked by            conv|clock [rising] on pin clk
    The end   point is clocked by            conv|clock [rising] on pin clk

Instance / Net                                                                           Pin           Pin               Arrival     No. of    
Name                                                  Type                               Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
multiply_count_s                                      dffeas                             q             Out     0.232     0.845       -         
multiply_count_s                                      Net                                -             -       0.762     -           26        
window_inst.un1_Mac_SubOps_m[0]                       cycloneive_lcell_comb              datac         In      -         1.607       -         
window_inst.un1_Mac_SubOps_m[0]                       cycloneive_lcell_comb              combout       Out     0.429     2.036       -         
un1_Mac_SubOps_m_0                                    Net                                -             -       0.326     -           1         
un1_Mac_SubOps_muladd_0[15:0]                         conv_SYN_MULT_ADD_1_8_8_16_0_1     dataa[0]      In      -         2.361       -         
un1_Mac_SubOps_muladd_0[15:0]                         conv_SYN_MULT_ADD_1_8_8_16_0_1     result[0]     Out     3.966     6.327       -         
result_0[0]                                           Net                                -             -       0.935     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNINCCH_8     cycloneive_lcell_comb              datab         In      -         7.262       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNINCCH_8     cycloneive_lcell_comb              combout       Out     0.443     7.705       -         
un3_Mac_SubOps_a[0]                                   Net                                -             -       0.326     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIREL91      cycloneive_lcell_comb              datab         In      -         8.031       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIREL91      cycloneive_lcell_comb              cout          Out     0.509     8.540       -         
un1_result_c_sip_0_carry_0                            Net                                -             -       0.000     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIOVAJ2      cycloneive_lcell_comb              cin           In      -         8.540       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIOVAJ2      cycloneive_lcell_comb              cout          Out     0.066     8.606       -         
un1_result_c_sip_0_carry_1                            Net                                -             -       0.000     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNINI0T3      cycloneive_lcell_comb              cin           In      -         8.606       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNINI0T3      cycloneive_lcell_comb              cout          Out     0.066     8.672       -         
un1_result_c_sip_0_carry_2                            Net                                -             -       0.000     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIO7M65      cycloneive_lcell_comb              cin           In      -         8.672       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIO7M65      cycloneive_lcell_comb              cout          Out     0.066     8.738       -         
un1_result_c_sip_0_carry_3                            Net                                -             -       0.000     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIIMCG6      cycloneive_lcell_comb              cin           In      -         8.738       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIIMCG6      cycloneive_lcell_comb              cout          Out     0.066     8.804       -         
un1_result_c_sip_0_carry_4                            Net                                -             -       0.000     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIE73Q7      cycloneive_lcell_comb              cin           In      -         8.804       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIE73Q7      cycloneive_lcell_comb              cout          Out     0.066     8.870       -         
un1_result_c_sip_0_carry_5                            Net                                -             -       0.000     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNI3IQ39      cycloneive_lcell_comb              cin           In      -         8.870       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNI3IQ39      cycloneive_lcell_comb              cout          Out     0.066     8.936       -         
un1_result_c_sip_0_carry_6                            Net                                -             -       0.000     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIQUHDA      cycloneive_lcell_comb              cin           In      -         8.936       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIQUHDA      cycloneive_lcell_comb              cout          Out     0.066     9.002       -         
un1_result_c_sip_0_carry_7                            Net                                -             -       0.000     -           1         
result_RNI0G86B[8]                                    cycloneive_lcell_comb              cin           In      -         9.002       -         
result_RNI0G86B[8]                                    cycloneive_lcell_comb              cout          Out     0.066     9.068       -         
un1_result_c_sip_0_carry_8                            Net                                -             -       0.000     -           1         
result_RNI72VUB[9]                                    cycloneive_lcell_comb              cin           In      -         9.068       -         
result_RNI72VUB[9]                                    cycloneive_lcell_comb              cout          Out     0.066     9.134       -         
un1_result_c_sip_0_carry_9                            Net                                -             -       0.000     -           1         
result_RNIM8HHC[10]                                   cycloneive_lcell_comb              cin           In      -         9.134       -         
result_RNIM8HHC[10]                                   cycloneive_lcell_comb              cout          Out     0.066     9.200       -         
un1_result_c_sip_0_carry_10                           Net                                -             -       0.000     -           1         
result_RNI6G34D[11]                                   cycloneive_lcell_comb              cin           In      -         9.200       -         
result_RNI6G34D[11]                                   cycloneive_lcell_comb              cout          Out     0.066     9.266       -         
un1_result_c_sip_0_carry_11                           Net                                -             -       0.000     -           1         
result_RNINOLMD[12]                                   cycloneive_lcell_comb              cin           In      -         9.266       -         
result_RNINOLMD[12]                                   cycloneive_lcell_comb              cout          Out     0.066     9.332       -         
un1_result_c_sip_0_carry_12                           Net                                -             -       0.000     -           1         
result_RNI9289E[13]                                   cycloneive_lcell_comb              cin           In      -         9.332       -         
result_RNI9289E[13]                                   cycloneive_lcell_comb              cout          Out     0.066     9.398       -         
un1_result_c_sip_0_carry_13                           Net                                -             -       0.000     -           1         
result_RNISCQRE[14]                                   cycloneive_lcell_comb              cin           In      -         9.398       -         
result_RNISCQRE[14]                                   cycloneive_lcell_comb              cout          Out     0.066     9.464       -         
un1_result_c_sip_0_carry_14                           Net                                -             -       0.000     -           1         
result_RNIGOCEF[15]                                   cycloneive_lcell_comb              cin           In      -         9.464       -         
result_RNIGOCEF[15]                                   cycloneive_lcell_comb              cout          Out     0.066     9.530       -         
un1_result_c_sip_0_carry_15                           Net                                -             -       0.000     -           1         
result_RNIEOIFF[16]                                   cycloneive_lcell_comb              cin           In      -         9.530       -         
result_RNIEOIFF[16]                                   cycloneive_lcell_comb              cout          Out     0.066     9.596       -         
un1_result_c_sip_0_carry_16                           Net                                -             -       0.000     -           1         
result_RNIDPOGF[17]                                   cycloneive_lcell_comb              cin           In      -         9.596       -         
result_RNIDPOGF[17]                                   cycloneive_lcell_comb              cout          Out     0.066     9.662       -         
un1_result_c_sip_0_carry_17                           Net                                -             -       0.000     -           1         
result_RNIDRUHF[18]                                   cycloneive_lcell_comb              cin           In      -         9.662       -         
result_RNIDRUHF[18]                                   cycloneive_lcell_comb              cout          Out     0.066     9.728       -         
un1_result_c_sip_0_carry_18                           Net                                -             -       0.000     -           1         
result_RNIEU4JF[19]                                   cycloneive_lcell_comb              cin           In      -         9.728       -         
result_RNIEU4JF[19]                                   cycloneive_lcell_comb              cout          Out     0.066     9.794       -         
un1_result_c_sip_0_carry_19                           Net                                -             -       0.000     -           1         
result_RNI7QBKF[20]                                   cycloneive_lcell_comb              cin           In      -         9.794       -         
result_RNI7QBKF[20]                                   cycloneive_lcell_comb              cout          Out     0.066     9.860       -         
un1_result_c_sip_0_carry_20                           Net                                -             -       0.000     -           1         
result_RNI1NILF[21]                                   cycloneive_lcell_comb              cin           In      -         9.860       -         
result_RNI1NILF[21]                                   cycloneive_lcell_comb              cout          Out     0.066     9.926       -         
un1_result_c_sip_0_carry_21                           Net                                -             -       0.000     -           1         
result_RNISKPMF[22]                                   cycloneive_lcell_comb              cin           In      -         9.926       -         
result_RNISKPMF[22]                                   cycloneive_lcell_comb              cout          Out     0.066     9.992       -         
un1_result_c_sip_0_carry_22                           Net                                -             -       0.000     -           1         
result_RNIOJ0OF[23]                                   cycloneive_lcell_comb              cin           In      -         9.992       -         
result_RNIOJ0OF[23]                                   cycloneive_lcell_comb              cout          Out     0.066     10.058      -         
un1_result_c_sip_0_carry_23                           Net                                -             -       0.000     -           1         
result_RNILJ7PF[24]                                   cycloneive_lcell_comb              cin           In      -         10.058      -         
result_RNILJ7PF[24]                                   cycloneive_lcell_comb              cout          Out     0.066     10.124      -         
un1_result_c_sip_0_carry_24                           Net                                -             -       0.000     -           1         
result_RNIJKEQF[25]                                   cycloneive_lcell_comb              cin           In      -         10.124      -         
result_RNIJKEQF[25]                                   cycloneive_lcell_comb              cout          Out     0.066     10.190      -         
un1_result_c_sip_0_carry_25                           Net                                -             -       0.000     -           1         
result_RNIIMLRF[26]                                   cycloneive_lcell_comb              cin           In      -         10.190      -         
result_RNIIMLRF[26]                                   cycloneive_lcell_comb              cout          Out     0.066     10.256      -         
un1_result_c_sip_0_carry_26                           Net                                -             -       0.000     -           1         
result_RNIIPSSF[27]                                   cycloneive_lcell_comb              cin           In      -         10.256      -         
result_RNIIPSSF[27]                                   cycloneive_lcell_comb              cout          Out     0.066     10.322      -         
un1_result_c_sip_0_carry_27                           Net                                -             -       0.000     -           1         
result_RNIJT3UF[28]                                   cycloneive_lcell_comb              cin           In      -         10.322      -         
result_RNIJT3UF[28]                                   cycloneive_lcell_comb              cout          Out     0.066     10.388      -         
un1_result_c_sip_0_carry_28                           Net                                -             -       0.000     -           1         
result_RNIL2BVF[29]                                   cycloneive_lcell_comb              cin           In      -         10.388      -         
result_RNIL2BVF[29]                                   cycloneive_lcell_comb              cout          Out     0.066     10.454      -         
un1_result_c_sip_0_carry_29                           Net                                -             -       0.000     -           1         
result_RNIF0J0G[30]                                   cycloneive_lcell_comb              cin           In      -         10.454      -         
result_RNIF0J0G[30]                                   cycloneive_lcell_comb              cout          Out     0.066     10.520      -         
un1_result_c_sip_0_carry_30                           Net                                -             -       0.000     -           1         
result_RNO_0[31]                                      cycloneive_lcell_comb              cin           In      -         10.520      -         
result_RNO_0[31]                                      cycloneive_lcell_comb              combout       Out     0.000     10.520      -         
un1_result_c_sip_0_add31                              Net                                -             -       0.652     -           1         
result_RNO[31]                                        cycloneive_lcell_comb              datab         In      -         11.172      -         
result_RNO[31]                                        cycloneive_lcell_comb              combout       Out     0.443     11.615      -         
un1_result_c_sip_add31                                Net                                -             -       0.000     -           1         
result[31]                                            dffeas                             d             In      -         11.615      -         
===============================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 11.088 is 8.088(72.9%) logic and 3.000(27.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      9.425
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.952

    - Propagation time:                      11.002
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.663

    Number of logic level(s):                36
    Starting point:                          multiply_count_s / q
    Ending point:                            result[31] / d
    The start point is clocked by            conv|clock [rising] on pin clk
    The end   point is clocked by            conv|clock [rising] on pin clk

Instance / Net                                                                           Pin           Pin               Arrival     No. of    
Name                                                  Type                               Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
multiply_count_s                                      dffeas                             q             Out     0.232     0.845       -         
multiply_count_s                                      Net                                -             -       0.762     -           26        
window_inst.un1_Mac_SubOps_m_0_x[0]                   cycloneive_lcell_comb              datac         In      -         1.607       -         
window_inst.un1_Mac_SubOps_m_0_x[0]                   cycloneive_lcell_comb              combout       Out     0.429     2.036       -         
un1_Mac_SubOps_m_0_x_0                                Net                                -             -       0.326     -           1         
un1_Mac_SubOps_muladd_0[15:0]                         conv_SYN_MULT_ADD_1_8_8_16_0_1     datab[0]      In      -         2.361       -         
un1_Mac_SubOps_muladd_0[15:0]                         conv_SYN_MULT_ADD_1_8_8_16_0_1     result[0]     Out     3.966     6.327       -         
result_0[0]                                           Net                                -             -       0.935     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNINCCH_8     cycloneive_lcell_comb              datab         In      -         7.262       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNINCCH_8     cycloneive_lcell_comb              combout       Out     0.443     7.705       -         
un3_Mac_SubOps_a[0]                                   Net                                -             -       0.326     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIREL91      cycloneive_lcell_comb              datab         In      -         8.031       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIREL91      cycloneive_lcell_comb              cout          Out     0.509     8.540       -         
un1_result_c_sip_0_carry_0                            Net                                -             -       0.000     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIOVAJ2      cycloneive_lcell_comb              cin           In      -         8.540       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIOVAJ2      cycloneive_lcell_comb              cout          Out     0.066     8.606       -         
un1_result_c_sip_0_carry_1                            Net                                -             -       0.000     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNINI0T3      cycloneive_lcell_comb              cin           In      -         8.606       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNINI0T3      cycloneive_lcell_comb              cout          Out     0.066     8.672       -         
un1_result_c_sip_0_carry_2                            Net                                -             -       0.000     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIO7M65      cycloneive_lcell_comb              cin           In      -         8.672       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIO7M65      cycloneive_lcell_comb              cout          Out     0.066     8.738       -         
un1_result_c_sip_0_carry_3                            Net                                -             -       0.000     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIIMCG6      cycloneive_lcell_comb              cin           In      -         8.738       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIIMCG6      cycloneive_lcell_comb              cout          Out     0.066     8.804       -         
un1_result_c_sip_0_carry_4                            Net                                -             -       0.000     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIE73Q7      cycloneive_lcell_comb              cin           In      -         8.804       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIE73Q7      cycloneive_lcell_comb              cout          Out     0.066     8.870       -         
un1_result_c_sip_0_carry_5                            Net                                -             -       0.000     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNI3IQ39      cycloneive_lcell_comb              cin           In      -         8.870       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNI3IQ39      cycloneive_lcell_comb              cout          Out     0.066     8.936       -         
un1_result_c_sip_0_carry_6                            Net                                -             -       0.000     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIQUHDA      cycloneive_lcell_comb              cin           In      -         8.936       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIQUHDA      cycloneive_lcell_comb              cout          Out     0.066     9.002       -         
un1_result_c_sip_0_carry_7                            Net                                -             -       0.000     -           1         
result_RNI0G86B[8]                                    cycloneive_lcell_comb              cin           In      -         9.002       -         
result_RNI0G86B[8]                                    cycloneive_lcell_comb              cout          Out     0.066     9.068       -         
un1_result_c_sip_0_carry_8                            Net                                -             -       0.000     -           1         
result_RNI72VUB[9]                                    cycloneive_lcell_comb              cin           In      -         9.068       -         
result_RNI72VUB[9]                                    cycloneive_lcell_comb              cout          Out     0.066     9.134       -         
un1_result_c_sip_0_carry_9                            Net                                -             -       0.000     -           1         
result_RNIM8HHC[10]                                   cycloneive_lcell_comb              cin           In      -         9.134       -         
result_RNIM8HHC[10]                                   cycloneive_lcell_comb              cout          Out     0.066     9.200       -         
un1_result_c_sip_0_carry_10                           Net                                -             -       0.000     -           1         
result_RNI6G34D[11]                                   cycloneive_lcell_comb              cin           In      -         9.200       -         
result_RNI6G34D[11]                                   cycloneive_lcell_comb              cout          Out     0.066     9.266       -         
un1_result_c_sip_0_carry_11                           Net                                -             -       0.000     -           1         
result_RNINOLMD[12]                                   cycloneive_lcell_comb              cin           In      -         9.266       -         
result_RNINOLMD[12]                                   cycloneive_lcell_comb              cout          Out     0.066     9.332       -         
un1_result_c_sip_0_carry_12                           Net                                -             -       0.000     -           1         
result_RNI9289E[13]                                   cycloneive_lcell_comb              cin           In      -         9.332       -         
result_RNI9289E[13]                                   cycloneive_lcell_comb              cout          Out     0.066     9.398       -         
un1_result_c_sip_0_carry_13                           Net                                -             -       0.000     -           1         
result_RNISCQRE[14]                                   cycloneive_lcell_comb              cin           In      -         9.398       -         
result_RNISCQRE[14]                                   cycloneive_lcell_comb              cout          Out     0.066     9.464       -         
un1_result_c_sip_0_carry_14                           Net                                -             -       0.000     -           1         
result_RNIGOCEF[15]                                   cycloneive_lcell_comb              cin           In      -         9.464       -         
result_RNIGOCEF[15]                                   cycloneive_lcell_comb              cout          Out     0.066     9.530       -         
un1_result_c_sip_0_carry_15                           Net                                -             -       0.000     -           1         
result_RNIEOIFF[16]                                   cycloneive_lcell_comb              cin           In      -         9.530       -         
result_RNIEOIFF[16]                                   cycloneive_lcell_comb              cout          Out     0.066     9.596       -         
un1_result_c_sip_0_carry_16                           Net                                -             -       0.000     -           1         
result_RNIDPOGF[17]                                   cycloneive_lcell_comb              cin           In      -         9.596       -         
result_RNIDPOGF[17]                                   cycloneive_lcell_comb              cout          Out     0.066     9.662       -         
un1_result_c_sip_0_carry_17                           Net                                -             -       0.000     -           1         
result_RNIDRUHF[18]                                   cycloneive_lcell_comb              cin           In      -         9.662       -         
result_RNIDRUHF[18]                                   cycloneive_lcell_comb              cout          Out     0.066     9.728       -         
un1_result_c_sip_0_carry_18                           Net                                -             -       0.000     -           1         
result_RNIEU4JF[19]                                   cycloneive_lcell_comb              cin           In      -         9.728       -         
result_RNIEU4JF[19]                                   cycloneive_lcell_comb              cout          Out     0.066     9.794       -         
un1_result_c_sip_0_carry_19                           Net                                -             -       0.000     -           1         
result_RNI7QBKF[20]                                   cycloneive_lcell_comb              cin           In      -         9.794       -         
result_RNI7QBKF[20]                                   cycloneive_lcell_comb              cout          Out     0.066     9.860       -         
un1_result_c_sip_0_carry_20                           Net                                -             -       0.000     -           1         
result_RNI1NILF[21]                                   cycloneive_lcell_comb              cin           In      -         9.860       -         
result_RNI1NILF[21]                                   cycloneive_lcell_comb              cout          Out     0.066     9.926       -         
un1_result_c_sip_0_carry_21                           Net                                -             -       0.000     -           1         
result_RNISKPMF[22]                                   cycloneive_lcell_comb              cin           In      -         9.926       -         
result_RNISKPMF[22]                                   cycloneive_lcell_comb              cout          Out     0.066     9.992       -         
un1_result_c_sip_0_carry_22                           Net                                -             -       0.000     -           1         
result_RNIOJ0OF[23]                                   cycloneive_lcell_comb              cin           In      -         9.992       -         
result_RNIOJ0OF[23]                                   cycloneive_lcell_comb              cout          Out     0.066     10.058      -         
un1_result_c_sip_0_carry_23                           Net                                -             -       0.000     -           1         
result_RNILJ7PF[24]                                   cycloneive_lcell_comb              cin           In      -         10.058      -         
result_RNILJ7PF[24]                                   cycloneive_lcell_comb              cout          Out     0.066     10.124      -         
un1_result_c_sip_0_carry_24                           Net                                -             -       0.000     -           1         
result_RNIJKEQF[25]                                   cycloneive_lcell_comb              cin           In      -         10.124      -         
result_RNIJKEQF[25]                                   cycloneive_lcell_comb              cout          Out     0.066     10.190      -         
un1_result_c_sip_0_carry_25                           Net                                -             -       0.000     -           1         
result_RNIIMLRF[26]                                   cycloneive_lcell_comb              cin           In      -         10.190      -         
result_RNIIMLRF[26]                                   cycloneive_lcell_comb              cout          Out     0.066     10.256      -         
un1_result_c_sip_0_carry_26                           Net                                -             -       0.000     -           1         
result_RNIIPSSF[27]                                   cycloneive_lcell_comb              cin           In      -         10.256      -         
result_RNIIPSSF[27]                                   cycloneive_lcell_comb              cout          Out     0.066     10.322      -         
un1_result_c_sip_0_carry_27                           Net                                -             -       0.000     -           1         
result_RNIJT3UF[28]                                   cycloneive_lcell_comb              cin           In      -         10.322      -         
result_RNIJT3UF[28]                                   cycloneive_lcell_comb              cout          Out     0.066     10.388      -         
un1_result_c_sip_0_carry_28                           Net                                -             -       0.000     -           1         
result_RNIL2BVF[29]                                   cycloneive_lcell_comb              cin           In      -         10.388      -         
result_RNIL2BVF[29]                                   cycloneive_lcell_comb              cout          Out     0.066     10.454      -         
un1_result_c_sip_0_carry_29                           Net                                -             -       0.000     -           1         
result_RNIF0J0G[30]                                   cycloneive_lcell_comb              cin           In      -         10.454      -         
result_RNIF0J0G[30]                                   cycloneive_lcell_comb              cout          Out     0.066     10.520      -         
un1_result_c_sip_0_carry_30                           Net                                -             -       0.000     -           1         
result_RNO_0[31]                                      cycloneive_lcell_comb              cin           In      -         10.520      -         
result_RNO_0[31]                                      cycloneive_lcell_comb              combout       Out     0.000     10.520      -         
un1_result_c_sip_0_add31                              Net                                -             -       0.652     -           1         
result_RNO[31]                                        cycloneive_lcell_comb              datab         In      -         11.172      -         
result_RNO[31]                                        cycloneive_lcell_comb              combout       Out     0.443     11.615      -         
un1_result_c_sip_add31                                Net                                -             -       0.000     -           1         
result[31]                                            dffeas                             d             In      -         11.615      -         
===============================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 11.088 is 8.088(72.9%) logic and 3.000(27.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      9.425
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.952

    - Propagation time:                      11.002
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.663

    Number of logic level(s):                36
    Starting point:                          multiply_count_s / q
    Ending point:                            result[31] / d
    The start point is clocked by            conv|clock [rising] on pin clk
    The end   point is clocked by            conv|clock [rising] on pin clk

Instance / Net                                                                           Pin           Pin               Arrival     No. of    
Name                                                  Type                               Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
multiply_count_s                                      dffeas                             q             Out     0.232     0.845       -         
multiply_count_s                                      Net                                -             -       0.762     -           26        
window_inst.un1_Mac_SubOps_m[0]                       cycloneive_lcell_comb              datac         In      -         1.607       -         
window_inst.un1_Mac_SubOps_m[0]                       cycloneive_lcell_comb              combout       Out     0.429     2.036       -         
un1_Mac_SubOps_m_0                                    Net                                -             -       0.326     -           1         
un1_Mac_SubOps_muladd_0[15:0]                         conv_SYN_MULT_ADD_1_8_8_16_0_1     dataa[0]      In      -         2.361       -         
un1_Mac_SubOps_muladd_0[15:0]                         conv_SYN_MULT_ADD_1_8_8_16_0_1     result[0]     Out     3.966     6.327       -         
result_0[0]                                           Net                                -             -       0.935     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNINCCH_8     cycloneive_lcell_comb              datab         In      -         7.262       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNINCCH_8     cycloneive_lcell_comb              combout       Out     0.443     7.705       -         
un3_Mac_SubOps_a[0]                                   Net                                -             -       0.326     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIREL91      cycloneive_lcell_comb              datab         In      -         8.031       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIREL91      cycloneive_lcell_comb              cout          Out     0.509     8.540       -         
un1_result_c_sip_0_carry_0                            Net                                -             -       0.000     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIOVAJ2      cycloneive_lcell_comb              cin           In      -         8.540       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIOVAJ2      cycloneive_lcell_comb              combout       Out     0.000     8.540       -         
un1_result_c_sip_0_add1                               Net                                -             -       0.652     -           1         
result_RNI28KB4[1]                                    cycloneive_lcell_comb              datab         In      -         9.192       -         
result_RNI28KB4[1]                                    cycloneive_lcell_comb              cout          Out     0.509     9.701       -         
un1_result_c_sip_carry_1                              Net                                -             -       0.000     -           1         
result_RNI2PUF8[2]                                    cycloneive_lcell_comb              cin           In      -         9.701       -         
result_RNI2PUF8[2]                                    cycloneive_lcell_comb              cout          Out     0.066     9.767       -         
un1_result_c_sip_carry_2                              Net                                -             -       0.000     -           1         
result_RNI40VTD[3]                                    cycloneive_lcell_comb              cin           In      -         9.767       -         
result_RNI40VTD[3]                                    cycloneive_lcell_comb              cout          Out     0.066     9.833       -         
un1_result_c_sip_carry_3                              Net                                -             -       0.000     -           1         
result_RNI1NLLK[4]                                    cycloneive_lcell_comb              cin           In      -         9.833       -         
result_RNI1NLLK[4]                                    cycloneive_lcell_comb              cout          Out     0.066     9.899       -         
un1_result_c_sip_carry_4                              Net                                -             -       0.000     -           1         
result_RNIRV2NS[5]                                    cycloneive_lcell_comb              cin           In      -         9.899       -         
result_RNIRV2NS[5]                                    cycloneive_lcell_comb              cout          Out     0.066     9.965       -         
un1_result_c_sip_carry_5                              Net                                -             -       0.000     -           1         
result_RNIBK7261[6]                                   cycloneive_lcell_comb              cin           In      -         9.965       -         
result_RNIBK7261[6]                                   cycloneive_lcell_comb              cout          Out     0.066     10.031      -         
un1_result_c_sip_carry_6                              Net                                -             -       0.000     -           1         
result_RNIJM3NG1[7]                                   cycloneive_lcell_comb              cin           In      -         10.031      -         
result_RNIJM3NG1[7]                                   cycloneive_lcell_comb              cout          Out     0.066     10.097      -         
un1_result_c_sip_carry_7                              Net                                -             -       0.000     -           1         
result_RNIJ6CTR1[7]                                   cycloneive_lcell_comb              cin           In      -         10.097      -         
result_RNIJ6CTR1[7]                                   cycloneive_lcell_comb              cout          Out     0.066     10.163      -         
un1_result_c_sip_carry_8                              Net                                -             -       0.000     -           1         
result_RNIQ8BS72[9]                                   cycloneive_lcell_comb              cin           In      -         10.163      -         
result_RNIQ8BS72[9]                                   cycloneive_lcell_comb              cout          Out     0.066     10.229      -         
un1_result_c_sip_carry_9                              Net                                -             -       0.000     -           1         
result_RNIGHSDK2[10]                                  cycloneive_lcell_comb              cin           In      -         10.229      -         
result_RNIGHSDK2[10]                                  cycloneive_lcell_comb              cout          Out     0.066     10.295      -         
un1_result_c_sip_carry_10                             Net                                -             -       0.000     -           1         
result_RNIM10I13[11]                                  cycloneive_lcell_comb              cin           In      -         10.295      -         
result_RNIM10I13[11]                                  cycloneive_lcell_comb              cout          Out     0.066     10.361      -         
un1_result_c_sip_carry_11                             Net                                -             -       0.000     -           1         
result_RNIDQL8F3[12]                                  cycloneive_lcell_comb              cin           In      -         10.361      -         
result_RNIDQL8F3[12]                                  cycloneive_lcell_comb              cout          Out     0.066     10.427      -         
un1_result_c_sip_carry_12                             Net                                -             -       0.000     -           1         
result_RNIMSTHT3[13]                                  cycloneive_lcell_comb              cin           In      -         10.427      -         
result_RNIMSTHT3[13]                                  cycloneive_lcell_comb              cout          Out     0.066     10.493      -         
un1_result_c_sip_carry_13                             Net                                -             -       0.000     -           1         
result_RNII9ODC4[14]                                  cycloneive_lcell_comb              cin           In      -         10.493      -         
result_RNII9ODC4[14]                                  cycloneive_lcell_comb              cout          Out     0.066     10.559      -         
un1_result_c_sip_carry_14                             Net                                -             -       0.000     -           1         
result_RNI225SR4[15]                                  cycloneive_lcell_comb              cin           In      -         10.559      -         
result_RNI225SR4[15]                                  cycloneive_lcell_comb              cout          Out     0.066     10.625      -         
un1_result_c_sip_carry_15                             Net                                -             -       0.000     -           1         
result_RNIGQNBB5[16]                                  cycloneive_lcell_comb              cin           In      -         10.625      -         
result_RNIGQNBB5[16]                                  cycloneive_lcell_comb              cout          Out     0.066     10.691      -         
un1_result_c_sip_carry_16                             Net                                -             -       0.000     -           1         
result_RNITJGSQ5[17]                                  cycloneive_lcell_comb              cin           In      -         10.691      -         
result_RNITJGSQ5[17]                                  cycloneive_lcell_comb              cout          Out     0.066     10.757      -         
un1_result_c_sip_carry_17                             Net                                -             -       0.000     -           1         
result_RNIAFFEA6[18]                                  cycloneive_lcell_comb              cin           In      -         10.757      -         
result_RNIAFFEA6[18]                                  cycloneive_lcell_comb              cout          Out     0.066     10.823      -         
un1_result_c_sip_carry_18                             Net                                -             -       0.000     -           1         
result_RNIODK1Q6[19]                                  cycloneive_lcell_comb              cin           In      -         10.823      -         
result_RNIODK1Q6[19]                                  cycloneive_lcell_comb              cout          Out     0.066     10.889      -         
un1_result_c_sip_carry_19                             Net                                -             -       0.000     -           1         
result_RNIV70M97[20]                                  cycloneive_lcell_comb              cin           In      -         10.889      -         
result_RNIV70M97[20]                                  cycloneive_lcell_comb              cout          Out     0.066     10.955      -         
un1_result_c_sip_carry_20                             Net                                -             -       0.000     -           1         
result_RNI0VIBP7[21]                                  cycloneive_lcell_comb              cin           In      -         10.955      -         
result_RNI0VIBP7[21]                                  cycloneive_lcell_comb              cout          Out     0.066     11.021      -         
un1_result_c_sip_carry_21                             Net                                -             -       0.000     -           1         
result_RNISJC298[22]                                  cycloneive_lcell_comb              cin           In      -         11.021      -         
result_RNISJC298[22]                                  cycloneive_lcell_comb              cout          Out     0.066     11.087      -         
un1_result_c_sip_carry_22                             Net                                -             -       0.000     -           1         
result_RNIK7DQO8[23]                                  cycloneive_lcell_comb              cin           In      -         11.087      -         
result_RNIK7DQO8[23]                                  cycloneive_lcell_comb              cout          Out     0.066     11.153      -         
un1_result_c_sip_carry_23                             Net                                -             -       0.000     -           1         
result_RNI9RKJ89[24]                                  cycloneive_lcell_comb              cin           In      -         11.153      -         
result_RNI9RKJ89[24]                                  cycloneive_lcell_comb              cout          Out     0.066     11.219      -         
un1_result_c_sip_carry_24                             Net                                -             -       0.000     -           1         
result_RNISF3EO9[25]                                  cycloneive_lcell_comb              cin           In      -         11.219      -         
result_RNISF3EO9[25]                                  cycloneive_lcell_comb              cout          Out     0.066     11.285      -         
un1_result_c_sip_carry_25                             Net                                -             -       0.000     -           1         
result_RNIE6P98A[26]                                  cycloneive_lcell_comb              cin           In      -         11.285      -         
result_RNIE6P98A[26]                                  cycloneive_lcell_comb              cout          Out     0.066     11.351      -         
un1_result_c_sip_carry_26                             Net                                -             -       0.000     -           1         
result_RNI00M6OA[27]                                  cycloneive_lcell_comb              cin           In      -         11.351      -         
result_RNI00M6OA[27]                                  cycloneive_lcell_comb              cout          Out     0.066     11.417      -         
un1_result_c_sip_carry_27                             Net                                -             -       0.000     -           1         
result_RNIJTP48B[28]                                  cycloneive_lcell_comb              cin           In      -         11.417      -         
result_RNIJTP48B[28]                                  cycloneive_lcell_comb              cout          Out     0.066     11.483      -         
un1_result_c_sip_carry_28                             Net                                -             -       0.000     -           1         
result_RNI8054OB[29]                                  cycloneive_lcell_comb              cin           In      -         11.483      -         
result_RNI8054OB[29]                                  cycloneive_lcell_comb              cout          Out     0.066     11.549      -         
un1_result_c_sip_carry_29                             Net                                -             -       0.000     -           1         
result_RNIN0O48C[30]                                  cycloneive_lcell_comb              cin           In      -         11.549      -         
result_RNIN0O48C[30]                                  cycloneive_lcell_comb              cout          Out     0.066     11.615      -         
un1_result_c_sip_carry_30                             Net                                -             -       0.000     -           1         
result_RNO[31]                                        cycloneive_lcell_comb              cin           In      -         11.615      -         
result_RNO[31]                                        cycloneive_lcell_comb              combout       Out     0.000     11.615      -         
un1_result_c_sip_add31                                Net                                -             -       0.000     -           1         
result[31]                                            dffeas                             d             In      -         11.615      -         
===============================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 11.088 is 8.088(72.9%) logic and 3.000(27.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      9.425
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.952

    - Propagation time:                      11.002
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.663

    Number of logic level(s):                36
    Starting point:                          multiply_count_s / q
    Ending point:                            result[31] / d
    The start point is clocked by            conv|clock [rising] on pin clk
    The end   point is clocked by            conv|clock [rising] on pin clk

Instance / Net                                                                           Pin           Pin               Arrival     No. of    
Name                                                  Type                               Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
multiply_count_s                                      dffeas                             q             Out     0.232     0.845       -         
multiply_count_s                                      Net                                -             -       0.762     -           26        
window_inst.un1_Mac_SubOps_m[0]                       cycloneive_lcell_comb              datac         In      -         1.607       -         
window_inst.un1_Mac_SubOps_m[0]                       cycloneive_lcell_comb              combout       Out     0.429     2.036       -         
un1_Mac_SubOps_m_0                                    Net                                -             -       0.326     -           1         
un1_Mac_SubOps_muladd_0[15:0]                         conv_SYN_MULT_ADD_1_8_8_16_0_1     dataa[0]      In      -         2.361       -         
un1_Mac_SubOps_muladd_0[15:0]                         conv_SYN_MULT_ADD_1_8_8_16_0_1     result[0]     Out     3.966     6.327       -         
result_0[0]                                           Net                                -             -       0.935     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNINCCH_8     cycloneive_lcell_comb              datab         In      -         7.262       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNINCCH_8     cycloneive_lcell_comb              combout       Out     0.443     7.705       -         
un3_Mac_SubOps_a[0]                                   Net                                -             -       0.326     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIREL91      cycloneive_lcell_comb              datab         In      -         8.031       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIREL91      cycloneive_lcell_comb              cout          Out     0.509     8.540       -         
un1_result_c_sip_0_carry_0                            Net                                -             -       0.000     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIOVAJ2      cycloneive_lcell_comb              cin           In      -         8.540       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIOVAJ2      cycloneive_lcell_comb              cout          Out     0.066     8.606       -         
un1_result_c_sip_0_carry_1                            Net                                -             -       0.000     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNINI0T3      cycloneive_lcell_comb              cin           In      -         8.606       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNINI0T3      cycloneive_lcell_comb              combout       Out     0.000     8.606       -         
un1_result_c_sip_0_add2                               Net                                -             -       0.652     -           1         
result_RNI2PUF8[2]                                    cycloneive_lcell_comb              datab         In      -         9.258       -         
result_RNI2PUF8[2]                                    cycloneive_lcell_comb              cout          Out     0.509     9.767       -         
un1_result_c_sip_carry_2                              Net                                -             -       0.000     -           1         
result_RNI40VTD[3]                                    cycloneive_lcell_comb              cin           In      -         9.767       -         
result_RNI40VTD[3]                                    cycloneive_lcell_comb              cout          Out     0.066     9.833       -         
un1_result_c_sip_carry_3                              Net                                -             -       0.000     -           1         
result_RNI1NLLK[4]                                    cycloneive_lcell_comb              cin           In      -         9.833       -         
result_RNI1NLLK[4]                                    cycloneive_lcell_comb              cout          Out     0.066     9.899       -         
un1_result_c_sip_carry_4                              Net                                -             -       0.000     -           1         
result_RNIRV2NS[5]                                    cycloneive_lcell_comb              cin           In      -         9.899       -         
result_RNIRV2NS[5]                                    cycloneive_lcell_comb              cout          Out     0.066     9.965       -         
un1_result_c_sip_carry_5                              Net                                -             -       0.000     -           1         
result_RNIBK7261[6]                                   cycloneive_lcell_comb              cin           In      -         9.965       -         
result_RNIBK7261[6]                                   cycloneive_lcell_comb              cout          Out     0.066     10.031      -         
un1_result_c_sip_carry_6                              Net                                -             -       0.000     -           1         
result_RNIJM3NG1[7]                                   cycloneive_lcell_comb              cin           In      -         10.031      -         
result_RNIJM3NG1[7]                                   cycloneive_lcell_comb              cout          Out     0.066     10.097      -         
un1_result_c_sip_carry_7                              Net                                -             -       0.000     -           1         
result_RNIJ6CTR1[7]                                   cycloneive_lcell_comb              cin           In      -         10.097      -         
result_RNIJ6CTR1[7]                                   cycloneive_lcell_comb              cout          Out     0.066     10.163      -         
un1_result_c_sip_carry_8                              Net                                -             -       0.000     -           1         
result_RNIQ8BS72[9]                                   cycloneive_lcell_comb              cin           In      -         10.163      -         
result_RNIQ8BS72[9]                                   cycloneive_lcell_comb              cout          Out     0.066     10.229      -         
un1_result_c_sip_carry_9                              Net                                -             -       0.000     -           1         
result_RNIGHSDK2[10]                                  cycloneive_lcell_comb              cin           In      -         10.229      -         
result_RNIGHSDK2[10]                                  cycloneive_lcell_comb              cout          Out     0.066     10.295      -         
un1_result_c_sip_carry_10                             Net                                -             -       0.000     -           1         
result_RNIM10I13[11]                                  cycloneive_lcell_comb              cin           In      -         10.295      -         
result_RNIM10I13[11]                                  cycloneive_lcell_comb              cout          Out     0.066     10.361      -         
un1_result_c_sip_carry_11                             Net                                -             -       0.000     -           1         
result_RNIDQL8F3[12]                                  cycloneive_lcell_comb              cin           In      -         10.361      -         
result_RNIDQL8F3[12]                                  cycloneive_lcell_comb              cout          Out     0.066     10.427      -         
un1_result_c_sip_carry_12                             Net                                -             -       0.000     -           1         
result_RNIMSTHT3[13]                                  cycloneive_lcell_comb              cin           In      -         10.427      -         
result_RNIMSTHT3[13]                                  cycloneive_lcell_comb              cout          Out     0.066     10.493      -         
un1_result_c_sip_carry_13                             Net                                -             -       0.000     -           1         
result_RNII9ODC4[14]                                  cycloneive_lcell_comb              cin           In      -         10.493      -         
result_RNII9ODC4[14]                                  cycloneive_lcell_comb              cout          Out     0.066     10.559      -         
un1_result_c_sip_carry_14                             Net                                -             -       0.000     -           1         
result_RNI225SR4[15]                                  cycloneive_lcell_comb              cin           In      -         10.559      -         
result_RNI225SR4[15]                                  cycloneive_lcell_comb              cout          Out     0.066     10.625      -         
un1_result_c_sip_carry_15                             Net                                -             -       0.000     -           1         
result_RNIGQNBB5[16]                                  cycloneive_lcell_comb              cin           In      -         10.625      -         
result_RNIGQNBB5[16]                                  cycloneive_lcell_comb              cout          Out     0.066     10.691      -         
un1_result_c_sip_carry_16                             Net                                -             -       0.000     -           1         
result_RNITJGSQ5[17]                                  cycloneive_lcell_comb              cin           In      -         10.691      -         
result_RNITJGSQ5[17]                                  cycloneive_lcell_comb              cout          Out     0.066     10.757      -         
un1_result_c_sip_carry_17                             Net                                -             -       0.000     -           1         
result_RNIAFFEA6[18]                                  cycloneive_lcell_comb              cin           In      -         10.757      -         
result_RNIAFFEA6[18]                                  cycloneive_lcell_comb              cout          Out     0.066     10.823      -         
un1_result_c_sip_carry_18                             Net                                -             -       0.000     -           1         
result_RNIODK1Q6[19]                                  cycloneive_lcell_comb              cin           In      -         10.823      -         
result_RNIODK1Q6[19]                                  cycloneive_lcell_comb              cout          Out     0.066     10.889      -         
un1_result_c_sip_carry_19                             Net                                -             -       0.000     -           1         
result_RNIV70M97[20]                                  cycloneive_lcell_comb              cin           In      -         10.889      -         
result_RNIV70M97[20]                                  cycloneive_lcell_comb              cout          Out     0.066     10.955      -         
un1_result_c_sip_carry_20                             Net                                -             -       0.000     -           1         
result_RNI0VIBP7[21]                                  cycloneive_lcell_comb              cin           In      -         10.955      -         
result_RNI0VIBP7[21]                                  cycloneive_lcell_comb              cout          Out     0.066     11.021      -         
un1_result_c_sip_carry_21                             Net                                -             -       0.000     -           1         
result_RNISJC298[22]                                  cycloneive_lcell_comb              cin           In      -         11.021      -         
result_RNISJC298[22]                                  cycloneive_lcell_comb              cout          Out     0.066     11.087      -         
un1_result_c_sip_carry_22                             Net                                -             -       0.000     -           1         
result_RNIK7DQO8[23]                                  cycloneive_lcell_comb              cin           In      -         11.087      -         
result_RNIK7DQO8[23]                                  cycloneive_lcell_comb              cout          Out     0.066     11.153      -         
un1_result_c_sip_carry_23                             Net                                -             -       0.000     -           1         
result_RNI9RKJ89[24]                                  cycloneive_lcell_comb              cin           In      -         11.153      -         
result_RNI9RKJ89[24]                                  cycloneive_lcell_comb              cout          Out     0.066     11.219      -         
un1_result_c_sip_carry_24                             Net                                -             -       0.000     -           1         
result_RNISF3EO9[25]                                  cycloneive_lcell_comb              cin           In      -         11.219      -         
result_RNISF3EO9[25]                                  cycloneive_lcell_comb              cout          Out     0.066     11.285      -         
un1_result_c_sip_carry_25                             Net                                -             -       0.000     -           1         
result_RNIE6P98A[26]                                  cycloneive_lcell_comb              cin           In      -         11.285      -         
result_RNIE6P98A[26]                                  cycloneive_lcell_comb              cout          Out     0.066     11.351      -         
un1_result_c_sip_carry_26                             Net                                -             -       0.000     -           1         
result_RNI00M6OA[27]                                  cycloneive_lcell_comb              cin           In      -         11.351      -         
result_RNI00M6OA[27]                                  cycloneive_lcell_comb              cout          Out     0.066     11.417      -         
un1_result_c_sip_carry_27                             Net                                -             -       0.000     -           1         
result_RNIJTP48B[28]                                  cycloneive_lcell_comb              cin           In      -         11.417      -         
result_RNIJTP48B[28]                                  cycloneive_lcell_comb              cout          Out     0.066     11.483      -         
un1_result_c_sip_carry_28                             Net                                -             -       0.000     -           1         
result_RNI8054OB[29]                                  cycloneive_lcell_comb              cin           In      -         11.483      -         
result_RNI8054OB[29]                                  cycloneive_lcell_comb              cout          Out     0.066     11.549      -         
un1_result_c_sip_carry_29                             Net                                -             -       0.000     -           1         
result_RNIN0O48C[30]                                  cycloneive_lcell_comb              cin           In      -         11.549      -         
result_RNIN0O48C[30]                                  cycloneive_lcell_comb              cout          Out     0.066     11.615      -         
un1_result_c_sip_carry_30                             Net                                -             -       0.000     -           1         
result_RNO[31]                                        cycloneive_lcell_comb              cin           In      -         11.615      -         
result_RNO[31]                                        cycloneive_lcell_comb              combout       Out     0.000     11.615      -         
un1_result_c_sip_add31                                Net                                -             -       0.000     -           1         
result[31]                                            dffeas                             d             In      -         11.615      -         
===============================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 11.088 is 8.088(72.9%) logic and 3.000(27.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      9.425
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.952

    - Propagation time:                      11.002
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.663

    Number of logic level(s):                36
    Starting point:                          multiply_count_s / q
    Ending point:                            result[31] / d
    The start point is clocked by            conv|clock [rising] on pin clk
    The end   point is clocked by            conv|clock [rising] on pin clk

Instance / Net                                                                           Pin           Pin               Arrival     No. of    
Name                                                  Type                               Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
multiply_count_s                                      dffeas                             q             Out     0.232     0.845       -         
multiply_count_s                                      Net                                -             -       0.762     -           26        
window_inst.un1_Mac_SubOps_m[0]                       cycloneive_lcell_comb              datac         In      -         1.607       -         
window_inst.un1_Mac_SubOps_m[0]                       cycloneive_lcell_comb              combout       Out     0.429     2.036       -         
un1_Mac_SubOps_m_0                                    Net                                -             -       0.326     -           1         
un1_Mac_SubOps_muladd_0[15:0]                         conv_SYN_MULT_ADD_1_8_8_16_0_1     dataa[0]      In      -         2.361       -         
un1_Mac_SubOps_muladd_0[15:0]                         conv_SYN_MULT_ADD_1_8_8_16_0_1     result[0]     Out     3.966     6.327       -         
result_0[0]                                           Net                                -             -       0.935     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNINCCH_8     cycloneive_lcell_comb              datab         In      -         7.262       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNINCCH_8     cycloneive_lcell_comb              combout       Out     0.443     7.705       -         
un3_Mac_SubOps_a[0]                                   Net                                -             -       0.326     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIREL91      cycloneive_lcell_comb              datab         In      -         8.031       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIREL91      cycloneive_lcell_comb              cout          Out     0.509     8.540       -         
un1_result_c_sip_0_carry_0                            Net                                -             -       0.000     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIOVAJ2      cycloneive_lcell_comb              cin           In      -         8.540       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIOVAJ2      cycloneive_lcell_comb              cout          Out     0.066     8.606       -         
un1_result_c_sip_0_carry_1                            Net                                -             -       0.000     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNINI0T3      cycloneive_lcell_comb              cin           In      -         8.606       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNINI0T3      cycloneive_lcell_comb              cout          Out     0.066     8.672       -         
un1_result_c_sip_0_carry_2                            Net                                -             -       0.000     -           1         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIO7M65      cycloneive_lcell_comb              cin           In      -         8.672       -         
window_inst._l0\.Mac_SubOps\[0\]2lto3_x_RNIO7M65      cycloneive_lcell_comb              combout       Out     0.000     8.672       -         
un1_result_c_sip_0_add3                               Net                                -             -       0.652     -           1         
result_RNI40VTD[3]                                    cycloneive_lcell_comb              datab         In      -         9.324       -         
result_RNI40VTD[3]                                    cycloneive_lcell_comb              cout          Out     0.509     9.833       -         
un1_result_c_sip_carry_3                              Net                                -             -       0.000     -           1         
result_RNI1NLLK[4]                                    cycloneive_lcell_comb              cin           In      -         9.833       -         
result_RNI1NLLK[4]                                    cycloneive_lcell_comb              cout          Out     0.066     9.899       -         
un1_result_c_sip_carry_4                              Net                                -             -       0.000     -           1         
result_RNIRV2NS[5]                                    cycloneive_lcell_comb              cin           In      -         9.899       -         
result_RNIRV2NS[5]                                    cycloneive_lcell_comb              cout          Out     0.066     9.965       -         
un1_result_c_sip_carry_5                              Net                                -             -       0.000     -           1         
result_RNIBK7261[6]                                   cycloneive_lcell_comb              cin           In      -         9.965       -         
result_RNIBK7261[6]                                   cycloneive_lcell_comb              cout          Out     0.066     10.031      -         
un1_result_c_sip_carry_6                              Net                                -             -       0.000     -           1         
result_RNIJM3NG1[7]                                   cycloneive_lcell_comb              cin           In      -         10.031      -         
result_RNIJM3NG1[7]                                   cycloneive_lcell_comb              cout          Out     0.066     10.097      -         
un1_result_c_sip_carry_7                              Net                                -             -       0.000     -           1         
result_RNIJ6CTR1[7]                                   cycloneive_lcell_comb              cin           In      -         10.097      -         
result_RNIJ6CTR1[7]                                   cycloneive_lcell_comb              cout          Out     0.066     10.163      -         
un1_result_c_sip_carry_8                              Net                                -             -       0.000     -           1         
result_RNIQ8BS72[9]                                   cycloneive_lcell_comb              cin           In      -         10.163      -         
result_RNIQ8BS72[9]                                   cycloneive_lcell_comb              cout          Out     0.066     10.229      -         
un1_result_c_sip_carry_9                              Net                                -             -       0.000     -           1         
result_RNIGHSDK2[10]                                  cycloneive_lcell_comb              cin           In      -         10.229      -         
result_RNIGHSDK2[10]                                  cycloneive_lcell_comb              cout          Out     0.066     10.295      -         
un1_result_c_sip_carry_10                             Net                                -             -       0.000     -           1         
result_RNIM10I13[11]                                  cycloneive_lcell_comb              cin           In      -         10.295      -         
result_RNIM10I13[11]                                  cycloneive_lcell_comb              cout          Out     0.066     10.361      -         
un1_result_c_sip_carry_11                             Net                                -             -       0.000     -           1         
result_RNIDQL8F3[12]                                  cycloneive_lcell_comb              cin           In      -         10.361      -         
result_RNIDQL8F3[12]                                  cycloneive_lcell_comb              cout          Out     0.066     10.427      -         
un1_result_c_sip_carry_12                             Net                                -             -       0.000     -           1         
result_RNIMSTHT3[13]                                  cycloneive_lcell_comb              cin           In      -         10.427      -         
result_RNIMSTHT3[13]                                  cycloneive_lcell_comb              cout          Out     0.066     10.493      -         
un1_result_c_sip_carry_13                             Net                                -             -       0.000     -           1         
result_RNII9ODC4[14]                                  cycloneive_lcell_comb              cin           In      -         10.493      -         
result_RNII9ODC4[14]                                  cycloneive_lcell_comb              cout          Out     0.066     10.559      -         
un1_result_c_sip_carry_14                             Net                                -             -       0.000     -           1         
result_RNI225SR4[15]                                  cycloneive_lcell_comb              cin           In      -         10.559      -         
result_RNI225SR4[15]                                  cycloneive_lcell_comb              cout          Out     0.066     10.625      -         
un1_result_c_sip_carry_15                             Net                                -             -       0.000     -           1         
result_RNIGQNBB5[16]                                  cycloneive_lcell_comb              cin           In      -         10.625      -         
result_RNIGQNBB5[16]                                  cycloneive_lcell_comb              cout          Out     0.066     10.691      -         
un1_result_c_sip_carry_16                             Net                                -             -       0.000     -           1         
result_RNITJGSQ5[17]                                  cycloneive_lcell_comb              cin           In      -         10.691      -         
result_RNITJGSQ5[17]                                  cycloneive_lcell_comb              cout          Out     0.066     10.757      -         
un1_result_c_sip_carry_17                             Net                                -             -       0.000     -           1         
result_RNIAFFEA6[18]                                  cycloneive_lcell_comb              cin           In      -         10.757      -         
result_RNIAFFEA6[18]                                  cycloneive_lcell_comb              cout          Out     0.066     10.823      -         
un1_result_c_sip_carry_18                             Net                                -             -       0.000     -           1         
result_RNIODK1Q6[19]                                  cycloneive_lcell_comb              cin           In      -         10.823      -         
result_RNIODK1Q6[19]                                  cycloneive_lcell_comb              cout          Out     0.066     10.889      -         
un1_result_c_sip_carry_19                             Net                                -             -       0.000     -           1         
result_RNIV70M97[20]                                  cycloneive_lcell_comb              cin           In      -         10.889      -         
result_RNIV70M97[20]                                  cycloneive_lcell_comb              cout          Out     0.066     10.955      -         
un1_result_c_sip_carry_20                             Net                                -             -       0.000     -           1         
result_RNI0VIBP7[21]                                  cycloneive_lcell_comb              cin           In      -         10.955      -         
result_RNI0VIBP7[21]                                  cycloneive_lcell_comb              cout          Out     0.066     11.021      -         
un1_result_c_sip_carry_21                             Net                                -             -       0.000     -           1         
result_RNISJC298[22]                                  cycloneive_lcell_comb              cin           In      -         11.021      -         
result_RNISJC298[22]                                  cycloneive_lcell_comb              cout          Out     0.066     11.087      -         
un1_result_c_sip_carry_22                             Net                                -             -       0.000     -           1         
result_RNIK7DQO8[23]                                  cycloneive_lcell_comb              cin           In      -         11.087      -         
result_RNIK7DQO8[23]                                  cycloneive_lcell_comb              cout          Out     0.066     11.153      -         
un1_result_c_sip_carry_23                             Net                                -             -       0.000     -           1         
result_RNI9RKJ89[24]                                  cycloneive_lcell_comb              cin           In      -         11.153      -         
result_RNI9RKJ89[24]                                  cycloneive_lcell_comb              cout          Out     0.066     11.219      -         
un1_result_c_sip_carry_24                             Net                                -             -       0.000     -           1         
result_RNISF3EO9[25]                                  cycloneive_lcell_comb              cin           In      -         11.219      -         
result_RNISF3EO9[25]                                  cycloneive_lcell_comb              cout          Out     0.066     11.285      -         
un1_result_c_sip_carry_25                             Net                                -             -       0.000     -           1         
result_RNIE6P98A[26]                                  cycloneive_lcell_comb              cin           In      -         11.285      -         
result_RNIE6P98A[26]                                  cycloneive_lcell_comb              cout          Out     0.066     11.351      -         
un1_result_c_sip_carry_26                             Net                                -             -       0.000     -           1         
result_RNI00M6OA[27]                                  cycloneive_lcell_comb              cin           In      -         11.351      -         
result_RNI00M6OA[27]                                  cycloneive_lcell_comb              cout          Out     0.066     11.417      -         
un1_result_c_sip_carry_27                             Net                                -             -       0.000     -           1         
result_RNIJTP48B[28]                                  cycloneive_lcell_comb              cin           In      -         11.417      -         
result_RNIJTP48B[28]                                  cycloneive_lcell_comb              cout          Out     0.066     11.483      -         
un1_result_c_sip_carry_28                             Net                                -             -       0.000     -           1         
result_RNI8054OB[29]                                  cycloneive_lcell_comb              cin           In      -         11.483      -         
result_RNI8054OB[29]                                  cycloneive_lcell_comb              cout          Out     0.066     11.549      -         
un1_result_c_sip_carry_29                             Net                                -             -       0.000     -           1         
result_RNIN0O48C[30]                                  cycloneive_lcell_comb              cin           In      -         11.549      -         
result_RNIN0O48C[30]                                  cycloneive_lcell_comb              cout          Out     0.066     11.615      -         
un1_result_c_sip_carry_30                             Net                                -             -       0.000     -           1         
result_RNO[31]                                        cycloneive_lcell_comb              cin           In      -         11.615      -         
result_RNO[31]                                        cycloneive_lcell_comb              combout       Out     0.000     11.615      -         
un1_result_c_sip_add31                                Net                                -             -       0.000     -           1         
result[31]                                            dffeas                             d             In      -         11.615      -         
===============================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 11.088 is 8.088(72.9%) logic and 3.000(27.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                           Arrival          
Instance                          Reference     Type                             Pin        Net                      Time        Slack
                                  Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------
window_inst.shift_buffer_s1_0     System        synplicity_altsyncram_RAM_RW     q_a[0]     shift_buffer_s1_1[0]     0.000       9.626
window_inst.shift_buffer_s1_0     System        synplicity_altsyncram_RAM_RW     q_a[0]     shift_buffer_s1_1[0]     0.000       9.626
window_inst.shift_buffer_s1_0     System        synplicity_altsyncram_RAM_RW     q_a[1]     shift_buffer_s1_1[1]     0.000       9.626
window_inst.shift_buffer_s1_0     System        synplicity_altsyncram_RAM_RW     q_a[1]     shift_buffer_s1_1[1]     0.000       9.626
window_inst.shift_buffer_s1_0     System        synplicity_altsyncram_RAM_RW     q_a[2]     shift_buffer_s1_1[2]     0.000       9.626
window_inst.shift_buffer_s1_0     System        synplicity_altsyncram_RAM_RW     q_a[2]     shift_buffer_s1_1[2]     0.000       9.626
window_inst.shift_buffer_s1_0     System        synplicity_altsyncram_RAM_RW     q_a[3]     shift_buffer_s1_1[3]     0.000       9.626
window_inst.shift_buffer_s1_0     System        synplicity_altsyncram_RAM_RW     q_a[3]     shift_buffer_s1_1[3]     0.000       9.626
window_inst.shift_buffer_s1_0     System        synplicity_altsyncram_RAM_RW     q_a[4]     shift_buffer_s1_1[4]     0.000       9.626
window_inst.shift_buffer_s1_0     System        synplicity_altsyncram_RAM_RW     q_a[4]     shift_buffer_s1_1[4]     0.000       9.626
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                  Required          
Instance                                  Reference     Type       Pin     Net                      Time         Slack
                                          Clock                                                                       
----------------------------------------------------------------------------------------------------------------------
window_inst.shift_buffer_s1\[1\][0]       System        dffeas     d       shift_buffer_s1_1[0]     9.952        9.626
window_inst.shift_buffer_s1\[1\][1]       System        dffeas     d       shift_buffer_s1_1[1]     9.952        9.626
window_inst.shift_buffer_s1\[1\][2]       System        dffeas     d       shift_buffer_s1_1[2]     9.952        9.626
window_inst.shift_buffer_s1\[1\][3]       System        dffeas     d       shift_buffer_s1_1[3]     9.952        9.626
window_inst.shift_buffer_s1\[1\][4]       System        dffeas     d       shift_buffer_s1_1[4]     9.952        9.626
window_inst.shift_buffer_s1\[1\][5]       System        dffeas     d       shift_buffer_s1_1[5]     9.952        9.626
window_inst.shift_buffer_s1\[1\][6]       System        dffeas     d       shift_buffer_s1_1[6]     9.952        9.626
window_inst.shift_buffer_s1\[1\][7]       System        dffeas     d       shift_buffer_s1_1[7]     9.952        9.626
window_inst.shift_buffer_s1\[225\][0]     System        dffeas     d       shift_buffer_s1[0]       9.952        9.626
window_inst.shift_buffer_s1\[225\][1]     System        dffeas     d       shift_buffer_s1[1]       9.952        9.626
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.425
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.952

    - Propagation time:                      0.326
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.626

    Number of logic level(s):                0
    Starting point:                          window_inst.shift_buffer_s1_0 / q_a[0]
    Ending point:                            window_inst.shift_buffer_s1\[1\][0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            conv|clock [rising] on pin clk

Instance / Net                                                           Pin        Pin               Arrival     No. of    
Name                                    Type                             Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
window_inst.shift_buffer_s1_0           synplicity_altsyncram_RAM_RW     q_a[0]     Out     0.000     0.000       -         
shift_buffer_s1_1[0]                    Net                              -          -       0.326     -           1         
window_inst.shift_buffer_s1\[1\][0]     dffeas                           d          In      -         0.326       -         
============================================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 151MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 151MB)

##### START OF AREA REPORT #####[
Design view:work.conv(verilog)
Selecting part EP4CE6E22A7
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.

Total combinational functions 402 of 6272 ( 6%)
Logic element usage by number of inputs
		  4 input functions 	 94
		  3 input functions 	 69
		  <=2 input functions 	 239
Logic elements by mode
		  normal mode            255
		  arithmetic mode        147
Total registers 665 of 6272 (10%)
I/O pins 201 of 180 (112%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP.Simple_Multipliers_9_bit: 1
DSP Blocks:     1  (1 nine-bit DSP elements).
DSP Utilization: 6.67% of available 15 blocks (30 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             647
Sload:           16
Sclr:            0
Total ESB:      4352 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 31MB peak: 151MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Wed Apr 17 12:36:25 2024

###########################################################]
