#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Tue Nov 25 07:16:50 2014
# Process ID: 1464
# Log file: C:/fpga_ember/fpga_co/gw/ep/projector_test_build.runs/impl_1/projector_test_build_top.vdi
# Journal file: C:/fpga_ember/fpga_co/gw/ep/projector_test_build.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source projector_test_build_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1016.230 ; gain = 481.117
Finished Parsing XDC File [c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc] for cell 'system_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc] for cell 'system_i/clk_wiz_1/inst'
Parsing XDC File [c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Parsing XDC File [c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc] for cell 'system_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc] for cell 'system_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_i/rst_clk_wiz_1_100M'
Parsing XDC File [C:/fpga_ember/fpga_co/gw/par/projector_test_build_top.xdc]
Finished Parsing XDC File [C:/fpga_ember/fpga_co/gw/par/projector_test_build_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
Generating merged BMM file for the design top 'projector_test_build_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 102 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 22 instances

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1028.027 ; gain = 846.082
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 1028.027 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18339b656

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.719 . Memory (MB): peak = 1028.027 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-10] Eliminated 299 cells.
Phase 2 Constant Propagation | Checksum: 186177dd5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1028.027 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2260 unconnected nets.
INFO: [Opt 31-11] Eliminated 5465 unconnected cells.
Phase 3 Sweep | Checksum: ead3797e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1028.027 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ead3797e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1028.027 ; gain = 0.000
Implement Debug Cores | Checksum: 18e4de8ef
Logic Optimization | Checksum: 18e4de8ef

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: ead3797e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.766 . Memory (MB): peak = 1028.027 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 27 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 54
Ending Power Optimization Task | Checksum: 1fb1590b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1155.438 ; gain = 127.410
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1155.438 ; gain = 127.410
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1155.438 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1155.438 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1155.438 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 80a10f30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.516 . Memory (MB): peak = 1155.438 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 80a10f30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.563 . Memory (MB): peak = 1155.438 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 80a10f30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.563 . Memory (MB): peak = 1155.438 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: a5cf887e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1155.438 ; gain = 0.000
Phase 1.1.4 Build Shapes/ HD Config | Checksum: a5cf887e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1155.438 ; gain = 0.000

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: 6dc727dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1155.438 ; gain = 0.000

Phase 1.1.5.2 Implementation Feasibility check
Phase 1.1.5.2 Implementation Feasibility check | Checksum: 6dc727dc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1155.438 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: 6dc727dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1155.438 ; gain = 0.000
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fa6053f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1155.438 ; gain = 0.000

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design

Phase 1.1.6.1.1 Build Clock Data
Phase 1.1.6.1.1 Build Clock Data | Checksum: 136f4595b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1155.438 ; gain = 0.000
Phase 1.1.6.1 Place Init Design | Checksum: 1a47a9c6b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1155.438 ; gain = 0.000
Phase 1.1.6 Build Placer Netlist Model | Checksum: 1a47a9c6b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1155.438 ; gain = 0.000

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 1a47a9c6b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1155.438 ; gain = 0.000
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 1a47a9c6b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1155.438 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 1a47a9c6b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1155.438 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a47a9c6b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1155.438 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16533f91c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1155.438 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16533f91c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1155.438 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d9d5b627

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1155.438 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14b76f747

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1155.438 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 13dca750d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 1155.438 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 103932cef

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1155.438 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 103932cef

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1155.438 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 103932cef

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1155.438 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1166bae5f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1155.438 ; gain = 0.000

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.828. For the most accurate timing information please run report_timing.
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 186ca9a22

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 1155.438 ; gain = 0.000
Phase 4.2 Post Placement Optimization | Checksum: 186ca9a22

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 1155.438 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 186ca9a22

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 1155.438 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 186ca9a22

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 1155.438 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 186ca9a22

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 1155.438 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1a0f4bcf4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 1155.438 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a0f4bcf4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 1155.438 ; gain = 0.000
Ending Placer Task | Checksum: b35ceb8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 1155.438 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1155.438 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.969 . Memory (MB): peak = 1155.438 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1155.438 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f439602f

Time (s): cpu = 00:01:17 ; elapsed = 00:01:05 . Memory (MB): peak = 1349.762 ; gain = 194.324

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f439602f

Time (s): cpu = 00:01:17 ; elapsed = 00:01:06 . Memory (MB): peak = 1349.762 ; gain = 194.324
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 4ba995b4

Time (s): cpu = 00:01:22 ; elapsed = 00:01:09 . Memory (MB): peak = 1384.047 ; gain = 228.609
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.12   | TNS=0      | WHS=-0.251 | THS=-361   |

Phase 2 Router Initialization | Checksum: 4ba995b4

Time (s): cpu = 00:01:24 ; elapsed = 00:01:11 . Memory (MB): peak = 1384.047 ; gain = 228.609

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 181a548ea

Time (s): cpu = 00:01:31 ; elapsed = 00:01:14 . Memory (MB): peak = 1388.820 ; gain = 233.383

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1148
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: d65d8ef2

Time (s): cpu = 00:01:38 ; elapsed = 00:01:18 . Memory (MB): peak = 1388.820 ; gain = 233.383
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.96   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 150cbd1e6

Time (s): cpu = 00:01:38 ; elapsed = 00:01:18 . Memory (MB): peak = 1388.820 ; gain = 233.383
Phase 4 Rip-up And Reroute | Checksum: 150cbd1e6

Time (s): cpu = 00:01:38 ; elapsed = 00:01:18 . Memory (MB): peak = 1388.820 ; gain = 233.383

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 150cbd1e6

Time (s): cpu = 00:01:39 ; elapsed = 00:01:19 . Memory (MB): peak = 1388.820 ; gain = 233.383
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.97   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 150cbd1e6

Time (s): cpu = 00:01:39 ; elapsed = 00:01:19 . Memory (MB): peak = 1388.820 ; gain = 233.383

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 150cbd1e6

Time (s): cpu = 00:01:39 ; elapsed = 00:01:19 . Memory (MB): peak = 1388.820 ; gain = 233.383

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 150cbd1e6

Time (s): cpu = 00:01:40 ; elapsed = 00:01:20 . Memory (MB): peak = 1388.820 ; gain = 233.383
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.97   | TNS=0      | WHS=0.073  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 150cbd1e6

Time (s): cpu = 00:01:40 ; elapsed = 00:01:20 . Memory (MB): peak = 1388.820 ; gain = 233.383

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.671419 %
  Global Horizontal Routing Utilization  = 0.841617 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 150cbd1e6

Time (s): cpu = 00:01:40 ; elapsed = 00:01:20 . Memory (MB): peak = 1388.820 ; gain = 233.383

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 150cbd1e6

Time (s): cpu = 00:01:40 ; elapsed = 00:01:20 . Memory (MB): peak = 1388.820 ; gain = 233.383

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 16e828641

Time (s): cpu = 00:01:41 ; elapsed = 00:01:20 . Memory (MB): peak = 1388.820 ; gain = 233.383

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.97   | TNS=0      | WHS=0.073  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 16e828641

Time (s): cpu = 00:01:42 ; elapsed = 00:01:21 . Memory (MB): peak = 1388.820 ; gain = 233.383
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 16e828641

Time (s): cpu = 00:00:00 ; elapsed = 00:01:21 . Memory (MB): peak = 1388.820 ; gain = 233.383

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:01:21 . Memory (MB): peak = 1388.820 ; gain = 233.383
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:23 . Memory (MB): peak = 1388.820 ; gain = 233.383
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1388.820 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/fpga_ember/fpga_co/gw/ep/projector_test_build.runs/impl_1/projector_test_build_top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 11 Warnings, 6 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'projector_test_build_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./projector_test_build_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/fpga_ember/fpga_co/gw/ep/projector_test_build.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Nov 25 07:20:35 2014. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 1768.758 ; gain = 346.461
INFO: [Common 17-206] Exiting Vivado at Tue Nov 25 07:20:36 2014...
