# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../counter.v" \
"../../../../../instr_dcd.v" \
"../../../../../pwm_gen.v" \
"../../../../../regs.v" \
"../../../../../spi_bridge.v" \
"../../../../../top.v" \
"../../../../PWM.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
