// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module omp_reconstruction_atom_selection_Pipeline_atom_loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_0_address0,
        A_0_ce0,
        A_0_q0,
        A_1_address0,
        A_1_ce0,
        A_1_q0,
        A_2_address0,
        A_2_ce0,
        A_2_q0,
        A_3_address0,
        A_3_ce0,
        A_3_q0,
        A_4_address0,
        A_4_ce0,
        A_4_q0,
        A_5_address0,
        A_5_ce0,
        A_5_q0,
        A_6_address0,
        A_6_ce0,
        A_6_q0,
        A_7_address0,
        A_7_ce0,
        A_7_q0,
        A_8_address0,
        A_8_ce0,
        A_8_q0,
        A_9_address0,
        A_9_ce0,
        A_9_q0,
        A_10_address0,
        A_10_ce0,
        A_10_q0,
        A_11_address0,
        A_11_ce0,
        A_11_q0,
        A_12_address0,
        A_12_ce0,
        A_12_q0,
        A_13_address0,
        A_13_ce0,
        A_13_q0,
        A_14_address0,
        A_14_ce0,
        A_14_q0,
        A_15_address0,
        A_15_ce0,
        A_15_q0,
        A_16_address0,
        A_16_ce0,
        A_16_q0,
        A_17_address0,
        A_17_ce0,
        A_17_q0,
        A_18_address0,
        A_18_ce0,
        A_18_q0,
        A_19_address0,
        A_19_ce0,
        A_19_q0,
        A_20_address0,
        A_20_ce0,
        A_20_q0,
        A_21_address0,
        A_21_ce0,
        A_21_q0,
        A_22_address0,
        A_22_ce0,
        A_22_q0,
        A_23_address0,
        A_23_ce0,
        A_23_q0,
        A_24_address0,
        A_24_ce0,
        A_24_q0,
        A_25_address0,
        A_25_ce0,
        A_25_q0,
        A_26_address0,
        A_26_ce0,
        A_26_q0,
        A_27_address0,
        A_27_ce0,
        A_27_q0,
        A_28_address0,
        A_28_ce0,
        A_28_q0,
        A_29_address0,
        A_29_ce0,
        A_29_q0,
        A_30_address0,
        A_30_ce0,
        A_30_q0,
        A_31_address0,
        A_31_ce0,
        A_31_q0,
        A_32_address0,
        A_32_ce0,
        A_32_q0,
        A_33_address0,
        A_33_ce0,
        A_33_q0,
        A_34_address0,
        A_34_ce0,
        A_34_q0,
        A_35_address0,
        A_35_ce0,
        A_35_q0,
        A_36_address0,
        A_36_ce0,
        A_36_q0,
        A_37_address0,
        A_37_ce0,
        A_37_q0,
        A_38_address0,
        A_38_ce0,
        A_38_q0,
        A_39_address0,
        A_39_ce0,
        A_39_q0,
        A_40_address0,
        A_40_ce0,
        A_40_q0,
        A_41_address0,
        A_41_ce0,
        A_41_q0,
        A_42_address0,
        A_42_ce0,
        A_42_q0,
        A_43_address0,
        A_43_ce0,
        A_43_q0,
        A_44_address0,
        A_44_ce0,
        A_44_q0,
        A_45_address0,
        A_45_ce0,
        A_45_q0,
        A_46_address0,
        A_46_ce0,
        A_46_q0,
        A_47_address0,
        A_47_ce0,
        A_47_q0,
        r_0_val1,
        r_1_val2,
        r_2_val3,
        r_3_val4,
        r_4_val5,
        r_5_val6,
        r_6_val7,
        r_7_val8,
        r_8_val9,
        r_9_val10,
        r_10_val11,
        r_11_val12,
        r_12_val13,
        r_13_val14,
        r_14_val15,
        r_15_val16,
        r_16_val17,
        r_17_val18,
        r_18_val19,
        r_19_val20,
        r_20_val21,
        r_21_val22,
        r_22_val23,
        r_23_val24,
        r_24_val25,
        r_25_val26,
        r_26_val27,
        r_27_val28,
        r_28_val29,
        r_29_val30,
        r_30_val31,
        r_31_val32,
        r_32_val33,
        r_33_val34,
        r_34_val35,
        r_35_val36,
        r_36_val37,
        r_37_val38,
        r_38_val39,
        r_39_val40,
        r_40_val41,
        r_41_val42,
        r_42_val43,
        r_43_val44,
        r_44_val45,
        r_45_val46,
        r_46_val47,
        r_47_val48,
        idx_out,
        idx_out_ap_vld,
        grp_dot_product_M_fu_2152_p_din1,
        grp_dot_product_M_fu_2152_p_din2,
        grp_dot_product_M_fu_2152_p_din3,
        grp_dot_product_M_fu_2152_p_din4,
        grp_dot_product_M_fu_2152_p_din5,
        grp_dot_product_M_fu_2152_p_din6,
        grp_dot_product_M_fu_2152_p_din7,
        grp_dot_product_M_fu_2152_p_din8,
        grp_dot_product_M_fu_2152_p_din9,
        grp_dot_product_M_fu_2152_p_din10,
        grp_dot_product_M_fu_2152_p_din11,
        grp_dot_product_M_fu_2152_p_din12,
        grp_dot_product_M_fu_2152_p_din13,
        grp_dot_product_M_fu_2152_p_din14,
        grp_dot_product_M_fu_2152_p_din15,
        grp_dot_product_M_fu_2152_p_din16,
        grp_dot_product_M_fu_2152_p_din17,
        grp_dot_product_M_fu_2152_p_din18,
        grp_dot_product_M_fu_2152_p_din19,
        grp_dot_product_M_fu_2152_p_din20,
        grp_dot_product_M_fu_2152_p_din21,
        grp_dot_product_M_fu_2152_p_din22,
        grp_dot_product_M_fu_2152_p_din23,
        grp_dot_product_M_fu_2152_p_din24,
        grp_dot_product_M_fu_2152_p_din25,
        grp_dot_product_M_fu_2152_p_din26,
        grp_dot_product_M_fu_2152_p_din27,
        grp_dot_product_M_fu_2152_p_din28,
        grp_dot_product_M_fu_2152_p_din29,
        grp_dot_product_M_fu_2152_p_din30,
        grp_dot_product_M_fu_2152_p_din31,
        grp_dot_product_M_fu_2152_p_din32,
        grp_dot_product_M_fu_2152_p_din33,
        grp_dot_product_M_fu_2152_p_din34,
        grp_dot_product_M_fu_2152_p_din35,
        grp_dot_product_M_fu_2152_p_din36,
        grp_dot_product_M_fu_2152_p_din37,
        grp_dot_product_M_fu_2152_p_din38,
        grp_dot_product_M_fu_2152_p_din39,
        grp_dot_product_M_fu_2152_p_din40,
        grp_dot_product_M_fu_2152_p_din41,
        grp_dot_product_M_fu_2152_p_din42,
        grp_dot_product_M_fu_2152_p_din43,
        grp_dot_product_M_fu_2152_p_din44,
        grp_dot_product_M_fu_2152_p_din45,
        grp_dot_product_M_fu_2152_p_din46,
        grp_dot_product_M_fu_2152_p_din47,
        grp_dot_product_M_fu_2152_p_din48,
        grp_dot_product_M_fu_2152_p_din49,
        grp_dot_product_M_fu_2152_p_din50,
        grp_dot_product_M_fu_2152_p_din51,
        grp_dot_product_M_fu_2152_p_din52,
        grp_dot_product_M_fu_2152_p_din53,
        grp_dot_product_M_fu_2152_p_din54,
        grp_dot_product_M_fu_2152_p_din55,
        grp_dot_product_M_fu_2152_p_din56,
        grp_dot_product_M_fu_2152_p_din57,
        grp_dot_product_M_fu_2152_p_din58,
        grp_dot_product_M_fu_2152_p_din59,
        grp_dot_product_M_fu_2152_p_din60,
        grp_dot_product_M_fu_2152_p_din61,
        grp_dot_product_M_fu_2152_p_din62,
        grp_dot_product_M_fu_2152_p_din63,
        grp_dot_product_M_fu_2152_p_din64,
        grp_dot_product_M_fu_2152_p_din65,
        grp_dot_product_M_fu_2152_p_din66,
        grp_dot_product_M_fu_2152_p_din67,
        grp_dot_product_M_fu_2152_p_din68,
        grp_dot_product_M_fu_2152_p_din69,
        grp_dot_product_M_fu_2152_p_din70,
        grp_dot_product_M_fu_2152_p_din71,
        grp_dot_product_M_fu_2152_p_din72,
        grp_dot_product_M_fu_2152_p_din73,
        grp_dot_product_M_fu_2152_p_din74,
        grp_dot_product_M_fu_2152_p_din75,
        grp_dot_product_M_fu_2152_p_din76,
        grp_dot_product_M_fu_2152_p_din77,
        grp_dot_product_M_fu_2152_p_din78,
        grp_dot_product_M_fu_2152_p_din79,
        grp_dot_product_M_fu_2152_p_din80,
        grp_dot_product_M_fu_2152_p_din81,
        grp_dot_product_M_fu_2152_p_din82,
        grp_dot_product_M_fu_2152_p_din83,
        grp_dot_product_M_fu_2152_p_din84,
        grp_dot_product_M_fu_2152_p_din85,
        grp_dot_product_M_fu_2152_p_din86,
        grp_dot_product_M_fu_2152_p_din87,
        grp_dot_product_M_fu_2152_p_din88,
        grp_dot_product_M_fu_2152_p_din89,
        grp_dot_product_M_fu_2152_p_din90,
        grp_dot_product_M_fu_2152_p_din91,
        grp_dot_product_M_fu_2152_p_din92,
        grp_dot_product_M_fu_2152_p_din93,
        grp_dot_product_M_fu_2152_p_din94,
        grp_dot_product_M_fu_2152_p_din95,
        grp_dot_product_M_fu_2152_p_din96,
        grp_dot_product_M_fu_2152_p_dout0,
        grp_dot_product_M_fu_2152_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] A_0_address0;
output   A_0_ce0;
input  [31:0] A_0_q0;
output  [6:0] A_1_address0;
output   A_1_ce0;
input  [31:0] A_1_q0;
output  [6:0] A_2_address0;
output   A_2_ce0;
input  [31:0] A_2_q0;
output  [6:0] A_3_address0;
output   A_3_ce0;
input  [31:0] A_3_q0;
output  [6:0] A_4_address0;
output   A_4_ce0;
input  [31:0] A_4_q0;
output  [6:0] A_5_address0;
output   A_5_ce0;
input  [31:0] A_5_q0;
output  [6:0] A_6_address0;
output   A_6_ce0;
input  [31:0] A_6_q0;
output  [6:0] A_7_address0;
output   A_7_ce0;
input  [31:0] A_7_q0;
output  [6:0] A_8_address0;
output   A_8_ce0;
input  [31:0] A_8_q0;
output  [6:0] A_9_address0;
output   A_9_ce0;
input  [31:0] A_9_q0;
output  [6:0] A_10_address0;
output   A_10_ce0;
input  [31:0] A_10_q0;
output  [6:0] A_11_address0;
output   A_11_ce0;
input  [31:0] A_11_q0;
output  [6:0] A_12_address0;
output   A_12_ce0;
input  [31:0] A_12_q0;
output  [6:0] A_13_address0;
output   A_13_ce0;
input  [31:0] A_13_q0;
output  [6:0] A_14_address0;
output   A_14_ce0;
input  [31:0] A_14_q0;
output  [6:0] A_15_address0;
output   A_15_ce0;
input  [31:0] A_15_q0;
output  [6:0] A_16_address0;
output   A_16_ce0;
input  [31:0] A_16_q0;
output  [6:0] A_17_address0;
output   A_17_ce0;
input  [31:0] A_17_q0;
output  [6:0] A_18_address0;
output   A_18_ce0;
input  [31:0] A_18_q0;
output  [6:0] A_19_address0;
output   A_19_ce0;
input  [31:0] A_19_q0;
output  [6:0] A_20_address0;
output   A_20_ce0;
input  [31:0] A_20_q0;
output  [6:0] A_21_address0;
output   A_21_ce0;
input  [31:0] A_21_q0;
output  [6:0] A_22_address0;
output   A_22_ce0;
input  [31:0] A_22_q0;
output  [6:0] A_23_address0;
output   A_23_ce0;
input  [31:0] A_23_q0;
output  [6:0] A_24_address0;
output   A_24_ce0;
input  [31:0] A_24_q0;
output  [6:0] A_25_address0;
output   A_25_ce0;
input  [31:0] A_25_q0;
output  [6:0] A_26_address0;
output   A_26_ce0;
input  [31:0] A_26_q0;
output  [6:0] A_27_address0;
output   A_27_ce0;
input  [31:0] A_27_q0;
output  [6:0] A_28_address0;
output   A_28_ce0;
input  [31:0] A_28_q0;
output  [6:0] A_29_address0;
output   A_29_ce0;
input  [31:0] A_29_q0;
output  [6:0] A_30_address0;
output   A_30_ce0;
input  [31:0] A_30_q0;
output  [6:0] A_31_address0;
output   A_31_ce0;
input  [31:0] A_31_q0;
output  [6:0] A_32_address0;
output   A_32_ce0;
input  [31:0] A_32_q0;
output  [6:0] A_33_address0;
output   A_33_ce0;
input  [31:0] A_33_q0;
output  [6:0] A_34_address0;
output   A_34_ce0;
input  [31:0] A_34_q0;
output  [6:0] A_35_address0;
output   A_35_ce0;
input  [31:0] A_35_q0;
output  [6:0] A_36_address0;
output   A_36_ce0;
input  [31:0] A_36_q0;
output  [6:0] A_37_address0;
output   A_37_ce0;
input  [31:0] A_37_q0;
output  [6:0] A_38_address0;
output   A_38_ce0;
input  [31:0] A_38_q0;
output  [6:0] A_39_address0;
output   A_39_ce0;
input  [31:0] A_39_q0;
output  [6:0] A_40_address0;
output   A_40_ce0;
input  [31:0] A_40_q0;
output  [6:0] A_41_address0;
output   A_41_ce0;
input  [31:0] A_41_q0;
output  [6:0] A_42_address0;
output   A_42_ce0;
input  [31:0] A_42_q0;
output  [6:0] A_43_address0;
output   A_43_ce0;
input  [31:0] A_43_q0;
output  [6:0] A_44_address0;
output   A_44_ce0;
input  [31:0] A_44_q0;
output  [6:0] A_45_address0;
output   A_45_ce0;
input  [31:0] A_45_q0;
output  [6:0] A_46_address0;
output   A_46_ce0;
input  [31:0] A_46_q0;
output  [6:0] A_47_address0;
output   A_47_ce0;
input  [31:0] A_47_q0;
input  [31:0] r_0_val1;
input  [31:0] r_1_val2;
input  [31:0] r_2_val3;
input  [31:0] r_3_val4;
input  [31:0] r_4_val5;
input  [31:0] r_5_val6;
input  [31:0] r_6_val7;
input  [31:0] r_7_val8;
input  [31:0] r_8_val9;
input  [31:0] r_9_val10;
input  [31:0] r_10_val11;
input  [31:0] r_11_val12;
input  [31:0] r_12_val13;
input  [31:0] r_13_val14;
input  [31:0] r_14_val15;
input  [31:0] r_15_val16;
input  [31:0] r_16_val17;
input  [31:0] r_17_val18;
input  [31:0] r_18_val19;
input  [31:0] r_19_val20;
input  [31:0] r_20_val21;
input  [31:0] r_21_val22;
input  [31:0] r_22_val23;
input  [31:0] r_23_val24;
input  [31:0] r_24_val25;
input  [31:0] r_25_val26;
input  [31:0] r_26_val27;
input  [31:0] r_27_val28;
input  [31:0] r_28_val29;
input  [31:0] r_29_val30;
input  [31:0] r_30_val31;
input  [31:0] r_31_val32;
input  [31:0] r_32_val33;
input  [31:0] r_33_val34;
input  [31:0] r_34_val35;
input  [31:0] r_35_val36;
input  [31:0] r_36_val37;
input  [31:0] r_37_val38;
input  [31:0] r_38_val39;
input  [31:0] r_39_val40;
input  [31:0] r_40_val41;
input  [31:0] r_41_val42;
input  [31:0] r_42_val43;
input  [31:0] r_43_val44;
input  [31:0] r_44_val45;
input  [31:0] r_45_val46;
input  [31:0] r_46_val47;
input  [31:0] r_47_val48;
output  [31:0] idx_out;
output   idx_out_ap_vld;
output  [31:0] grp_dot_product_M_fu_2152_p_din1;
output  [31:0] grp_dot_product_M_fu_2152_p_din2;
output  [31:0] grp_dot_product_M_fu_2152_p_din3;
output  [31:0] grp_dot_product_M_fu_2152_p_din4;
output  [31:0] grp_dot_product_M_fu_2152_p_din5;
output  [31:0] grp_dot_product_M_fu_2152_p_din6;
output  [31:0] grp_dot_product_M_fu_2152_p_din7;
output  [31:0] grp_dot_product_M_fu_2152_p_din8;
output  [31:0] grp_dot_product_M_fu_2152_p_din9;
output  [31:0] grp_dot_product_M_fu_2152_p_din10;
output  [31:0] grp_dot_product_M_fu_2152_p_din11;
output  [31:0] grp_dot_product_M_fu_2152_p_din12;
output  [31:0] grp_dot_product_M_fu_2152_p_din13;
output  [31:0] grp_dot_product_M_fu_2152_p_din14;
output  [31:0] grp_dot_product_M_fu_2152_p_din15;
output  [31:0] grp_dot_product_M_fu_2152_p_din16;
output  [31:0] grp_dot_product_M_fu_2152_p_din17;
output  [31:0] grp_dot_product_M_fu_2152_p_din18;
output  [31:0] grp_dot_product_M_fu_2152_p_din19;
output  [31:0] grp_dot_product_M_fu_2152_p_din20;
output  [31:0] grp_dot_product_M_fu_2152_p_din21;
output  [31:0] grp_dot_product_M_fu_2152_p_din22;
output  [31:0] grp_dot_product_M_fu_2152_p_din23;
output  [31:0] grp_dot_product_M_fu_2152_p_din24;
output  [31:0] grp_dot_product_M_fu_2152_p_din25;
output  [31:0] grp_dot_product_M_fu_2152_p_din26;
output  [31:0] grp_dot_product_M_fu_2152_p_din27;
output  [31:0] grp_dot_product_M_fu_2152_p_din28;
output  [31:0] grp_dot_product_M_fu_2152_p_din29;
output  [31:0] grp_dot_product_M_fu_2152_p_din30;
output  [31:0] grp_dot_product_M_fu_2152_p_din31;
output  [31:0] grp_dot_product_M_fu_2152_p_din32;
output  [31:0] grp_dot_product_M_fu_2152_p_din33;
output  [31:0] grp_dot_product_M_fu_2152_p_din34;
output  [31:0] grp_dot_product_M_fu_2152_p_din35;
output  [31:0] grp_dot_product_M_fu_2152_p_din36;
output  [31:0] grp_dot_product_M_fu_2152_p_din37;
output  [31:0] grp_dot_product_M_fu_2152_p_din38;
output  [31:0] grp_dot_product_M_fu_2152_p_din39;
output  [31:0] grp_dot_product_M_fu_2152_p_din40;
output  [31:0] grp_dot_product_M_fu_2152_p_din41;
output  [31:0] grp_dot_product_M_fu_2152_p_din42;
output  [31:0] grp_dot_product_M_fu_2152_p_din43;
output  [31:0] grp_dot_product_M_fu_2152_p_din44;
output  [31:0] grp_dot_product_M_fu_2152_p_din45;
output  [31:0] grp_dot_product_M_fu_2152_p_din46;
output  [31:0] grp_dot_product_M_fu_2152_p_din47;
output  [31:0] grp_dot_product_M_fu_2152_p_din48;
output  [31:0] grp_dot_product_M_fu_2152_p_din49;
output  [31:0] grp_dot_product_M_fu_2152_p_din50;
output  [31:0] grp_dot_product_M_fu_2152_p_din51;
output  [31:0] grp_dot_product_M_fu_2152_p_din52;
output  [31:0] grp_dot_product_M_fu_2152_p_din53;
output  [31:0] grp_dot_product_M_fu_2152_p_din54;
output  [31:0] grp_dot_product_M_fu_2152_p_din55;
output  [31:0] grp_dot_product_M_fu_2152_p_din56;
output  [31:0] grp_dot_product_M_fu_2152_p_din57;
output  [31:0] grp_dot_product_M_fu_2152_p_din58;
output  [31:0] grp_dot_product_M_fu_2152_p_din59;
output  [31:0] grp_dot_product_M_fu_2152_p_din60;
output  [31:0] grp_dot_product_M_fu_2152_p_din61;
output  [31:0] grp_dot_product_M_fu_2152_p_din62;
output  [31:0] grp_dot_product_M_fu_2152_p_din63;
output  [31:0] grp_dot_product_M_fu_2152_p_din64;
output  [31:0] grp_dot_product_M_fu_2152_p_din65;
output  [31:0] grp_dot_product_M_fu_2152_p_din66;
output  [31:0] grp_dot_product_M_fu_2152_p_din67;
output  [31:0] grp_dot_product_M_fu_2152_p_din68;
output  [31:0] grp_dot_product_M_fu_2152_p_din69;
output  [31:0] grp_dot_product_M_fu_2152_p_din70;
output  [31:0] grp_dot_product_M_fu_2152_p_din71;
output  [31:0] grp_dot_product_M_fu_2152_p_din72;
output  [31:0] grp_dot_product_M_fu_2152_p_din73;
output  [31:0] grp_dot_product_M_fu_2152_p_din74;
output  [31:0] grp_dot_product_M_fu_2152_p_din75;
output  [31:0] grp_dot_product_M_fu_2152_p_din76;
output  [31:0] grp_dot_product_M_fu_2152_p_din77;
output  [31:0] grp_dot_product_M_fu_2152_p_din78;
output  [31:0] grp_dot_product_M_fu_2152_p_din79;
output  [31:0] grp_dot_product_M_fu_2152_p_din80;
output  [31:0] grp_dot_product_M_fu_2152_p_din81;
output  [31:0] grp_dot_product_M_fu_2152_p_din82;
output  [31:0] grp_dot_product_M_fu_2152_p_din83;
output  [31:0] grp_dot_product_M_fu_2152_p_din84;
output  [31:0] grp_dot_product_M_fu_2152_p_din85;
output  [31:0] grp_dot_product_M_fu_2152_p_din86;
output  [31:0] grp_dot_product_M_fu_2152_p_din87;
output  [31:0] grp_dot_product_M_fu_2152_p_din88;
output  [31:0] grp_dot_product_M_fu_2152_p_din89;
output  [31:0] grp_dot_product_M_fu_2152_p_din90;
output  [31:0] grp_dot_product_M_fu_2152_p_din91;
output  [31:0] grp_dot_product_M_fu_2152_p_din92;
output  [31:0] grp_dot_product_M_fu_2152_p_din93;
output  [31:0] grp_dot_product_M_fu_2152_p_din94;
output  [31:0] grp_dot_product_M_fu_2152_p_din95;
output  [31:0] grp_dot_product_M_fu_2152_p_din96;
input  [31:0] grp_dot_product_M_fu_2152_p_dout0;
output   grp_dot_product_M_fu_2152_p_ce;

reg ap_idle;
reg A_0_ce0;
reg A_1_ce0;
reg A_2_ce0;
reg A_3_ce0;
reg A_4_ce0;
reg A_5_ce0;
reg A_6_ce0;
reg A_7_ce0;
reg A_8_ce0;
reg A_9_ce0;
reg A_10_ce0;
reg A_11_ce0;
reg A_12_ce0;
reg A_13_ce0;
reg A_14_ce0;
reg A_15_ce0;
reg A_16_ce0;
reg A_17_ce0;
reg A_18_ce0;
reg A_19_ce0;
reg A_20_ce0;
reg A_21_ce0;
reg A_22_ce0;
reg A_23_ce0;
reg A_24_ce0;
reg A_25_ce0;
reg A_26_ce0;
reg A_27_ce0;
reg A_28_ce0;
reg A_29_ce0;
reg A_30_ce0;
reg A_31_ce0;
reg A_32_ce0;
reg A_33_ce0;
reg A_34_ce0;
reg A_35_ce0;
reg A_36_ce0;
reg A_37_ce0;
reg A_38_ce0;
reg A_39_ce0;
reg A_40_ce0;
reg A_41_ce0;
reg A_42_ce0;
reg A_43_ce0;
reg A_44_ce0;
reg A_45_ce0;
reg A_46_ce0;
reg A_47_ce0;
reg idx_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_enable_reg_pp0_iter67;
reg    ap_enable_reg_pp0_iter68;
reg    ap_enable_reg_pp0_iter69;
reg    ap_enable_reg_pp0_iter70;
reg    ap_enable_reg_pp0_iter71;
reg    ap_enable_reg_pp0_iter72;
reg    ap_enable_reg_pp0_iter73;
reg    ap_enable_reg_pp0_iter74;
reg    ap_enable_reg_pp0_iter75;
reg    ap_enable_reg_pp0_iter76;
reg    ap_enable_reg_pp0_iter77;
reg    ap_enable_reg_pp0_iter78;
reg    ap_enable_reg_pp0_iter79;
reg    ap_enable_reg_pp0_iter80;
reg    ap_enable_reg_pp0_iter81;
reg    ap_enable_reg_pp0_iter82;
reg    ap_enable_reg_pp0_iter83;
reg    ap_enable_reg_pp0_iter84;
reg    ap_enable_reg_pp0_iter85;
reg    ap_enable_reg_pp0_iter86;
reg    ap_enable_reg_pp0_iter87;
reg    ap_enable_reg_pp0_iter88;
reg    ap_enable_reg_pp0_iter89;
reg    ap_enable_reg_pp0_iter90;
reg    ap_enable_reg_pp0_iter91;
reg    ap_enable_reg_pp0_iter92;
reg    ap_enable_reg_pp0_iter93;
reg    ap_enable_reg_pp0_iter94;
reg    ap_enable_reg_pp0_iter95;
reg    ap_enable_reg_pp0_iter96;
reg    ap_enable_reg_pp0_iter97;
reg    ap_enable_reg_pp0_iter98;
reg    ap_enable_reg_pp0_iter99;
reg    ap_enable_reg_pp0_iter100;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_state43_pp0_stage0_iter42;
wire    ap_block_state44_pp0_stage0_iter43;
wire    ap_block_state45_pp0_stage0_iter44;
wire    ap_block_state46_pp0_stage0_iter45;
wire    ap_block_state47_pp0_stage0_iter46;
wire    ap_block_state48_pp0_stage0_iter47;
wire    ap_block_state49_pp0_stage0_iter48;
wire    ap_block_state50_pp0_stage0_iter49;
wire    ap_block_state51_pp0_stage0_iter50;
wire    ap_block_state52_pp0_stage0_iter51;
wire    ap_block_state53_pp0_stage0_iter52;
wire    ap_block_state54_pp0_stage0_iter53;
wire    ap_block_state55_pp0_stage0_iter54;
wire    ap_block_state56_pp0_stage0_iter55;
wire    ap_block_state57_pp0_stage0_iter56;
wire    ap_block_state58_pp0_stage0_iter57;
wire    ap_block_state59_pp0_stage0_iter58;
wire    ap_block_state60_pp0_stage0_iter59;
wire    ap_block_state61_pp0_stage0_iter60;
wire    ap_block_state62_pp0_stage0_iter61;
wire    ap_block_state63_pp0_stage0_iter62;
wire    ap_block_state64_pp0_stage0_iter63;
wire    ap_block_state65_pp0_stage0_iter64;
wire    ap_block_state66_pp0_stage0_iter65;
wire    ap_block_state67_pp0_stage0_iter66;
wire    ap_block_state68_pp0_stage0_iter67;
wire    ap_block_state69_pp0_stage0_iter68;
wire    ap_block_state70_pp0_stage0_iter69;
wire    ap_block_state71_pp0_stage0_iter70;
wire    ap_block_state72_pp0_stage0_iter71;
wire    ap_block_state73_pp0_stage0_iter72;
wire    ap_block_state74_pp0_stage0_iter73;
wire    ap_block_state75_pp0_stage0_iter74;
wire    ap_block_state76_pp0_stage0_iter75;
wire    ap_block_state77_pp0_stage0_iter76;
wire    ap_block_state78_pp0_stage0_iter77;
wire    ap_block_state79_pp0_stage0_iter78;
wire    ap_block_state80_pp0_stage0_iter79;
wire    ap_block_state81_pp0_stage0_iter80;
wire    ap_block_state82_pp0_stage0_iter81;
wire    ap_block_state83_pp0_stage0_iter82;
wire    ap_block_state84_pp0_stage0_iter83;
wire    ap_block_state85_pp0_stage0_iter84;
wire    ap_block_state86_pp0_stage0_iter85;
wire    ap_block_state87_pp0_stage0_iter86;
wire    ap_block_state88_pp0_stage0_iter87;
wire    ap_block_state89_pp0_stage0_iter88;
wire    ap_block_state90_pp0_stage0_iter89;
wire    ap_block_state91_pp0_stage0_iter90;
wire    ap_block_state92_pp0_stage0_iter91;
wire    ap_block_state93_pp0_stage0_iter92;
wire    ap_block_state94_pp0_stage0_iter93;
wire    ap_block_state95_pp0_stage0_iter94;
wire    ap_block_state96_pp0_stage0_iter95;
wire    ap_block_state97_pp0_stage0_iter96;
wire    ap_block_state98_pp0_stage0_iter97;
wire    ap_block_state99_pp0_stage0_iter98;
wire    ap_block_state100_pp0_stage0_iter99;
wire    ap_block_state101_pp0_stage0_iter100;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln28_fu_1341_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln28_reg_1816;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter1_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter2_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter3_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter4_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter5_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter6_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter7_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter8_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter9_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter10_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter11_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter12_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter13_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter14_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter15_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter16_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter17_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter18_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter19_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter20_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter21_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter22_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter23_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter24_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter25_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter26_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter27_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter28_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter29_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter30_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter31_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter32_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter33_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter34_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter35_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter36_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter37_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter38_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter39_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter40_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter41_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter42_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter43_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter44_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter45_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter46_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter47_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter48_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter49_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter50_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter51_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter52_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter53_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter54_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter55_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter56_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter57_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter58_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter59_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter60_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter61_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter62_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter63_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter64_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter65_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter66_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter67_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter68_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter69_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter70_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter71_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter72_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter73_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter74_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter75_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter76_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter77_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter78_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter79_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter80_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter81_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter82_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter83_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter84_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter85_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter86_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter87_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter88_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter89_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter90_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter91_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter92_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter93_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter94_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter95_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter96_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter97_reg;
reg   [0:0] icmp_ln28_reg_1816_pp0_iter98_reg;
wire   [6:0] trunc_ln42_2_fu_1405_p1;
reg   [6:0] trunc_ln42_2_reg_2060;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter1_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter2_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter3_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter4_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter5_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter6_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter7_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter8_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter9_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter10_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter11_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter12_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter13_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter14_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter15_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter16_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter17_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter18_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter19_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter20_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter21_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter22_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter23_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter24_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter25_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter26_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter27_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter28_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter29_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter30_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter31_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter32_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter33_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter34_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter35_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter36_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter37_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter38_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter39_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter40_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter41_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter42_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter43_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter44_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter45_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter46_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter47_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter48_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter49_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter50_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter51_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter52_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter53_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter54_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter55_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter56_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter57_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter58_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter59_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter60_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter61_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter62_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter63_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter64_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter65_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter66_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter67_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter68_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter69_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter70_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter71_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter72_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter73_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter74_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter75_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter76_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter77_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter78_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter79_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter80_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter81_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter82_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter83_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter84_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter85_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter86_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter87_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter88_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter89_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter90_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter91_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter92_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter93_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter94_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter95_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter96_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter97_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter98_reg;
reg   [6:0] trunc_ln42_2_reg_2060_pp0_iter99_reg;
reg   [31:0] dot_reg_2305;
reg    grp_dot_product_M_fu_1171_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call102;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call102;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call102;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call102;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call102;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call102;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call102;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call102;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call102;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call102;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call102;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call102;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call102;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call102;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call102;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call102;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call102;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call102;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call102;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call102;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call102;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call102;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call102;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call102;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call102;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call102;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call102;
wire    ap_block_state28_pp0_stage0_iter27_ignore_call102;
wire    ap_block_state29_pp0_stage0_iter28_ignore_call102;
wire    ap_block_state30_pp0_stage0_iter29_ignore_call102;
wire    ap_block_state31_pp0_stage0_iter30_ignore_call102;
wire    ap_block_state32_pp0_stage0_iter31_ignore_call102;
wire    ap_block_state33_pp0_stage0_iter32_ignore_call102;
wire    ap_block_state34_pp0_stage0_iter33_ignore_call102;
wire    ap_block_state35_pp0_stage0_iter34_ignore_call102;
wire    ap_block_state36_pp0_stage0_iter35_ignore_call102;
wire    ap_block_state37_pp0_stage0_iter36_ignore_call102;
wire    ap_block_state38_pp0_stage0_iter37_ignore_call102;
wire    ap_block_state39_pp0_stage0_iter38_ignore_call102;
wire    ap_block_state40_pp0_stage0_iter39_ignore_call102;
wire    ap_block_state41_pp0_stage0_iter40_ignore_call102;
wire    ap_block_state42_pp0_stage0_iter41_ignore_call102;
wire    ap_block_state43_pp0_stage0_iter42_ignore_call102;
wire    ap_block_state44_pp0_stage0_iter43_ignore_call102;
wire    ap_block_state45_pp0_stage0_iter44_ignore_call102;
wire    ap_block_state46_pp0_stage0_iter45_ignore_call102;
wire    ap_block_state47_pp0_stage0_iter46_ignore_call102;
wire    ap_block_state48_pp0_stage0_iter47_ignore_call102;
wire    ap_block_state49_pp0_stage0_iter48_ignore_call102;
wire    ap_block_state50_pp0_stage0_iter49_ignore_call102;
wire    ap_block_state51_pp0_stage0_iter50_ignore_call102;
wire    ap_block_state52_pp0_stage0_iter51_ignore_call102;
wire    ap_block_state53_pp0_stage0_iter52_ignore_call102;
wire    ap_block_state54_pp0_stage0_iter53_ignore_call102;
wire    ap_block_state55_pp0_stage0_iter54_ignore_call102;
wire    ap_block_state56_pp0_stage0_iter55_ignore_call102;
wire    ap_block_state57_pp0_stage0_iter56_ignore_call102;
wire    ap_block_state58_pp0_stage0_iter57_ignore_call102;
wire    ap_block_state59_pp0_stage0_iter58_ignore_call102;
wire    ap_block_state60_pp0_stage0_iter59_ignore_call102;
wire    ap_block_state61_pp0_stage0_iter60_ignore_call102;
wire    ap_block_state62_pp0_stage0_iter61_ignore_call102;
wire    ap_block_state63_pp0_stage0_iter62_ignore_call102;
wire    ap_block_state64_pp0_stage0_iter63_ignore_call102;
wire    ap_block_state65_pp0_stage0_iter64_ignore_call102;
wire    ap_block_state66_pp0_stage0_iter65_ignore_call102;
wire    ap_block_state67_pp0_stage0_iter66_ignore_call102;
wire    ap_block_state68_pp0_stage0_iter67_ignore_call102;
wire    ap_block_state69_pp0_stage0_iter68_ignore_call102;
wire    ap_block_state70_pp0_stage0_iter69_ignore_call102;
wire    ap_block_state71_pp0_stage0_iter70_ignore_call102;
wire    ap_block_state72_pp0_stage0_iter71_ignore_call102;
wire    ap_block_state73_pp0_stage0_iter72_ignore_call102;
wire    ap_block_state74_pp0_stage0_iter73_ignore_call102;
wire    ap_block_state75_pp0_stage0_iter74_ignore_call102;
wire    ap_block_state76_pp0_stage0_iter75_ignore_call102;
wire    ap_block_state77_pp0_stage0_iter76_ignore_call102;
wire    ap_block_state78_pp0_stage0_iter77_ignore_call102;
wire    ap_block_state79_pp0_stage0_iter78_ignore_call102;
wire    ap_block_state80_pp0_stage0_iter79_ignore_call102;
wire    ap_block_state81_pp0_stage0_iter80_ignore_call102;
wire    ap_block_state82_pp0_stage0_iter81_ignore_call102;
wire    ap_block_state83_pp0_stage0_iter82_ignore_call102;
wire    ap_block_state84_pp0_stage0_iter83_ignore_call102;
wire    ap_block_state85_pp0_stage0_iter84_ignore_call102;
wire    ap_block_state86_pp0_stage0_iter85_ignore_call102;
wire    ap_block_state87_pp0_stage0_iter86_ignore_call102;
wire    ap_block_state88_pp0_stage0_iter87_ignore_call102;
wire    ap_block_state89_pp0_stage0_iter88_ignore_call102;
wire    ap_block_state90_pp0_stage0_iter89_ignore_call102;
wire    ap_block_state91_pp0_stage0_iter90_ignore_call102;
wire    ap_block_state92_pp0_stage0_iter91_ignore_call102;
wire    ap_block_state93_pp0_stage0_iter92_ignore_call102;
wire    ap_block_state94_pp0_stage0_iter93_ignore_call102;
wire    ap_block_state95_pp0_stage0_iter94_ignore_call102;
wire    ap_block_state96_pp0_stage0_iter95_ignore_call102;
wire    ap_block_state97_pp0_stage0_iter96_ignore_call102;
wire    ap_block_state98_pp0_stage0_iter97_ignore_call102;
wire    ap_block_state99_pp0_stage0_iter98_ignore_call102;
wire    ap_block_state100_pp0_stage0_iter99_ignore_call102;
wire    ap_block_state101_pp0_stage0_iter100_ignore_call102;
wire    ap_block_pp0_stage0_11001_ignoreCallOp310;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln28_fu_1353_p1;
reg   [31:0] idx_fu_240;
wire   [31:0] idx_4_fu_1524_p3;
wire    ap_loop_init;
reg   [31:0] max_val_fu_244;
wire   [31:0] max_val_2_fu_1532_p3;
reg   [7:0] idx_1_fu_248;
wire   [7:0] add_ln28_fu_1347_p2;
reg   [7:0] ap_sig_allocacmp_j;
wire    ap_block_pp0_stage0_01001;
wire   [31:0] abs_val_fu_1440_p1;
wire   [31:0] data_fu_1421_p1;
wire   [30:0] trunc_ln342_fu_1424_p1;
wire   [31:0] t_fu_1432_p3;
wire   [31:0] bitcast_ln42_fu_1455_p1;
wire   [7:0] tmp_2_fu_1445_p4;
wire   [22:0] trunc_ln42_fu_1428_p1;
wire   [0:0] icmp_ln42_1_fu_1479_p2;
wire   [0:0] icmp_ln42_fu_1473_p2;
wire   [7:0] tmp_3_fu_1459_p4;
wire   [22:0] trunc_ln42_1_fu_1469_p1;
wire   [0:0] icmp_ln42_3_fu_1497_p2;
wire   [0:0] icmp_ln42_2_fu_1491_p2;
wire   [0:0] tmp_4_fu_1319_p2;
wire   [0:0] or_ln42_fu_1485_p2;
wire   [0:0] and_ln42_fu_1509_p2;
wire   [0:0] or_ln42_1_fu_1503_p2;
wire   [0:0] and_ln42_1_fu_1515_p2;
wire   [31:0] zext_ln42_fu_1521_p1;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg    ap_loop_exit_ready_pp0_iter46_reg;
reg    ap_loop_exit_ready_pp0_iter47_reg;
reg    ap_loop_exit_ready_pp0_iter48_reg;
reg    ap_loop_exit_ready_pp0_iter49_reg;
reg    ap_loop_exit_ready_pp0_iter50_reg;
reg    ap_loop_exit_ready_pp0_iter51_reg;
reg    ap_loop_exit_ready_pp0_iter52_reg;
reg    ap_loop_exit_ready_pp0_iter53_reg;
reg    ap_loop_exit_ready_pp0_iter54_reg;
reg    ap_loop_exit_ready_pp0_iter55_reg;
reg    ap_loop_exit_ready_pp0_iter56_reg;
reg    ap_loop_exit_ready_pp0_iter57_reg;
reg    ap_loop_exit_ready_pp0_iter58_reg;
reg    ap_loop_exit_ready_pp0_iter59_reg;
reg    ap_loop_exit_ready_pp0_iter60_reg;
reg    ap_loop_exit_ready_pp0_iter61_reg;
reg    ap_loop_exit_ready_pp0_iter62_reg;
reg    ap_loop_exit_ready_pp0_iter63_reg;
reg    ap_loop_exit_ready_pp0_iter64_reg;
reg    ap_loop_exit_ready_pp0_iter65_reg;
reg    ap_loop_exit_ready_pp0_iter66_reg;
reg    ap_loop_exit_ready_pp0_iter67_reg;
reg    ap_loop_exit_ready_pp0_iter68_reg;
reg    ap_loop_exit_ready_pp0_iter69_reg;
reg    ap_loop_exit_ready_pp0_iter70_reg;
reg    ap_loop_exit_ready_pp0_iter71_reg;
reg    ap_loop_exit_ready_pp0_iter72_reg;
reg    ap_loop_exit_ready_pp0_iter73_reg;
reg    ap_loop_exit_ready_pp0_iter74_reg;
reg    ap_loop_exit_ready_pp0_iter75_reg;
reg    ap_loop_exit_ready_pp0_iter76_reg;
reg    ap_loop_exit_ready_pp0_iter77_reg;
reg    ap_loop_exit_ready_pp0_iter78_reg;
reg    ap_loop_exit_ready_pp0_iter79_reg;
reg    ap_loop_exit_ready_pp0_iter80_reg;
reg    ap_loop_exit_ready_pp0_iter81_reg;
reg    ap_loop_exit_ready_pp0_iter82_reg;
reg    ap_loop_exit_ready_pp0_iter83_reg;
reg    ap_loop_exit_ready_pp0_iter84_reg;
reg    ap_loop_exit_ready_pp0_iter85_reg;
reg    ap_loop_exit_ready_pp0_iter86_reg;
reg    ap_loop_exit_ready_pp0_iter87_reg;
reg    ap_loop_exit_ready_pp0_iter88_reg;
reg    ap_loop_exit_ready_pp0_iter89_reg;
reg    ap_loop_exit_ready_pp0_iter90_reg;
reg    ap_loop_exit_ready_pp0_iter91_reg;
reg    ap_loop_exit_ready_pp0_iter92_reg;
reg    ap_loop_exit_ready_pp0_iter93_reg;
reg    ap_loop_exit_ready_pp0_iter94_reg;
reg    ap_loop_exit_ready_pp0_iter95_reg;
reg    ap_loop_exit_ready_pp0_iter96_reg;
reg    ap_loop_exit_ready_pp0_iter97_reg;
reg    ap_loop_exit_ready_pp0_iter98_reg;
reg    ap_loop_exit_ready_pp0_iter99_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_enable_reg_pp0_iter67 = 1'b0;
#0 ap_enable_reg_pp0_iter68 = 1'b0;
#0 ap_enable_reg_pp0_iter69 = 1'b0;
#0 ap_enable_reg_pp0_iter70 = 1'b0;
#0 ap_enable_reg_pp0_iter71 = 1'b0;
#0 ap_enable_reg_pp0_iter72 = 1'b0;
#0 ap_enable_reg_pp0_iter73 = 1'b0;
#0 ap_enable_reg_pp0_iter74 = 1'b0;
#0 ap_enable_reg_pp0_iter75 = 1'b0;
#0 ap_enable_reg_pp0_iter76 = 1'b0;
#0 ap_enable_reg_pp0_iter77 = 1'b0;
#0 ap_enable_reg_pp0_iter78 = 1'b0;
#0 ap_enable_reg_pp0_iter79 = 1'b0;
#0 ap_enable_reg_pp0_iter80 = 1'b0;
#0 ap_enable_reg_pp0_iter81 = 1'b0;
#0 ap_enable_reg_pp0_iter82 = 1'b0;
#0 ap_enable_reg_pp0_iter83 = 1'b0;
#0 ap_enable_reg_pp0_iter84 = 1'b0;
#0 ap_enable_reg_pp0_iter85 = 1'b0;
#0 ap_enable_reg_pp0_iter86 = 1'b0;
#0 ap_enable_reg_pp0_iter87 = 1'b0;
#0 ap_enable_reg_pp0_iter88 = 1'b0;
#0 ap_enable_reg_pp0_iter89 = 1'b0;
#0 ap_enable_reg_pp0_iter90 = 1'b0;
#0 ap_enable_reg_pp0_iter91 = 1'b0;
#0 ap_enable_reg_pp0_iter92 = 1'b0;
#0 ap_enable_reg_pp0_iter93 = 1'b0;
#0 ap_enable_reg_pp0_iter94 = 1'b0;
#0 ap_enable_reg_pp0_iter95 = 1'b0;
#0 ap_enable_reg_pp0_iter96 = 1'b0;
#0 ap_enable_reg_pp0_iter97 = 1'b0;
#0 ap_enable_reg_pp0_iter98 = 1'b0;
#0 ap_enable_reg_pp0_iter99 = 1'b0;
#0 ap_enable_reg_pp0_iter100 = 1'b0;
#0 ap_done_reg = 1'b0;
end

omp_reconstruction_fcmp_32ns_32ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_1_no_dsp_1_U248(
    .din0(abs_val_fu_1440_p1),
    .din1(max_val_fu_244),
    .opcode(5'd2),
    .dout(tmp_4_fu_1319_p2)
);

omp_reconstruction_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter99_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter100 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter100 <= ap_enable_reg_pp0_iter99;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter67 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter68 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter69 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter70 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter71 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter72 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter73 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter73 <= ap_enable_reg_pp0_iter72;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter74 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter74 <= ap_enable_reg_pp0_iter73;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter75 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter75 <= ap_enable_reg_pp0_iter74;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter76 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter76 <= ap_enable_reg_pp0_iter75;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter77 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter77 <= ap_enable_reg_pp0_iter76;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter78 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter78 <= ap_enable_reg_pp0_iter77;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter79 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter79 <= ap_enable_reg_pp0_iter78;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter80 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter80 <= ap_enable_reg_pp0_iter79;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter81 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter81 <= ap_enable_reg_pp0_iter80;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter82 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter82 <= ap_enable_reg_pp0_iter81;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter83 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter83 <= ap_enable_reg_pp0_iter82;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter84 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter84 <= ap_enable_reg_pp0_iter83;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter85 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter85 <= ap_enable_reg_pp0_iter84;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter86 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter86 <= ap_enable_reg_pp0_iter85;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter87 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter87 <= ap_enable_reg_pp0_iter86;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter88 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter88 <= ap_enable_reg_pp0_iter87;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter89 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter89 <= ap_enable_reg_pp0_iter88;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter90 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter90 <= ap_enable_reg_pp0_iter89;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter91 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter91 <= ap_enable_reg_pp0_iter90;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter92 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter92 <= ap_enable_reg_pp0_iter91;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter93 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter93 <= ap_enable_reg_pp0_iter92;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter94 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter94 <= ap_enable_reg_pp0_iter93;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter95 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter95 <= ap_enable_reg_pp0_iter94;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter96 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter96 <= ap_enable_reg_pp0_iter95;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter97 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter97 <= ap_enable_reg_pp0_iter96;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter98 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter98 <= ap_enable_reg_pp0_iter97;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter99 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter99 <= ap_enable_reg_pp0_iter98;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln28_fu_1341_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_1_fu_248 <= add_ln28_fu_1347_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_1_fu_248 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            idx_fu_240 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter100 == 1'b1)) begin
            idx_fu_240 <= idx_4_fu_1524_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_val_fu_244 <= 32'd3212836864;
        end else if ((ap_enable_reg_pp0_iter100 == 1'b1)) begin
            max_val_fu_244 <= max_val_2_fu_1532_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
        ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
        ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
        ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
        ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
        ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
        ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
        ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
        ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
        ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
        ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
        ap_loop_exit_ready_pp0_iter58_reg <= ap_loop_exit_ready_pp0_iter57_reg;
        ap_loop_exit_ready_pp0_iter59_reg <= ap_loop_exit_ready_pp0_iter58_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter60_reg <= ap_loop_exit_ready_pp0_iter59_reg;
        ap_loop_exit_ready_pp0_iter61_reg <= ap_loop_exit_ready_pp0_iter60_reg;
        ap_loop_exit_ready_pp0_iter62_reg <= ap_loop_exit_ready_pp0_iter61_reg;
        ap_loop_exit_ready_pp0_iter63_reg <= ap_loop_exit_ready_pp0_iter62_reg;
        ap_loop_exit_ready_pp0_iter64_reg <= ap_loop_exit_ready_pp0_iter63_reg;
        ap_loop_exit_ready_pp0_iter65_reg <= ap_loop_exit_ready_pp0_iter64_reg;
        ap_loop_exit_ready_pp0_iter66_reg <= ap_loop_exit_ready_pp0_iter65_reg;
        ap_loop_exit_ready_pp0_iter67_reg <= ap_loop_exit_ready_pp0_iter66_reg;
        ap_loop_exit_ready_pp0_iter68_reg <= ap_loop_exit_ready_pp0_iter67_reg;
        ap_loop_exit_ready_pp0_iter69_reg <= ap_loop_exit_ready_pp0_iter68_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter70_reg <= ap_loop_exit_ready_pp0_iter69_reg;
        ap_loop_exit_ready_pp0_iter71_reg <= ap_loop_exit_ready_pp0_iter70_reg;
        ap_loop_exit_ready_pp0_iter72_reg <= ap_loop_exit_ready_pp0_iter71_reg;
        ap_loop_exit_ready_pp0_iter73_reg <= ap_loop_exit_ready_pp0_iter72_reg;
        ap_loop_exit_ready_pp0_iter74_reg <= ap_loop_exit_ready_pp0_iter73_reg;
        ap_loop_exit_ready_pp0_iter75_reg <= ap_loop_exit_ready_pp0_iter74_reg;
        ap_loop_exit_ready_pp0_iter76_reg <= ap_loop_exit_ready_pp0_iter75_reg;
        ap_loop_exit_ready_pp0_iter77_reg <= ap_loop_exit_ready_pp0_iter76_reg;
        ap_loop_exit_ready_pp0_iter78_reg <= ap_loop_exit_ready_pp0_iter77_reg;
        ap_loop_exit_ready_pp0_iter79_reg <= ap_loop_exit_ready_pp0_iter78_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter80_reg <= ap_loop_exit_ready_pp0_iter79_reg;
        ap_loop_exit_ready_pp0_iter81_reg <= ap_loop_exit_ready_pp0_iter80_reg;
        ap_loop_exit_ready_pp0_iter82_reg <= ap_loop_exit_ready_pp0_iter81_reg;
        ap_loop_exit_ready_pp0_iter83_reg <= ap_loop_exit_ready_pp0_iter82_reg;
        ap_loop_exit_ready_pp0_iter84_reg <= ap_loop_exit_ready_pp0_iter83_reg;
        ap_loop_exit_ready_pp0_iter85_reg <= ap_loop_exit_ready_pp0_iter84_reg;
        ap_loop_exit_ready_pp0_iter86_reg <= ap_loop_exit_ready_pp0_iter85_reg;
        ap_loop_exit_ready_pp0_iter87_reg <= ap_loop_exit_ready_pp0_iter86_reg;
        ap_loop_exit_ready_pp0_iter88_reg <= ap_loop_exit_ready_pp0_iter87_reg;
        ap_loop_exit_ready_pp0_iter89_reg <= ap_loop_exit_ready_pp0_iter88_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter90_reg <= ap_loop_exit_ready_pp0_iter89_reg;
        ap_loop_exit_ready_pp0_iter91_reg <= ap_loop_exit_ready_pp0_iter90_reg;
        ap_loop_exit_ready_pp0_iter92_reg <= ap_loop_exit_ready_pp0_iter91_reg;
        ap_loop_exit_ready_pp0_iter93_reg <= ap_loop_exit_ready_pp0_iter92_reg;
        ap_loop_exit_ready_pp0_iter94_reg <= ap_loop_exit_ready_pp0_iter93_reg;
        ap_loop_exit_ready_pp0_iter95_reg <= ap_loop_exit_ready_pp0_iter94_reg;
        ap_loop_exit_ready_pp0_iter96_reg <= ap_loop_exit_ready_pp0_iter95_reg;
        ap_loop_exit_ready_pp0_iter97_reg <= ap_loop_exit_ready_pp0_iter96_reg;
        ap_loop_exit_ready_pp0_iter98_reg <= ap_loop_exit_ready_pp0_iter97_reg;
        ap_loop_exit_ready_pp0_iter99_reg <= ap_loop_exit_ready_pp0_iter98_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln28_reg_1816_pp0_iter10_reg <= icmp_ln28_reg_1816_pp0_iter9_reg;
        icmp_ln28_reg_1816_pp0_iter11_reg <= icmp_ln28_reg_1816_pp0_iter10_reg;
        icmp_ln28_reg_1816_pp0_iter12_reg <= icmp_ln28_reg_1816_pp0_iter11_reg;
        icmp_ln28_reg_1816_pp0_iter13_reg <= icmp_ln28_reg_1816_pp0_iter12_reg;
        icmp_ln28_reg_1816_pp0_iter14_reg <= icmp_ln28_reg_1816_pp0_iter13_reg;
        icmp_ln28_reg_1816_pp0_iter15_reg <= icmp_ln28_reg_1816_pp0_iter14_reg;
        icmp_ln28_reg_1816_pp0_iter16_reg <= icmp_ln28_reg_1816_pp0_iter15_reg;
        icmp_ln28_reg_1816_pp0_iter17_reg <= icmp_ln28_reg_1816_pp0_iter16_reg;
        icmp_ln28_reg_1816_pp0_iter18_reg <= icmp_ln28_reg_1816_pp0_iter17_reg;
        icmp_ln28_reg_1816_pp0_iter19_reg <= icmp_ln28_reg_1816_pp0_iter18_reg;
        icmp_ln28_reg_1816_pp0_iter20_reg <= icmp_ln28_reg_1816_pp0_iter19_reg;
        icmp_ln28_reg_1816_pp0_iter21_reg <= icmp_ln28_reg_1816_pp0_iter20_reg;
        icmp_ln28_reg_1816_pp0_iter22_reg <= icmp_ln28_reg_1816_pp0_iter21_reg;
        icmp_ln28_reg_1816_pp0_iter23_reg <= icmp_ln28_reg_1816_pp0_iter22_reg;
        icmp_ln28_reg_1816_pp0_iter24_reg <= icmp_ln28_reg_1816_pp0_iter23_reg;
        icmp_ln28_reg_1816_pp0_iter25_reg <= icmp_ln28_reg_1816_pp0_iter24_reg;
        icmp_ln28_reg_1816_pp0_iter26_reg <= icmp_ln28_reg_1816_pp0_iter25_reg;
        icmp_ln28_reg_1816_pp0_iter27_reg <= icmp_ln28_reg_1816_pp0_iter26_reg;
        icmp_ln28_reg_1816_pp0_iter28_reg <= icmp_ln28_reg_1816_pp0_iter27_reg;
        icmp_ln28_reg_1816_pp0_iter29_reg <= icmp_ln28_reg_1816_pp0_iter28_reg;
        icmp_ln28_reg_1816_pp0_iter2_reg <= icmp_ln28_reg_1816_pp0_iter1_reg;
        icmp_ln28_reg_1816_pp0_iter30_reg <= icmp_ln28_reg_1816_pp0_iter29_reg;
        icmp_ln28_reg_1816_pp0_iter31_reg <= icmp_ln28_reg_1816_pp0_iter30_reg;
        icmp_ln28_reg_1816_pp0_iter32_reg <= icmp_ln28_reg_1816_pp0_iter31_reg;
        icmp_ln28_reg_1816_pp0_iter33_reg <= icmp_ln28_reg_1816_pp0_iter32_reg;
        icmp_ln28_reg_1816_pp0_iter34_reg <= icmp_ln28_reg_1816_pp0_iter33_reg;
        icmp_ln28_reg_1816_pp0_iter35_reg <= icmp_ln28_reg_1816_pp0_iter34_reg;
        icmp_ln28_reg_1816_pp0_iter36_reg <= icmp_ln28_reg_1816_pp0_iter35_reg;
        icmp_ln28_reg_1816_pp0_iter37_reg <= icmp_ln28_reg_1816_pp0_iter36_reg;
        icmp_ln28_reg_1816_pp0_iter38_reg <= icmp_ln28_reg_1816_pp0_iter37_reg;
        icmp_ln28_reg_1816_pp0_iter39_reg <= icmp_ln28_reg_1816_pp0_iter38_reg;
        icmp_ln28_reg_1816_pp0_iter3_reg <= icmp_ln28_reg_1816_pp0_iter2_reg;
        icmp_ln28_reg_1816_pp0_iter40_reg <= icmp_ln28_reg_1816_pp0_iter39_reg;
        icmp_ln28_reg_1816_pp0_iter41_reg <= icmp_ln28_reg_1816_pp0_iter40_reg;
        icmp_ln28_reg_1816_pp0_iter42_reg <= icmp_ln28_reg_1816_pp0_iter41_reg;
        icmp_ln28_reg_1816_pp0_iter43_reg <= icmp_ln28_reg_1816_pp0_iter42_reg;
        icmp_ln28_reg_1816_pp0_iter44_reg <= icmp_ln28_reg_1816_pp0_iter43_reg;
        icmp_ln28_reg_1816_pp0_iter45_reg <= icmp_ln28_reg_1816_pp0_iter44_reg;
        icmp_ln28_reg_1816_pp0_iter46_reg <= icmp_ln28_reg_1816_pp0_iter45_reg;
        icmp_ln28_reg_1816_pp0_iter47_reg <= icmp_ln28_reg_1816_pp0_iter46_reg;
        icmp_ln28_reg_1816_pp0_iter48_reg <= icmp_ln28_reg_1816_pp0_iter47_reg;
        icmp_ln28_reg_1816_pp0_iter49_reg <= icmp_ln28_reg_1816_pp0_iter48_reg;
        icmp_ln28_reg_1816_pp0_iter4_reg <= icmp_ln28_reg_1816_pp0_iter3_reg;
        icmp_ln28_reg_1816_pp0_iter50_reg <= icmp_ln28_reg_1816_pp0_iter49_reg;
        icmp_ln28_reg_1816_pp0_iter51_reg <= icmp_ln28_reg_1816_pp0_iter50_reg;
        icmp_ln28_reg_1816_pp0_iter52_reg <= icmp_ln28_reg_1816_pp0_iter51_reg;
        icmp_ln28_reg_1816_pp0_iter53_reg <= icmp_ln28_reg_1816_pp0_iter52_reg;
        icmp_ln28_reg_1816_pp0_iter54_reg <= icmp_ln28_reg_1816_pp0_iter53_reg;
        icmp_ln28_reg_1816_pp0_iter55_reg <= icmp_ln28_reg_1816_pp0_iter54_reg;
        icmp_ln28_reg_1816_pp0_iter56_reg <= icmp_ln28_reg_1816_pp0_iter55_reg;
        icmp_ln28_reg_1816_pp0_iter57_reg <= icmp_ln28_reg_1816_pp0_iter56_reg;
        icmp_ln28_reg_1816_pp0_iter58_reg <= icmp_ln28_reg_1816_pp0_iter57_reg;
        icmp_ln28_reg_1816_pp0_iter59_reg <= icmp_ln28_reg_1816_pp0_iter58_reg;
        icmp_ln28_reg_1816_pp0_iter5_reg <= icmp_ln28_reg_1816_pp0_iter4_reg;
        icmp_ln28_reg_1816_pp0_iter60_reg <= icmp_ln28_reg_1816_pp0_iter59_reg;
        icmp_ln28_reg_1816_pp0_iter61_reg <= icmp_ln28_reg_1816_pp0_iter60_reg;
        icmp_ln28_reg_1816_pp0_iter62_reg <= icmp_ln28_reg_1816_pp0_iter61_reg;
        icmp_ln28_reg_1816_pp0_iter63_reg <= icmp_ln28_reg_1816_pp0_iter62_reg;
        icmp_ln28_reg_1816_pp0_iter64_reg <= icmp_ln28_reg_1816_pp0_iter63_reg;
        icmp_ln28_reg_1816_pp0_iter65_reg <= icmp_ln28_reg_1816_pp0_iter64_reg;
        icmp_ln28_reg_1816_pp0_iter66_reg <= icmp_ln28_reg_1816_pp0_iter65_reg;
        icmp_ln28_reg_1816_pp0_iter67_reg <= icmp_ln28_reg_1816_pp0_iter66_reg;
        icmp_ln28_reg_1816_pp0_iter68_reg <= icmp_ln28_reg_1816_pp0_iter67_reg;
        icmp_ln28_reg_1816_pp0_iter69_reg <= icmp_ln28_reg_1816_pp0_iter68_reg;
        icmp_ln28_reg_1816_pp0_iter6_reg <= icmp_ln28_reg_1816_pp0_iter5_reg;
        icmp_ln28_reg_1816_pp0_iter70_reg <= icmp_ln28_reg_1816_pp0_iter69_reg;
        icmp_ln28_reg_1816_pp0_iter71_reg <= icmp_ln28_reg_1816_pp0_iter70_reg;
        icmp_ln28_reg_1816_pp0_iter72_reg <= icmp_ln28_reg_1816_pp0_iter71_reg;
        icmp_ln28_reg_1816_pp0_iter73_reg <= icmp_ln28_reg_1816_pp0_iter72_reg;
        icmp_ln28_reg_1816_pp0_iter74_reg <= icmp_ln28_reg_1816_pp0_iter73_reg;
        icmp_ln28_reg_1816_pp0_iter75_reg <= icmp_ln28_reg_1816_pp0_iter74_reg;
        icmp_ln28_reg_1816_pp0_iter76_reg <= icmp_ln28_reg_1816_pp0_iter75_reg;
        icmp_ln28_reg_1816_pp0_iter77_reg <= icmp_ln28_reg_1816_pp0_iter76_reg;
        icmp_ln28_reg_1816_pp0_iter78_reg <= icmp_ln28_reg_1816_pp0_iter77_reg;
        icmp_ln28_reg_1816_pp0_iter79_reg <= icmp_ln28_reg_1816_pp0_iter78_reg;
        icmp_ln28_reg_1816_pp0_iter7_reg <= icmp_ln28_reg_1816_pp0_iter6_reg;
        icmp_ln28_reg_1816_pp0_iter80_reg <= icmp_ln28_reg_1816_pp0_iter79_reg;
        icmp_ln28_reg_1816_pp0_iter81_reg <= icmp_ln28_reg_1816_pp0_iter80_reg;
        icmp_ln28_reg_1816_pp0_iter82_reg <= icmp_ln28_reg_1816_pp0_iter81_reg;
        icmp_ln28_reg_1816_pp0_iter83_reg <= icmp_ln28_reg_1816_pp0_iter82_reg;
        icmp_ln28_reg_1816_pp0_iter84_reg <= icmp_ln28_reg_1816_pp0_iter83_reg;
        icmp_ln28_reg_1816_pp0_iter85_reg <= icmp_ln28_reg_1816_pp0_iter84_reg;
        icmp_ln28_reg_1816_pp0_iter86_reg <= icmp_ln28_reg_1816_pp0_iter85_reg;
        icmp_ln28_reg_1816_pp0_iter87_reg <= icmp_ln28_reg_1816_pp0_iter86_reg;
        icmp_ln28_reg_1816_pp0_iter88_reg <= icmp_ln28_reg_1816_pp0_iter87_reg;
        icmp_ln28_reg_1816_pp0_iter89_reg <= icmp_ln28_reg_1816_pp0_iter88_reg;
        icmp_ln28_reg_1816_pp0_iter8_reg <= icmp_ln28_reg_1816_pp0_iter7_reg;
        icmp_ln28_reg_1816_pp0_iter90_reg <= icmp_ln28_reg_1816_pp0_iter89_reg;
        icmp_ln28_reg_1816_pp0_iter91_reg <= icmp_ln28_reg_1816_pp0_iter90_reg;
        icmp_ln28_reg_1816_pp0_iter92_reg <= icmp_ln28_reg_1816_pp0_iter91_reg;
        icmp_ln28_reg_1816_pp0_iter93_reg <= icmp_ln28_reg_1816_pp0_iter92_reg;
        icmp_ln28_reg_1816_pp0_iter94_reg <= icmp_ln28_reg_1816_pp0_iter93_reg;
        icmp_ln28_reg_1816_pp0_iter95_reg <= icmp_ln28_reg_1816_pp0_iter94_reg;
        icmp_ln28_reg_1816_pp0_iter96_reg <= icmp_ln28_reg_1816_pp0_iter95_reg;
        icmp_ln28_reg_1816_pp0_iter97_reg <= icmp_ln28_reg_1816_pp0_iter96_reg;
        icmp_ln28_reg_1816_pp0_iter98_reg <= icmp_ln28_reg_1816_pp0_iter97_reg;
        icmp_ln28_reg_1816_pp0_iter9_reg <= icmp_ln28_reg_1816_pp0_iter8_reg;
        trunc_ln42_2_reg_2060_pp0_iter10_reg <= trunc_ln42_2_reg_2060_pp0_iter9_reg;
        trunc_ln42_2_reg_2060_pp0_iter11_reg <= trunc_ln42_2_reg_2060_pp0_iter10_reg;
        trunc_ln42_2_reg_2060_pp0_iter12_reg <= trunc_ln42_2_reg_2060_pp0_iter11_reg;
        trunc_ln42_2_reg_2060_pp0_iter13_reg <= trunc_ln42_2_reg_2060_pp0_iter12_reg;
        trunc_ln42_2_reg_2060_pp0_iter14_reg <= trunc_ln42_2_reg_2060_pp0_iter13_reg;
        trunc_ln42_2_reg_2060_pp0_iter15_reg <= trunc_ln42_2_reg_2060_pp0_iter14_reg;
        trunc_ln42_2_reg_2060_pp0_iter16_reg <= trunc_ln42_2_reg_2060_pp0_iter15_reg;
        trunc_ln42_2_reg_2060_pp0_iter17_reg <= trunc_ln42_2_reg_2060_pp0_iter16_reg;
        trunc_ln42_2_reg_2060_pp0_iter18_reg <= trunc_ln42_2_reg_2060_pp0_iter17_reg;
        trunc_ln42_2_reg_2060_pp0_iter19_reg <= trunc_ln42_2_reg_2060_pp0_iter18_reg;
        trunc_ln42_2_reg_2060_pp0_iter20_reg <= trunc_ln42_2_reg_2060_pp0_iter19_reg;
        trunc_ln42_2_reg_2060_pp0_iter21_reg <= trunc_ln42_2_reg_2060_pp0_iter20_reg;
        trunc_ln42_2_reg_2060_pp0_iter22_reg <= trunc_ln42_2_reg_2060_pp0_iter21_reg;
        trunc_ln42_2_reg_2060_pp0_iter23_reg <= trunc_ln42_2_reg_2060_pp0_iter22_reg;
        trunc_ln42_2_reg_2060_pp0_iter24_reg <= trunc_ln42_2_reg_2060_pp0_iter23_reg;
        trunc_ln42_2_reg_2060_pp0_iter25_reg <= trunc_ln42_2_reg_2060_pp0_iter24_reg;
        trunc_ln42_2_reg_2060_pp0_iter26_reg <= trunc_ln42_2_reg_2060_pp0_iter25_reg;
        trunc_ln42_2_reg_2060_pp0_iter27_reg <= trunc_ln42_2_reg_2060_pp0_iter26_reg;
        trunc_ln42_2_reg_2060_pp0_iter28_reg <= trunc_ln42_2_reg_2060_pp0_iter27_reg;
        trunc_ln42_2_reg_2060_pp0_iter29_reg <= trunc_ln42_2_reg_2060_pp0_iter28_reg;
        trunc_ln42_2_reg_2060_pp0_iter2_reg <= trunc_ln42_2_reg_2060_pp0_iter1_reg;
        trunc_ln42_2_reg_2060_pp0_iter30_reg <= trunc_ln42_2_reg_2060_pp0_iter29_reg;
        trunc_ln42_2_reg_2060_pp0_iter31_reg <= trunc_ln42_2_reg_2060_pp0_iter30_reg;
        trunc_ln42_2_reg_2060_pp0_iter32_reg <= trunc_ln42_2_reg_2060_pp0_iter31_reg;
        trunc_ln42_2_reg_2060_pp0_iter33_reg <= trunc_ln42_2_reg_2060_pp0_iter32_reg;
        trunc_ln42_2_reg_2060_pp0_iter34_reg <= trunc_ln42_2_reg_2060_pp0_iter33_reg;
        trunc_ln42_2_reg_2060_pp0_iter35_reg <= trunc_ln42_2_reg_2060_pp0_iter34_reg;
        trunc_ln42_2_reg_2060_pp0_iter36_reg <= trunc_ln42_2_reg_2060_pp0_iter35_reg;
        trunc_ln42_2_reg_2060_pp0_iter37_reg <= trunc_ln42_2_reg_2060_pp0_iter36_reg;
        trunc_ln42_2_reg_2060_pp0_iter38_reg <= trunc_ln42_2_reg_2060_pp0_iter37_reg;
        trunc_ln42_2_reg_2060_pp0_iter39_reg <= trunc_ln42_2_reg_2060_pp0_iter38_reg;
        trunc_ln42_2_reg_2060_pp0_iter3_reg <= trunc_ln42_2_reg_2060_pp0_iter2_reg;
        trunc_ln42_2_reg_2060_pp0_iter40_reg <= trunc_ln42_2_reg_2060_pp0_iter39_reg;
        trunc_ln42_2_reg_2060_pp0_iter41_reg <= trunc_ln42_2_reg_2060_pp0_iter40_reg;
        trunc_ln42_2_reg_2060_pp0_iter42_reg <= trunc_ln42_2_reg_2060_pp0_iter41_reg;
        trunc_ln42_2_reg_2060_pp0_iter43_reg <= trunc_ln42_2_reg_2060_pp0_iter42_reg;
        trunc_ln42_2_reg_2060_pp0_iter44_reg <= trunc_ln42_2_reg_2060_pp0_iter43_reg;
        trunc_ln42_2_reg_2060_pp0_iter45_reg <= trunc_ln42_2_reg_2060_pp0_iter44_reg;
        trunc_ln42_2_reg_2060_pp0_iter46_reg <= trunc_ln42_2_reg_2060_pp0_iter45_reg;
        trunc_ln42_2_reg_2060_pp0_iter47_reg <= trunc_ln42_2_reg_2060_pp0_iter46_reg;
        trunc_ln42_2_reg_2060_pp0_iter48_reg <= trunc_ln42_2_reg_2060_pp0_iter47_reg;
        trunc_ln42_2_reg_2060_pp0_iter49_reg <= trunc_ln42_2_reg_2060_pp0_iter48_reg;
        trunc_ln42_2_reg_2060_pp0_iter4_reg <= trunc_ln42_2_reg_2060_pp0_iter3_reg;
        trunc_ln42_2_reg_2060_pp0_iter50_reg <= trunc_ln42_2_reg_2060_pp0_iter49_reg;
        trunc_ln42_2_reg_2060_pp0_iter51_reg <= trunc_ln42_2_reg_2060_pp0_iter50_reg;
        trunc_ln42_2_reg_2060_pp0_iter52_reg <= trunc_ln42_2_reg_2060_pp0_iter51_reg;
        trunc_ln42_2_reg_2060_pp0_iter53_reg <= trunc_ln42_2_reg_2060_pp0_iter52_reg;
        trunc_ln42_2_reg_2060_pp0_iter54_reg <= trunc_ln42_2_reg_2060_pp0_iter53_reg;
        trunc_ln42_2_reg_2060_pp0_iter55_reg <= trunc_ln42_2_reg_2060_pp0_iter54_reg;
        trunc_ln42_2_reg_2060_pp0_iter56_reg <= trunc_ln42_2_reg_2060_pp0_iter55_reg;
        trunc_ln42_2_reg_2060_pp0_iter57_reg <= trunc_ln42_2_reg_2060_pp0_iter56_reg;
        trunc_ln42_2_reg_2060_pp0_iter58_reg <= trunc_ln42_2_reg_2060_pp0_iter57_reg;
        trunc_ln42_2_reg_2060_pp0_iter59_reg <= trunc_ln42_2_reg_2060_pp0_iter58_reg;
        trunc_ln42_2_reg_2060_pp0_iter5_reg <= trunc_ln42_2_reg_2060_pp0_iter4_reg;
        trunc_ln42_2_reg_2060_pp0_iter60_reg <= trunc_ln42_2_reg_2060_pp0_iter59_reg;
        trunc_ln42_2_reg_2060_pp0_iter61_reg <= trunc_ln42_2_reg_2060_pp0_iter60_reg;
        trunc_ln42_2_reg_2060_pp0_iter62_reg <= trunc_ln42_2_reg_2060_pp0_iter61_reg;
        trunc_ln42_2_reg_2060_pp0_iter63_reg <= trunc_ln42_2_reg_2060_pp0_iter62_reg;
        trunc_ln42_2_reg_2060_pp0_iter64_reg <= trunc_ln42_2_reg_2060_pp0_iter63_reg;
        trunc_ln42_2_reg_2060_pp0_iter65_reg <= trunc_ln42_2_reg_2060_pp0_iter64_reg;
        trunc_ln42_2_reg_2060_pp0_iter66_reg <= trunc_ln42_2_reg_2060_pp0_iter65_reg;
        trunc_ln42_2_reg_2060_pp0_iter67_reg <= trunc_ln42_2_reg_2060_pp0_iter66_reg;
        trunc_ln42_2_reg_2060_pp0_iter68_reg <= trunc_ln42_2_reg_2060_pp0_iter67_reg;
        trunc_ln42_2_reg_2060_pp0_iter69_reg <= trunc_ln42_2_reg_2060_pp0_iter68_reg;
        trunc_ln42_2_reg_2060_pp0_iter6_reg <= trunc_ln42_2_reg_2060_pp0_iter5_reg;
        trunc_ln42_2_reg_2060_pp0_iter70_reg <= trunc_ln42_2_reg_2060_pp0_iter69_reg;
        trunc_ln42_2_reg_2060_pp0_iter71_reg <= trunc_ln42_2_reg_2060_pp0_iter70_reg;
        trunc_ln42_2_reg_2060_pp0_iter72_reg <= trunc_ln42_2_reg_2060_pp0_iter71_reg;
        trunc_ln42_2_reg_2060_pp0_iter73_reg <= trunc_ln42_2_reg_2060_pp0_iter72_reg;
        trunc_ln42_2_reg_2060_pp0_iter74_reg <= trunc_ln42_2_reg_2060_pp0_iter73_reg;
        trunc_ln42_2_reg_2060_pp0_iter75_reg <= trunc_ln42_2_reg_2060_pp0_iter74_reg;
        trunc_ln42_2_reg_2060_pp0_iter76_reg <= trunc_ln42_2_reg_2060_pp0_iter75_reg;
        trunc_ln42_2_reg_2060_pp0_iter77_reg <= trunc_ln42_2_reg_2060_pp0_iter76_reg;
        trunc_ln42_2_reg_2060_pp0_iter78_reg <= trunc_ln42_2_reg_2060_pp0_iter77_reg;
        trunc_ln42_2_reg_2060_pp0_iter79_reg <= trunc_ln42_2_reg_2060_pp0_iter78_reg;
        trunc_ln42_2_reg_2060_pp0_iter7_reg <= trunc_ln42_2_reg_2060_pp0_iter6_reg;
        trunc_ln42_2_reg_2060_pp0_iter80_reg <= trunc_ln42_2_reg_2060_pp0_iter79_reg;
        trunc_ln42_2_reg_2060_pp0_iter81_reg <= trunc_ln42_2_reg_2060_pp0_iter80_reg;
        trunc_ln42_2_reg_2060_pp0_iter82_reg <= trunc_ln42_2_reg_2060_pp0_iter81_reg;
        trunc_ln42_2_reg_2060_pp0_iter83_reg <= trunc_ln42_2_reg_2060_pp0_iter82_reg;
        trunc_ln42_2_reg_2060_pp0_iter84_reg <= trunc_ln42_2_reg_2060_pp0_iter83_reg;
        trunc_ln42_2_reg_2060_pp0_iter85_reg <= trunc_ln42_2_reg_2060_pp0_iter84_reg;
        trunc_ln42_2_reg_2060_pp0_iter86_reg <= trunc_ln42_2_reg_2060_pp0_iter85_reg;
        trunc_ln42_2_reg_2060_pp0_iter87_reg <= trunc_ln42_2_reg_2060_pp0_iter86_reg;
        trunc_ln42_2_reg_2060_pp0_iter88_reg <= trunc_ln42_2_reg_2060_pp0_iter87_reg;
        trunc_ln42_2_reg_2060_pp0_iter89_reg <= trunc_ln42_2_reg_2060_pp0_iter88_reg;
        trunc_ln42_2_reg_2060_pp0_iter8_reg <= trunc_ln42_2_reg_2060_pp0_iter7_reg;
        trunc_ln42_2_reg_2060_pp0_iter90_reg <= trunc_ln42_2_reg_2060_pp0_iter89_reg;
        trunc_ln42_2_reg_2060_pp0_iter91_reg <= trunc_ln42_2_reg_2060_pp0_iter90_reg;
        trunc_ln42_2_reg_2060_pp0_iter92_reg <= trunc_ln42_2_reg_2060_pp0_iter91_reg;
        trunc_ln42_2_reg_2060_pp0_iter93_reg <= trunc_ln42_2_reg_2060_pp0_iter92_reg;
        trunc_ln42_2_reg_2060_pp0_iter94_reg <= trunc_ln42_2_reg_2060_pp0_iter93_reg;
        trunc_ln42_2_reg_2060_pp0_iter95_reg <= trunc_ln42_2_reg_2060_pp0_iter94_reg;
        trunc_ln42_2_reg_2060_pp0_iter96_reg <= trunc_ln42_2_reg_2060_pp0_iter95_reg;
        trunc_ln42_2_reg_2060_pp0_iter97_reg <= trunc_ln42_2_reg_2060_pp0_iter96_reg;
        trunc_ln42_2_reg_2060_pp0_iter98_reg <= trunc_ln42_2_reg_2060_pp0_iter97_reg;
        trunc_ln42_2_reg_2060_pp0_iter99_reg <= trunc_ln42_2_reg_2060_pp0_iter98_reg;
        trunc_ln42_2_reg_2060_pp0_iter9_reg <= trunc_ln42_2_reg_2060_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln28_reg_1816 <= icmp_ln28_fu_1341_p2;
        icmp_ln28_reg_1816_pp0_iter1_reg <= icmp_ln28_reg_1816;
        trunc_ln42_2_reg_2060_pp0_iter1_reg <= trunc_ln42_2_reg_2060;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_1816_pp0_iter98_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dot_reg_2305 <= grp_dot_product_M_fu_2152_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_fu_1341_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln42_2_reg_2060 <= trunc_ln42_2_fu_1405_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_0_ce0 = 1'b1;
    end else begin
        A_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_10_ce0 = 1'b1;
    end else begin
        A_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_11_ce0 = 1'b1;
    end else begin
        A_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_12_ce0 = 1'b1;
    end else begin
        A_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_13_ce0 = 1'b1;
    end else begin
        A_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_14_ce0 = 1'b1;
    end else begin
        A_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_15_ce0 = 1'b1;
    end else begin
        A_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_16_ce0 = 1'b1;
    end else begin
        A_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_17_ce0 = 1'b1;
    end else begin
        A_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_18_ce0 = 1'b1;
    end else begin
        A_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_19_ce0 = 1'b1;
    end else begin
        A_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_1_ce0 = 1'b1;
    end else begin
        A_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_20_ce0 = 1'b1;
    end else begin
        A_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_21_ce0 = 1'b1;
    end else begin
        A_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_22_ce0 = 1'b1;
    end else begin
        A_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_23_ce0 = 1'b1;
    end else begin
        A_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_24_ce0 = 1'b1;
    end else begin
        A_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_25_ce0 = 1'b1;
    end else begin
        A_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_26_ce0 = 1'b1;
    end else begin
        A_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_27_ce0 = 1'b1;
    end else begin
        A_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_28_ce0 = 1'b1;
    end else begin
        A_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_29_ce0 = 1'b1;
    end else begin
        A_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_2_ce0 = 1'b1;
    end else begin
        A_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_30_ce0 = 1'b1;
    end else begin
        A_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_31_ce0 = 1'b1;
    end else begin
        A_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_32_ce0 = 1'b1;
    end else begin
        A_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_33_ce0 = 1'b1;
    end else begin
        A_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_34_ce0 = 1'b1;
    end else begin
        A_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_35_ce0 = 1'b1;
    end else begin
        A_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_36_ce0 = 1'b1;
    end else begin
        A_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_37_ce0 = 1'b1;
    end else begin
        A_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_38_ce0 = 1'b1;
    end else begin
        A_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_39_ce0 = 1'b1;
    end else begin
        A_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_3_ce0 = 1'b1;
    end else begin
        A_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_40_ce0 = 1'b1;
    end else begin
        A_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_41_ce0 = 1'b1;
    end else begin
        A_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_42_ce0 = 1'b1;
    end else begin
        A_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_43_ce0 = 1'b1;
    end else begin
        A_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_44_ce0 = 1'b1;
    end else begin
        A_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_45_ce0 = 1'b1;
    end else begin
        A_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_46_ce0 = 1'b1;
    end else begin
        A_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_47_ce0 = 1'b1;
    end else begin
        A_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_4_ce0 = 1'b1;
    end else begin
        A_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_5_ce0 = 1'b1;
    end else begin
        A_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_6_ce0 = 1'b1;
    end else begin
        A_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_7_ce0 = 1'b1;
    end else begin
        A_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_8_ce0 = 1'b1;
    end else begin
        A_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_9_ce0 = 1'b1;
    end else begin
        A_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln28_fu_1341_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter99_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter100 == 1'b0) & (ap_enable_reg_pp0_iter99 == 1'b0) & (ap_enable_reg_pp0_iter98 == 1'b0) & (ap_enable_reg_pp0_iter97 == 1'b0) & (ap_enable_reg_pp0_iter96 == 1'b0) 
    & (ap_enable_reg_pp0_iter95 == 1'b0) & (ap_enable_reg_pp0_iter94 == 1'b0) & (ap_enable_reg_pp0_iter93 == 1'b0) & (ap_enable_reg_pp0_iter92 == 1'b0) & (ap_enable_reg_pp0_iter91 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter90 == 1'b0) & (ap_enable_reg_pp0_iter89 == 1'b0) & (ap_enable_reg_pp0_iter88 == 1'b0) & (ap_enable_reg_pp0_iter87 == 1'b0) & (ap_enable_reg_pp0_iter86 == 1'b0) & (ap_enable_reg_pp0_iter85 == 1'b0) & (ap_enable_reg_pp0_iter84 == 1'b0) & (ap_enable_reg_pp0_iter83 == 1'b0) & (ap_enable_reg_pp0_iter82 == 1'b0) & (ap_enable_reg_pp0_iter81 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter80 == 1'b0) & (ap_enable_reg_pp0_iter79 == 1'b0) & (ap_enable_reg_pp0_iter78 == 1'b0) & (ap_enable_reg_pp0_iter77 == 1'b0) & (ap_enable_reg_pp0_iter76 == 1'b0) & (ap_enable_reg_pp0_iter75 == 1'b0) & (ap_enable_reg_pp0_iter74 == 1'b0) & (ap_enable_reg_pp0_iter73 == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b0) & (ap_enable_reg_pp0_iter71 == 1'b0) & (ap_enable_reg_pp0_iter1 == 
    1'b0) & (ap_enable_reg_pp0_iter70 == 1'b0) & (ap_enable_reg_pp0_iter69 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 
    == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j = 8'd0;
    end else begin
        ap_sig_allocacmp_j = idx_1_fu_248;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp310) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_dot_product_M_fu_1171_ap_ce = 1'b1;
    end else begin
        grp_dot_product_M_fu_1171_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln28_reg_1816_pp0_iter98_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        idx_out_ap_vld = 1'b1;
    end else begin
        idx_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_0_address0 = zext_ln28_fu_1353_p1;

assign A_10_address0 = zext_ln28_fu_1353_p1;

assign A_11_address0 = zext_ln28_fu_1353_p1;

assign A_12_address0 = zext_ln28_fu_1353_p1;

assign A_13_address0 = zext_ln28_fu_1353_p1;

assign A_14_address0 = zext_ln28_fu_1353_p1;

assign A_15_address0 = zext_ln28_fu_1353_p1;

assign A_16_address0 = zext_ln28_fu_1353_p1;

assign A_17_address0 = zext_ln28_fu_1353_p1;

assign A_18_address0 = zext_ln28_fu_1353_p1;

assign A_19_address0 = zext_ln28_fu_1353_p1;

assign A_1_address0 = zext_ln28_fu_1353_p1;

assign A_20_address0 = zext_ln28_fu_1353_p1;

assign A_21_address0 = zext_ln28_fu_1353_p1;

assign A_22_address0 = zext_ln28_fu_1353_p1;

assign A_23_address0 = zext_ln28_fu_1353_p1;

assign A_24_address0 = zext_ln28_fu_1353_p1;

assign A_25_address0 = zext_ln28_fu_1353_p1;

assign A_26_address0 = zext_ln28_fu_1353_p1;

assign A_27_address0 = zext_ln28_fu_1353_p1;

assign A_28_address0 = zext_ln28_fu_1353_p1;

assign A_29_address0 = zext_ln28_fu_1353_p1;

assign A_2_address0 = zext_ln28_fu_1353_p1;

assign A_30_address0 = zext_ln28_fu_1353_p1;

assign A_31_address0 = zext_ln28_fu_1353_p1;

assign A_32_address0 = zext_ln28_fu_1353_p1;

assign A_33_address0 = zext_ln28_fu_1353_p1;

assign A_34_address0 = zext_ln28_fu_1353_p1;

assign A_35_address0 = zext_ln28_fu_1353_p1;

assign A_36_address0 = zext_ln28_fu_1353_p1;

assign A_37_address0 = zext_ln28_fu_1353_p1;

assign A_38_address0 = zext_ln28_fu_1353_p1;

assign A_39_address0 = zext_ln28_fu_1353_p1;

assign A_3_address0 = zext_ln28_fu_1353_p1;

assign A_40_address0 = zext_ln28_fu_1353_p1;

assign A_41_address0 = zext_ln28_fu_1353_p1;

assign A_42_address0 = zext_ln28_fu_1353_p1;

assign A_43_address0 = zext_ln28_fu_1353_p1;

assign A_44_address0 = zext_ln28_fu_1353_p1;

assign A_45_address0 = zext_ln28_fu_1353_p1;

assign A_46_address0 = zext_ln28_fu_1353_p1;

assign A_47_address0 = zext_ln28_fu_1353_p1;

assign A_4_address0 = zext_ln28_fu_1353_p1;

assign A_5_address0 = zext_ln28_fu_1353_p1;

assign A_6_address0 = zext_ln28_fu_1353_p1;

assign A_7_address0 = zext_ln28_fu_1353_p1;

assign A_8_address0 = zext_ln28_fu_1353_p1;

assign A_9_address0 = zext_ln28_fu_1353_p1;

assign abs_val_fu_1440_p1 = t_fu_1432_p3;

assign add_ln28_fu_1347_p2 = (ap_sig_allocacmp_j + 8'd1);

assign and_ln42_1_fu_1515_p2 = (or_ln42_1_fu_1503_p2 & and_ln42_fu_1509_p2);

assign and_ln42_fu_1509_p2 = (tmp_4_fu_1319_p2 & or_ln42_fu_1485_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp310 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state100_pp0_stage0_iter99 = ~(1'b1 == 1'b1);

assign ap_block_state100_pp0_stage0_iter99_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage0_iter100 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage0_iter100_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter48_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter49_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter50_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter51_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter52_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter53_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter54_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter55_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter56_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter57_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter58_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter59_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter60_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter61_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter62_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter63_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter64_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter65_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter66 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter66_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter67 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter67_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter68 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter68_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter69 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter69_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter70 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter70_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter71 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter71_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter72 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter72_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage0_iter73 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage0_iter73_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter74 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter74_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage0_iter75 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage0_iter75_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage0_iter76 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage0_iter76_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage0_iter77 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage0_iter77_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage0_iter78 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage0_iter78_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage0_iter79 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage0_iter79_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter80 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter80_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage0_iter81 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage0_iter81_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage0_iter82 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage0_iter82_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage0_iter83 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage0_iter83_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage0_iter84 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage0_iter84_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage0_iter85 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage0_iter85_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage0_iter86 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage0_iter86_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage0_iter87 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage0_iter87_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage0_iter88 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage0_iter88_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage0_iter89 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage0_iter89_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage0_iter90 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage0_iter90_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage0_iter91 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage0_iter91_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage0_iter92 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage0_iter92_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage0_iter93 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage0_iter93_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage0_iter94 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage0_iter94_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage0_iter95 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage0_iter95_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage0_iter96 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage0_iter96_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage0_iter97 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage0_iter97_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage0_iter98 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage0_iter98_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln42_fu_1455_p1 = max_val_fu_244;

assign data_fu_1421_p1 = dot_reg_2305;

assign grp_dot_product_M_fu_2152_p_ce = grp_dot_product_M_fu_1171_ap_ce;

assign grp_dot_product_M_fu_2152_p_din1 = r_0_val1;

assign grp_dot_product_M_fu_2152_p_din10 = r_9_val10;

assign grp_dot_product_M_fu_2152_p_din11 = r_10_val11;

assign grp_dot_product_M_fu_2152_p_din12 = r_11_val12;

assign grp_dot_product_M_fu_2152_p_din13 = r_12_val13;

assign grp_dot_product_M_fu_2152_p_din14 = r_13_val14;

assign grp_dot_product_M_fu_2152_p_din15 = r_14_val15;

assign grp_dot_product_M_fu_2152_p_din16 = r_15_val16;

assign grp_dot_product_M_fu_2152_p_din17 = r_16_val17;

assign grp_dot_product_M_fu_2152_p_din18 = r_17_val18;

assign grp_dot_product_M_fu_2152_p_din19 = r_18_val19;

assign grp_dot_product_M_fu_2152_p_din2 = r_1_val2;

assign grp_dot_product_M_fu_2152_p_din20 = r_19_val20;

assign grp_dot_product_M_fu_2152_p_din21 = r_20_val21;

assign grp_dot_product_M_fu_2152_p_din22 = r_21_val22;

assign grp_dot_product_M_fu_2152_p_din23 = r_22_val23;

assign grp_dot_product_M_fu_2152_p_din24 = r_23_val24;

assign grp_dot_product_M_fu_2152_p_din25 = r_24_val25;

assign grp_dot_product_M_fu_2152_p_din26 = r_25_val26;

assign grp_dot_product_M_fu_2152_p_din27 = r_26_val27;

assign grp_dot_product_M_fu_2152_p_din28 = r_27_val28;

assign grp_dot_product_M_fu_2152_p_din29 = r_28_val29;

assign grp_dot_product_M_fu_2152_p_din3 = r_2_val3;

assign grp_dot_product_M_fu_2152_p_din30 = r_29_val30;

assign grp_dot_product_M_fu_2152_p_din31 = r_30_val31;

assign grp_dot_product_M_fu_2152_p_din32 = r_31_val32;

assign grp_dot_product_M_fu_2152_p_din33 = r_32_val33;

assign grp_dot_product_M_fu_2152_p_din34 = r_33_val34;

assign grp_dot_product_M_fu_2152_p_din35 = r_34_val35;

assign grp_dot_product_M_fu_2152_p_din36 = r_35_val36;

assign grp_dot_product_M_fu_2152_p_din37 = r_36_val37;

assign grp_dot_product_M_fu_2152_p_din38 = r_37_val38;

assign grp_dot_product_M_fu_2152_p_din39 = r_38_val39;

assign grp_dot_product_M_fu_2152_p_din4 = r_3_val4;

assign grp_dot_product_M_fu_2152_p_din40 = r_39_val40;

assign grp_dot_product_M_fu_2152_p_din41 = r_40_val41;

assign grp_dot_product_M_fu_2152_p_din42 = r_41_val42;

assign grp_dot_product_M_fu_2152_p_din43 = r_42_val43;

assign grp_dot_product_M_fu_2152_p_din44 = r_43_val44;

assign grp_dot_product_M_fu_2152_p_din45 = r_44_val45;

assign grp_dot_product_M_fu_2152_p_din46 = r_45_val46;

assign grp_dot_product_M_fu_2152_p_din47 = r_46_val47;

assign grp_dot_product_M_fu_2152_p_din48 = r_47_val48;

assign grp_dot_product_M_fu_2152_p_din49 = A_0_q0;

assign grp_dot_product_M_fu_2152_p_din5 = r_4_val5;

assign grp_dot_product_M_fu_2152_p_din50 = A_1_q0;

assign grp_dot_product_M_fu_2152_p_din51 = A_2_q0;

assign grp_dot_product_M_fu_2152_p_din52 = A_3_q0;

assign grp_dot_product_M_fu_2152_p_din53 = A_4_q0;

assign grp_dot_product_M_fu_2152_p_din54 = A_5_q0;

assign grp_dot_product_M_fu_2152_p_din55 = A_6_q0;

assign grp_dot_product_M_fu_2152_p_din56 = A_7_q0;

assign grp_dot_product_M_fu_2152_p_din57 = A_8_q0;

assign grp_dot_product_M_fu_2152_p_din58 = A_9_q0;

assign grp_dot_product_M_fu_2152_p_din59 = A_10_q0;

assign grp_dot_product_M_fu_2152_p_din6 = r_5_val6;

assign grp_dot_product_M_fu_2152_p_din60 = A_11_q0;

assign grp_dot_product_M_fu_2152_p_din61 = A_12_q0;

assign grp_dot_product_M_fu_2152_p_din62 = A_13_q0;

assign grp_dot_product_M_fu_2152_p_din63 = A_14_q0;

assign grp_dot_product_M_fu_2152_p_din64 = A_15_q0;

assign grp_dot_product_M_fu_2152_p_din65 = A_16_q0;

assign grp_dot_product_M_fu_2152_p_din66 = A_17_q0;

assign grp_dot_product_M_fu_2152_p_din67 = A_18_q0;

assign grp_dot_product_M_fu_2152_p_din68 = A_19_q0;

assign grp_dot_product_M_fu_2152_p_din69 = A_20_q0;

assign grp_dot_product_M_fu_2152_p_din7 = r_6_val7;

assign grp_dot_product_M_fu_2152_p_din70 = A_21_q0;

assign grp_dot_product_M_fu_2152_p_din71 = A_22_q0;

assign grp_dot_product_M_fu_2152_p_din72 = A_23_q0;

assign grp_dot_product_M_fu_2152_p_din73 = A_24_q0;

assign grp_dot_product_M_fu_2152_p_din74 = A_25_q0;

assign grp_dot_product_M_fu_2152_p_din75 = A_26_q0;

assign grp_dot_product_M_fu_2152_p_din76 = A_27_q0;

assign grp_dot_product_M_fu_2152_p_din77 = A_28_q0;

assign grp_dot_product_M_fu_2152_p_din78 = A_29_q0;

assign grp_dot_product_M_fu_2152_p_din79 = A_30_q0;

assign grp_dot_product_M_fu_2152_p_din8 = r_7_val8;

assign grp_dot_product_M_fu_2152_p_din80 = A_31_q0;

assign grp_dot_product_M_fu_2152_p_din81 = A_32_q0;

assign grp_dot_product_M_fu_2152_p_din82 = A_33_q0;

assign grp_dot_product_M_fu_2152_p_din83 = A_34_q0;

assign grp_dot_product_M_fu_2152_p_din84 = A_35_q0;

assign grp_dot_product_M_fu_2152_p_din85 = A_36_q0;

assign grp_dot_product_M_fu_2152_p_din86 = A_37_q0;

assign grp_dot_product_M_fu_2152_p_din87 = A_38_q0;

assign grp_dot_product_M_fu_2152_p_din88 = A_39_q0;

assign grp_dot_product_M_fu_2152_p_din89 = A_40_q0;

assign grp_dot_product_M_fu_2152_p_din9 = r_8_val9;

assign grp_dot_product_M_fu_2152_p_din90 = A_41_q0;

assign grp_dot_product_M_fu_2152_p_din91 = A_42_q0;

assign grp_dot_product_M_fu_2152_p_din92 = A_43_q0;

assign grp_dot_product_M_fu_2152_p_din93 = A_44_q0;

assign grp_dot_product_M_fu_2152_p_din94 = A_45_q0;

assign grp_dot_product_M_fu_2152_p_din95 = A_46_q0;

assign grp_dot_product_M_fu_2152_p_din96 = A_47_q0;

assign icmp_ln28_fu_1341_p2 = ((ap_sig_allocacmp_j == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln42_1_fu_1479_p2 = ((trunc_ln42_fu_1428_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_2_fu_1491_p2 = ((tmp_3_fu_1459_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln42_3_fu_1497_p2 = ((trunc_ln42_1_fu_1469_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_1473_p2 = ((tmp_2_fu_1445_p4 != 8'd255) ? 1'b1 : 1'b0);

assign idx_4_fu_1524_p3 = ((and_ln42_1_fu_1515_p2[0:0] == 1'b1) ? zext_ln42_fu_1521_p1 : idx_fu_240);

assign idx_out = idx_fu_240;

assign max_val_2_fu_1532_p3 = ((and_ln42_1_fu_1515_p2[0:0] == 1'b1) ? abs_val_fu_1440_p1 : max_val_fu_244);

assign or_ln42_1_fu_1503_p2 = (icmp_ln42_3_fu_1497_p2 | icmp_ln42_2_fu_1491_p2);

assign or_ln42_fu_1485_p2 = (icmp_ln42_fu_1473_p2 | icmp_ln42_1_fu_1479_p2);

assign t_fu_1432_p3 = {{1'd0}, {trunc_ln342_fu_1424_p1}};

assign tmp_2_fu_1445_p4 = {{data_fu_1421_p1[30:23]}};

assign tmp_3_fu_1459_p4 = {{bitcast_ln42_fu_1455_p1[30:23]}};

assign trunc_ln342_fu_1424_p1 = data_fu_1421_p1[30:0];

assign trunc_ln42_1_fu_1469_p1 = bitcast_ln42_fu_1455_p1[22:0];

assign trunc_ln42_2_fu_1405_p1 = ap_sig_allocacmp_j[6:0];

assign trunc_ln42_fu_1428_p1 = data_fu_1421_p1[22:0];

assign zext_ln28_fu_1353_p1 = ap_sig_allocacmp_j;

assign zext_ln42_fu_1521_p1 = trunc_ln42_2_reg_2060_pp0_iter99_reg;

endmodule //omp_reconstruction_atom_selection_Pipeline_atom_loop
