
---------- Begin Simulation Statistics ----------
simSeconds                                   0.024294                       # Number of seconds simulated (Second)
simTicks                                  24293823500                       # Number of ticks simulated (Tick)
finalTick                                 24293823500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2975.09                       # Real time elapsed on the host (Second)
hostTickRate                                  8165733                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   10756656                       # Number of bytes of host memory used (Byte)
simInsts                                    336529327                       # Number of instructions simulated (Count)
simOps                                      584392455                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   113116                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     196428                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        97175295                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       44061581                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1825                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      43955869                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  2023                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              588232                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           771111                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                277                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           96760614                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.454274                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.312483                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                 82312322     85.07%     85.07% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  4172050      4.31%     89.38% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  2873687      2.97%     92.35% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1900396      1.96%     94.31% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  2414113      2.49%     96.81% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   922844      0.95%     97.76% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1232116      1.27%     99.04% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   792799      0.82%     99.86% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   140287      0.14%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             96760614                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  14084      2.10%      2.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      2.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      2.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      2.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      2.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      2.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      2.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      2.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      2.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      2.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      2.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     1      0.00%      2.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      2.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   115      0.02%      2.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      2.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    96      0.01%      2.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   59      0.01%      2.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  19      0.00%      2.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      2.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      2.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      2.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           637150     95.19%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     97.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  2455      0.37%     97.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 1811      0.27%     97.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             2746      0.41%     98.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           10791      1.61%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         6638      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     23094446     52.54%     52.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          290      0.00%     52.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2946      0.01%     52.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      3287954      7.48%     60.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     60.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          536      0.00%     60.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     60.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     60.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     60.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     60.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         2652      0.01%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        27168      0.06%     60.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           76      0.00%     60.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         6343      0.01%     60.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         4708      0.01%     60.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     60.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1822      0.00%     60.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     60.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     60.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      6291980     14.31%     74.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           33      0.00%     74.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3016142      6.86%     81.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           17      0.00%     81.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult       255409      0.58%     81.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     81.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     81.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       402036      0.91%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       113627      0.26%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      6837161     15.55%     98.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite       603885      1.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      43955869                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.452336                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             669327                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.015227                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               142996805                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               23747132                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       23053663                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 42346897                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                20904753                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        20829926                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   23119729                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    21498829                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         43923420                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      7233282                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    32449                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                           7949714                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       4854304                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                      716432                       # Number of stores executed (Count)
system.cpu0.numRate                          0.452002                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1911                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         414681                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   23797037                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     43475168                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              4.083504                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         4.083504                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.244888                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.244888                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  31870661                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 16072884                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   27393753                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  17217390                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   30213600                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  12796328                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 17930581                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       7231067                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores       722340                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads        39518                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores        37824                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                4909866                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          4852086                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             9127                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             1567196                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                1563495                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.997638                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  20225                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          11538                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              6935                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4603                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          884                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         472212                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls           1548                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             9352                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     96691996                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.449625                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.687497                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0       88116920     91.13%     91.13% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        1586044      1.64%     92.77% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         703459      0.73%     93.50% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1409141      1.46%     94.96% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         435849      0.45%     95.41% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         281555      0.29%     95.70% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          74392      0.08%     95.78% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          19828      0.02%     95.80% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        4064808      4.20%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     96691996                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            23797037                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              43475168                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                    7843565                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      7145770                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        876                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   4816156                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  20772419                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   29883116                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 9767                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         2188      0.01%      0.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     22767617     52.37%     52.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          252      0.00%     52.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2655      0.01%     52.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      3284666      7.56%     59.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     59.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     59.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     59.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     59.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     59.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     59.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         2080      0.00%     59.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        14473      0.03%     59.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           72      0.00%     59.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         4652      0.01%     59.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         4097      0.01%     60.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     60.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          932      0.00%     60.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     60.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     60.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      6286640     14.46%     74.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           24      0.00%     74.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3008098      6.92%     81.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           15      0.00%     81.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult       252726      0.58%     81.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       341759      0.79%     82.74% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite        94753      0.22%     82.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      6804011     15.65%     98.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite       603042      1.39%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     43475168                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      4064808                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu00.data      5272851                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          5272851                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu00.data      5272851                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         5272851                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu00.data      2624544                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        2624544                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu00.data      2624544                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       2624544                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu00.data 168000685244                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 168000685244                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu00.data 168000685244                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 168000685244                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu00.data      7897395                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      7897395                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu00.data      7897395                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      7897395                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu00.data     0.332330                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.332330                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu00.data     0.332330                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.332330                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu00.data 64011.380737                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 64011.380737                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu00.data 64011.380737                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 64011.380737                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs      4416696                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         4622                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs        36422                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           25                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs    121.264510                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   184.880000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks        83106                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total            83106                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu00.data      2068115                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      2068115                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu00.data      2068115                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      2068115                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu00.data       556429                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       556429                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu00.data       556429                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       556429                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu00.data  56254842743                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  56254842743                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu00.data  56254842743                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  56254842743                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu00.data     0.070457                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.070457                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu00.data     0.070457                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.070457                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu00.data 101099.767882                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 101099.767882                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu00.data 101099.767882                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 101099.767882                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                554870                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu00.data          395                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          395                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu00.data           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu00.data      1141750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total      1141750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu00.data          438                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          438                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu00.data     0.098174                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.098174                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu00.data 26552.325581                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 26552.325581                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu00.data           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu00.data      3186750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      3186750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu00.data     0.098174                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.098174                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu00.data 74110.465116                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 74110.465116                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu00.data          438                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          438                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu00.data          438                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          438                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu00.data      4654726                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        4654726                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu00.data      2545290                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      2545290                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu00.data 156108570750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 156108570750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu00.data      7200016                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      7200016                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu00.data     0.353512                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.353512                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu00.data 61332.331778                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 61332.331778                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu00.data      2068108                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      2068108                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu00.data       477182                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       477182                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu00.data  44402781250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  44402781250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu00.data     0.066275                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.066275                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu00.data 93052.087568                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 93052.087568                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu00.data       618125                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total        618125                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu00.data        79254                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total        79254                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu00.data  11892114494                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  11892114494                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu00.data       697379                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total       697379                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu00.data     0.113646                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.113646                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu00.data 150050.653519                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 150050.653519                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu00.data            7                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total            7                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu00.data        79247                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        79247                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu00.data  11852061493                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  11852061493                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu00.data     0.113635                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.113635                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu00.data 149558.487930                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 149558.487930                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1021.247210                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             5830158                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            556336                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             10.479563                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             149000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu00.data  1021.247210                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu00.data     0.997312                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.997312                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          145                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          878                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          16352878                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         16352878                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 3105569                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles             87363373                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4594074                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              1684873                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 12725                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             1559872                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1370                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              44159577                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 6623                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           4038039                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      24193169                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    4909866                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           1590655                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     92695564                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  28148                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.tlbCycles                         1                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu0.fetch.miscStallCycles                1697                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        11179                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  3911123                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3385                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          96760614                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.457445                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.755843                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                89513567     92.51%     92.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  555131      0.57%     93.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  217944      0.23%     93.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1414514      1.46%     94.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                   68448      0.07%     94.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  188162      0.19%     95.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  179668      0.19%     95.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  249928      0.26%     95.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 4373252      4.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            96760614                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.050526                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.248964                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu00.inst      3907657                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          3907657                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu00.inst      3907657                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         3907657                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu00.inst         3465                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3465                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu00.inst         3465                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3465                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu00.inst    228504999                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    228504999                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu00.inst    228504999                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    228504999                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu00.inst      3911122                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      3911122                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu00.inst      3911122                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      3911122                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu00.inst     0.000886                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000886                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu00.inst     0.000886                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000886                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu00.inst 65946.608658                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 65946.608658                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu00.inst 65946.608658                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 65946.608658                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1052                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     75.142857                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2229                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2229                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu00.inst          722                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          722                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu00.inst          722                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          722                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu00.inst         2743                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2743                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu00.inst         2743                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2743                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu00.inst    186169499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    186169499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu00.inst    186169499                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    186169499                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu00.inst     0.000701                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000701                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu00.inst     0.000701                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000701                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu00.inst 67870.761575                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 67870.761575                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu00.inst 67870.761575                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 67870.761575                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2229                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu00.inst      3907657                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        3907657                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu00.inst         3465                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3465                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu00.inst    228504999                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    228504999                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu00.inst      3911122                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      3911122                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu00.inst     0.000886                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000886                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu00.inst 65946.608658                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 65946.608658                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu00.inst          722                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          722                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu00.inst         2743                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2743                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu00.inst    186169499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    186169499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu00.inst     0.000701                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000701                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu00.inst 67870.761575                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 67870.761575                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          511.285590                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             3910399                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2742                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1426.111962                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              80000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu00.inst   511.285590                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu00.inst     0.998605                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.998605                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          114                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           71                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          327                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           7824986                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          7824986                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    12725                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  28563134                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 7650051                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              44063406                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1119                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 7231067                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                 722340                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  769                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   252950                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                 7392350                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           261                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2809                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         8082                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10891                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                43892810                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               43883589                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 31936451                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 52539611                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.451592                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.607855                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      13728                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  85297                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  55                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                261                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 24545                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  30                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 12969                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           7145770                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            90.313076                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          161.916575                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               4471365     62.57%     62.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              127065      1.78%     64.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              203192      2.84%     67.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              311439      4.36%     71.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49               37835      0.53%     72.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               32882      0.46%     72.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               27357      0.38%     72.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               18128      0.25%     73.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               13292      0.19%     73.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               13890      0.19%     73.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             12467      0.17%     73.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119              9604      0.13%     73.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129              9730      0.14%     74.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139              9429      0.13%     74.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149              7795      0.11%     74.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159              6810      0.10%     74.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169              5056      0.07%     74.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179              3535      0.05%     74.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189              2876      0.04%     74.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199              2864      0.04%     74.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              2543      0.04%     74.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219              6503      0.09%     74.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229              2138      0.03%     74.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239              6223      0.09%     74.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249            123876      1.73%     76.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259            119761      1.68%     78.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269            244841      3.43%     81.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            248573      3.48%     85.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289            249347      3.49%     88.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            248121      3.47%     92.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          567233      7.94%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            5477                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             7145770                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                7214937                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                 716466                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     8462                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     2319                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                3912818                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1953                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 12725                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 3742120                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               42375975                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          8492                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  5368374                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             45252928                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              44122394                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              2148070                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               3280534                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents               1496747                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              40023054                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands           58533531                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  130078273                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                32162923                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 27412554                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             57507404                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 1026118                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    255                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                245                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 11166832                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       136533475                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       87963623                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                23797037                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  43475168                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2909                       # Number of system calls (Count)
system.cpu1.numCycles                        52255302                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       18257540                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     196                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      18269839                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   102                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               17342                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            18303                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 43                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           52234372                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.349767                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.303918                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 47659371     91.24%     91.24% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   904751      1.73%     92.97% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   698799      1.34%     94.31% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   429125      0.82%     95.13% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   228284      0.44%     95.57% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  1097086      2.10%     97.67% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   241840      0.46%     98.13% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   970419      1.86%     99.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                     4697      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             52234372                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   2224      9.06%      9.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      9.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      9.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      9.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      9.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      9.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      9.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      9.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      9.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      9.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      9.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     2      0.01%      9.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      9.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%      9.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      9.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     6      0.02%      9.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      9.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      9.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      9.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      9.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      9.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      9.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      9.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            11505     46.88%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     55.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   180      0.73%     56.71% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   49      0.20%     56.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             1646      6.71%     63.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite            8928     36.38%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          200      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     14913949     81.63%     81.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           18      0.00%     81.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          235      0.00%     81.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       281320      1.54%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           42      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           43      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu          117      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          104      0.00%     83.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           40      0.00%     83.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     83.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           29      0.00%     83.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     83.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     83.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd       281250      1.54%     84.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult       250000      1.37%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      1120107      6.13%     92.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite        32136      0.18%     92.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead       796374      4.36%     96.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite       593875      3.25%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      18269839                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.349627                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              24541                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.001343                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                83370154                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               15585436                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       15565440                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                  5428539                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                 2689650                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         2688291                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   15568877                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     2725303                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         18269527                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      1916435                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      312                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           2542408                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       2499345                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                      625973                       # Number of stores executed (Count)
system.cpu1.numRate                          0.349621                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            134                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          20930                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1253651                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   10549366                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     18240327                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              4.953407                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         4.953407                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.201881                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.201881                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  17199041                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                  9417536                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                    3188459                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   2094350                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   12496387                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   7760042                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                  7792096                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       1901615                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores       626248                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads        31861                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        31495                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                2501122                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          2500116                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              251                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             1381477                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                1381363                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999917                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    207                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            327                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                38                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             289                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           33                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts          15658                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            153                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              196                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples     52232179                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.349216                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.357747                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0       48076585     92.04%     92.04% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         880935      1.69%     93.73% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         159076      0.30%     94.04% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         487499      0.93%     94.97% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         354557      0.68%     95.65% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         976490      1.87%     97.52% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          65941      0.13%     97.64% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         966349      1.85%     99.49% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         264747      0.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     52232179                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            10549366                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              18240327                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    2525464                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      1899812                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         90                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   2497774                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                   2687928                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   15810344                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  124                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass           64      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     14901851     81.70%     81.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           18      0.00%     81.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          224      0.00%     81.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       281279      1.54%     83.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     83.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           26      0.00%     83.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           34      0.00%     83.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           52      0.00%     83.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           26      0.00%     83.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     83.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd       281250      1.54%     84.78% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.78% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.78% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.78% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.78% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.78% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult       250000      1.37%     86.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     86.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     86.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      1118422      6.13%     92.29% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite        31822      0.17%     92.46% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead       781390      4.28%     96.74% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite       593830      3.26%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     18240327                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       264747                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu01.data      1938456                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          1938456                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu01.data      1938456                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         1938456                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu01.data       588368                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         588368                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu01.data       588368                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        588368                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu01.data  43794437996                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  43794437996                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu01.data  43794437996                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  43794437996                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu01.data      2526824                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      2526824                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu01.data      2526824                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      2526824                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu01.data     0.232849                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.232849                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu01.data     0.232849                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.232849                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu01.data 74433.752339                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 74433.752339                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu01.data 74433.752339                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 74433.752339                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs      4116330                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         5866                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs        34081                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs    120.780787                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets   225.615385                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        78067                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            78067                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu01.data       416013                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       416013                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu01.data       416013                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       416013                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu01.data       172355                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       172355                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu01.data       172355                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       172355                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu01.data  28082033746                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  28082033746                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu01.data  28082033746                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  28082033746                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu01.data     0.068210                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.068210                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu01.data     0.068210                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.068210                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu01.data 162931.355319                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 162931.355319                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu01.data 162931.355319                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 162931.355319                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                171203                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu01.data            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu01.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu01.data      2061750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      2061750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu01.data           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu01.data     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu01.data 49089.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 49089.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu01.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu01.data      4170000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      4170000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu01.data     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu01.data 99285.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 99285.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu01.data           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu01.data           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu01.data      1387138                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        1387138                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu01.data       514079                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       514079                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu01.data  32171088000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  32171088000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu01.data      1901217                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      1901217                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu01.data     0.270395                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.270395                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu01.data 62580.047036                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 62580.047036                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu01.data       416013                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       416013                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu01.data        98066                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total        98066                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu01.data  16495828250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  16495828250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu01.data     0.051581                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.051581                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu01.data 168211.492770                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 168211.492770                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu01.data       551318                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total        551318                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu01.data        74289                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        74289                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu01.data  11623349996                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  11623349996                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu01.data       625607                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total       625607                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu01.data     0.118747                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.118747                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu01.data 156461.252622                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 156461.252622                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu01.data        74289                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        74289                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu01.data  11586205496                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  11586205496                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu01.data     0.118747                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.118747                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu01.data 155961.252622                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 155961.252622                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1005.102712                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             2110907                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            172370                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             12.246371                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          313531000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu01.data  1005.102712                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu01.data     0.981546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.981546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses           5226198                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses          5226198                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                  484881                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             48749559                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  2627635                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               372073                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   224                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             1381148                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   55                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              18259511                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  313                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles            652998                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      10562120                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    2501122                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           1381608                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     51581008                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    558                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles           85                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                   643345                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                   89                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          52234372                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.349663                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.487816                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                48935226     93.68%     93.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  338429      0.65%     94.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                   73340      0.14%     94.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  206043      0.39%     94.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  998253      1.91%     96.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                   30216      0.06%     96.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                   51314      0.10%     96.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  103198      0.20%     97.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 1498353      2.87%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            52234372                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.047864                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.202125                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu01.inst       643184                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total           643184                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu01.inst       643184                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total          643184                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu01.inst          161                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            161                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu01.inst          161                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           161                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu01.inst     12331000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     12331000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu01.inst     12331000                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     12331000                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu01.inst       643345                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total       643345                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu01.inst       643345                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total       643345                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu01.inst     0.000250                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000250                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu01.inst     0.000250                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000250                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu01.inst 76590.062112                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 76590.062112                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu01.inst 76590.062112                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 76590.062112                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs          130                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs            65                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu01.inst           32                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           32                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu01.inst           32                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           32                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu01.inst          129                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          129                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu01.inst          129                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          129                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu01.inst     10355250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     10355250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu01.inst     10355250                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     10355250                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu01.inst     0.000201                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000201                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu01.inst     0.000201                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000201                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu01.inst 80273.255814                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 80273.255814                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu01.inst 80273.255814                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 80273.255814                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     2                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu01.inst       643184                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total         643184                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu01.inst          161                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          161                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu01.inst     12331000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     12331000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu01.inst       643345                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total       643345                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu01.inst     0.000250                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000250                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu01.inst 76590.062112                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 76590.062112                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu01.inst           32                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           32                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu01.inst          129                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          129                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu01.inst     10355250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     10355250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu01.inst     0.000201                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000201                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu01.inst 80273.255814                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 80273.255814                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          122.156079                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs              643313                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               129                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           4986.922481                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          313479000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu01.inst   122.156079                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu01.inst     0.238586                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.238586                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          127                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          127                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.248047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           1286819                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          1286819                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      224                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    131415                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                 7498586                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              18257736                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  10                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 1901615                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                 626248                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   78                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                      743                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                 7494117                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             8                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           146                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          155                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 301                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                18253826                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               18253731                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 13406540                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 18409193                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.349318                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.728252                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        115                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                   1795                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  8                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   596                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 11653                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           1899812                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            71.508667                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          207.882438                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               1370573     72.14%     72.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                5816      0.31%     72.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               79752      4.20%     76.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39               64515      3.40%     80.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49               33634      1.77%     81.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               22826      1.20%     83.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               22924      1.21%     84.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               17793      0.94%     85.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               12998      0.68%     85.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               13555      0.71%     86.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             12331      0.65%     87.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119              9775      0.51%     87.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129              9557      0.50%     88.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139              9127      0.48%     88.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149              7855      0.41%     89.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159              6879      0.36%     89.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              5030      0.26%     89.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              3118      0.16%     89.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189              2520      0.13%     90.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199              2594      0.14%     90.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209              2062      0.11%     90.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219              1642      0.09%     90.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229              1685      0.09%     90.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239              1505      0.08%     90.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249              1295      0.07%     90.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259              1255      0.07%     90.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269              1504      0.08%     90.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279              2407      0.13%     90.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289              3177      0.17%     91.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299              2979      0.16%     91.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          167129      8.80%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            6328                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             1899812                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                1901389                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                 625973                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     1698                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                 643352                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       28                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  10916585250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  10916585250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  10916585250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  13377238250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  10916585250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   224                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                  617638                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                9469510                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           895                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  2855697                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             39290408                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              18258702                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                78477                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                971216                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                 96300                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents              39007536                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           33419964                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   61484594                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                17175724                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  3189423                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             33388341                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   31494                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     20                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  1965278                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        70223144                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       36514356                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                10549366                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  18240327                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                       52184106                       # Number of cpu cycles simulated (Cycle)
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                      17679832                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                    189                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                     17690377                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                   78                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined              15455                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined           16179                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved                60                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples          52162257                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             0.339141                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            1.289135                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                47773925     91.59%     91.59% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                  845446      1.62%     93.21% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                  674200      1.29%     94.50% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                  394043      0.76%     95.26% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                  218608      0.42%     95.67% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                 1061695      2.04%     97.71% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                  234095      0.45%     98.16% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                  955035      1.83%     99.99% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                    5210      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total            52162257                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                  2140      8.53%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                    0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                    0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                  0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd           10922     43.52%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     52.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                  156      0.62%     52.67% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                  31      0.12%     52.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead            1682      6.70%     59.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite          10166     40.51%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass          151      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu     14385996     81.32%     81.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult           18      0.00%     81.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv          204      0.00%     81.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd       281301      1.59%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd       281250      1.59%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult       250003      1.41%     85.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     85.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     85.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead      1071807      6.06%     91.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite        31771      0.18%     92.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead       794112      4.49%     96.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite       593764      3.36%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total     17690377                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       0.338999                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                             25097                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.001419                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads               82144495                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites              15007309                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses      14988731                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                 5423691                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                2688170                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses        2687616                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                  14992092                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                    2723231                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numInsts                        17690096                       # Number of executed instructions (Count)
system.cpu10.numLoadInsts                     1865879                       # Number of load instructions executed (Count)
system.cpu10.numSquashedInsts                     281                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu10.numRefs                          2491390                       # Number of memory reference insts executed (Count)
system.cpu10.numBranches                      2403585                       # Number of branches executed (Count)
system.cpu10.numStoreInsts                     625511                       # Number of stores executed (Count)
system.cpu10.numRate                         0.338994                       # Inst execution rate ((Count/Cycle))
system.cpu10.timesIdled                            74                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                         21849                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.quiesceCycles                    1325171                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu10.committedInsts                  10213908                       # Number of Instructions Simulated (Count)
system.cpu10.committedOps                    17664499                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.cpi                             5.109122                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu10.totalCpi                        5.109122                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu10.ipc                             0.195728                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu10.totalIpc                        0.195728                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu10.intRegfileReads                 16664077                       # Number of integer regfile reads (Count)
system.cpu10.intRegfileWrites                 9080211                       # Number of integer regfile writes (Count)
system.cpu10.fpRegfileReads                   3187579                       # Number of floating regfile reads (Count)
system.cpu10.fpRegfileWrites                  2093855                       # Number of floating regfile writes (Count)
system.cpu10.ccRegfileReads                  12016761                       # number of cc regfile reads (Count)
system.cpu10.ccRegfileWrites                  7472425                       # number of cc regfile writes (Count)
system.cpu10.miscRegfileReads                 7549553                       # number of misc regfile reads (Count)
system.cpu10.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu10.MemDepUnit__0.insertedLoads      1853162                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores       625830                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads        31848                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores        31513                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups               2405235                       # Number of BP lookups (Count)
system.cpu10.branchPred.condPredicted         2404251                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condIncorrect             184                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.BTBLookups            1333722                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBHits               1333626                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.999928                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.RASUsed                   206                       # Number of times the RAS was used to get a target. (Count)
system.cpu10.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu10.branchPred.indirectLookups           322                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses            286                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu10.commit.commitSquashedInsts         13781                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts             146                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples     52160412                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     0.338657                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     1.342603                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0      48166130     92.34%     92.34% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1        840283      1.61%     93.95% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2        164852      0.32%     94.27% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3        435412      0.83%     95.10% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4        326849      0.63%     95.73% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5        953554      1.83%     97.56% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6         64358      0.12%     97.68% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7        944830      1.81%     99.49% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8        264144      0.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total     52160412                       # Number of insts commited each cycle (Count)
system.cpu10.commit.instsCommitted           10213908                       # Number of instructions committed (Count)
system.cpu10.commit.opsCommitted             17664499                       # Number of ops (including micro ops) committed (Count)
system.cpu10.commit.memRefs                   2476880                       # Number of memory references committed (Count)
system.cpu10.commit.loads                     1851518                       # Number of loads committed (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu10.commit.branches                  2402088                       # Number of branches committed (Count)
system.cpu10.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu10.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu10.commit.integer                  15282382                       # Number of committed integer instructions. (Count)
system.cpu10.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu     14374853     81.38%     81.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult           18      0.00%     81.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv          198      0.00%     81.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd       281260      1.59%     82.97% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd       281250      1.59%     84.56% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult       250000      1.42%     85.98% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead      1070250      6.06%     92.04% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite        31604      0.18%     92.22% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead       781268      4.42%     96.64% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite       593758      3.36%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total     17664499                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples       264144                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.dcache.demandHits::cpu10.data      1913219                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.demandHits::total         1913219                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.overallHits::cpu10.data      1913219                       # number of overall hits (Count)
system.cpu10.dcache.overallHits::total        1913219                       # number of overall hits (Count)
system.cpu10.dcache.demandMisses::cpu10.data       564908                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.demandMisses::total        564908                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.overallMisses::cpu10.data       564908                       # number of overall misses (Count)
system.cpu10.dcache.overallMisses::total       564908                       # number of overall misses (Count)
system.cpu10.dcache.demandMissLatency::cpu10.data  42440706748                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.dcache.demandMissLatency::total  42440706748                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.dcache.overallMissLatency::cpu10.data  42440706748                       # number of overall miss ticks (Tick)
system.cpu10.dcache.overallMissLatency::total  42440706748                       # number of overall miss ticks (Tick)
system.cpu10.dcache.demandAccesses::cpu10.data      2478127                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.demandAccesses::total      2478127                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::cpu10.data      2478127                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::total      2478127                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.demandMissRate::cpu10.data     0.227958                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.demandMissRate::total     0.227958                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.overallMissRate::cpu10.data     0.227958                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.overallMissRate::total     0.227958                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.demandAvgMissLatency::cpu10.data 75128.528447                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.dcache.demandAvgMissLatency::total 75128.528447                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.dcache.overallAvgMissLatency::cpu10.data 75128.528447                       # average overall miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMissLatency::total 75128.528447                       # average overall miss latency ((Tick/Count))
system.cpu10.dcache.blockedCycles::no_mshrs      3823335                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCycles::no_targets        10753                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCauses::no_mshrs        31560                       # number of times access was blocked (Count)
system.cpu10.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu10.dcache.avgBlocked::no_mshrs   121.144962                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.avgBlocked::no_targets   398.259259                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.writebacks::writebacks        78040                       # number of writebacks (Count)
system.cpu10.dcache.writebacks::total           78040                       # number of writebacks (Count)
system.cpu10.dcache.demandMshrHits::cpu10.data       392699                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.dcache.demandMshrHits::total       392699                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.dcache.overallMshrHits::cpu10.data       392699                       # number of overall MSHR hits (Count)
system.cpu10.dcache.overallMshrHits::total       392699                       # number of overall MSHR hits (Count)
system.cpu10.dcache.demandMshrMisses::cpu10.data       172209                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.dcache.demandMshrMisses::total       172209                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.dcache.overallMshrMisses::cpu10.data       172209                       # number of overall MSHR misses (Count)
system.cpu10.dcache.overallMshrMisses::total       172209                       # number of overall MSHR misses (Count)
system.cpu10.dcache.demandMshrMissLatency::cpu10.data  27894178498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.dcache.demandMshrMissLatency::total  27894178498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.dcache.overallMshrMissLatency::cpu10.data  27894178498                       # number of overall MSHR miss ticks (Tick)
system.cpu10.dcache.overallMshrMissLatency::total  27894178498                       # number of overall MSHR miss ticks (Tick)
system.cpu10.dcache.demandMshrMissRate::cpu10.data     0.069492                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.dcache.demandMshrMissRate::total     0.069492                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.dcache.overallMshrMissRate::cpu10.data     0.069492                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.dcache.overallMshrMissRate::total     0.069492                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.dcache.demandAvgMshrMissLatency::cpu10.data 161978.633509                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.demandAvgMshrMissLatency::total 161978.633509                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMshrMissLatency::cpu10.data 161978.633509                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMshrMissLatency::total 161978.633509                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.replacements               171084                       # number of replacements (Count)
system.cpu10.dcache.LockedRMWReadReq.hits::cpu10.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu10.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu10.dcache.LockedRMWReadReq.misses::cpu10.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu10.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu10.dcache.LockedRMWReadReq.missLatency::cpu10.data      2022250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.missLatency::total      2022250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.accesses::cpu10.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWReadReq.missRate::cpu10.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.avgMissLatency::cpu10.data 48148.809524                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.avgMissLatency::total 48148.809524                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.mshrMisses::cpu10.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu10.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu10.dcache.LockedRMWReadReq.mshrMissLatency::cpu10.data      4098250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.mshrMissLatency::total      4098250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.mshrMissRate::cpu10.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu10.data 97577.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.avgMshrMissLatency::total 97577.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWWriteReq.hits::cpu10.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu10.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu10.dcache.LockedRMWWriteReq.accesses::cpu10.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.hits::cpu10.data      1362148                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.hits::total       1362148                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.misses::cpu10.data       490660                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.misses::total       490660                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.missLatency::cpu10.data  30784481000                       # number of ReadReq miss ticks (Tick)
system.cpu10.dcache.ReadReq.missLatency::total  30784481000                       # number of ReadReq miss ticks (Tick)
system.cpu10.dcache.ReadReq.accesses::cpu10.data      1852808                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.accesses::total      1852808                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.missRate::cpu10.data     0.264820                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.missRate::total     0.264820                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.avgMissLatency::cpu10.data 62740.963192                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.avgMissLatency::total 62740.963192                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.mshrHits::cpu10.data       392699                       # number of ReadReq MSHR hits (Count)
system.cpu10.dcache.ReadReq.mshrHits::total       392699                       # number of ReadReq MSHR hits (Count)
system.cpu10.dcache.ReadReq.mshrMisses::cpu10.data        97961                       # number of ReadReq MSHR misses (Count)
system.cpu10.dcache.ReadReq.mshrMisses::total        97961                       # number of ReadReq MSHR misses (Count)
system.cpu10.dcache.ReadReq.mshrMissLatency::cpu10.data  16275076750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.ReadReq.mshrMissLatency::total  16275076750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.ReadReq.mshrMissRate::cpu10.data     0.052872                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.mshrMissRate::total     0.052872                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.avgMshrMissLatency::cpu10.data 166138.328008                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.avgMshrMissLatency::total 166138.328008                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.hits::cpu10.data       551071                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.hits::total       551071                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.misses::cpu10.data        74248                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.misses::total        74248                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.missLatency::cpu10.data  11656225748                       # number of WriteReq miss ticks (Tick)
system.cpu10.dcache.WriteReq.missLatency::total  11656225748                       # number of WriteReq miss ticks (Tick)
system.cpu10.dcache.WriteReq.accesses::cpu10.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.missRate::cpu10.data     0.118736                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.missRate::total     0.118736                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.avgMissLatency::cpu10.data 156990.434059                       # average WriteReq miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.avgMissLatency::total 156990.434059                       # average WriteReq miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.mshrMisses::cpu10.data        74248                       # number of WriteReq MSHR misses (Count)
system.cpu10.dcache.WriteReq.mshrMisses::total        74248                       # number of WriteReq MSHR misses (Count)
system.cpu10.dcache.WriteReq.mshrMissLatency::cpu10.data  11619101748                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu10.dcache.WriteReq.mshrMissLatency::total  11619101748                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu10.dcache.WriteReq.mshrMissRate::cpu10.data     0.118736                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.mshrMissRate::total     0.118736                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.avgMshrMissLatency::cpu10.data 156490.434059                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.avgMshrMissLatency::total 156490.434059                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dcache.tags.tagsInUse        1004.412648                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dcache.tags.totalRefs            2085514                       # Total number of references to valid blocks. (Count)
system.cpu10.dcache.tags.sampledRefs           172248                       # Sample count of references to valid blocks. (Count)
system.cpu10.dcache.tags.avgRefs            12.107624                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dcache.tags.warmupTick         331379000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dcache.tags.occupancies::cpu10.data  1004.412648                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.dcache.tags.avgOccs::cpu10.data     0.980872                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.avgOccs::total      0.980872                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu10.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu10.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.dcache.tags.tagAccesses          5128674                       # Number of tag accesses (Count)
system.cpu10.dcache.tags.dataAccesses         5128674                       # Number of data accesses (Count)
system.cpu10.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.decode.idleCycles                 428434                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles            48854297                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                 2506718                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles              372637                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                  171                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved            1333389                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts             17681525                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu10.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.fetch.icacheStallCycles           597578                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu10.fetch.insts                     10225033                       # Number of instructions fetch has processed (Count)
system.cpu10.fetch.branches                   2405235                       # Number of branches that fetch encountered (Count)
system.cpu10.fetch.predictedBranches          1333868                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                    51564393                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                   418                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.cacheLines                  594627                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                  54                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples         52162257                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            0.339047                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           1.468059                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0               48983438     93.91%     93.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                 319019      0.61%     94.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                  75577      0.14%     94.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                 175888      0.34%     95.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                 973849      1.87%     96.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                  32667      0.06%     96.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                  41119      0.08%     97.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::7                 103431      0.20%     97.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::8                1457269      2.79%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total           52162257                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.branchRate                0.046091                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetch.rate                      0.195942                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.icache.demandHits::cpu10.inst       594551                       # number of demand (read+write) hits (Count)
system.cpu10.icache.demandHits::total          594551                       # number of demand (read+write) hits (Count)
system.cpu10.icache.overallHits::cpu10.inst       594551                       # number of overall hits (Count)
system.cpu10.icache.overallHits::total         594551                       # number of overall hits (Count)
system.cpu10.icache.demandMisses::cpu10.inst           76                       # number of demand (read+write) misses (Count)
system.cpu10.icache.demandMisses::total            76                       # number of demand (read+write) misses (Count)
system.cpu10.icache.overallMisses::cpu10.inst           76                       # number of overall misses (Count)
system.cpu10.icache.overallMisses::total           76                       # number of overall misses (Count)
system.cpu10.icache.demandMissLatency::cpu10.inst      8516000                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.icache.demandMissLatency::total      8516000                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.icache.overallMissLatency::cpu10.inst      8516000                       # number of overall miss ticks (Tick)
system.cpu10.icache.overallMissLatency::total      8516000                       # number of overall miss ticks (Tick)
system.cpu10.icache.demandAccesses::cpu10.inst       594627                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.demandAccesses::total       594627                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::cpu10.inst       594627                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::total       594627                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.demandMissRate::cpu10.inst     0.000128                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.demandMissRate::total     0.000128                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.overallMissRate::cpu10.inst     0.000128                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.overallMissRate::total     0.000128                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.demandAvgMissLatency::cpu10.inst 112052.631579                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.icache.demandAvgMissLatency::total 112052.631579                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.icache.overallAvgMissLatency::cpu10.inst 112052.631579                       # average overall miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMissLatency::total 112052.631579                       # average overall miss latency ((Tick/Count))
system.cpu10.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.demandMshrHits::cpu10.inst           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.icache.demandMshrHits::total           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.icache.overallMshrHits::cpu10.inst           13                       # number of overall MSHR hits (Count)
system.cpu10.icache.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
system.cpu10.icache.demandMshrMisses::cpu10.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.icache.overallMshrMisses::cpu10.inst           63                       # number of overall MSHR misses (Count)
system.cpu10.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu10.icache.demandMshrMissLatency::cpu10.inst      7422750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.icache.demandMshrMissLatency::total      7422750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.icache.overallMshrMissLatency::cpu10.inst      7422750                       # number of overall MSHR miss ticks (Tick)
system.cpu10.icache.overallMshrMissLatency::total      7422750                       # number of overall MSHR miss ticks (Tick)
system.cpu10.icache.demandMshrMissRate::cpu10.inst     0.000106                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.icache.demandMshrMissRate::total     0.000106                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.icache.overallMshrMissRate::cpu10.inst     0.000106                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.icache.overallMshrMissRate::total     0.000106                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.icache.demandAvgMshrMissLatency::cpu10.inst 117821.428571                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.demandAvgMshrMissLatency::total 117821.428571                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMshrMissLatency::cpu10.inst 117821.428571                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMshrMissLatency::total 117821.428571                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.replacements                    0                       # number of replacements (Count)
system.cpu10.icache.ReadReq.hits::cpu10.inst       594551                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.hits::total        594551                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.misses::cpu10.inst           76                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.misses::total           76                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.missLatency::cpu10.inst      8516000                       # number of ReadReq miss ticks (Tick)
system.cpu10.icache.ReadReq.missLatency::total      8516000                       # number of ReadReq miss ticks (Tick)
system.cpu10.icache.ReadReq.accesses::cpu10.inst       594627                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.accesses::total       594627                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.missRate::cpu10.inst     0.000128                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.missRate::total     0.000128                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.avgMissLatency::cpu10.inst 112052.631579                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.avgMissLatency::total 112052.631579                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.mshrHits::cpu10.inst           13                       # number of ReadReq MSHR hits (Count)
system.cpu10.icache.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
system.cpu10.icache.ReadReq.mshrMisses::cpu10.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu10.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu10.icache.ReadReq.mshrMissLatency::cpu10.inst      7422750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.icache.ReadReq.mshrMissLatency::total      7422750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.icache.ReadReq.mshrMissRate::cpu10.inst     0.000106                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.mshrMissRate::total     0.000106                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.avgMshrMissLatency::cpu10.inst 117821.428571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.avgMshrMissLatency::total 117821.428571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.icache.tags.tagsInUse          58.377218                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.icache.tags.totalRefs             594614                       # Total number of references to valid blocks. (Count)
system.cpu10.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu10.icache.tags.avgRefs          9438.317460                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.icache.tags.warmupTick         331360000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.icache.tags.occupancies::cpu10.inst    58.377218                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.icache.tags.avgOccs::cpu10.inst     0.114018                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.avgOccs::total      0.114018                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu10.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu10.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.icache.tags.tagAccesses          1189317                       # Number of tag accesses (Count)
system.cpu10.icache.tags.dataAccesses         1189317                       # Number of data accesses (Count)
system.cpu10.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                     171                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                   139154                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                5855534                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts             17680021                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                1853162                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts                625830                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                  64                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                     635                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                5851323                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect          121                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts                263                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit               17676444                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount              17676347                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                12960381                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                17840946                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      0.338730                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.726440                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu10.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                  1636                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                  468                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                10625                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples          1851518                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean           70.068633                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev         199.758717                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9              1346496     72.72%     72.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19               5717      0.31%     73.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29              76534      4.13%     77.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39              62884      3.40%     80.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49              31490      1.70%     82.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59              22204      1.20%     83.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69              21396      1.16%     84.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79              16447      0.89%     85.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89              11730      0.63%     86.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99              12259      0.66%     86.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109            11290      0.61%     87.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119             8903      0.48%     87.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129             8616      0.47%     88.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139             8260      0.45%     88.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149             6697      0.36%     89.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159             6046      0.33%     89.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169             4272      0.23%     89.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179             2868      0.15%     89.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189             2379      0.13%     90.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199             2389      0.13%     90.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209             2010      0.11%     90.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219             1705      0.09%     90.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229             1580      0.09%     90.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239             1401      0.08%     90.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249             1141      0.06%     90.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259             1129      0.06%     90.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269             1492      0.08%     90.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279             2448      0.13%     90.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289             3022      0.16%     91.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299             3134      0.17%     91.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows         163579      8.83%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value           5533                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total            1851518                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses               1852906                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                625511                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                594639                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu10.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::mean  10916504250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::min_value  10916504250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::max_value  10916504250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON  13377319250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::CLK_GATED  10916504250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                  171                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                 555696                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles               7789497                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                 2735645                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles            41080969                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts             17680876                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents               66720                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents               991811                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.LQFullEvents                17899                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents             40873305                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.renamedOperands          32265843                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                  59462211                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups               16644291                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                 3187961                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps            32237957                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                  27757                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                 1963006                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                       69574262                       # The number of ROB reads (Count)
system.cpu10.rob.writes                      35358593                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts               10213908                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                 17664499                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                       52177618                       # Number of cpu cycles simulated (Cycle)
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                      18098253                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                    195                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                     18112985                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                   79                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined              15918                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined           18297                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved                66                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples          52158322                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             0.347269                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.298457                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                47611644     91.28%     91.28% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                  891423      1.71%     92.99% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                  717163      1.37%     94.37% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                  428954      0.82%     95.19% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                  223361      0.43%     95.62% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                 1067992      2.05%     97.67% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                  262840      0.50%     98.17% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                  949630      1.82%     99.99% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                    5315      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total            52158322                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                  2119      7.87%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                    0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                    0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                  0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%      7.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd           11560     42.94%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     50.81% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                  139      0.52%     51.33% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                  30      0.11%     51.44% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead            3095     11.50%     62.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite           9979     37.07%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu     14769228     81.54%     81.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult           18      0.00%     81.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv          204      0.00%     81.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd       281308      1.55%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd       281250      1.55%     84.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult       250000      1.38%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead      1106622      6.11%     92.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite        31775      0.18%     92.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead       798665      4.41%     96.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite       593765      3.28%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total     18112985                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       0.347141                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                             26922                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.001486                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads               82976633                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites              15426163                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses      15406776                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                 5434660                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                2688206                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses        2687607                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                  15410110                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                    2729647                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numInsts                        18112671                       # Number of executed instructions (Count)
system.cpu11.numLoadInsts                     1905241                       # Number of load instructions executed (Count)
system.cpu11.numSquashedInsts                     314                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu11.numRefs                          2530755                       # Number of memory reference insts executed (Count)
system.cpu11.numBranches                      2473201                       # Number of branches executed (Count)
system.cpu11.numStoreInsts                     625514                       # Number of stores executed (Count)
system.cpu11.numRate                         0.347135                       # Inst execution rate ((Count/Cycle))
system.cpu11.timesIdled                            68                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                         19296                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.quiesceCycles                    1332071                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu11.committedInsts                  10457728                       # Number of Instructions Simulated (Count)
system.cpu11.committedOps                    18082463                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.cpi                             4.989384                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu11.totalCpi                        4.989384                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu11.ipc                             0.200426                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu11.totalIpc                        0.200426                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu11.intRegfileReads                 17056196                       # Number of integer regfile reads (Count)
system.cpu11.intRegfileWrites                 9324197                       # Number of integer regfile writes (Count)
system.cpu11.fpRegfileReads                   3187552                       # Number of floating regfile reads (Count)
system.cpu11.fpRegfileWrites                  2093843                       # Number of floating regfile writes (Count)
system.cpu11.ccRegfileReads                  12364822                       # number of cc regfile reads (Count)
system.cpu11.ccRegfileWrites                  7681257                       # number of cc regfile writes (Count)
system.cpu11.miscRegfileReads                 7728239                       # number of misc regfile reads (Count)
system.cpu11.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu11.MemDepUnit__0.insertedLoads      1888062                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores       625861                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads        31878                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores        31531                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups               2474976                       # Number of BP lookups (Count)
system.cpu11.branchPred.condPredicted         2473992                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condIncorrect             190                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.BTBLookups            1368583                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBHits               1368487                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.999930                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.RASUsed                   211                       # Number of times the RAS was used to get a target. (Count)
system.cpu11.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu11.branchPred.indirectLookups           306                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses            270                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu11.commit.commitSquashedInsts         14246                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts             152                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples     52156413                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     0.346697                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     1.348112                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0      47981990     92.00%     92.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1        906694      1.74%     93.73% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2        161667      0.31%     94.04% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3        518075      0.99%     95.04% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4        372973      0.72%     95.75% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5        948225      1.82%     97.57% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6         65772      0.13%     97.70% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7        937575      1.80%     99.49% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8        263442      0.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total     52156413                       # Number of insts commited each cycle (Count)
system.cpu11.commit.instsCommitted           10457728                       # Number of instructions committed (Count)
system.cpu11.commit.opsCommitted             18082463                       # Number of ops (including micro ops) committed (Count)
system.cpu11.commit.memRefs                   2511722                       # Number of memory references committed (Count)
system.cpu11.commit.loads                     1886352                       # Number of loads committed (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu11.commit.branches                  2471744                       # Number of branches committed (Count)
system.cpu11.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu11.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu11.commit.integer                  15665516                       # Number of committed integer instructions. (Count)
system.cpu11.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass           38      0.00%      0.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu     14757977     81.61%     81.62% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult           18      0.00%     81.62% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv          198      0.00%     81.62% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd       281260      1.56%     83.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     83.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt            0      0.00%     83.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     83.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     83.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     83.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     83.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd            0      0.00%     83.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu            0      0.00%     83.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     83.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt            0      0.00%     83.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc            0      0.00%     83.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     83.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift            0      0.00%     83.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     83.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     83.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd       281250      1.56%     84.73% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.73% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.73% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.73% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.73% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.73% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult       250000      1.38%     86.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead      1105084      6.11%     92.22% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite        31612      0.17%     92.40% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead       781268      4.32%     96.72% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite       593758      3.28%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total     18082463                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples       263442                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.dcache.demandHits::cpu11.data      1937674                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.demandHits::total         1937674                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.overallHits::cpu11.data      1937674                       # number of overall hits (Count)
system.cpu11.dcache.overallHits::total        1937674                       # number of overall hits (Count)
system.cpu11.dcache.demandMisses::cpu11.data       575268                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.demandMisses::total        575268                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.overallMisses::cpu11.data       575268                       # number of overall misses (Count)
system.cpu11.dcache.overallMisses::total       575268                       # number of overall misses (Count)
system.cpu11.dcache.demandMissLatency::cpu11.data  43952340745                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.dcache.demandMissLatency::total  43952340745                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.dcache.overallMissLatency::cpu11.data  43952340745                       # number of overall miss ticks (Tick)
system.cpu11.dcache.overallMissLatency::total  43952340745                       # number of overall miss ticks (Tick)
system.cpu11.dcache.demandAccesses::cpu11.data      2512942                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.demandAccesses::total      2512942                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::cpu11.data      2512942                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::total      2512942                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.demandMissRate::cpu11.data     0.228922                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.demandMissRate::total     0.228922                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.overallMissRate::cpu11.data     0.228922                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.overallMissRate::total     0.228922                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.demandAvgMissLatency::cpu11.data 76403.242915                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.dcache.demandAvgMissLatency::total 76403.242915                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.dcache.overallAvgMissLatency::cpu11.data 76403.242915                       # average overall miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMissLatency::total 76403.242915                       # average overall miss latency ((Tick/Count))
system.cpu11.dcache.blockedCycles::no_mshrs      4180101                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCycles::no_targets        12682                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCauses::no_mshrs        33591                       # number of times access was blocked (Count)
system.cpu11.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu11.dcache.avgBlocked::no_mshrs   124.441100                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.avgBlocked::no_targets   487.769231                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.writebacks::writebacks        78046                       # number of writebacks (Count)
system.cpu11.dcache.writebacks::total           78046                       # number of writebacks (Count)
system.cpu11.dcache.demandMshrHits::cpu11.data       403050                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.dcache.demandMshrHits::total       403050                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.dcache.overallMshrHits::cpu11.data       403050                       # number of overall MSHR hits (Count)
system.cpu11.dcache.overallMshrHits::total       403050                       # number of overall MSHR hits (Count)
system.cpu11.dcache.demandMshrMisses::cpu11.data       172218                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.dcache.demandMshrMisses::total       172218                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.dcache.overallMshrMisses::cpu11.data       172218                       # number of overall MSHR misses (Count)
system.cpu11.dcache.overallMshrMisses::total       172218                       # number of overall MSHR misses (Count)
system.cpu11.dcache.demandMshrMissLatency::cpu11.data  27946457245                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.dcache.demandMshrMissLatency::total  27946457245                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.dcache.overallMshrMissLatency::cpu11.data  27946457245                       # number of overall MSHR miss ticks (Tick)
system.cpu11.dcache.overallMshrMissLatency::total  27946457245                       # number of overall MSHR miss ticks (Tick)
system.cpu11.dcache.demandMshrMissRate::cpu11.data     0.068532                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.dcache.demandMshrMissRate::total     0.068532                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.dcache.overallMshrMissRate::cpu11.data     0.068532                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.dcache.overallMshrMissRate::total     0.068532                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.dcache.demandAvgMshrMissLatency::cpu11.data 162273.730069                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.demandAvgMshrMissLatency::total 162273.730069                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMshrMissLatency::cpu11.data 162273.730069                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMshrMissLatency::total 162273.730069                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.replacements               171089                       # number of replacements (Count)
system.cpu11.dcache.LockedRMWReadReq.hits::cpu11.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu11.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu11.dcache.LockedRMWReadReq.misses::cpu11.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu11.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu11.dcache.LockedRMWReadReq.missLatency::cpu11.data      2214500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.missLatency::total      2214500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.accesses::cpu11.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWReadReq.missRate::cpu11.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.avgMissLatency::cpu11.data 52726.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.avgMissLatency::total 52726.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.mshrMisses::cpu11.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu11.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu11.dcache.LockedRMWReadReq.mshrMissLatency::cpu11.data      4497500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.mshrMissLatency::total      4497500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.mshrMissRate::cpu11.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu11.data 107083.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.avgMshrMissLatency::total 107083.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWWriteReq.hits::cpu11.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu11.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu11.dcache.LockedRMWWriteReq.accesses::cpu11.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.hits::cpu11.data      1386600                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.hits::total       1386600                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.misses::cpu11.data       501015                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.misses::total       501015                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.missLatency::cpu11.data  32360609500                       # number of ReadReq miss ticks (Tick)
system.cpu11.dcache.ReadReq.missLatency::total  32360609500                       # number of ReadReq miss ticks (Tick)
system.cpu11.dcache.ReadReq.accesses::cpu11.data      1887615                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.accesses::total      1887615                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.missRate::cpu11.data     0.265422                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.missRate::total     0.265422                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.avgMissLatency::cpu11.data 64590.101095                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.avgMissLatency::total 64590.101095                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.mshrHits::cpu11.data       403050                       # number of ReadReq MSHR hits (Count)
system.cpu11.dcache.ReadReq.mshrHits::total       403050                       # number of ReadReq MSHR hits (Count)
system.cpu11.dcache.ReadReq.mshrMisses::cpu11.data        97965                       # number of ReadReq MSHR misses (Count)
system.cpu11.dcache.ReadReq.mshrMisses::total        97965                       # number of ReadReq MSHR misses (Count)
system.cpu11.dcache.ReadReq.mshrMissLatency::cpu11.data  16391852500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.ReadReq.mshrMissLatency::total  16391852500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.ReadReq.mshrMissRate::cpu11.data     0.051899                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.mshrMissRate::total     0.051899                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.avgMshrMissLatency::cpu11.data 167323.559434                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.avgMshrMissLatency::total 167323.559434                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.hits::cpu11.data       551074                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.hits::total       551074                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.misses::cpu11.data        74253                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.misses::total        74253                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.missLatency::cpu11.data  11591731245                       # number of WriteReq miss ticks (Tick)
system.cpu11.dcache.WriteReq.missLatency::total  11591731245                       # number of WriteReq miss ticks (Tick)
system.cpu11.dcache.WriteReq.accesses::cpu11.data       625327                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.accesses::total       625327                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.missRate::cpu11.data     0.118743                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.missRate::total     0.118743                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.avgMissLatency::cpu11.data 156111.284999                       # average WriteReq miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.avgMissLatency::total 156111.284999                       # average WriteReq miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.mshrMisses::cpu11.data        74253                       # number of WriteReq MSHR misses (Count)
system.cpu11.dcache.WriteReq.mshrMisses::total        74253                       # number of WriteReq MSHR misses (Count)
system.cpu11.dcache.WriteReq.mshrMissLatency::cpu11.data  11554604745                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu11.dcache.WriteReq.mshrMissLatency::total  11554604745                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu11.dcache.WriteReq.mshrMissRate::cpu11.data     0.118743                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.mshrMissRate::total     0.118743                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.avgMshrMissLatency::cpu11.data 155611.284999                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.avgMshrMissLatency::total 155611.284999                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dcache.tags.tagsInUse        1004.563569                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dcache.tags.totalRefs            2109979                       # Total number of references to valid blocks. (Count)
system.cpu11.dcache.tags.sampledRefs           172254                       # Sample count of references to valid blocks. (Count)
system.cpu11.dcache.tags.avgRefs            12.249231                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dcache.tags.warmupTick         333104000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dcache.tags.occupancies::cpu11.data  1004.563569                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.dcache.tags.avgOccs::cpu11.data     0.981019                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.avgOccs::total      0.981019                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu11.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu11.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.dcache.tags.tagAccesses          5198310                       # Number of tag accesses (Count)
system.cpu11.dcache.tags.dataAccesses         5198310                       # Number of data accesses (Count)
system.cpu11.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.decode.idleCycles                 514848                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles            48654775                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                 2600386                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles              388134                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                  179                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved            1368239                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts             18100060                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu11.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.fetch.icacheStallCycles           677026                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu11.fetch.insts                     10469306                       # Number of instructions fetch has processed (Count)
system.cpu11.fetch.branches                   2474976                       # Number of branches that fetch encountered (Count)
system.cpu11.fetch.predictedBranches          1368734                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                    51480989                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                   434                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles           88                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.cacheLines                  673346                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                  48                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples         52158322                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            0.347102                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           1.482884                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0               48875064     93.71%     93.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                 353002      0.68%     94.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                  75907      0.15%     94.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                 213504      0.41%     94.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                 969807      1.86%     96.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                  30188      0.06%     96.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                  42010      0.08%     96.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::7                 114042      0.22%     97.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::8                1484798      2.85%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total           52158322                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.branchRate                0.047434                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetch.rate                      0.200647                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.icache.demandHits::cpu11.inst       673270                       # number of demand (read+write) hits (Count)
system.cpu11.icache.demandHits::total          673270                       # number of demand (read+write) hits (Count)
system.cpu11.icache.overallHits::cpu11.inst       673270                       # number of overall hits (Count)
system.cpu11.icache.overallHits::total         673270                       # number of overall hits (Count)
system.cpu11.icache.demandMisses::cpu11.inst           76                       # number of demand (read+write) misses (Count)
system.cpu11.icache.demandMisses::total            76                       # number of demand (read+write) misses (Count)
system.cpu11.icache.overallMisses::cpu11.inst           76                       # number of overall misses (Count)
system.cpu11.icache.overallMisses::total           76                       # number of overall misses (Count)
system.cpu11.icache.demandMissLatency::cpu11.inst      8038000                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.icache.demandMissLatency::total      8038000                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.icache.overallMissLatency::cpu11.inst      8038000                       # number of overall miss ticks (Tick)
system.cpu11.icache.overallMissLatency::total      8038000                       # number of overall miss ticks (Tick)
system.cpu11.icache.demandAccesses::cpu11.inst       673346                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.demandAccesses::total       673346                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::cpu11.inst       673346                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::total       673346                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.demandMissRate::cpu11.inst     0.000113                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.demandMissRate::total     0.000113                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.overallMissRate::cpu11.inst     0.000113                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.overallMissRate::total     0.000113                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.demandAvgMissLatency::cpu11.inst 105763.157895                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.icache.demandAvgMissLatency::total 105763.157895                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.icache.overallAvgMissLatency::cpu11.inst 105763.157895                       # average overall miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMissLatency::total 105763.157895                       # average overall miss latency ((Tick/Count))
system.cpu11.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.demandMshrHits::cpu11.inst           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.icache.demandMshrHits::total           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.icache.overallMshrHits::cpu11.inst           13                       # number of overall MSHR hits (Count)
system.cpu11.icache.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
system.cpu11.icache.demandMshrMisses::cpu11.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.icache.overallMshrMisses::cpu11.inst           63                       # number of overall MSHR misses (Count)
system.cpu11.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu11.icache.demandMshrMissLatency::cpu11.inst      7153000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.icache.demandMshrMissLatency::total      7153000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.icache.overallMshrMissLatency::cpu11.inst      7153000                       # number of overall MSHR miss ticks (Tick)
system.cpu11.icache.overallMshrMissLatency::total      7153000                       # number of overall MSHR miss ticks (Tick)
system.cpu11.icache.demandMshrMissRate::cpu11.inst     0.000094                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.icache.demandMshrMissRate::total     0.000094                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.icache.overallMshrMissRate::cpu11.inst     0.000094                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.icache.overallMshrMissRate::total     0.000094                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.icache.demandAvgMshrMissLatency::cpu11.inst 113539.682540                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.demandAvgMshrMissLatency::total 113539.682540                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMshrMissLatency::cpu11.inst 113539.682540                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMshrMissLatency::total 113539.682540                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.replacements                    0                       # number of replacements (Count)
system.cpu11.icache.ReadReq.hits::cpu11.inst       673270                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.hits::total        673270                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.misses::cpu11.inst           76                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.misses::total           76                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.missLatency::cpu11.inst      8038000                       # number of ReadReq miss ticks (Tick)
system.cpu11.icache.ReadReq.missLatency::total      8038000                       # number of ReadReq miss ticks (Tick)
system.cpu11.icache.ReadReq.accesses::cpu11.inst       673346                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.accesses::total       673346                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.missRate::cpu11.inst     0.000113                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.missRate::total     0.000113                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.avgMissLatency::cpu11.inst 105763.157895                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.avgMissLatency::total 105763.157895                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.mshrHits::cpu11.inst           13                       # number of ReadReq MSHR hits (Count)
system.cpu11.icache.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
system.cpu11.icache.ReadReq.mshrMisses::cpu11.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu11.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu11.icache.ReadReq.mshrMissLatency::cpu11.inst      7153000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.icache.ReadReq.mshrMissLatency::total      7153000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.icache.ReadReq.mshrMissRate::cpu11.inst     0.000094                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.mshrMissRate::total     0.000094                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.avgMshrMissLatency::cpu11.inst 113539.682540                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.avgMshrMissLatency::total 113539.682540                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.icache.tags.tagsInUse          58.718883                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.icache.tags.totalRefs             673333                       # Total number of references to valid blocks. (Count)
system.cpu11.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu11.icache.tags.avgRefs         10687.825397                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.icache.tags.warmupTick         333085000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.icache.tags.occupancies::cpu11.inst    58.718883                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.icache.tags.avgOccs::cpu11.inst     0.114685                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.avgOccs::total      0.114685                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu11.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu11.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.icache.tags.tagAccesses          1346755                       # Number of tag accesses (Count)
system.cpu11.icache.tags.dataAccesses         1346755                       # Number of data accesses (Count)
system.cpu11.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                     179                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                   180660                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                6340596                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts             18098448                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                  2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                1888062                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts                625861                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                  66                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                     800                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                6336682                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect          138                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect          129                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts                267                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit               18094477                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount              18094383                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                13282859                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                18233587                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      0.346784                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.728483                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu11.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.lsq0.forwLoads                        39                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                  1702                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                  491                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                11862                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples          1886352                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean           72.688426                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev         207.674391                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9              1370933     72.68%     72.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19               5858      0.31%     72.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29              76139      4.04%     77.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39              61278      3.25%     80.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49              32365      1.72%     81.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59              22349      1.18%     83.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69              21228      1.13%     84.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79              16040      0.85%     85.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89              11828      0.63%     85.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99              12303      0.65%     86.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109            11658      0.62%     87.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119             9143      0.48%     87.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129             8646      0.46%     87.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139             8414      0.45%     88.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149             7507      0.40%     88.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159             6339      0.34%     89.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169             4788      0.25%     89.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179             3204      0.17%     89.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189             2587      0.14%     89.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199             2480      0.13%     89.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209             2101      0.11%     89.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219             1823      0.10%     90.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229             1880      0.10%     90.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239             1555      0.08%     90.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249             1199      0.06%     90.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259             1245      0.07%     90.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269             1523      0.08%     90.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279             2337      0.12%     90.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289             3062      0.16%     90.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299             3179      0.17%     90.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows         171361      9.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value           6318                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total            1886352                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses               1887717                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                625514                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                673359                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                      25                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu11.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::mean  10916401250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::min_value  10916401250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::max_value  10916401250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON  13377422250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::CLK_GATED  10916401250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                  179                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                 636137                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles               8392573                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                 2850622                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles            40278532                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts             18099364                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents               67394                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents               814386                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents                66517                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents             40026769                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.renamedOperands          33102589                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                  60926649                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups               17028039                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                 3187968                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps            33073867                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                  28593                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                 1961262                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                       69989368                       # The number of ROB reads (Count)
system.cpu11.rob.writes                      36195515                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts               10457728                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                 18082463                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                       52169334                       # Number of cpu cycles simulated (Cycle)
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                      17492765                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                    181                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                     17505265                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                   93                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined              15150                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined           15272                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved                52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples          52151031                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             0.335665                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            1.281820                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                47792613     91.64%     91.64% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                  845357      1.62%     93.26% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                  681700      1.31%     94.57% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                  383807      0.74%     95.31% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                  221238      0.42%     95.73% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                 1055527      2.02%     97.76% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                  217819      0.42%     98.17% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                  948174      1.82%     99.99% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                    4796      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total            52151031                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                  2174      8.39%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                    0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                    0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                  0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd           11591     44.73%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     53.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                  176      0.68%     53.80% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                  37      0.14%     53.94% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead            2412      9.31%     63.25% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite           9523     36.75%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass          149      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu     14214688     81.20%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult           18      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv          204      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd       281306      1.61%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd       281250      1.61%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult       250001      1.43%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead      1056311      6.03%     91.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite        31763      0.18%     92.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead       795810      4.55%     96.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite       593765      3.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total     17505265                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       0.335547                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                             25913                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.001480                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads               81759710                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites              14819867                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses      14801870                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                 5427857                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                2688232                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses        2687618                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                  14805339                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                    2725690                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numInsts                        17504999                       # Number of executed instructions (Count)
system.cpu12.numLoadInsts                     1852089                       # Number of load instructions executed (Count)
system.cpu12.numSquashedInsts                     266                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu12.numRefs                          2477593                       # Number of memory reference insts executed (Count)
system.cpu12.numBranches                      2372465                       # Number of branches executed (Count)
system.cpu12.numStoreInsts                     625504                       # Number of stores executed (Count)
system.cpu12.numRate                         0.335542                       # Inst execution rate ((Count/Cycle))
system.cpu12.timesIdled                            65                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                         18303                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.quiesceCycles                    1340523                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu12.committedInsts                  10104955                       # Number of Instructions Simulated (Count)
system.cpu12.committedOps                    17477729                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.cpi                             5.162748                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu12.totalCpi                        5.162748                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu12.ipc                             0.193695                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu12.totalIpc                        0.193695                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu12.intRegfileReads                 16496323                       # Number of integer regfile reads (Count)
system.cpu12.intRegfileWrites                 8971132                       # Number of integer regfile writes (Count)
system.cpu12.fpRegfileReads                   3187573                       # Number of floating regfile reads (Count)
system.cpu12.fpRegfileWrites                  2093854                       # Number of floating regfile writes (Count)
system.cpu12.ccRegfileReads                  11861213                       # number of cc regfile reads (Count)
system.cpu12.ccRegfileWrites                  7379103                       # number of cc regfile writes (Count)
system.cpu12.miscRegfileReads                 7473481                       # number of misc regfile reads (Count)
system.cpu12.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu12.MemDepUnit__0.insertedLoads      1837540                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores       625789                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads        31838                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores        31500                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups               2374050                       # Number of BP lookups (Count)
system.cpu12.branchPred.condPredicted         2373095                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condIncorrect             177                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.BTBLookups            1318095                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBHits               1318031                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.999951                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.RASUsed                   200                       # Number of times the RAS was used to get a target. (Count)
system.cpu12.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu12.branchPred.indirectLookups           319                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses            283                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu12.commit.commitSquashedInsts         13476                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts             140                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples     52149243                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     0.335148                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     1.337080                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0      48207613     92.44%     92.44% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1        823421      1.58%     94.02% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2        168596      0.32%     94.34% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3        418972      0.80%     95.15% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4        318165      0.61%     95.76% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5        946473      1.81%     97.57% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6         68356      0.13%     97.70% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7        936137      1.80%     99.50% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8        261510      0.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total     52149243                       # Number of insts commited each cycle (Count)
system.cpu12.commit.instsCommitted           10104955                       # Number of instructions committed (Count)
system.cpu12.commit.opsCommitted             17477729                       # Number of ops (including micro ops) committed (Count)
system.cpu12.commit.memRefs                   2461310                       # Number of memory references committed (Count)
system.cpu12.commit.loads                     1835952                       # Number of loads committed (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu12.commit.branches                  2370962                       # Number of branches committed (Count)
system.cpu12.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu12.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu12.commit.integer                  15111176                       # Number of committed integer instructions. (Count)
system.cpu12.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu     14203652     81.27%     81.27% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult           18      0.00%     81.27% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv          198      0.00%     81.27% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd       281260      1.61%     82.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd       281250      1.61%     84.49% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.49% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.49% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.49% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.49% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.49% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult       250000      1.43%     85.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead      1054684      6.03%     91.95% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite        31600      0.18%     92.13% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead       781268      4.47%     96.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite       593758      3.40%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total     17477729                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples       261510                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.dcache.demandHits::cpu12.data      1887114                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.demandHits::total         1887114                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.overallHits::cpu12.data      1887114                       # number of overall hits (Count)
system.cpu12.dcache.overallHits::total        1887114                       # number of overall hits (Count)
system.cpu12.dcache.demandMisses::cpu12.data       575439                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.demandMisses::total        575439                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.overallMisses::cpu12.data       575439                       # number of overall misses (Count)
system.cpu12.dcache.overallMisses::total       575439                       # number of overall misses (Count)
system.cpu12.dcache.demandMissLatency::cpu12.data  43371287494                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.dcache.demandMissLatency::total  43371287494                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.dcache.overallMissLatency::cpu12.data  43371287494                       # number of overall miss ticks (Tick)
system.cpu12.dcache.overallMissLatency::total  43371287494                       # number of overall miss ticks (Tick)
system.cpu12.dcache.demandAccesses::cpu12.data      2462553                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.demandAccesses::total      2462553                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::cpu12.data      2462553                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::total      2462553                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.demandMissRate::cpu12.data     0.233676                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.demandMissRate::total     0.233676                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.overallMissRate::cpu12.data     0.233676                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.overallMissRate::total     0.233676                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.demandAvgMissLatency::cpu12.data 75370.782123                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.dcache.demandAvgMissLatency::total 75370.782123                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.dcache.overallAvgMissLatency::cpu12.data 75370.782123                       # average overall miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMissLatency::total 75370.782123                       # average overall miss latency ((Tick/Count))
system.cpu12.dcache.blockedCycles::no_mshrs      4192872                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCycles::no_targets        12400                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCauses::no_mshrs        33595                       # number of times access was blocked (Count)
system.cpu12.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu12.dcache.avgBlocked::no_mshrs   124.806430                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.avgBlocked::no_targets   459.259259                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.writebacks::writebacks        78044                       # number of writebacks (Count)
system.cpu12.dcache.writebacks::total           78044                       # number of writebacks (Count)
system.cpu12.dcache.demandMshrHits::cpu12.data       403217                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.dcache.demandMshrHits::total       403217                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.dcache.overallMshrHits::cpu12.data       403217                       # number of overall MSHR hits (Count)
system.cpu12.dcache.overallMshrHits::total       403217                       # number of overall MSHR hits (Count)
system.cpu12.dcache.demandMshrMisses::cpu12.data       172222                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.dcache.demandMshrMisses::total       172222                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.dcache.overallMshrMisses::cpu12.data       172222                       # number of overall MSHR misses (Count)
system.cpu12.dcache.overallMshrMisses::total       172222                       # number of overall MSHR misses (Count)
system.cpu12.dcache.demandMshrMissLatency::cpu12.data  28019930744                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.dcache.demandMshrMissLatency::total  28019930744                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.dcache.overallMshrMissLatency::cpu12.data  28019930744                       # number of overall MSHR miss ticks (Tick)
system.cpu12.dcache.overallMshrMissLatency::total  28019930744                       # number of overall MSHR miss ticks (Tick)
system.cpu12.dcache.demandMshrMissRate::cpu12.data     0.069936                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.dcache.demandMshrMissRate::total     0.069936                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.dcache.overallMshrMissRate::cpu12.data     0.069936                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.dcache.overallMshrMissRate::total     0.069936                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.dcache.demandAvgMshrMissLatency::cpu12.data 162696.581993                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.demandAvgMshrMissLatency::total 162696.581993                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMshrMissLatency::cpu12.data 162696.581993                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMshrMissLatency::total 162696.581993                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.replacements               171088                       # number of replacements (Count)
system.cpu12.dcache.LockedRMWReadReq.hits::cpu12.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu12.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu12.dcache.LockedRMWReadReq.misses::cpu12.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu12.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu12.dcache.LockedRMWReadReq.missLatency::cpu12.data      1497750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.missLatency::total      1497750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.accesses::cpu12.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWReadReq.missRate::cpu12.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.avgMissLatency::cpu12.data 35660.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.avgMissLatency::total 35660.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.mshrMisses::cpu12.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu12.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu12.dcache.LockedRMWReadReq.mshrMissLatency::cpu12.data      3039000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.mshrMissLatency::total      3039000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.mshrMissRate::cpu12.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu12.data 72357.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.avgMshrMissLatency::total 72357.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWWriteReq.hits::cpu12.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu12.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu12.dcache.LockedRMWWriteReq.accesses::cpu12.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.hits::cpu12.data      1336046                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.hits::total       1336046                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.misses::cpu12.data       501192                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.misses::total       501192                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.missLatency::cpu12.data  31715384250                       # number of ReadReq miss ticks (Tick)
system.cpu12.dcache.ReadReq.missLatency::total  31715384250                       # number of ReadReq miss ticks (Tick)
system.cpu12.dcache.ReadReq.accesses::cpu12.data      1837238                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.accesses::total      1837238                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.missRate::cpu12.data     0.272796                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.missRate::total     0.272796                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.avgMissLatency::cpu12.data 63279.909196                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.avgMissLatency::total 63279.909196                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.mshrHits::cpu12.data       403217                       # number of ReadReq MSHR hits (Count)
system.cpu12.dcache.ReadReq.mshrHits::total       403217                       # number of ReadReq MSHR hits (Count)
system.cpu12.dcache.ReadReq.mshrMisses::cpu12.data        97975                       # number of ReadReq MSHR misses (Count)
system.cpu12.dcache.ReadReq.mshrMisses::total        97975                       # number of ReadReq MSHR misses (Count)
system.cpu12.dcache.ReadReq.mshrMissLatency::cpu12.data  16401151000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.ReadReq.mshrMissLatency::total  16401151000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.ReadReq.mshrMissRate::cpu12.data     0.053327                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.mshrMissRate::total     0.053327                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.avgMshrMissLatency::cpu12.data 167401.388109                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.avgMshrMissLatency::total 167401.388109                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.hits::cpu12.data       551068                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.hits::total       551068                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.misses::cpu12.data        74247                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.missLatency::cpu12.data  11655903244                       # number of WriteReq miss ticks (Tick)
system.cpu12.dcache.WriteReq.missLatency::total  11655903244                       # number of WriteReq miss ticks (Tick)
system.cpu12.dcache.WriteReq.accesses::cpu12.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.missRate::cpu12.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.avgMissLatency::cpu12.data 156988.204830                       # average WriteReq miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.avgMissLatency::total 156988.204830                       # average WriteReq miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.mshrMisses::cpu12.data        74247                       # number of WriteReq MSHR misses (Count)
system.cpu12.dcache.WriteReq.mshrMisses::total        74247                       # number of WriteReq MSHR misses (Count)
system.cpu12.dcache.WriteReq.mshrMissLatency::cpu12.data  11618779744                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu12.dcache.WriteReq.mshrMissLatency::total  11618779744                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu12.dcache.WriteReq.mshrMissRate::cpu12.data     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.mshrMissRate::total     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.avgMshrMissLatency::cpu12.data 156488.204830                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.avgMshrMissLatency::total 156488.204830                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dcache.tags.tagsInUse        1004.407280                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dcache.tags.totalRefs            2059423                       # Total number of references to valid blocks. (Count)
system.cpu12.dcache.tags.sampledRefs           172261                       # Sample count of references to valid blocks. (Count)
system.cpu12.dcache.tags.avgRefs            11.955248                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dcache.tags.warmupTick         335217000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dcache.tags.occupancies::cpu12.data  1004.407280                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.dcache.tags.avgOccs::cpu12.data     0.980866                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.avgOccs::total      0.980866                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu12.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu12.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.dcache.tags.tagAccesses          5097539                       # Number of tag accesses (Count)
system.cpu12.dcache.tags.dataAccesses         5097539                       # Number of data accesses (Count)
system.cpu12.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.decode.idleCycles                 416571                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles            48895066                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                 2453776                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles              385454                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                  164                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved            1317806                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                  37                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts             17494341                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu12.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.fetch.icacheStallCycles           579651                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu12.fetch.insts                     10115779                       # Number of instructions fetch has processed (Count)
system.cpu12.fetch.branches                   2374050                       # Number of branches that fetch encountered (Count)
system.cpu12.fetch.predictedBranches          1318267                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                    51571089                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                   402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles           88                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.cacheLines                  576757                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                  52                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples         52151031                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            0.335527                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           1.460693                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0               49015412     93.99%     93.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                 306247      0.59%     94.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                  70132      0.13%     94.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                 166643      0.32%     95.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                 971864      1.86%     96.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                  35807      0.07%     96.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                  44274      0.08%     97.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::7                 105694      0.20%     97.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::8                1434958      2.75%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total           52151031                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.branchRate                0.045507                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetch.rate                      0.193903                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.icache.demandHits::cpu12.inst       576685                       # number of demand (read+write) hits (Count)
system.cpu12.icache.demandHits::total          576685                       # number of demand (read+write) hits (Count)
system.cpu12.icache.overallHits::cpu12.inst       576685                       # number of overall hits (Count)
system.cpu12.icache.overallHits::total         576685                       # number of overall hits (Count)
system.cpu12.icache.demandMisses::cpu12.inst           72                       # number of demand (read+write) misses (Count)
system.cpu12.icache.demandMisses::total            72                       # number of demand (read+write) misses (Count)
system.cpu12.icache.overallMisses::cpu12.inst           72                       # number of overall misses (Count)
system.cpu12.icache.overallMisses::total           72                       # number of overall misses (Count)
system.cpu12.icache.demandMissLatency::cpu12.inst      7366000                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.icache.demandMissLatency::total      7366000                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.icache.overallMissLatency::cpu12.inst      7366000                       # number of overall miss ticks (Tick)
system.cpu12.icache.overallMissLatency::total      7366000                       # number of overall miss ticks (Tick)
system.cpu12.icache.demandAccesses::cpu12.inst       576757                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.demandAccesses::total       576757                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::cpu12.inst       576757                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::total       576757                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.demandMissRate::cpu12.inst     0.000125                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.demandMissRate::total     0.000125                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.overallMissRate::cpu12.inst     0.000125                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.overallMissRate::total     0.000125                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.demandAvgMissLatency::cpu12.inst 102305.555556                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.icache.demandAvgMissLatency::total 102305.555556                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.icache.overallAvgMissLatency::cpu12.inst 102305.555556                       # average overall miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMissLatency::total 102305.555556                       # average overall miss latency ((Tick/Count))
system.cpu12.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.demandMshrHits::cpu12.inst           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.icache.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.icache.overallMshrHits::cpu12.inst           12                       # number of overall MSHR hits (Count)
system.cpu12.icache.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
system.cpu12.icache.demandMshrMisses::cpu12.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.icache.overallMshrMisses::cpu12.inst           60                       # number of overall MSHR misses (Count)
system.cpu12.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu12.icache.demandMshrMissLatency::cpu12.inst      6628000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.icache.demandMshrMissLatency::total      6628000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.icache.overallMshrMissLatency::cpu12.inst      6628000                       # number of overall MSHR miss ticks (Tick)
system.cpu12.icache.overallMshrMissLatency::total      6628000                       # number of overall MSHR miss ticks (Tick)
system.cpu12.icache.demandMshrMissRate::cpu12.inst     0.000104                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.icache.demandMshrMissRate::total     0.000104                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.icache.overallMshrMissRate::cpu12.inst     0.000104                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.icache.overallMshrMissRate::total     0.000104                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.icache.demandAvgMshrMissLatency::cpu12.inst 110466.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.demandAvgMshrMissLatency::total 110466.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMshrMissLatency::cpu12.inst 110466.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMshrMissLatency::total 110466.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.replacements                    0                       # number of replacements (Count)
system.cpu12.icache.ReadReq.hits::cpu12.inst       576685                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.hits::total        576685                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.misses::cpu12.inst           72                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.misses::total           72                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.missLatency::cpu12.inst      7366000                       # number of ReadReq miss ticks (Tick)
system.cpu12.icache.ReadReq.missLatency::total      7366000                       # number of ReadReq miss ticks (Tick)
system.cpu12.icache.ReadReq.accesses::cpu12.inst       576757                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.accesses::total       576757                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.missRate::cpu12.inst     0.000125                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.missRate::total     0.000125                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.avgMissLatency::cpu12.inst 102305.555556                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.avgMissLatency::total 102305.555556                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.mshrHits::cpu12.inst           12                       # number of ReadReq MSHR hits (Count)
system.cpu12.icache.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
system.cpu12.icache.ReadReq.mshrMisses::cpu12.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu12.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu12.icache.ReadReq.mshrMissLatency::cpu12.inst      6628000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.icache.ReadReq.mshrMissLatency::total      6628000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.icache.ReadReq.mshrMissRate::cpu12.inst     0.000104                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.mshrMissRate::total     0.000104                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.avgMshrMissLatency::cpu12.inst 110466.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.avgMshrMissLatency::total 110466.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.icache.tags.tagsInUse          56.009801                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.icache.tags.totalRefs             576745                       # Total number of references to valid blocks. (Count)
system.cpu12.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu12.icache.tags.avgRefs          9612.416667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.icache.tags.warmupTick         335198000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.icache.tags.occupancies::cpu12.inst    56.009801                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.icache.tags.avgOccs::cpu12.inst     0.109394                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.avgOccs::total      0.109394                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu12.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu12.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.icache.tags.tagAccesses          1153574                       # Number of tag accesses (Count)
system.cpu12.icache.tags.dataAccesses         1153574                       # Number of data accesses (Count)
system.cpu12.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                     164                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                   151784                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                6967149                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts             17492946                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                  2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                1837540                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts                625789                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                  61                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                     688                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                6962961                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect          117                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts                259                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit               17489568                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount              17489488                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                12815654                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                17647590                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      0.335245                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.726199                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu12.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                  1580                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                  431                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                11312                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples          1835952                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean           72.886118                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev         211.532264                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9              1320237     71.91%     71.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19               5899      0.32%     72.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29              77653      4.23%     76.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39              63291      3.45%     79.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49              33260      1.81%     81.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59              22855      1.24%     82.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69              21849      1.19%     84.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79              17452      0.95%     85.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89              12294      0.67%     85.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99              12546      0.68%     86.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109            11892      0.65%     87.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119             9119      0.50%     87.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129             8959      0.49%     88.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139             9027      0.49%     88.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149             7286      0.40%     88.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159             6450      0.35%     89.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169             4768      0.26%     89.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179             3052      0.17%     89.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189             2606      0.14%     89.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199             2508      0.14%     90.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209             2005      0.11%     90.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219             1695      0.09%     90.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229             1531      0.08%     90.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239             1374      0.07%     90.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249             1184      0.06%     90.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259             1229      0.07%     90.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269             1538      0.08%     90.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279             2214      0.12%     90.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289             2672      0.15%     90.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299             2938      0.16%     91.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows         164569      8.96%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value           6294                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total            1835952                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses               1837343                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                625504                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                576770                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                      25                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu12.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::mean  10916359250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::min_value  10916359250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::max_value  10916359250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON  13377464250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::CLK_GATED  10916359250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                  164                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                 542180                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles               8971061                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                 2697102                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles            39940245                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts             17493617                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents               66695                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents               909894                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.LQFullEvents                95876                       # Number of times rename has blocked due to LQ full (Count)
system.cpu12.rename.SQFullEvents             39657216                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.renamedOperands          31891711                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                  58807252                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups               16472485                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                 3187907                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps            31864426                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                  27156                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                 2007903                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                       69378665                       # The number of ROB reads (Count)
system.cpu12.rob.writes                      34984386                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts               10104955                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                 17477729                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                       52161194                       # Number of cpu cycles simulated (Cycle)
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                      16925084                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                    196                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                     16940632                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                   84                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined              15466                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined           15986                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved                67                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples          52140426                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             0.324904                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            1.264133                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                47948028     91.96%     91.96% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                  809919      1.55%     93.51% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                  629912      1.21%     94.72% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                  356782      0.68%     95.41% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                  227681      0.44%     95.84% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                 1062699      2.04%     97.88% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                  166523      0.32%     98.20% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                  933870      1.79%     99.99% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                    5012      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total            52140426                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                  2145      8.37%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                    0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                    0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                  0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%      8.37% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd           11790     46.02%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     54.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                  162      0.63%     55.02% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                  33      0.13%     55.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead            3000     11.71%     66.86% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite           8491     33.14%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass          156      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu     13694196     80.84%     80.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult           18      0.00%     80.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv          204      0.00%     80.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd       281290      1.66%     82.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     82.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt            0      0.00%     82.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     82.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     82.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     82.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     82.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd            0      0.00%     82.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu            0      0.00%     82.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     82.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt            0      0.00%     82.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc            0      0.00%     82.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     82.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift            0      0.00%     82.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     82.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     82.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd       281250      1.66%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult       250000      1.48%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead      1009003      5.96%     91.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite        31789      0.19%     91.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead       798962      4.72%     96.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite       593764      3.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total     16940632                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       0.324775                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                             25621                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.001512                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads               80613548                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites              14252837                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses      14234098                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                 5433847                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                2687912                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses        2687589                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                  14237534                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                    2728563                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numInsts                        16940373                       # Number of executed instructions (Count)
system.cpu13.numLoadInsts                     1807929                       # Number of load instructions executed (Count)
system.cpu13.numSquashedInsts                     259                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu13.numRefs                          2433457                       # Number of memory reference insts executed (Count)
system.cpu13.numBranches                      2277806                       # Number of branches executed (Count)
system.cpu13.numStoreInsts                     625528                       # Number of stores executed (Count)
system.cpu13.numRate                         0.324770                       # Inst execution rate ((Count/Cycle))
system.cpu13.timesIdled                            73                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                         20768                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.quiesceCycles                    1347727                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu13.committedInsts                   9773636                       # Number of Instructions Simulated (Count)
system.cpu13.committedOps                    16909747                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.cpi                             5.336928                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu13.totalCpi                        5.336928                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu13.ipc                             0.187374                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu13.totalIpc                        0.187374                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu13.intRegfileReads                 15982101                       # Number of integer regfile reads (Count)
system.cpu13.intRegfileWrites                 8640025                       # Number of integer regfile writes (Count)
system.cpu13.fpRegfileReads                   3187544                       # Number of floating regfile reads (Count)
system.cpu13.fpRegfileWrites                  2093825                       # Number of floating regfile writes (Count)
system.cpu13.ccRegfileReads                  11387782                       # number of cc regfile reads (Count)
system.cpu13.ccRegfileWrites                  7095027                       # number of cc regfile writes (Count)
system.cpu13.miscRegfileReads                 7240081                       # number of misc regfile reads (Count)
system.cpu13.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu13.MemDepUnit__0.insertedLoads      1790254                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores       625811                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads        31851                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores        31518                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups               2279498                       # Number of BP lookups (Count)
system.cpu13.branchPred.condPredicted         2278478                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condIncorrect             189                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.BTBLookups            1270814                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBHits               1270742                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.999943                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.RASUsed                   207                       # Number of times the RAS was used to get a target. (Count)
system.cpu13.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu13.branchPred.indirectLookups           339                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses            303                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu13.commit.commitSquashedInsts         13788                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts             147                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples     52138575                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     0.324323                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     1.326748                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0      48423229     92.87%     92.87% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1        738970      1.42%     94.29% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2        157744      0.30%     94.59% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3        338606      0.65%     95.24% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4        280282      0.54%     95.78% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5        939981      1.80%     97.58% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6         65178      0.13%     97.71% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7        929310      1.78%     99.49% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8        265275      0.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total     52138575                       # Number of insts commited each cycle (Count)
system.cpu13.commit.instsCommitted            9773636                       # Number of instructions committed (Count)
system.cpu13.commit.opsCommitted             16909747                       # Number of ops (including micro ops) committed (Count)
system.cpu13.commit.memRefs                   2413984                       # Number of memory references committed (Count)
system.cpu13.commit.loads                     1788622                       # Number of loads committed (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu13.commit.branches                  2276296                       # Number of branches committed (Count)
system.cpu13.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu13.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu13.commit.integer                  14590526                       # Number of committed integer instructions. (Count)
system.cpu13.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu     13682997     80.92%     80.92% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult           18      0.00%     80.92% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv          198      0.00%     80.92% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd       281260      1.66%     82.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd       281250      1.66%     84.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult       250000      1.48%     85.72% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead      1007354      5.96%     91.68% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite        31604      0.19%     91.87% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead       781268      4.62%     96.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite       593758      3.51%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total     16909747                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples       265275                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.dcache.demandHits::cpu13.data      1830264                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.demandHits::total         1830264                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.overallHits::cpu13.data      1830264                       # number of overall hits (Count)
system.cpu13.dcache.overallHits::total        1830264                       # number of overall hits (Count)
system.cpu13.dcache.demandMisses::cpu13.data       584941                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.demandMisses::total        584941                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.overallMisses::cpu13.data       584941                       # number of overall misses (Count)
system.cpu13.dcache.overallMisses::total       584941                       # number of overall misses (Count)
system.cpu13.dcache.demandMissLatency::cpu13.data  45960372995                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.dcache.demandMissLatency::total  45960372995                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.dcache.overallMissLatency::cpu13.data  45960372995                       # number of overall miss ticks (Tick)
system.cpu13.dcache.overallMissLatency::total  45960372995                       # number of overall miss ticks (Tick)
system.cpu13.dcache.demandAccesses::cpu13.data      2415205                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.demandAccesses::total      2415205                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::cpu13.data      2415205                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::total      2415205                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.demandMissRate::cpu13.data     0.242191                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.demandMissRate::total     0.242191                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.overallMissRate::cpu13.data     0.242191                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.overallMissRate::total     0.242191                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.demandAvgMissLatency::cpu13.data 78572.664585                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.dcache.demandAvgMissLatency::total 78572.664585                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.dcache.overallAvgMissLatency::cpu13.data 78572.664585                       # average overall miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMissLatency::total 78572.664585                       # average overall miss latency ((Tick/Count))
system.cpu13.dcache.blockedCycles::no_mshrs      4743265                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCycles::no_targets        12154                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCauses::no_mshrs        35344                       # number of times access was blocked (Count)
system.cpu13.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu13.dcache.avgBlocked::no_mshrs   134.202835                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.avgBlocked::no_targets   450.148148                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.writebacks::writebacks        78042                       # number of writebacks (Count)
system.cpu13.dcache.writebacks::total           78042                       # number of writebacks (Count)
system.cpu13.dcache.demandMshrHits::cpu13.data       412703                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.dcache.demandMshrHits::total       412703                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.dcache.overallMshrHits::cpu13.data       412703                       # number of overall MSHR hits (Count)
system.cpu13.dcache.overallMshrHits::total       412703                       # number of overall MSHR hits (Count)
system.cpu13.dcache.demandMshrMisses::cpu13.data       172238                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.dcache.demandMshrMisses::total       172238                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.dcache.overallMshrMisses::cpu13.data       172238                       # number of overall MSHR misses (Count)
system.cpu13.dcache.overallMshrMisses::total       172238                       # number of overall MSHR misses (Count)
system.cpu13.dcache.demandMshrMissLatency::cpu13.data  28404570745                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.dcache.demandMshrMissLatency::total  28404570745                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.dcache.overallMshrMissLatency::cpu13.data  28404570745                       # number of overall MSHR miss ticks (Tick)
system.cpu13.dcache.overallMshrMissLatency::total  28404570745                       # number of overall MSHR miss ticks (Tick)
system.cpu13.dcache.demandMshrMissRate::cpu13.data     0.071314                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.dcache.demandMshrMissRate::total     0.071314                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.dcache.overallMshrMissRate::cpu13.data     0.071314                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.dcache.overallMshrMissRate::total     0.071314                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.dcache.demandAvgMshrMissLatency::cpu13.data 164914.657306                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.demandAvgMshrMissLatency::total 164914.657306                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMshrMissLatency::cpu13.data 164914.657306                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMshrMissLatency::total 164914.657306                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.replacements               171112                       # number of replacements (Count)
system.cpu13.dcache.LockedRMWReadReq.hits::cpu13.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu13.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu13.dcache.LockedRMWReadReq.misses::cpu13.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu13.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu13.dcache.LockedRMWReadReq.missLatency::cpu13.data      2010000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.missLatency::total      2010000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.accesses::cpu13.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWReadReq.missRate::cpu13.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.avgMissLatency::cpu13.data 47857.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.avgMissLatency::total 47857.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.mshrMisses::cpu13.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu13.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu13.dcache.LockedRMWReadReq.mshrMissLatency::cpu13.data      4073250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.mshrMissLatency::total      4073250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.mshrMissRate::cpu13.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu13.data 96982.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.avgMshrMissLatency::total 96982.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWWriteReq.hits::cpu13.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu13.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu13.dcache.LockedRMWWriteReq.accesses::cpu13.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.hits::cpu13.data      1279194                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.hits::total       1279194                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.misses::cpu13.data       510692                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.misses::total       510692                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.missLatency::cpu13.data  34258613250                       # number of ReadReq miss ticks (Tick)
system.cpu13.dcache.ReadReq.missLatency::total  34258613250                       # number of ReadReq miss ticks (Tick)
system.cpu13.dcache.ReadReq.accesses::cpu13.data      1789886                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.accesses::total      1789886                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.missRate::cpu13.data     0.285321                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.missRate::total     0.285321                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.avgMissLatency::cpu13.data 67082.729414                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.avgMissLatency::total 67082.729414                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.mshrHits::cpu13.data       412703                       # number of ReadReq MSHR hits (Count)
system.cpu13.dcache.ReadReq.mshrHits::total       412703                       # number of ReadReq MSHR hits (Count)
system.cpu13.dcache.ReadReq.mshrMisses::cpu13.data        97989                       # number of ReadReq MSHR misses (Count)
system.cpu13.dcache.ReadReq.mshrMisses::total        97989                       # number of ReadReq MSHR misses (Count)
system.cpu13.dcache.ReadReq.mshrMissLatency::cpu13.data  16739935500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.ReadReq.mshrMissLatency::total  16739935500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.ReadReq.mshrMissRate::cpu13.data     0.054746                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.mshrMissRate::total     0.054746                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.avgMshrMissLatency::cpu13.data 170834.843707                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.avgMshrMissLatency::total 170834.843707                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.hits::cpu13.data       551070                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.hits::total       551070                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.misses::cpu13.data        74249                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.misses::total        74249                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.missLatency::cpu13.data  11701759745                       # number of WriteReq miss ticks (Tick)
system.cpu13.dcache.WriteReq.missLatency::total  11701759745                       # number of WriteReq miss ticks (Tick)
system.cpu13.dcache.WriteReq.accesses::cpu13.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.missRate::cpu13.data     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.missRate::total     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.avgMissLatency::cpu13.data 157601.580425                       # average WriteReq miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.avgMissLatency::total 157601.580425                       # average WriteReq miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.mshrMisses::cpu13.data        74249                       # number of WriteReq MSHR misses (Count)
system.cpu13.dcache.WriteReq.mshrMisses::total        74249                       # number of WriteReq MSHR misses (Count)
system.cpu13.dcache.WriteReq.mshrMissLatency::cpu13.data  11664635245                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu13.dcache.WriteReq.mshrMissLatency::total  11664635245                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu13.dcache.WriteReq.mshrMissRate::cpu13.data     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.mshrMissRate::total     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.avgMshrMissLatency::cpu13.data 157101.580425                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.avgMshrMissLatency::total 157101.580425                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dcache.tags.tagsInUse        1004.534007                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dcache.tags.totalRefs            2002589                       # Total number of references to valid blocks. (Count)
system.cpu13.dcache.tags.sampledRefs           172276                       # Sample count of references to valid blocks. (Count)
system.cpu13.dcache.tags.avgRefs            11.624306                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dcache.tags.warmupTick         337018000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dcache.tags.occupancies::cpu13.data  1004.534007                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.dcache.tags.avgOccs::cpu13.data     0.980990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.avgOccs::total      0.980990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu13.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu13.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.dcache.tags.tagAccesses          5002858                       # Number of tag accesses (Count)
system.cpu13.dcache.tags.dataAccesses         5002858                       # Number of data accesses (Count)
system.cpu13.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.decode.idleCycles                 337637                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles            49098588                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                 2314944                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles              389084                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                  173                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved            1270490                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                  43                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts             16926760                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                 239                       # Number of squashed instructions handled by decode (Count)
system.cpu13.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.fetch.icacheStallCycles           499213                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu13.fetch.insts                      9784874                       # Number of instructions fetch has processed (Count)
system.cpu13.fetch.branches                   2279498                       # Number of branches that fetch encountered (Count)
system.cpu13.fetch.predictedBranches          1270985                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                    51640918                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                   430                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.cacheLines                  495518                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                  54                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples         52140426                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            0.324719                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           1.440246                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0               49138747     94.24%     94.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                 265723      0.51%     94.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                  76447      0.15%     94.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                 127231      0.24%     95.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                 959198      1.84%     96.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                  30130      0.06%     97.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                  46300      0.09%     97.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::7                 107755      0.21%     97.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::8                1388895      2.66%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total           52140426                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.branchRate                0.043701                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetch.rate                      0.187589                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.icache.demandHits::cpu13.inst       495439                       # number of demand (read+write) hits (Count)
system.cpu13.icache.demandHits::total          495439                       # number of demand (read+write) hits (Count)
system.cpu13.icache.overallHits::cpu13.inst       495439                       # number of overall hits (Count)
system.cpu13.icache.overallHits::total         495439                       # number of overall hits (Count)
system.cpu13.icache.demandMisses::cpu13.inst           79                       # number of demand (read+write) misses (Count)
system.cpu13.icache.demandMisses::total            79                       # number of demand (read+write) misses (Count)
system.cpu13.icache.overallMisses::cpu13.inst           79                       # number of overall misses (Count)
system.cpu13.icache.overallMisses::total           79                       # number of overall misses (Count)
system.cpu13.icache.demandMissLatency::cpu13.inst      8749000                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.icache.demandMissLatency::total      8749000                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.icache.overallMissLatency::cpu13.inst      8749000                       # number of overall miss ticks (Tick)
system.cpu13.icache.overallMissLatency::total      8749000                       # number of overall miss ticks (Tick)
system.cpu13.icache.demandAccesses::cpu13.inst       495518                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.demandAccesses::total       495518                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::cpu13.inst       495518                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::total       495518                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.demandMissRate::cpu13.inst     0.000159                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.demandMissRate::total     0.000159                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.overallMissRate::cpu13.inst     0.000159                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.overallMissRate::total     0.000159                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.demandAvgMissLatency::cpu13.inst 110746.835443                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.icache.demandAvgMissLatency::total 110746.835443                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.icache.overallAvgMissLatency::cpu13.inst 110746.835443                       # average overall miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMissLatency::total 110746.835443                       # average overall miss latency ((Tick/Count))
system.cpu13.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.demandMshrHits::cpu13.inst           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.icache.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.icache.overallMshrHits::cpu13.inst           12                       # number of overall MSHR hits (Count)
system.cpu13.icache.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
system.cpu13.icache.demandMshrMisses::cpu13.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.icache.overallMshrMisses::cpu13.inst           67                       # number of overall MSHR misses (Count)
system.cpu13.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu13.icache.demandMshrMissLatency::cpu13.inst      7756500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.icache.demandMshrMissLatency::total      7756500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.icache.overallMshrMissLatency::cpu13.inst      7756500                       # number of overall MSHR miss ticks (Tick)
system.cpu13.icache.overallMshrMissLatency::total      7756500                       # number of overall MSHR miss ticks (Tick)
system.cpu13.icache.demandMshrMissRate::cpu13.inst     0.000135                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.icache.demandMshrMissRate::total     0.000135                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.icache.overallMshrMissRate::cpu13.inst     0.000135                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.icache.overallMshrMissRate::total     0.000135                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.icache.demandAvgMshrMissLatency::cpu13.inst 115768.656716                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.demandAvgMshrMissLatency::total 115768.656716                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMshrMissLatency::cpu13.inst 115768.656716                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMshrMissLatency::total 115768.656716                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.replacements                    0                       # number of replacements (Count)
system.cpu13.icache.ReadReq.hits::cpu13.inst       495439                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.hits::total        495439                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.misses::cpu13.inst           79                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.misses::total           79                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.missLatency::cpu13.inst      8749000                       # number of ReadReq miss ticks (Tick)
system.cpu13.icache.ReadReq.missLatency::total      8749000                       # number of ReadReq miss ticks (Tick)
system.cpu13.icache.ReadReq.accesses::cpu13.inst       495518                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.accesses::total       495518                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.missRate::cpu13.inst     0.000159                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.missRate::total     0.000159                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.avgMissLatency::cpu13.inst 110746.835443                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.avgMissLatency::total 110746.835443                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.mshrHits::cpu13.inst           12                       # number of ReadReq MSHR hits (Count)
system.cpu13.icache.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
system.cpu13.icache.ReadReq.mshrMisses::cpu13.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu13.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu13.icache.ReadReq.mshrMissLatency::cpu13.inst      7756500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.icache.ReadReq.mshrMissLatency::total      7756500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.icache.ReadReq.mshrMissRate::cpu13.inst     0.000135                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.mshrMissRate::total     0.000135                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.avgMshrMissLatency::cpu13.inst 115768.656716                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.avgMshrMissLatency::total 115768.656716                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.icache.tags.tagsInUse          60.579679                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.icache.tags.totalRefs             495506                       # Total number of references to valid blocks. (Count)
system.cpu13.icache.tags.sampledRefs               67                       # Sample count of references to valid blocks. (Count)
system.cpu13.icache.tags.avgRefs          7395.611940                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.icache.tags.warmupTick         336999000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.icache.tags.occupancies::cpu13.inst    60.579679                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.icache.tags.avgOccs::cpu13.inst     0.118320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.avgOccs::total      0.118320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu13.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu13.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.icache.tags.tagAccesses           991103                       # Number of tag accesses (Count)
system.cpu13.icache.tags.dataAccesses          991103                       # Number of data accesses (Count)
system.cpu13.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                     173                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                   150898                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                7607876                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts             16925280                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                1790254                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts                625811                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                  66                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                     683                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                7603213                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect          123                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts                265                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit               16921782                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount              16921687                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                12400970                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                17143175                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      0.324411                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.723377                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu13.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                  1624                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                  449                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                12233                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples          1788622                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean           80.953391                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev         226.557791                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9              1262613     70.59%     70.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19               5724      0.32%     70.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29              74517      4.17%     75.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39              62780      3.51%     78.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49              31558      1.76%     80.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59              22155      1.24%     81.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69              21145      1.18%     82.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79              16480      0.92%     83.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89              12087      0.68%     84.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99              12950      0.72%     85.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109            11972      0.67%     85.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119             9310      0.52%     86.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129             9126      0.51%     86.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139             8919      0.50%     87.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149             7460      0.42%     87.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159             6757      0.38%     88.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169             4590      0.26%     88.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179             3259      0.18%     88.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189             2712      0.15%     88.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199             2829      0.16%     88.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209             2280      0.13%     88.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219             2042      0.11%     89.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229             1908      0.11%     89.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239             1576      0.09%     89.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249             1499      0.08%     89.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259             1472      0.08%     89.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269             1728      0.10%     89.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279             2685      0.15%     89.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289             3570      0.20%     89.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299             3546      0.20%     90.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows         177373      9.92%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value           5774                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total            1788622                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses               1789990                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                625528                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                    1695                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                495530                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                      25                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu13.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::mean  10916593250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::min_value  10916593250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::max_value  10916593250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON  13377230250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::CLK_GATED  10916593250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                  173                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                 459594                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles               9730229                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                 2563495                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles            39386656                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts             16926006                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents               66746                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents               960864                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.LQFullEvents               127915                       # Number of times rename has blocked due to LQ full (Count)
system.cpu13.rename.SQFullEvents             39073380                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.renamedOperands          30756121                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                  56820086                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups               15952297                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                 3187755                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps            30728453                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                  27539                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                 1960510                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                       68796536                       # The number of ROB reads (Count)
system.cpu13.rob.writes                      33849109                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                9773636                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                 16909747                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                       52152862                       # Number of cpu cycles simulated (Cycle)
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                      17341693                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                    210                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                     17360204                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                   75                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined              15708                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined           16777                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved                81                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples          52134401                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             0.332989                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            1.274887                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                47791254     91.67%     91.67% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                  850417      1.63%     93.30% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                  677680      1.30%     94.60% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                  391838      0.75%     95.35% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                  229271      0.44%     95.79% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                 1046052      2.01%     97.80% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                  208821      0.40%     98.20% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                  933901      1.79%     99.99% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                    5167      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total            52134401                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                  2107      7.88%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                    0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                    0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                  0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%      7.88% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd           11512     43.05%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     50.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                  148      0.55%     51.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                  30      0.11%     51.59% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead            2602      9.73%     61.33% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite          10342     38.67%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass          153      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu     14075942     81.08%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult           18      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv          201      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd       281299      1.62%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd       281250      1.62%     84.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult       250000      1.44%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead      1043616      6.01%     91.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite        31796      0.18%     91.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead       802164      4.62%     96.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite       593765      3.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total     17360204                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       0.332872                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                             26741                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.001540                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads               81440154                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites              14669444                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses      14650504                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                 5441471                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                2688170                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses        2687606                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                  14653828                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                    2732964                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numInsts                        17359930                       # Number of executed instructions (Count)
system.cpu14.numLoadInsts                     1845754                       # Number of load instructions executed (Count)
system.cpu14.numSquashedInsts                     274                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu14.numRefs                          2471280                       # Number of memory reference insts executed (Count)
system.cpu14.numBranches                      2347205                       # Number of branches executed (Count)
system.cpu14.numStoreInsts                     625526                       # Number of stores executed (Count)
system.cpu14.numRate                         0.332866                       # Inst execution rate ((Count/Cycle))
system.cpu14.timesIdled                            72                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                         18461                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.quiesceCycles                    1355771                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu14.committedInsts                  10016501                       # Number of Instructions Simulated (Count)
system.cpu14.committedOps                    17326087                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.cpi                             5.206695                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu14.totalCpi                        5.206695                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu14.ipc                             0.192060                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu14.totalIpc                        0.192060                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu14.intRegfileReads                 16370028                       # Number of integer regfile reads (Count)
system.cpu14.intRegfileWrites                 8882958                       # Number of integer regfile writes (Count)
system.cpu14.fpRegfileReads                   3187565                       # Number of floating regfile reads (Count)
system.cpu14.fpRegfileWrites                  2093846                       # Number of floating regfile writes (Count)
system.cpu14.ccRegfileReads                  11734713                       # number of cc regfile reads (Count)
system.cpu14.ccRegfileWrites                  7303173                       # number of cc regfile writes (Count)
system.cpu14.miscRegfileReads                 7416711                       # number of misc regfile reads (Count)
system.cpu14.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu14.MemDepUnit__0.insertedLoads      1825004                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores       625905                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads        31865                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores        31561                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups               2348892                       # Number of BP lookups (Count)
system.cpu14.branchPred.condPredicted         2347873                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condIncorrect             191                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.BTBLookups            1305450                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBHits               1305382                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.999948                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.RASUsed                   214                       # Number of times the RAS was used to get a target. (Count)
system.cpu14.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu14.branchPred.indirectLookups           332                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits               37                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses            295                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu14.commit.commitSquashedInsts         14075                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts             152                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples     52132528                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     0.332347                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     1.332798                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0      48234953     92.52%     92.52% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1        807562      1.55%     94.07% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2        167090      0.32%     94.39% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3        414178      0.79%     95.19% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4        314034      0.60%     95.79% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5        936877      1.80%     97.59% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6         66619      0.13%     97.72% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7        928144      1.78%     99.50% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8        263071      0.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total     52132528                       # Number of insts commited each cycle (Count)
system.cpu14.commit.instsCommitted           10016501                       # Number of instructions committed (Count)
system.cpu14.commit.opsCommitted             17326087                       # Number of ops (including micro ops) committed (Count)
system.cpu14.commit.memRefs                   2448679                       # Number of memory references committed (Count)
system.cpu14.commit.loads                     1823317                       # Number of loads committed (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu14.commit.branches                  2345686                       # Number of branches committed (Count)
system.cpu14.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu14.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu14.commit.integer                  14972171                       # Number of committed integer instructions. (Count)
system.cpu14.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu     14064642     81.18%     81.18% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult           18      0.00%     81.18% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv          198      0.00%     81.18% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd       281260      1.62%     82.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd       281250      1.62%     84.42% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.42% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.42% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.42% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.42% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.42% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult       250000      1.44%     85.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead      1042049      6.01%     91.88% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite        31604      0.18%     92.06% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead       781268      4.51%     96.57% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite       593758      3.43%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total     17326087                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples       263071                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.dcache.demandHits::cpu14.data      1862581                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.demandHits::total         1862581                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.overallHits::cpu14.data      1862581                       # number of overall hits (Count)
system.cpu14.dcache.overallHits::total        1862581                       # number of overall hits (Count)
system.cpu14.dcache.demandMisses::cpu14.data       587362                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.demandMisses::total        587362                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.overallMisses::cpu14.data       587362                       # number of overall misses (Count)
system.cpu14.dcache.overallMisses::total       587362                       # number of overall misses (Count)
system.cpu14.dcache.demandMissLatency::cpu14.data  46059363497                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.dcache.demandMissLatency::total  46059363497                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.dcache.overallMissLatency::cpu14.data  46059363497                       # number of overall miss ticks (Tick)
system.cpu14.dcache.overallMissLatency::total  46059363497                       # number of overall miss ticks (Tick)
system.cpu14.dcache.demandAccesses::cpu14.data      2449943                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.demandAccesses::total      2449943                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::cpu14.data      2449943                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::total      2449943                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.demandMissRate::cpu14.data     0.239745                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.demandMissRate::total     0.239745                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.overallMissRate::cpu14.data     0.239745                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.overallMissRate::total     0.239745                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.demandAvgMissLatency::cpu14.data 78417.336322                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.dcache.demandAvgMissLatency::total 78417.336322                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.dcache.overallAvgMissLatency::cpu14.data 78417.336322                       # average overall miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMissLatency::total 78417.336322                       # average overall miss latency ((Tick/Count))
system.cpu14.dcache.blockedCycles::no_mshrs      4619883                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCycles::no_targets        12465                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCauses::no_mshrs        34843                       # number of times access was blocked (Count)
system.cpu14.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu14.dcache.avgBlocked::no_mshrs   132.591424                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.avgBlocked::no_targets   461.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.writebacks::writebacks        78042                       # number of writebacks (Count)
system.cpu14.dcache.writebacks::total           78042                       # number of writebacks (Count)
system.cpu14.dcache.demandMshrHits::cpu14.data       415149                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.dcache.demandMshrHits::total       415149                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.dcache.overallMshrHits::cpu14.data       415149                       # number of overall MSHR hits (Count)
system.cpu14.dcache.overallMshrHits::total       415149                       # number of overall MSHR hits (Count)
system.cpu14.dcache.demandMshrMisses::cpu14.data       172213                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.dcache.demandMshrMisses::total       172213                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.dcache.overallMshrMisses::cpu14.data       172213                       # number of overall MSHR misses (Count)
system.cpu14.dcache.overallMshrMisses::total       172213                       # number of overall MSHR misses (Count)
system.cpu14.dcache.demandMshrMissLatency::cpu14.data  28310384997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.dcache.demandMshrMissLatency::total  28310384997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.dcache.overallMshrMissLatency::cpu14.data  28310384997                       # number of overall MSHR miss ticks (Tick)
system.cpu14.dcache.overallMshrMissLatency::total  28310384997                       # number of overall MSHR miss ticks (Tick)
system.cpu14.dcache.demandMshrMissRate::cpu14.data     0.070293                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.dcache.demandMshrMissRate::total     0.070293                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.dcache.overallMshrMissRate::cpu14.data     0.070293                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.dcache.overallMshrMissRate::total     0.070293                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.dcache.demandAvgMshrMissLatency::cpu14.data 164391.683537                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.demandAvgMshrMissLatency::total 164391.683537                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMshrMissLatency::cpu14.data 164391.683537                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMshrMissLatency::total 164391.683537                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.replacements               171089                       # number of replacements (Count)
system.cpu14.dcache.LockedRMWReadReq.hits::cpu14.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu14.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu14.dcache.LockedRMWReadReq.misses::cpu14.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu14.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu14.dcache.LockedRMWReadReq.missLatency::cpu14.data      1949000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.missLatency::total      1949000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.accesses::cpu14.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWReadReq.missRate::cpu14.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.avgMissLatency::cpu14.data 46404.761905                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.avgMissLatency::total 46404.761905                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.mshrMisses::cpu14.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu14.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu14.dcache.LockedRMWReadReq.mshrMissLatency::cpu14.data      3959500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.mshrMissLatency::total      3959500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.mshrMissRate::cpu14.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu14.data 94273.809524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.avgMshrMissLatency::total 94273.809524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWWriteReq.hits::cpu14.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu14.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu14.dcache.LockedRMWWriteReq.accesses::cpu14.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.hits::cpu14.data      1311510                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.hits::total       1311510                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.misses::cpu14.data       513114                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.misses::total       513114                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.missLatency::cpu14.data  34431334750                       # number of ReadReq miss ticks (Tick)
system.cpu14.dcache.ReadReq.missLatency::total  34431334750                       # number of ReadReq miss ticks (Tick)
system.cpu14.dcache.ReadReq.accesses::cpu14.data      1824624                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.accesses::total      1824624                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.missRate::cpu14.data     0.281216                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.missRate::total     0.281216                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.avgMissLatency::cpu14.data 67102.699887                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.avgMissLatency::total 67102.699887                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.mshrHits::cpu14.data       415149                       # number of ReadReq MSHR hits (Count)
system.cpu14.dcache.ReadReq.mshrHits::total       415149                       # number of ReadReq MSHR hits (Count)
system.cpu14.dcache.ReadReq.mshrMisses::cpu14.data        97965                       # number of ReadReq MSHR misses (Count)
system.cpu14.dcache.ReadReq.mshrMisses::total        97965                       # number of ReadReq MSHR misses (Count)
system.cpu14.dcache.ReadReq.mshrMissLatency::cpu14.data  16719480250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.ReadReq.mshrMissLatency::total  16719480250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.ReadReq.mshrMissRate::cpu14.data     0.053691                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.mshrMissRate::total     0.053691                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.avgMshrMissLatency::cpu14.data 170667.894146                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.avgMshrMissLatency::total 170667.894146                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.hits::cpu14.data       551071                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.hits::total       551071                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.misses::cpu14.data        74248                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.misses::total        74248                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.missLatency::cpu14.data  11628028747                       # number of WriteReq miss ticks (Tick)
system.cpu14.dcache.WriteReq.missLatency::total  11628028747                       # number of WriteReq miss ticks (Tick)
system.cpu14.dcache.WriteReq.accesses::cpu14.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.missRate::cpu14.data     0.118736                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.missRate::total     0.118736                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.avgMissLatency::cpu14.data 156610.666240                       # average WriteReq miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.avgMissLatency::total 156610.666240                       # average WriteReq miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.mshrMisses::cpu14.data        74248                       # number of WriteReq MSHR misses (Count)
system.cpu14.dcache.WriteReq.mshrMisses::total        74248                       # number of WriteReq MSHR misses (Count)
system.cpu14.dcache.WriteReq.mshrMissLatency::cpu14.data  11590904747                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu14.dcache.WriteReq.mshrMissLatency::total  11590904747                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu14.dcache.WriteReq.mshrMissRate::cpu14.data     0.118736                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.mshrMissRate::total     0.118736                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.avgMshrMissLatency::cpu14.data 156110.666240                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.avgMshrMissLatency::total 156110.666240                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dcache.tags.tagsInUse        1004.532005                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dcache.tags.totalRefs            2034880                       # Total number of references to valid blocks. (Count)
system.cpu14.dcache.tags.sampledRefs           172252                       # Sample count of references to valid blocks. (Count)
system.cpu14.dcache.tags.avgRefs            11.813390                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dcache.tags.warmupTick         339029000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dcache.tags.occupancies::cpu14.data  1004.532005                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.dcache.tags.avgOccs::cpu14.data     0.980988                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.avgOccs::total      0.980988                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu14.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu14.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.dcache.tags.tagAccesses          5072310                       # Number of tag accesses (Count)
system.cpu14.dcache.tags.dataAccesses         5072310                       # Number of data accesses (Count)
system.cpu14.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.decode.idleCycles                 412038                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles            48911216                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                 2421959                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles              389010                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                  178                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved            1305152                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                  40                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts             17343463                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu14.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.fetch.icacheStallCycles           573451                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu14.fetch.insts                     10027953                       # Number of instructions fetch has processed (Count)
system.cpu14.fetch.branches                   2348892                       # Number of branches that fetch encountered (Count)
system.cpu14.fetch.predictedBranches          1305633                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                    51560653                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                   434                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.cacheLines                  570434                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                  57                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples         52134401                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            0.332747                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           1.454377                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0               49022827     94.03%     94.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                 301003      0.58%     94.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                  72904      0.14%     94.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                 170790      0.33%     95.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                 961195      1.84%     96.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                  34198      0.07%     96.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                  48959      0.09%     97.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::7                 101347      0.19%     97.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::8                1421178      2.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total           52134401                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.branchRate                0.045039                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetch.rate                      0.192280                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.icache.demandHits::cpu14.inst       570355                       # number of demand (read+write) hits (Count)
system.cpu14.icache.demandHits::total          570355                       # number of demand (read+write) hits (Count)
system.cpu14.icache.overallHits::cpu14.inst       570355                       # number of overall hits (Count)
system.cpu14.icache.overallHits::total         570355                       # number of overall hits (Count)
system.cpu14.icache.demandMisses::cpu14.inst           79                       # number of demand (read+write) misses (Count)
system.cpu14.icache.demandMisses::total            79                       # number of demand (read+write) misses (Count)
system.cpu14.icache.overallMisses::cpu14.inst           79                       # number of overall misses (Count)
system.cpu14.icache.overallMisses::total           79                       # number of overall misses (Count)
system.cpu14.icache.demandMissLatency::cpu14.inst      8184750                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.icache.demandMissLatency::total      8184750                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.icache.overallMissLatency::cpu14.inst      8184750                       # number of overall miss ticks (Tick)
system.cpu14.icache.overallMissLatency::total      8184750                       # number of overall miss ticks (Tick)
system.cpu14.icache.demandAccesses::cpu14.inst       570434                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.demandAccesses::total       570434                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::cpu14.inst       570434                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::total       570434                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.demandMissRate::cpu14.inst     0.000138                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.demandMissRate::total     0.000138                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.overallMissRate::cpu14.inst     0.000138                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.overallMissRate::total     0.000138                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.demandAvgMissLatency::cpu14.inst 103604.430380                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.icache.demandAvgMissLatency::total 103604.430380                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.icache.overallAvgMissLatency::cpu14.inst 103604.430380                       # average overall miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMissLatency::total 103604.430380                       # average overall miss latency ((Tick/Count))
system.cpu14.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.demandMshrHits::cpu14.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.icache.overallMshrHits::cpu14.inst           14                       # number of overall MSHR hits (Count)
system.cpu14.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu14.icache.demandMshrMisses::cpu14.inst           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.icache.demandMshrMisses::total           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.icache.overallMshrMisses::cpu14.inst           65                       # number of overall MSHR misses (Count)
system.cpu14.icache.overallMshrMisses::total           65                       # number of overall MSHR misses (Count)
system.cpu14.icache.demandMshrMissLatency::cpu14.inst      7102000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.icache.demandMshrMissLatency::total      7102000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.icache.overallMshrMissLatency::cpu14.inst      7102000                       # number of overall MSHR miss ticks (Tick)
system.cpu14.icache.overallMshrMissLatency::total      7102000                       # number of overall MSHR miss ticks (Tick)
system.cpu14.icache.demandMshrMissRate::cpu14.inst     0.000114                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.icache.demandMshrMissRate::total     0.000114                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.icache.overallMshrMissRate::cpu14.inst     0.000114                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.icache.overallMshrMissRate::total     0.000114                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.icache.demandAvgMshrMissLatency::cpu14.inst 109261.538462                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.demandAvgMshrMissLatency::total 109261.538462                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMshrMissLatency::cpu14.inst 109261.538462                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMshrMissLatency::total 109261.538462                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.replacements                    0                       # number of replacements (Count)
system.cpu14.icache.ReadReq.hits::cpu14.inst       570355                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.hits::total        570355                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.misses::cpu14.inst           79                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.misses::total           79                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.missLatency::cpu14.inst      8184750                       # number of ReadReq miss ticks (Tick)
system.cpu14.icache.ReadReq.missLatency::total      8184750                       # number of ReadReq miss ticks (Tick)
system.cpu14.icache.ReadReq.accesses::cpu14.inst       570434                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.accesses::total       570434                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.missRate::cpu14.inst     0.000138                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.missRate::total     0.000138                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.avgMissLatency::cpu14.inst 103604.430380                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.avgMissLatency::total 103604.430380                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.mshrHits::cpu14.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu14.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu14.icache.ReadReq.mshrMisses::cpu14.inst           65                       # number of ReadReq MSHR misses (Count)
system.cpu14.icache.ReadReq.mshrMisses::total           65                       # number of ReadReq MSHR misses (Count)
system.cpu14.icache.ReadReq.mshrMissLatency::cpu14.inst      7102000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.icache.ReadReq.mshrMissLatency::total      7102000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.icache.ReadReq.mshrMissRate::cpu14.inst     0.000114                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.mshrMissRate::total     0.000114                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.avgMshrMissLatency::cpu14.inst 109261.538462                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.avgMshrMissLatency::total 109261.538462                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.icache.tags.tagsInUse          60.926044                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.icache.tags.totalRefs             570420                       # Total number of references to valid blocks. (Count)
system.cpu14.icache.tags.sampledRefs               65                       # Sample count of references to valid blocks. (Count)
system.cpu14.icache.tags.avgRefs          8775.692308                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.icache.tags.warmupTick         339010000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.icache.tags.occupancies::cpu14.inst    60.926044                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.icache.tags.avgOccs::cpu14.inst     0.118996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.avgOccs::total      0.118996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.occupanciesTaskId::1024           65                       # Occupied blocks per task id (Count)
system.cpu14.icache.tags.ageTaskId_1024::4           65                       # Occupied blocks per task id, per block age (Count)
system.cpu14.icache.tags.ratioOccsTaskId::1024     0.126953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.icache.tags.tagAccesses          1140933                       # Number of tag accesses (Count)
system.cpu14.icache.tags.dataAccesses         1140933                       # Number of data accesses (Count)
system.cpu14.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                     178                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                   198185                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                5633249                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts             17341903                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                1825004                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                625905                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                  71                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                     750                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                5629113                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect          139                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect          136                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts                275                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit               17338220                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount              17338110                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                12701412                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                17492755                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      0.332448                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.726096                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu14.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.lsq0.forwLoads                        32                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                  1676                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                  543                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                12191                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples          1823317                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean           80.290263                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev         228.299610                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9              1295353     71.04%     71.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19               6001      0.33%     71.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29              76113      4.17%     75.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39              62110      3.41%     78.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49              32608      1.79%     80.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59              22308      1.22%     81.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69              21016      1.15%     83.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79              16686      0.92%     84.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89              12426      0.68%     84.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99              12890      0.71%     85.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109            11814      0.65%     86.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119             8989      0.49%     86.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129             9181      0.50%     87.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139             8981      0.49%     87.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149             7520      0.41%     87.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159             6841      0.38%     88.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169             5142      0.28%     88.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179             3271      0.18%     88.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189             2808      0.15%     88.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199             2690      0.15%     89.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209             2171      0.12%     89.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219             1937      0.11%     89.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229             1876      0.10%     89.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239             1563      0.09%     89.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249             1481      0.08%     89.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259             1405      0.08%     89.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269             1723      0.09%     89.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279             2436      0.13%     89.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289             3030      0.17%     90.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299             3227      0.18%     90.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows         177720      9.75%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value           5782                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total            1823317                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses               1824717                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                625526                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                570446                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                      25                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu14.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::mean  10916665250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::min_value  10916665250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::max_value  10916665250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON  13377158250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::CLK_GATED  10916665250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                  178                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                 536310                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles               7781764                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                 2670164                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles            41145706                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts             17342790                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents               66881                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents              1164000                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.LQFullEvents               188727                       # Number of times rename has blocked due to LQ full (Count)
system.cpu14.rename.SQFullEvents             40768559                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.renamedOperands          31589267                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                  58278444                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups               16334239                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                 3187980                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps            31561133                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                  27919                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                 2000398                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                       69209320                       # The number of ROB reads (Count)
system.cpu14.rob.writes                      34682385                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts               10016501                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                 17326087                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                       52146142                       # Number of cpu cycles simulated (Cycle)
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                      17810659                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                    184                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                     17826181                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                   75                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined              15417                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined           16148                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved                55                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples          52124392                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             0.341993                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            1.287770                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                47617946     91.35%     91.35% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                  911462      1.75%     93.10% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                  710714      1.36%     94.47% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                  424930      0.82%     95.28% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                  217822      0.42%     95.70% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                 1045784      2.01%     97.71% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                  257646      0.49%     98.20% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                  932287      1.79%     99.99% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                    5801      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total            52124392                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                  2152      7.33%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                    0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                    0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                  0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%      7.33% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd           12090     41.18%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                  156      0.53%     49.04% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                  32      0.11%     49.15% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead            4347     14.81%     63.95% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite          10584     36.05%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass          152      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu     14505939     81.37%     81.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult           18      0.00%     81.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv          204      0.00%     81.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd       281301      1.58%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd       281250      1.58%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult       250000      1.40%     85.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     85.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     85.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead      1082720      6.07%     92.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite        31770      0.18%     92.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead       799064      4.48%     96.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite       593763      3.33%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total     17826181                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       0.341850                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                             29361                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.001647                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads               82368354                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites              15138091                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses      15119579                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                 5437836                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                2688172                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses        2687603                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                  15122961                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                    2732429                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numInsts                        17825892                       # Number of executed instructions (Count)
system.cpu15.numLoadInsts                     1881741                       # Number of load instructions executed (Count)
system.cpu15.numSquashedInsts                     289                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu15.numRefs                          2507250                       # Number of memory reference insts executed (Count)
system.cpu15.numBranches                      2425392                       # Number of branches executed (Count)
system.cpu15.numStoreInsts                     625509                       # Number of stores executed (Count)
system.cpu15.numRate                         0.341845                       # Inst execution rate ((Count/Cycle))
system.cpu15.timesIdled                            76                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                         21750                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.quiesceCycles                    1362843                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu15.committedInsts                  10290243                       # Number of Instructions Simulated (Count)
system.cpu15.committedOps                    17795359                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.cpi                             5.067533                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu15.totalCpi                        5.067533                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu15.ipc                             0.197335                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu15.totalIpc                        0.197335                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu15.intRegfileReads                 16793905                       # Number of integer regfile reads (Count)
system.cpu15.intRegfileWrites                 9156537                       # Number of integer regfile writes (Count)
system.cpu15.fpRegfileReads                   3187556                       # Number of floating regfile reads (Count)
system.cpu15.fpRegfileWrites                  2093847                       # Number of floating regfile writes (Count)
system.cpu15.ccRegfileReads                  12125816                       # number of cc regfile reads (Count)
system.cpu15.ccRegfileWrites                  7537857                       # number of cc regfile writes (Count)
system.cpu15.miscRegfileReads                 7609033                       # number of misc regfile reads (Count)
system.cpu15.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu15.MemDepUnit__0.insertedLoads      1864063                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores       625825                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads        31845                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores        31508                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups               2427053                       # Number of BP lookups (Count)
system.cpu15.branchPred.condPredicted         2426073                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condIncorrect             184                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.BTBLookups            1344622                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBHits               1344524                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.999927                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.RASUsed                   205                       # Number of times the RAS was used to get a target. (Count)
system.cpu15.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu15.branchPred.indirectLookups           319                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses            283                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu15.commit.commitSquashedInsts         13743                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts             146                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples     52122548                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     0.341414                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     1.340318                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0      48027915     92.14%     92.14% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1        886170      1.70%     93.84% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2        157843      0.30%     94.15% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3        501455      0.96%     95.11% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4        365076      0.70%     95.81% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5        930494      1.79%     97.59% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6         66442      0.13%     97.72% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7        919512      1.76%     99.49% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8        267641      0.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total     52122548                       # Number of insts commited each cycle (Count)
system.cpu15.commit.instsCommitted           10290243                       # Number of instructions committed (Count)
system.cpu15.commit.opsCommitted             17795359                       # Number of ops (including micro ops) committed (Count)
system.cpu15.commit.memRefs                   2487785                       # Number of memory references committed (Count)
system.cpu15.commit.loads                     1862423                       # Number of loads committed (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu15.commit.branches                  2423898                       # Number of branches committed (Count)
system.cpu15.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu15.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu15.commit.integer                  15402337                       # Number of committed integer instructions. (Count)
system.cpu15.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu     14494808     81.45%     81.45% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult           18      0.00%     81.45% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv          198      0.00%     81.45% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd       281260      1.58%     83.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd       281250      1.58%     84.62% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.62% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.62% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.62% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.62% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.62% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult       250000      1.40%     86.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead      1081155      6.08%     92.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite        31604      0.18%     92.27% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead       781268      4.39%     96.66% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite       593758      3.34%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total     17795359                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples       267641                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.dcache.demandHits::cpu15.data      1892557                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.demandHits::total         1892557                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.overallHits::cpu15.data      1892557                       # number of overall hits (Count)
system.cpu15.dcache.overallHits::total        1892557                       # number of overall hits (Count)
system.cpu15.dcache.demandMisses::cpu15.data       596472                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.demandMisses::total        596472                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.overallMisses::cpu15.data       596472                       # number of overall misses (Count)
system.cpu15.dcache.overallMisses::total       596472                       # number of overall misses (Count)
system.cpu15.dcache.demandMissLatency::cpu15.data  46324948747                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.dcache.demandMissLatency::total  46324948747                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.dcache.overallMissLatency::cpu15.data  46324948747                       # number of overall miss ticks (Tick)
system.cpu15.dcache.overallMissLatency::total  46324948747                       # number of overall miss ticks (Tick)
system.cpu15.dcache.demandAccesses::cpu15.data      2489029                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.demandAccesses::total      2489029                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::cpu15.data      2489029                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::total      2489029                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.demandMissRate::cpu15.data     0.239640                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.demandMissRate::total     0.239640                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.overallMissRate::cpu15.data     0.239640                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.overallMissRate::total     0.239640                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.demandAvgMissLatency::cpu15.data 77664.917627                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.dcache.demandAvgMissLatency::total 77664.917627                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.dcache.overallAvgMissLatency::cpu15.data 77664.917627                       # average overall miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMissLatency::total 77664.917627                       # average overall miss latency ((Tick/Count))
system.cpu15.dcache.blockedCycles::no_mshrs      4853691                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCycles::no_targets        10234                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCauses::no_mshrs        36601                       # number of times access was blocked (Count)
system.cpu15.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu15.dcache.avgBlocked::no_mshrs   132.610885                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.avgBlocked::no_targets   379.037037                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.writebacks::writebacks        78041                       # number of writebacks (Count)
system.cpu15.dcache.writebacks::total           78041                       # number of writebacks (Count)
system.cpu15.dcache.demandMshrHits::cpu15.data       424262                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.dcache.demandMshrHits::total       424262                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.dcache.overallMshrHits::cpu15.data       424262                       # number of overall MSHR hits (Count)
system.cpu15.dcache.overallMshrHits::total       424262                       # number of overall MSHR hits (Count)
system.cpu15.dcache.demandMshrMisses::cpu15.data       172210                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.dcache.demandMshrMisses::total       172210                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.dcache.overallMshrMisses::cpu15.data       172210                       # number of overall MSHR misses (Count)
system.cpu15.dcache.overallMshrMisses::total       172210                       # number of overall MSHR misses (Count)
system.cpu15.dcache.demandMshrMissLatency::cpu15.data  28361637997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.dcache.demandMshrMissLatency::total  28361637997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.dcache.overallMshrMissLatency::cpu15.data  28361637997                       # number of overall MSHR miss ticks (Tick)
system.cpu15.dcache.overallMshrMissLatency::total  28361637997                       # number of overall MSHR miss ticks (Tick)
system.cpu15.dcache.demandMshrMissRate::cpu15.data     0.069188                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.dcache.demandMshrMissRate::total     0.069188                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.dcache.overallMshrMissRate::cpu15.data     0.069188                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.dcache.overallMshrMissRate::total     0.069188                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.dcache.demandAvgMshrMissLatency::cpu15.data 164692.166523                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.demandAvgMshrMissLatency::total 164692.166523                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMshrMissLatency::cpu15.data 164692.166523                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMshrMissLatency::total 164692.166523                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.replacements               171084                       # number of replacements (Count)
system.cpu15.dcache.LockedRMWReadReq.hits::cpu15.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu15.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu15.dcache.LockedRMWReadReq.misses::cpu15.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu15.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu15.dcache.LockedRMWReadReq.missLatency::cpu15.data      1882000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.missLatency::total      1882000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.accesses::cpu15.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWReadReq.missRate::cpu15.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.avgMissLatency::cpu15.data 44809.523810                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.avgMissLatency::total 44809.523810                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.mshrMisses::cpu15.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu15.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu15.dcache.LockedRMWReadReq.mshrMissLatency::cpu15.data      3818250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.mshrMissLatency::total      3818250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.mshrMissRate::cpu15.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu15.data 90910.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.avgMshrMissLatency::total 90910.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWWriteReq.hits::cpu15.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu15.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu15.dcache.LockedRMWWriteReq.accesses::cpu15.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.hits::cpu15.data      1341487                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.hits::total       1341487                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.misses::cpu15.data       522223                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.misses::total       522223                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.missLatency::cpu15.data  34712796250                       # number of ReadReq miss ticks (Tick)
system.cpu15.dcache.ReadReq.missLatency::total  34712796250                       # number of ReadReq miss ticks (Tick)
system.cpu15.dcache.ReadReq.accesses::cpu15.data      1863710                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.accesses::total      1863710                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.missRate::cpu15.data     0.280206                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.missRate::total     0.280206                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.avgMissLatency::cpu15.data 66471.212968                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.avgMissLatency::total 66471.212968                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.mshrHits::cpu15.data       424262                       # number of ReadReq MSHR hits (Count)
system.cpu15.dcache.ReadReq.mshrHits::total       424262                       # number of ReadReq MSHR hits (Count)
system.cpu15.dcache.ReadReq.mshrMisses::cpu15.data        97961                       # number of ReadReq MSHR misses (Count)
system.cpu15.dcache.ReadReq.mshrMisses::total        97961                       # number of ReadReq MSHR misses (Count)
system.cpu15.dcache.ReadReq.mshrMissLatency::cpu15.data  16786610000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.ReadReq.mshrMissLatency::total  16786610000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.ReadReq.mshrMissRate::cpu15.data     0.052562                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.mshrMissRate::total     0.052562                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.avgMshrMissLatency::cpu15.data 171360.133114                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.avgMshrMissLatency::total 171360.133114                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.hits::cpu15.data       551070                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.hits::total       551070                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.misses::cpu15.data        74249                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.misses::total        74249                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.missLatency::cpu15.data  11612152497                       # number of WriteReq miss ticks (Tick)
system.cpu15.dcache.WriteReq.missLatency::total  11612152497                       # number of WriteReq miss ticks (Tick)
system.cpu15.dcache.WriteReq.accesses::cpu15.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.missRate::cpu15.data     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.missRate::total     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.avgMissLatency::cpu15.data 156394.732549                       # average WriteReq miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.avgMissLatency::total 156394.732549                       # average WriteReq miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.mshrMisses::cpu15.data        74249                       # number of WriteReq MSHR misses (Count)
system.cpu15.dcache.WriteReq.mshrMisses::total        74249                       # number of WriteReq MSHR misses (Count)
system.cpu15.dcache.WriteReq.mshrMissLatency::cpu15.data  11575027997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu15.dcache.WriteReq.mshrMissLatency::total  11575027997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu15.dcache.WriteReq.mshrMissRate::cpu15.data     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.mshrMissRate::total     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.avgMshrMissLatency::cpu15.data 155894.732549                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.avgMshrMissLatency::total 155894.732549                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dcache.tags.tagsInUse        1004.379747                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dcache.tags.totalRefs            2064854                       # Total number of references to valid blocks. (Count)
system.cpu15.dcache.tags.sampledRefs           172248                       # Sample count of references to valid blocks. (Count)
system.cpu15.dcache.tags.avgRefs            11.987681                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dcache.tags.warmupTick         340797000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dcache.tags.occupancies::cpu15.data  1004.379747                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.dcache.tags.avgOccs::cpu15.data     0.980840                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.avgOccs::total      0.980840                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu15.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu15.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.dcache.tags.tagAccesses          5150478                       # Number of tag accesses (Count)
system.cpu15.dcache.tags.dataAccesses         5150478                       # Number of data accesses (Count)
system.cpu15.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.decode.idleCycles                 496131                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles            48693955                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                 2565065                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles              369069                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                  172                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved            1344291                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts             17812360                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu15.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.fetch.icacheStallCycles           663583                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu15.fetch.insts                     10301382                       # Number of instructions fetch has processed (Count)
system.cpu15.fetch.branches                   2427053                       # Number of branches that fetch encountered (Count)
system.cpu15.fetch.predictedBranches          1344765                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                    51460519                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                   420                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.cacheLines                  660500                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                  50                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples         52124392                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            0.341804                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           1.472144                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0               48894584     93.80%     93.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                 346104      0.66%     94.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                  75228      0.14%     94.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                 207481      0.40%     95.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                 956410      1.83%     96.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                  29220      0.06%     96.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                  41675      0.08%     96.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::7                 113981      0.22%     97.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::8                1459709      2.80%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total           52124392                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.branchRate                0.046543                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetch.rate                      0.197548                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.icache.demandHits::cpu15.inst       660422                       # number of demand (read+write) hits (Count)
system.cpu15.icache.demandHits::total          660422                       # number of demand (read+write) hits (Count)
system.cpu15.icache.overallHits::cpu15.inst       660422                       # number of overall hits (Count)
system.cpu15.icache.overallHits::total         660422                       # number of overall hits (Count)
system.cpu15.icache.demandMisses::cpu15.inst           78                       # number of demand (read+write) misses (Count)
system.cpu15.icache.demandMisses::total            78                       # number of demand (read+write) misses (Count)
system.cpu15.icache.overallMisses::cpu15.inst           78                       # number of overall misses (Count)
system.cpu15.icache.overallMisses::total           78                       # number of overall misses (Count)
system.cpu15.icache.demandMissLatency::cpu15.inst      8811250                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.icache.demandMissLatency::total      8811250                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.icache.overallMissLatency::cpu15.inst      8811250                       # number of overall miss ticks (Tick)
system.cpu15.icache.overallMissLatency::total      8811250                       # number of overall miss ticks (Tick)
system.cpu15.icache.demandAccesses::cpu15.inst       660500                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.demandAccesses::total       660500                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::cpu15.inst       660500                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::total       660500                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.demandMissRate::cpu15.inst     0.000118                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.demandMissRate::total     0.000118                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.overallMissRate::cpu15.inst     0.000118                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.overallMissRate::total     0.000118                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.demandAvgMissLatency::cpu15.inst 112964.743590                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.icache.demandAvgMissLatency::total 112964.743590                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.icache.overallAvgMissLatency::cpu15.inst 112964.743590                       # average overall miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMissLatency::total 112964.743590                       # average overall miss latency ((Tick/Count))
system.cpu15.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.demandMshrHits::cpu15.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.icache.overallMshrHits::cpu15.inst           15                       # number of overall MSHR hits (Count)
system.cpu15.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu15.icache.demandMshrMisses::cpu15.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.icache.overallMshrMisses::cpu15.inst           63                       # number of overall MSHR misses (Count)
system.cpu15.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu15.icache.demandMshrMissLatency::cpu15.inst      7514750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.icache.demandMshrMissLatency::total      7514750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.icache.overallMshrMissLatency::cpu15.inst      7514750                       # number of overall MSHR miss ticks (Tick)
system.cpu15.icache.overallMshrMissLatency::total      7514750                       # number of overall MSHR miss ticks (Tick)
system.cpu15.icache.demandMshrMissRate::cpu15.inst     0.000095                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.icache.demandMshrMissRate::total     0.000095                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.icache.overallMshrMissRate::cpu15.inst     0.000095                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.icache.overallMshrMissRate::total     0.000095                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.icache.demandAvgMshrMissLatency::cpu15.inst 119281.746032                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.demandAvgMshrMissLatency::total 119281.746032                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMshrMissLatency::cpu15.inst 119281.746032                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMshrMissLatency::total 119281.746032                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.replacements                    0                       # number of replacements (Count)
system.cpu15.icache.ReadReq.hits::cpu15.inst       660422                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.hits::total        660422                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.misses::cpu15.inst           78                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.misses::total           78                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.missLatency::cpu15.inst      8811250                       # number of ReadReq miss ticks (Tick)
system.cpu15.icache.ReadReq.missLatency::total      8811250                       # number of ReadReq miss ticks (Tick)
system.cpu15.icache.ReadReq.accesses::cpu15.inst       660500                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.accesses::total       660500                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.missRate::cpu15.inst     0.000118                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.missRate::total     0.000118                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.avgMissLatency::cpu15.inst 112964.743590                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.avgMissLatency::total 112964.743590                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.mshrHits::cpu15.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu15.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu15.icache.ReadReq.mshrMisses::cpu15.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu15.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu15.icache.ReadReq.mshrMissLatency::cpu15.inst      7514750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.icache.ReadReq.mshrMissLatency::total      7514750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.icache.ReadReq.mshrMissRate::cpu15.inst     0.000095                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.mshrMissRate::total     0.000095                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.avgMshrMissLatency::cpu15.inst 119281.746032                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.avgMshrMissLatency::total 119281.746032                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.icache.tags.tagsInUse          58.547232                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.icache.tags.totalRefs             660485                       # Total number of references to valid blocks. (Count)
system.cpu15.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu15.icache.tags.avgRefs         10483.888889                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.icache.tags.warmupTick         340778000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.icache.tags.occupancies::cpu15.inst    58.547232                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.icache.tags.avgOccs::cpu15.inst     0.114350                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.avgOccs::total      0.114350                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu15.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu15.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.icache.tags.tagAccesses          1321063                       # Number of tag accesses (Count)
system.cpu15.icache.tags.dataAccesses         1321063                       # Number of data accesses (Count)
system.cpu15.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                     172                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                   140647                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                7052173                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts             17810843                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                1864063                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                625825                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                  62                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                     659                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                7047373                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect          122                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts                263                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit               17807284                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount              17807182                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                13071109                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                17967172                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      0.341486                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.727500                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu15.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                  1632                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                  463                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                13220                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples          1862423                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean           78.515052                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev         215.260149                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9              1325311     71.16%     71.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19               5562      0.30%     71.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29              76373      4.10%     75.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39              60932      3.27%     78.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49              31921      1.71%     80.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59              22012      1.18%     81.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69              21996      1.18%     82.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79              16946      0.91%     83.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89              12528      0.67%     84.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99              13080      0.70%     85.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109            12432      0.67%     85.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119             9550      0.51%     86.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129             9926      0.53%     86.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139             9466      0.51%     87.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149             7795      0.42%     87.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159             7075      0.38%     88.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169             5285      0.28%     88.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179             3474      0.19%     88.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189             3083      0.17%     88.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199             3120      0.17%     89.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209             2480      0.13%     89.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219             2147      0.12%     89.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229             2013      0.11%     89.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239             1828      0.10%     89.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249             1712      0.09%     89.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259             1744      0.09%     89.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269             1784      0.10%     89.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279             2681      0.14%     89.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289             3225      0.17%     90.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299             3356      0.18%     90.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows         181586      9.75%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value           5062                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total            1862423                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses               1863808                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                625509                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                660512                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu15.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::mean  10916577250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::min_value  10916577250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::max_value  10916577250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON  13377246250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::CLK_GATED  10916577250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                  172                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                 624839                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles               9118993                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                 2795868                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles            39584241                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts             17811685                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents               78578                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents               525310                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.LQFullEvents                37482                       # Number of times rename has blocked due to LQ full (Count)
system.cpu15.rename.SQFullEvents             39360126                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.renamedOperands          32527539                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                  59920140                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups               16764154                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                 3187954                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps            32499677                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                  27733                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                 1949459                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                       69663723                       # The number of ROB reads (Count)
system.cpu15.rob.writes                      35620236                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts               10290243                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                 17795359                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu16.numCycles                       52139338                       # Number of cpu cycles simulated (Cycle)
system.cpu16.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu16.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu16.instsAdded                      18342356                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu16.nonSpecInstsAdded                    181                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu16.instsIssued                     18355453                       # Number of instructions issued (Count)
system.cpu16.squashedInstsIssued                   82                       # Number of squashed instructions issued (Count)
system.cpu16.squashedInstsExamined              15129                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu16.squashedOperandsExamined           15130                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu16.squashedNonSpecRemoved                52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu16.numIssuedDist::samples          52119652                       # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::mean             0.352179                       # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::stdev            1.301814                       # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::0                47449080     91.04%     91.04% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::1                  936133      1.80%     92.83% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::2                  760249      1.46%     94.29% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::3                  472202      0.91%     95.20% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::4                  214878      0.41%     95.61% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::5                 1040699      2.00%     97.61% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::6                  310500      0.60%     98.20% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::7                  931079      1.79%     99.99% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::8                    4832      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::total            52119652                       # Number of insts issued each cycle (Count)
system.cpu16.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::IntAlu                  2177      8.17%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::IntMult                    0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::IntDiv                     0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatAdd                   0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatCmp                   0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatCvt                   0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatMult                  0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatMultAcc               0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatDiv                   0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatMisc                  0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatSqrt                  0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdAdd                    0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdAddAcc                 0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdAlu                    0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdCmp                    0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdCvt                    0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdMisc                   0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdMult                   0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdMultAcc                0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdShift                  0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdShiftAcc               0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdDiv                    0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdSqrt                   0      0.00%      8.17% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatAdd           11911     44.72%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatAlu               0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatCmp               0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatCvt               0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatDiv               0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatMisc              0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatMult              0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatMultAcc            0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatSqrt              0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdReduceAdd              0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdReduceAlu              0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdReduceCmp              0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdAes                    0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdAesMix                 0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdSha1Hash               0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdSha1Hash2              0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdSha256Hash             0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdSha256Hash2            0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdShaSigma2              0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdShaSigma3              0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdPredAlu                0      0.00%     52.89% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::MemRead                  171      0.64%     53.53% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::MemWrite                  34      0.13%     53.66% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatMemRead            2103      7.90%     61.55% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatMemWrite          10241     38.45%    100.00% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu16.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::IntAlu     14993506     81.68%     81.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::IntMult           18      0.00%     81.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::IntDiv          204      0.00%     81.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatAdd       281305      1.53%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatCmp            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatCvt            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatMult            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatDiv            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatMisc            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatSqrt            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdAdd            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdAlu            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdCmp            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdCvt            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdMisc            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdMult            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdShift            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdDiv            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdSqrt            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatAdd       281250      1.53%     84.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatMult       250000      1.36%     86.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdAes            0      0.00%     86.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdAesMix            0      0.00%     86.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::MemRead      1127077      6.14%     92.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::MemWrite        31764      0.17%     92.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatMemRead       796415      4.34%     96.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatMemWrite       593764      3.23%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::total     18355453                       # Number of instructions issued per FU type, per thread (Count)
system.cpu16.issueRate                       0.352046                       # Inst issue rate ((Count/Cycle))
system.cpu16.fuBusy                             26637                       # FU busy when requested (Count)
system.cpu16.fuBusyRate                      0.001451                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu16.intInstQueueReads               83427490                       # Number of integer instruction queue reads (Count)
system.cpu16.intInstQueueWrites              15669441                       # Number of integer instruction queue writes (Count)
system.cpu16.intInstQueueWakeupAccesses      15651492                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu16.fpInstQueueReads                 5429787                       # Number of floating instruction queue reads (Count)
system.cpu16.fpInstQueueWrites                2688228                       # Number of floating instruction queue writes (Count)
system.cpu16.fpInstQueueWakeupAccesses        2687613                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu16.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu16.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu16.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu16.intAluAccesses                  15654920                       # Number of integer alu accesses (Count)
system.cpu16.fpAluAccesses                    2727020                       # Number of floating point alu accesses (Count)
system.cpu16.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu16.numInsts                        18355184                       # Number of executed instructions (Count)
system.cpu16.numLoadInsts                     1923454                       # Number of load instructions executed (Count)
system.cpu16.numSquashedInsts                     269                       # Number of squashed instructions skipped in execute (Count)
system.cpu16.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu16.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu16.numRefs                          2548958                       # Number of memory reference insts executed (Count)
system.cpu16.numBranches                      2514071                       # Number of branches executed (Count)
system.cpu16.numStoreInsts                     625504                       # Number of stores executed (Count)
system.cpu16.numRate                         0.352041                       # Inst execution rate ((Count/Cycle))
system.cpu16.timesIdled                            68                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu16.idleCycles                         19686                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu16.quiesceCycles                    1370379                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu16.committedInsts                  10600562                       # Number of Instructions Simulated (Count)
system.cpu16.committedOps                    18327341                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu16.cpi                             4.918545                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu16.totalCpi                        4.918545                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu16.ipc                             0.203312                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu16.totalIpc                        0.203312                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu16.intRegfileReads                 17276311                       # Number of integer regfile reads (Count)
system.cpu16.intRegfileWrites                 9466747                       # Number of integer regfile writes (Count)
system.cpu16.fpRegfileReads                   3187562                       # Number of floating regfile reads (Count)
system.cpu16.fpRegfileWrites                  2093854                       # Number of floating regfile writes (Count)
system.cpu16.ccRegfileReads                  12569248                       # number of cc regfile reads (Count)
system.cpu16.ccRegfileWrites                  7803919                       # number of cc regfile writes (Count)
system.cpu16.miscRegfileReads                 7828057                       # number of misc regfile reads (Count)
system.cpu16.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu16.MemDepUnit__0.insertedLoads      1908337                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__0.insertedStores       625788                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__0.conflictingLoads        31830                       # Number of conflicting loads. (Count)
system.cpu16.MemDepUnit__0.conflictingStores        31499                       # Number of conflicting stores. (Count)
system.cpu16.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu16.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu16.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu16.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu16.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu16.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu16.branchPred.lookups               2515660                       # Number of BP lookups (Count)
system.cpu16.branchPred.condPredicted         2514706                       # Number of conditional branches predicted (Count)
system.cpu16.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu16.branchPred.BTBLookups            1388899                       # Number of BTB lookups (Count)
system.cpu16.branchPred.BTBHits               1388833                       # Number of BTB hits (Count)
system.cpu16.branchPred.BTBHitRatio          0.999952                       # BTB Hit Ratio (Ratio)
system.cpu16.branchPred.RASUsed                   200                       # Number of times the RAS was used to get a target. (Count)
system.cpu16.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu16.branchPred.indirectLookups           318                       # Number of indirect predictor lookups. (Count)
system.cpu16.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu16.branchPred.indirectMisses            282                       # Number of indirect misses. (Count)
system.cpu16.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu16.commit.commitSquashedInsts         13455                       # The number of squashed insts skipped by commit (Count)
system.cpu16.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu16.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu16.commit.numCommittedDist::samples     52117867                       # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::mean     0.351652                       # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::stdev     1.348694                       # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::0      47787894     91.69%     91.69% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::1        988930      1.90%     93.59% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::2        163742      0.31%     93.90% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::3        589115      1.13%     95.03% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::4        406770      0.78%     95.81% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::5        929271      1.78%     97.60% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::6         63960      0.12%     97.72% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::7        919093      1.76%     99.48% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::8        269092      0.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::total     52117867                       # Number of insts commited each cycle (Count)
system.cpu16.commit.instsCommitted           10600562                       # Number of instructions committed (Count)
system.cpu16.commit.opsCommitted             18327341                       # Number of ops (including micro ops) committed (Count)
system.cpu16.commit.memRefs                   2532111                       # Number of memory references committed (Count)
system.cpu16.commit.loads                     1906753                       # Number of loads committed (Count)
system.cpu16.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu16.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu16.commit.branches                  2512564                       # Number of branches committed (Count)
system.cpu16.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu16.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu16.commit.integer                  15889987                       # Number of committed integer instructions. (Count)
system.cpu16.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu16.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::IntAlu     14982463     81.75%     81.75% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::IntMult           18      0.00%     81.75% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::IntDiv          198      0.00%     81.75% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatAdd       281260      1.53%     83.29% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatCmp            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatCvt            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatMult            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatDiv            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatMisc            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatSqrt            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdAdd            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdAlu            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdCmp            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdCvt            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdMisc            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdMult            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdShift            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdDiv            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdSqrt            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatAdd       281250      1.53%     84.82% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.82% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.82% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.82% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.82% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.82% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatMult       250000      1.36%     86.18% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.18% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.18% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.18% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.18% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.18% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.18% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.18% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdAes            0      0.00%     86.18% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdAesMix            0      0.00%     86.18% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.18% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.18% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.18% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.18% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.18% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.18% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.18% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::MemRead      1125485      6.14%     92.32% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::MemWrite        31600      0.17%     92.50% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatMemRead       781268      4.26%     96.76% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatMemWrite       593758      3.24%    100.00% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::total     18327341                       # Class of committed instruction (Count)
system.cpu16.commit.commitEligibleSamples       269092                       # number cycles where commit BW limit reached (Cycle)
system.cpu16.dcache.demandHits::cpu16.data      1941459                       # number of demand (read+write) hits (Count)
system.cpu16.dcache.demandHits::total         1941459                       # number of demand (read+write) hits (Count)
system.cpu16.dcache.overallHits::cpu16.data      1941459                       # number of overall hits (Count)
system.cpu16.dcache.overallHits::total        1941459                       # number of overall hits (Count)
system.cpu16.dcache.demandMisses::cpu16.data       591888                       # number of demand (read+write) misses (Count)
system.cpu16.dcache.demandMisses::total        591888                       # number of demand (read+write) misses (Count)
system.cpu16.dcache.overallMisses::cpu16.data       591888                       # number of overall misses (Count)
system.cpu16.dcache.overallMisses::total       591888                       # number of overall misses (Count)
system.cpu16.dcache.demandMissLatency::cpu16.data  44338383247                       # number of demand (read+write) miss ticks (Tick)
system.cpu16.dcache.demandMissLatency::total  44338383247                       # number of demand (read+write) miss ticks (Tick)
system.cpu16.dcache.overallMissLatency::cpu16.data  44338383247                       # number of overall miss ticks (Tick)
system.cpu16.dcache.overallMissLatency::total  44338383247                       # number of overall miss ticks (Tick)
system.cpu16.dcache.demandAccesses::cpu16.data      2533347                       # number of demand (read+write) accesses (Count)
system.cpu16.dcache.demandAccesses::total      2533347                       # number of demand (read+write) accesses (Count)
system.cpu16.dcache.overallAccesses::cpu16.data      2533347                       # number of overall (read+write) accesses (Count)
system.cpu16.dcache.overallAccesses::total      2533347                       # number of overall (read+write) accesses (Count)
system.cpu16.dcache.demandMissRate::cpu16.data     0.233639                       # miss rate for demand accesses (Ratio)
system.cpu16.dcache.demandMissRate::total     0.233639                       # miss rate for demand accesses (Ratio)
system.cpu16.dcache.overallMissRate::cpu16.data     0.233639                       # miss rate for overall accesses (Ratio)
system.cpu16.dcache.overallMissRate::total     0.233639                       # miss rate for overall accesses (Ratio)
system.cpu16.dcache.demandAvgMissLatency::cpu16.data 74910.089826                       # average overall miss latency in ticks ((Tick/Count))
system.cpu16.dcache.demandAvgMissLatency::total 74910.089826                       # average overall miss latency in ticks ((Tick/Count))
system.cpu16.dcache.overallAvgMissLatency::cpu16.data 74910.089826                       # average overall miss latency ((Tick/Count))
system.cpu16.dcache.overallAvgMissLatency::total 74910.089826                       # average overall miss latency ((Tick/Count))
system.cpu16.dcache.blockedCycles::no_mshrs      4335540                       # number of cycles access was blocked (Cycle)
system.cpu16.dcache.blockedCycles::no_targets        12133                       # number of cycles access was blocked (Cycle)
system.cpu16.dcache.blockedCauses::no_mshrs        35096                       # number of times access was blocked (Count)
system.cpu16.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu16.dcache.avgBlocked::no_mshrs   123.533736                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.dcache.avgBlocked::no_targets   449.370370                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.dcache.writebacks::writebacks        78039                       # number of writebacks (Count)
system.cpu16.dcache.writebacks::total           78039                       # number of writebacks (Count)
system.cpu16.dcache.demandMshrHits::cpu16.data       419671                       # number of demand (read+write) MSHR hits (Count)
system.cpu16.dcache.demandMshrHits::total       419671                       # number of demand (read+write) MSHR hits (Count)
system.cpu16.dcache.overallMshrHits::cpu16.data       419671                       # number of overall MSHR hits (Count)
system.cpu16.dcache.overallMshrHits::total       419671                       # number of overall MSHR hits (Count)
system.cpu16.dcache.demandMshrMisses::cpu16.data       172217                       # number of demand (read+write) MSHR misses (Count)
system.cpu16.dcache.demandMshrMisses::total       172217                       # number of demand (read+write) MSHR misses (Count)
system.cpu16.dcache.overallMshrMisses::cpu16.data       172217                       # number of overall MSHR misses (Count)
system.cpu16.dcache.overallMshrMisses::total       172217                       # number of overall MSHR misses (Count)
system.cpu16.dcache.demandMshrMissLatency::cpu16.data  28051404997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu16.dcache.demandMshrMissLatency::total  28051404997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu16.dcache.overallMshrMissLatency::cpu16.data  28051404997                       # number of overall MSHR miss ticks (Tick)
system.cpu16.dcache.overallMshrMissLatency::total  28051404997                       # number of overall MSHR miss ticks (Tick)
system.cpu16.dcache.demandMshrMissRate::cpu16.data     0.067980                       # mshr miss ratio for demand accesses (Ratio)
system.cpu16.dcache.demandMshrMissRate::total     0.067980                       # mshr miss ratio for demand accesses (Ratio)
system.cpu16.dcache.overallMshrMissRate::cpu16.data     0.067980                       # mshr miss ratio for overall accesses (Ratio)
system.cpu16.dcache.overallMshrMissRate::total     0.067980                       # mshr miss ratio for overall accesses (Ratio)
system.cpu16.dcache.demandAvgMshrMissLatency::cpu16.data 162884.064854                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.dcache.demandAvgMshrMissLatency::total 162884.064854                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.dcache.overallAvgMshrMissLatency::cpu16.data 162884.064854                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.dcache.overallAvgMshrMissLatency::total 162884.064854                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.dcache.replacements               171085                       # number of replacements (Count)
system.cpu16.dcache.LockedRMWReadReq.hits::cpu16.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu16.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu16.dcache.LockedRMWReadReq.misses::cpu16.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu16.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu16.dcache.LockedRMWReadReq.missLatency::cpu16.data      2158750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu16.dcache.LockedRMWReadReq.missLatency::total      2158750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu16.dcache.LockedRMWReadReq.accesses::cpu16.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu16.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu16.dcache.LockedRMWReadReq.missRate::cpu16.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu16.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu16.dcache.LockedRMWReadReq.avgMissLatency::cpu16.data 51398.809524                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu16.dcache.LockedRMWReadReq.avgMissLatency::total 51398.809524                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu16.dcache.LockedRMWReadReq.mshrMisses::cpu16.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu16.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu16.dcache.LockedRMWReadReq.mshrMissLatency::cpu16.data      4361000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu16.dcache.LockedRMWReadReq.mshrMissLatency::total      4361000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu16.dcache.LockedRMWReadReq.mshrMissRate::cpu16.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu16.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu16.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu16.data 103833.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu16.dcache.LockedRMWReadReq.avgMshrMissLatency::total 103833.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu16.dcache.LockedRMWWriteReq.hits::cpu16.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu16.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu16.dcache.LockedRMWWriteReq.accesses::cpu16.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu16.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu16.dcache.ReadReq.hits::cpu16.data      1390391                       # number of ReadReq hits (Count)
system.cpu16.dcache.ReadReq.hits::total       1390391                       # number of ReadReq hits (Count)
system.cpu16.dcache.ReadReq.misses::cpu16.data       517641                       # number of ReadReq misses (Count)
system.cpu16.dcache.ReadReq.misses::total       517641                       # number of ReadReq misses (Count)
system.cpu16.dcache.ReadReq.missLatency::cpu16.data  32781543500                       # number of ReadReq miss ticks (Tick)
system.cpu16.dcache.ReadReq.missLatency::total  32781543500                       # number of ReadReq miss ticks (Tick)
system.cpu16.dcache.ReadReq.accesses::cpu16.data      1908032                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu16.dcache.ReadReq.accesses::total      1908032                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu16.dcache.ReadReq.missRate::cpu16.data     0.271296                       # miss rate for ReadReq accesses (Ratio)
system.cpu16.dcache.ReadReq.missRate::total     0.271296                       # miss rate for ReadReq accesses (Ratio)
system.cpu16.dcache.ReadReq.avgMissLatency::cpu16.data 63328.722995                       # average ReadReq miss latency ((Tick/Count))
system.cpu16.dcache.ReadReq.avgMissLatency::total 63328.722995                       # average ReadReq miss latency ((Tick/Count))
system.cpu16.dcache.ReadReq.mshrHits::cpu16.data       419671                       # number of ReadReq MSHR hits (Count)
system.cpu16.dcache.ReadReq.mshrHits::total       419671                       # number of ReadReq MSHR hits (Count)
system.cpu16.dcache.ReadReq.mshrMisses::cpu16.data        97970                       # number of ReadReq MSHR misses (Count)
system.cpu16.dcache.ReadReq.mshrMisses::total        97970                       # number of ReadReq MSHR misses (Count)
system.cpu16.dcache.ReadReq.mshrMissLatency::cpu16.data  16531688750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu16.dcache.ReadReq.mshrMissLatency::total  16531688750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu16.dcache.ReadReq.mshrMissRate::cpu16.data     0.051346                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu16.dcache.ReadReq.mshrMissRate::total     0.051346                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu16.dcache.ReadReq.avgMshrMissLatency::cpu16.data 168742.357354                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu16.dcache.ReadReq.avgMshrMissLatency::total 168742.357354                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu16.dcache.WriteReq.hits::cpu16.data       551068                       # number of WriteReq hits (Count)
system.cpu16.dcache.WriteReq.hits::total       551068                       # number of WriteReq hits (Count)
system.cpu16.dcache.WriteReq.misses::cpu16.data        74247                       # number of WriteReq misses (Count)
system.cpu16.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu16.dcache.WriteReq.missLatency::cpu16.data  11556839747                       # number of WriteReq miss ticks (Tick)
system.cpu16.dcache.WriteReq.missLatency::total  11556839747                       # number of WriteReq miss ticks (Tick)
system.cpu16.dcache.WriteReq.accesses::cpu16.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu16.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu16.dcache.WriteReq.missRate::cpu16.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu16.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu16.dcache.WriteReq.avgMissLatency::cpu16.data 155653.962409                       # average WriteReq miss latency ((Tick/Count))
system.cpu16.dcache.WriteReq.avgMissLatency::total 155653.962409                       # average WriteReq miss latency ((Tick/Count))
system.cpu16.dcache.WriteReq.mshrMisses::cpu16.data        74247                       # number of WriteReq MSHR misses (Count)
system.cpu16.dcache.WriteReq.mshrMisses::total        74247                       # number of WriteReq MSHR misses (Count)
system.cpu16.dcache.WriteReq.mshrMissLatency::cpu16.data  11519716247                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu16.dcache.WriteReq.mshrMissLatency::total  11519716247                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu16.dcache.WriteReq.mshrMissRate::cpu16.data     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu16.dcache.WriteReq.mshrMissRate::total     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu16.dcache.WriteReq.avgMshrMissLatency::cpu16.data 155153.962409                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu16.dcache.WriteReq.avgMshrMissLatency::total 155153.962409                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu16.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.dcache.tags.tagsInUse        1004.536629                       # Average ticks per tags in use ((Tick/Count))
system.cpu16.dcache.tags.totalRefs            2113763                       # Total number of references to valid blocks. (Count)
system.cpu16.dcache.tags.sampledRefs           172256                       # Sample count of references to valid blocks. (Count)
system.cpu16.dcache.tags.avgRefs            12.271056                       # Average number of references to valid blocks. ((Count/Count))
system.cpu16.dcache.tags.warmupTick         342681000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu16.dcache.tags.occupancies::cpu16.data  1004.536629                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu16.dcache.tags.avgOccs::cpu16.data     0.980993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu16.dcache.tags.avgOccs::total      0.980993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu16.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu16.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu16.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu16.dcache.tags.tagAccesses          5239122                       # Number of tag accesses (Count)
system.cpu16.dcache.tags.dataAccesses         5239122                       # Number of data accesses (Count)
system.cpu16.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.decode.idleCycles                 586213                       # Number of cycles decode is idle (Cycle)
system.cpu16.decode.blockedCycles            48463961                       # Number of cycles decode is blocked (Cycle)
system.cpu16.decode.runCycles                 2698906                       # Number of cycles decode is running (Cycle)
system.cpu16.decode.unblockCycles              370409                       # Number of cycles decode is unblocking (Cycle)
system.cpu16.decode.squashCycles                  163                       # Number of cycles decode is squashing (Cycle)
system.cpu16.decode.branchResolved            1388602                       # Number of times decode resolved a branch (Count)
system.cpu16.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu16.decode.decodedInsts             18343901                       # Number of instructions handled by decode (Count)
system.cpu16.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu16.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu16.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu16.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu16.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu16.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu16.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu16.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu16.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu16.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu16.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu16.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu16.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu16.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.fetch.icacheStallCycles           756556                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu16.fetch.insts                     10611419                       # Number of instructions fetch has processed (Count)
system.cpu16.fetch.branches                   2515660                       # Number of branches that fetch encountered (Count)
system.cpu16.fetch.predictedBranches          1389069                       # Number of branches that fetch has predicted taken (Count)
system.cpu16.fetch.cycles                    51362816                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu16.fetch.squashCycles                   400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu16.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu16.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu16.fetch.cacheLines                  753742                       # Number of cache lines fetched (Count)
system.cpu16.fetch.icacheSquashes                  54                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu16.fetch.nisnDist::samples         52119652                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::mean            0.352032                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::stdev           1.491585                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::0               48753264     93.54%     93.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::1                 398800      0.77%     94.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::2                  76389      0.15%     94.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::3                 251887      0.48%     94.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::4                 947440      1.82%     96.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::5                  31521      0.06%     96.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::6                  40043      0.08%     96.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::7                 109565      0.21%     97.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::8                1510743      2.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::total           52119652                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.branchRate                0.048249                       # Number of branch fetches per cycle (Ratio)
system.cpu16.fetch.rate                      0.203520                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu16.icache.demandHits::cpu16.inst       753670                       # number of demand (read+write) hits (Count)
system.cpu16.icache.demandHits::total          753670                       # number of demand (read+write) hits (Count)
system.cpu16.icache.overallHits::cpu16.inst       753670                       # number of overall hits (Count)
system.cpu16.icache.overallHits::total         753670                       # number of overall hits (Count)
system.cpu16.icache.demandMisses::cpu16.inst           72                       # number of demand (read+write) misses (Count)
system.cpu16.icache.demandMisses::total            72                       # number of demand (read+write) misses (Count)
system.cpu16.icache.overallMisses::cpu16.inst           72                       # number of overall misses (Count)
system.cpu16.icache.overallMisses::total           72                       # number of overall misses (Count)
system.cpu16.icache.demandMissLatency::cpu16.inst      7909250                       # number of demand (read+write) miss ticks (Tick)
system.cpu16.icache.demandMissLatency::total      7909250                       # number of demand (read+write) miss ticks (Tick)
system.cpu16.icache.overallMissLatency::cpu16.inst      7909250                       # number of overall miss ticks (Tick)
system.cpu16.icache.overallMissLatency::total      7909250                       # number of overall miss ticks (Tick)
system.cpu16.icache.demandAccesses::cpu16.inst       753742                       # number of demand (read+write) accesses (Count)
system.cpu16.icache.demandAccesses::total       753742                       # number of demand (read+write) accesses (Count)
system.cpu16.icache.overallAccesses::cpu16.inst       753742                       # number of overall (read+write) accesses (Count)
system.cpu16.icache.overallAccesses::total       753742                       # number of overall (read+write) accesses (Count)
system.cpu16.icache.demandMissRate::cpu16.inst     0.000096                       # miss rate for demand accesses (Ratio)
system.cpu16.icache.demandMissRate::total     0.000096                       # miss rate for demand accesses (Ratio)
system.cpu16.icache.overallMissRate::cpu16.inst     0.000096                       # miss rate for overall accesses (Ratio)
system.cpu16.icache.overallMissRate::total     0.000096                       # miss rate for overall accesses (Ratio)
system.cpu16.icache.demandAvgMissLatency::cpu16.inst 109850.694444                       # average overall miss latency in ticks ((Tick/Count))
system.cpu16.icache.demandAvgMissLatency::total 109850.694444                       # average overall miss latency in ticks ((Tick/Count))
system.cpu16.icache.overallAvgMissLatency::cpu16.inst 109850.694444                       # average overall miss latency ((Tick/Count))
system.cpu16.icache.overallAvgMissLatency::total 109850.694444                       # average overall miss latency ((Tick/Count))
system.cpu16.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu16.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu16.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu16.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu16.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.icache.demandMshrHits::cpu16.inst           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu16.icache.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu16.icache.overallMshrHits::cpu16.inst           12                       # number of overall MSHR hits (Count)
system.cpu16.icache.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
system.cpu16.icache.demandMshrMisses::cpu16.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu16.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu16.icache.overallMshrMisses::cpu16.inst           60                       # number of overall MSHR misses (Count)
system.cpu16.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu16.icache.demandMshrMissLatency::cpu16.inst      6899000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu16.icache.demandMshrMissLatency::total      6899000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu16.icache.overallMshrMissLatency::cpu16.inst      6899000                       # number of overall MSHR miss ticks (Tick)
system.cpu16.icache.overallMshrMissLatency::total      6899000                       # number of overall MSHR miss ticks (Tick)
system.cpu16.icache.demandMshrMissRate::cpu16.inst     0.000080                       # mshr miss ratio for demand accesses (Ratio)
system.cpu16.icache.demandMshrMissRate::total     0.000080                       # mshr miss ratio for demand accesses (Ratio)
system.cpu16.icache.overallMshrMissRate::cpu16.inst     0.000080                       # mshr miss ratio for overall accesses (Ratio)
system.cpu16.icache.overallMshrMissRate::total     0.000080                       # mshr miss ratio for overall accesses (Ratio)
system.cpu16.icache.demandAvgMshrMissLatency::cpu16.inst 114983.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.icache.demandAvgMshrMissLatency::total 114983.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.icache.overallAvgMshrMissLatency::cpu16.inst 114983.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.icache.overallAvgMshrMissLatency::total 114983.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.icache.replacements                    0                       # number of replacements (Count)
system.cpu16.icache.ReadReq.hits::cpu16.inst       753670                       # number of ReadReq hits (Count)
system.cpu16.icache.ReadReq.hits::total        753670                       # number of ReadReq hits (Count)
system.cpu16.icache.ReadReq.misses::cpu16.inst           72                       # number of ReadReq misses (Count)
system.cpu16.icache.ReadReq.misses::total           72                       # number of ReadReq misses (Count)
system.cpu16.icache.ReadReq.missLatency::cpu16.inst      7909250                       # number of ReadReq miss ticks (Tick)
system.cpu16.icache.ReadReq.missLatency::total      7909250                       # number of ReadReq miss ticks (Tick)
system.cpu16.icache.ReadReq.accesses::cpu16.inst       753742                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu16.icache.ReadReq.accesses::total       753742                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu16.icache.ReadReq.missRate::cpu16.inst     0.000096                       # miss rate for ReadReq accesses (Ratio)
system.cpu16.icache.ReadReq.missRate::total     0.000096                       # miss rate for ReadReq accesses (Ratio)
system.cpu16.icache.ReadReq.avgMissLatency::cpu16.inst 109850.694444                       # average ReadReq miss latency ((Tick/Count))
system.cpu16.icache.ReadReq.avgMissLatency::total 109850.694444                       # average ReadReq miss latency ((Tick/Count))
system.cpu16.icache.ReadReq.mshrHits::cpu16.inst           12                       # number of ReadReq MSHR hits (Count)
system.cpu16.icache.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
system.cpu16.icache.ReadReq.mshrMisses::cpu16.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu16.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu16.icache.ReadReq.mshrMissLatency::cpu16.inst      6899000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu16.icache.ReadReq.mshrMissLatency::total      6899000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu16.icache.ReadReq.mshrMissRate::cpu16.inst     0.000080                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu16.icache.ReadReq.mshrMissRate::total     0.000080                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu16.icache.ReadReq.avgMshrMissLatency::cpu16.inst 114983.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu16.icache.ReadReq.avgMshrMissLatency::total 114983.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu16.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.icache.tags.tagsInUse          55.999965                       # Average ticks per tags in use ((Tick/Count))
system.cpu16.icache.tags.totalRefs             753730                       # Total number of references to valid blocks. (Count)
system.cpu16.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu16.icache.tags.avgRefs         12562.166667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu16.icache.tags.warmupTick         342662000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu16.icache.tags.occupancies::cpu16.inst    55.999965                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu16.icache.tags.avgOccs::cpu16.inst     0.109375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu16.icache.tags.avgOccs::total      0.109375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu16.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu16.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu16.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu16.icache.tags.tagAccesses          1507544                       # Number of tag accesses (Count)
system.cpu16.icache.tags.dataAccesses         1507544                       # Number of data accesses (Count)
system.cpu16.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu16.iew.squashCycles                     163                       # Number of cycles IEW is squashing (Cycle)
system.cpu16.iew.blockCycles                   152154                       # Number of cycles IEW is blocking (Cycle)
system.cpu16.iew.unblockCycles                7106535                       # Number of cycles IEW is unblocking (Cycle)
system.cpu16.iew.dispatchedInsts             18342537                       # Number of instructions dispatched to IQ (Count)
system.cpu16.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu16.iew.dispLoadInsts                1908337                       # Number of dispatched load instructions (Count)
system.cpu16.iew.dispStoreInsts                625788                       # Number of dispatched store instructions (Count)
system.cpu16.iew.dispNonSpecInsts                  61                       # Number of dispatched non-speculative instructions (Count)
system.cpu16.iew.iqFullEvents                     764                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu16.iew.lsqFullEvents                7102182                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu16.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu16.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu16.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu16.iew.branchMispredicts                258                       # Number of branch mispredicts detected at execute (Count)
system.cpu16.iew.instsToCommit               18339196                       # Cumulative count of insts sent to commit (Count)
system.cpu16.iew.writebackCount              18339105                       # Cumulative count of insts written-back (Count)
system.cpu16.iew.producerInst                13464556                       # Number of instructions producing a value (Count)
system.cpu16.iew.consumerInst                18435190                       # Number of instructions consuming a value (Count)
system.cpu16.iew.wbRate                      0.351733                       # Insts written-back per cycle ((Count/Cycle))
system.cpu16.iew.wbFanout                    0.730373                       # Average fanout of values written-back ((Count/Count))
system.cpu16.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu16.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu16.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu16.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu16.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu16.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu16.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu16.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu16.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu16.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu16.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu16.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu16.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu16.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu16.lsq0.squashedLoads                  1576                       # Number of loads squashed (Count)
system.cpu16.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu16.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu16.lsq0.squashedStores                  430                       # Number of stores squashed (Count)
system.cpu16.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu16.lsq0.blockedByCache                12094                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu16.lsq0.loadToUse::samples          1906753                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::mean           72.523164                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::stdev         206.094872                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::0-9              1374485     72.09%     72.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::10-19               5888      0.31%     72.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::20-29              80265      4.21%     76.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::30-39              64113      3.36%     79.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::40-49              33023      1.73%     81.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::50-59              23398      1.23%     82.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::60-69              22168      1.16%     84.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::70-79              17372      0.91%     85.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::80-89              12378      0.65%     85.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::90-99              13250      0.69%     86.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::100-109            12639      0.66%     87.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::110-119             9340      0.49%     87.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::120-129             9149      0.48%     87.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::130-139             9124      0.48%     88.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::140-149             7242      0.38%     88.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::150-159             6662      0.35%     89.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::160-169             5090      0.27%     89.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::170-179             3452      0.18%     89.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::180-189             2915      0.15%     89.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::190-199             2762      0.14%     89.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::200-209             2267      0.12%     90.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::210-219             1880      0.10%     90.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::220-229             1852      0.10%     90.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::230-239             1635      0.09%     90.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::240-249             1388      0.07%     90.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::250-259             1319      0.07%     90.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::260-269             1594      0.08%     90.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::270-279             2373      0.12%     90.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::280-289             2859      0.15%     90.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::290-299             3341      0.18%     91.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::overflows         171530      9.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::max_value           6168                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::total            1906753                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.mmu.dtb.rdAccesses               1908136                       # TLB accesses on read requests (Count)
system.cpu16.mmu.dtb.wrAccesses                625504                       # TLB accesses on write requests (Count)
system.cpu16.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu16.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu16.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu16.mmu.itb.wrAccesses                753754                       # TLB accesses on write requests (Count)
system.cpu16.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu16.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu16.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu16.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu16.power_state.ticksClkGated::mean  10916394250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu16.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu16.power_state.ticksClkGated::min_value  10916394250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu16.power_state.ticksClkGated::max_value  10916394250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu16.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu16.power_state.pwrStateResidencyTicks::ON  13377429250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.power_state.pwrStateResidencyTicks::CLK_GATED  10916394250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.rename.squashCycles                  163                       # Number of cycles rename is squashing (Cycle)
system.cpu16.rename.idleCycles                 712512                       # Number of cycles rename is idle (Cycle)
system.cpu16.rename.blockCycles               9091105                       # Number of cycles rename is blocking (Cycle)
system.cpu16.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu16.rename.runCycles                 2926570                       # Number of cycles rename is running (Cycle)
system.cpu16.rename.unblockCycles            39389023                       # Number of cycles rename is unblocking (Cycle)
system.cpu16.rename.renamedInsts             18343203                       # Number of instructions processed by rename (Count)
system.cpu16.rename.ROBFullEvents               66916                       # Number of times rename has blocked due to ROB full (Count)
system.cpu16.rename.IQFullEvents              1000817                       # Number of times rename has blocked due to IQ full (Count)
system.cpu16.rename.LQFullEvents                28419                       # Number of times rename has blocked due to LQ full (Count)
system.cpu16.rename.SQFullEvents             39172829                       # Number of times rename has blocked due to SQ full (Count)
system.cpu16.rename.renamedOperands          33590902                       # Number of destination operands rename has renamed (Count)
system.cpu16.rename.lookups                  61780822                       # Number of register rename lookups that rename has made (Count)
system.cpu16.rename.intLookups               17251267                       # Number of integer rename lookups (Count)
system.cpu16.rename.fpLookups                 3187907                       # Number of floating rename lookups (Count)
system.cpu16.rename.committedMaps            33563650                       # Number of HB maps that are committed (Count)
system.cpu16.rename.undoneMaps                  27123                       # Number of HB maps that are undone due to squashing (Count)
system.cpu16.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu16.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu16.rename.skidInsts                 1953833                       # count of insts added to the skid buffer (Count)
system.cpu16.rob.reads                       70189298                       # The number of ROB reads (Count)
system.cpu16.rob.writes                      36683565                       # The number of ROB writes (Count)
system.cpu16.thread_0.numInsts               10600562                       # Number of Instructions committed (Count)
system.cpu16.thread_0.numOps                 18327341                       # Number of Ops committed (Count)
system.cpu16.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu17.numCycles                       52133370                       # Number of cpu cycles simulated (Cycle)
system.cpu17.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu17.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu17.instsAdded                      18309004                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu17.nonSpecInstsAdded                    186                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu17.instsIssued                     18324177                       # Number of instructions issued (Count)
system.cpu17.squashedInstsIssued                   78                       # Number of squashed instructions issued (Count)
system.cpu17.squashedInstsExamined              15188                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu17.squashedOperandsExamined           15660                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu17.squashedNonSpecRemoved                57                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu17.numIssuedDist::samples          52116366                       # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::mean             0.351601                       # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::stdev            1.298680                       # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::0                47434923     91.02%     91.02% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::1                  940059      1.80%     92.82% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::2                  766273      1.47%     94.29% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::3                  483282      0.93%     95.22% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::4                  221218      0.42%     95.64% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::5                 1040509      2.00%     97.64% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::6                  302431      0.58%     98.22% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::7                  921645      1.77%     99.99% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::8                    6026      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::total            52116366                       # Number of insts issued each cycle (Count)
system.cpu17.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::IntAlu                  2146      8.53%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::IntMult                    0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::IntDiv                     0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatAdd                   0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatCmp                   0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatCvt                   0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatMult                  0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatMultAcc               0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatDiv                   0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatMisc                  0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatSqrt                  0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdAdd                    0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdAddAcc                 0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdAlu                    0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdCmp                    0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdCvt                    0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdMisc                   0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdMult                   0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdMultAcc                0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdShift                  0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdShiftAcc               0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdDiv                    0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdSqrt                   0      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatAdd           11561     45.98%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatAlu               0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatCmp               0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatCvt               0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatDiv               0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatMisc              0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatMult              0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatMultAcc            0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatSqrt              0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdReduceAdd              0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdReduceAlu              0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdReduceCmp              0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatReduceAdd            0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatReduceCmp            0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdAes                    0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdAesMix                 0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdSha1Hash               0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdSha1Hash2              0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdSha256Hash             0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdSha256Hash2            0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdShaSigma2              0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdShaSigma3              0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdPredAlu                0      0.00%     54.51% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::MemRead                  160      0.64%     55.15% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::MemWrite                  31      0.12%     55.27% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatMemRead            2630     10.46%     65.73% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatMemWrite           8618     34.27%    100.00% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu17.statIssuedInstType_0::No_OpClass          152      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::IntAlu     14962904     81.66%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::IntMult           18      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::IntDiv          204      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatAdd       281285      1.54%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatCmp            0      0.00%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatCvt            0      0.00%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatMult            0      0.00%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatDiv            0      0.00%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatMisc            0      0.00%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatSqrt            0      0.00%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdAdd            0      0.00%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdAlu            0      0.00%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdCmp            0      0.00%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdCvt            0      0.00%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdMisc            0      0.00%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdMult            0      0.00%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdShift            0      0.00%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdDiv            0      0.00%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdSqrt            0      0.00%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatAdd       281250      1.53%     84.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatMult       250000      1.36%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdAes            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdAesMix            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::MemRead      1124318      6.14%     92.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::MemWrite        31769      0.17%     92.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatMemRead       798513      4.36%     96.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatMemWrite       593764      3.24%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::total     18324177                       # Number of instructions issued per FU type, per thread (Count)
system.cpu17.issueRate                       0.351487                       # Inst issue rate ((Count/Cycle))
system.cpu17.fuBusy                             25146                       # FU busy when requested (Count)
system.cpu17.fuBusyRate                      0.001372                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu17.intInstQueueReads               83357485                       # Number of integer instruction queue reads (Count)
system.cpu17.intInstQueueWrites              15636555                       # Number of integer instruction queue writes (Count)
system.cpu17.intInstQueueWakeupAccesses      15618123                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu17.fpInstQueueReads                 5432459                       # Number of floating instruction queue reads (Count)
system.cpu17.fpInstQueueWrites                2687826                       # Number of floating instruction queue writes (Count)
system.cpu17.fpInstQueueWakeupAccesses        2687581                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu17.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu17.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu17.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu17.intAluAccesses                  15621538                       # Number of integer alu accesses (Count)
system.cpu17.fpAluAccesses                    2727633                       # Number of floating point alu accesses (Count)
system.cpu17.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu17.numInsts                        18323921                       # Number of executed instructions (Count)
system.cpu17.numLoadInsts                     1922795                       # Number of load instructions executed (Count)
system.cpu17.numSquashedInsts                     256                       # Number of squashed instructions skipped in execute (Count)
system.cpu17.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu17.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu17.numRefs                          2548305                       # Number of memory reference insts executed (Count)
system.cpu17.numBranches                      2508488                       # Number of branches executed (Count)
system.cpu17.numStoreInsts                     625510                       # Number of stores executed (Count)
system.cpu17.numRate                         0.351482                       # Inst execution rate ((Count/Cycle))
system.cpu17.timesIdled                            76                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu17.idleCycles                         17004                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu17.quiesceCycles                    1377035                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu17.committedInsts                  10581079                       # Number of Instructions Simulated (Count)
system.cpu17.committedOps                    18293935                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu17.cpi                             4.927037                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu17.totalCpi                        4.927037                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu17.ipc                             0.202962                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu17.totalIpc                        0.202962                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu17.intRegfileReads                 17249878                       # Number of integer regfile reads (Count)
system.cpu17.intRegfileWrites                 9447344                       # Number of integer regfile writes (Count)
system.cpu17.fpRegfileReads                   3187536                       # Number of floating regfile reads (Count)
system.cpu17.fpRegfileWrites                  2093817                       # Number of floating regfile writes (Count)
system.cpu17.ccRegfileReads                  12541291                       # number of cc regfile reads (Count)
system.cpu17.ccRegfileWrites                  7787127                       # number of cc regfile writes (Count)
system.cpu17.miscRegfileReads                 7816274                       # number of misc regfile reads (Count)
system.cpu17.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu17.MemDepUnit__0.insertedLoads      1905553                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__0.insertedStores       625783                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__0.conflictingLoads        31841                       # Number of conflicting loads. (Count)
system.cpu17.MemDepUnit__0.conflictingStores        31506                       # Number of conflicting stores. (Count)
system.cpu17.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu17.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu17.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu17.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu17.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu17.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu17.branchPred.lookups               2510147                       # Number of BP lookups (Count)
system.cpu17.branchPred.condPredicted         2509171                       # Number of conditional branches predicted (Count)
system.cpu17.branchPred.condIncorrect             184                       # Number of conditional branches incorrect (Count)
system.cpu17.branchPred.BTBLookups            1386143                       # Number of BTB lookups (Count)
system.cpu17.branchPred.BTBHits               1386074                       # Number of BTB hits (Count)
system.cpu17.branchPred.BTBHitRatio          0.999950                       # BTB Hit Ratio (Ratio)
system.cpu17.branchPred.RASUsed                   205                       # Number of times the RAS was used to get a target. (Count)
system.cpu17.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu17.branchPred.indirectLookups           318                       # Number of indirect predictor lookups. (Count)
system.cpu17.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu17.branchPred.indirectMisses            282                       # Number of indirect misses. (Count)
system.cpu17.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu17.commit.commitSquashedInsts         13534                       # The number of squashed insts skipped by commit (Count)
system.cpu17.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu17.commit.branchMispredicts             146                       # The number of times a branch was mispredicted (Count)
system.cpu17.commit.numCommittedDist::samples     52114545                       # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::mean     0.351033                       # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::stdev     1.345908                       # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::0      47775226     91.67%     91.67% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::1       1001723      1.92%     93.60% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::2        156518      0.30%     93.90% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::3        601877      1.15%     95.05% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::4        411882      0.79%     95.84% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::5        923316      1.77%     97.61% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::6         65260      0.13%     97.74% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::7        912067      1.75%     99.49% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::8        266676      0.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::total     52114545                       # Number of insts commited each cycle (Count)
system.cpu17.commit.instsCommitted           10581079                       # Number of instructions committed (Count)
system.cpu17.commit.opsCommitted             18293935                       # Number of ops (including micro ops) committed (Count)
system.cpu17.commit.memRefs                   2529333                       # Number of memory references committed (Count)
system.cpu17.commit.loads                     1903971                       # Number of loads committed (Count)
system.cpu17.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu17.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu17.commit.branches                  2506994                       # Number of branches committed (Count)
system.cpu17.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu17.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu17.commit.integer                  15859365                       # Number of committed integer instructions. (Count)
system.cpu17.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu17.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::IntAlu     14951836     81.73%     81.73% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::IntMult           18      0.00%     81.73% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::IntDiv          198      0.00%     81.73% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatAdd       281260      1.54%     83.27% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatCmp            0      0.00%     83.27% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatCvt            0      0.00%     83.27% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatMult            0      0.00%     83.27% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.27% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatDiv            0      0.00%     83.27% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatMisc            0      0.00%     83.27% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatSqrt            0      0.00%     83.27% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdAdd            0      0.00%     83.27% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.27% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdAlu            0      0.00%     83.27% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdCmp            0      0.00%     83.27% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdCvt            0      0.00%     83.27% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdMisc            0      0.00%     83.27% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdMult            0      0.00%     83.27% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.27% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdShift            0      0.00%     83.27% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.27% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdDiv            0      0.00%     83.27% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdSqrt            0      0.00%     83.27% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatAdd       281250      1.54%     84.81% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.81% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.81% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.81% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.81% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.81% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatMult       250000      1.37%     86.17% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdAes            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdAesMix            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::MemRead      1122703      6.14%     92.31% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::MemWrite        31604      0.17%     92.48% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatMemRead       781268      4.27%     96.75% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatMemWrite       593758      3.25%    100.00% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::total     18293935                       # Class of committed instruction (Count)
system.cpu17.commit.commitEligibleSamples       266676                       # number cycles where commit BW limit reached (Cycle)
system.cpu17.dcache.demandHits::cpu17.data      1950240                       # number of demand (read+write) hits (Count)
system.cpu17.dcache.demandHits::total         1950240                       # number of demand (read+write) hits (Count)
system.cpu17.dcache.overallHits::cpu17.data      1950240                       # number of overall hits (Count)
system.cpu17.dcache.overallHits::total        1950240                       # number of overall hits (Count)
system.cpu17.dcache.demandMisses::cpu17.data       580293                       # number of demand (read+write) misses (Count)
system.cpu17.dcache.demandMisses::total        580293                       # number of demand (read+write) misses (Count)
system.cpu17.dcache.overallMisses::cpu17.data       580293                       # number of overall misses (Count)
system.cpu17.dcache.overallMisses::total       580293                       # number of overall misses (Count)
system.cpu17.dcache.demandMissLatency::cpu17.data  43600456745                       # number of demand (read+write) miss ticks (Tick)
system.cpu17.dcache.demandMissLatency::total  43600456745                       # number of demand (read+write) miss ticks (Tick)
system.cpu17.dcache.overallMissLatency::cpu17.data  43600456745                       # number of overall miss ticks (Tick)
system.cpu17.dcache.overallMissLatency::total  43600456745                       # number of overall miss ticks (Tick)
system.cpu17.dcache.demandAccesses::cpu17.data      2530533                       # number of demand (read+write) accesses (Count)
system.cpu17.dcache.demandAccesses::total      2530533                       # number of demand (read+write) accesses (Count)
system.cpu17.dcache.overallAccesses::cpu17.data      2530533                       # number of overall (read+write) accesses (Count)
system.cpu17.dcache.overallAccesses::total      2530533                       # number of overall (read+write) accesses (Count)
system.cpu17.dcache.demandMissRate::cpu17.data     0.229317                       # miss rate for demand accesses (Ratio)
system.cpu17.dcache.demandMissRate::total     0.229317                       # miss rate for demand accesses (Ratio)
system.cpu17.dcache.overallMissRate::cpu17.data     0.229317                       # miss rate for overall accesses (Ratio)
system.cpu17.dcache.overallMissRate::total     0.229317                       # miss rate for overall accesses (Ratio)
system.cpu17.dcache.demandAvgMissLatency::cpu17.data 75135.245031                       # average overall miss latency in ticks ((Tick/Count))
system.cpu17.dcache.demandAvgMissLatency::total 75135.245031                       # average overall miss latency in ticks ((Tick/Count))
system.cpu17.dcache.overallAvgMissLatency::cpu17.data 75135.245031                       # average overall miss latency ((Tick/Count))
system.cpu17.dcache.overallAvgMissLatency::total 75135.245031                       # average overall miss latency ((Tick/Count))
system.cpu17.dcache.blockedCycles::no_mshrs      4154459                       # number of cycles access was blocked (Cycle)
system.cpu17.dcache.blockedCycles::no_targets         5882                       # number of cycles access was blocked (Cycle)
system.cpu17.dcache.blockedCauses::no_mshrs        33832                       # number of times access was blocked (Count)
system.cpu17.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu17.dcache.avgBlocked::no_mshrs   122.796731                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.dcache.avgBlocked::no_targets   217.851852                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.dcache.writebacks::writebacks        78045                       # number of writebacks (Count)
system.cpu17.dcache.writebacks::total           78045                       # number of writebacks (Count)
system.cpu17.dcache.demandMshrHits::cpu17.data       408064                       # number of demand (read+write) MSHR hits (Count)
system.cpu17.dcache.demandMshrHits::total       408064                       # number of demand (read+write) MSHR hits (Count)
system.cpu17.dcache.overallMshrHits::cpu17.data       408064                       # number of overall MSHR hits (Count)
system.cpu17.dcache.overallMshrHits::total       408064                       # number of overall MSHR hits (Count)
system.cpu17.dcache.demandMshrMisses::cpu17.data       172229                       # number of demand (read+write) MSHR misses (Count)
system.cpu17.dcache.demandMshrMisses::total       172229                       # number of demand (read+write) MSHR misses (Count)
system.cpu17.dcache.overallMshrMisses::cpu17.data       172229                       # number of overall MSHR misses (Count)
system.cpu17.dcache.overallMshrMisses::total       172229                       # number of overall MSHR misses (Count)
system.cpu17.dcache.demandMshrMissLatency::cpu17.data  27871993745                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu17.dcache.demandMshrMissLatency::total  27871993745                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu17.dcache.overallMshrMissLatency::cpu17.data  27871993745                       # number of overall MSHR miss ticks (Tick)
system.cpu17.dcache.overallMshrMissLatency::total  27871993745                       # number of overall MSHR miss ticks (Tick)
system.cpu17.dcache.demandMshrMissRate::cpu17.data     0.068060                       # mshr miss ratio for demand accesses (Ratio)
system.cpu17.dcache.demandMshrMissRate::total     0.068060                       # mshr miss ratio for demand accesses (Ratio)
system.cpu17.dcache.overallMshrMissRate::cpu17.data     0.068060                       # mshr miss ratio for overall accesses (Ratio)
system.cpu17.dcache.overallMshrMissRate::total     0.068060                       # mshr miss ratio for overall accesses (Ratio)
system.cpu17.dcache.demandAvgMshrMissLatency::cpu17.data 161831.014202                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.dcache.demandAvgMshrMissLatency::total 161831.014202                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.dcache.overallAvgMshrMissLatency::cpu17.data 161831.014202                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.dcache.overallAvgMshrMissLatency::total 161831.014202                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.dcache.replacements               171104                       # number of replacements (Count)
system.cpu17.dcache.LockedRMWReadReq.hits::cpu17.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu17.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu17.dcache.LockedRMWReadReq.misses::cpu17.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu17.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu17.dcache.LockedRMWReadReq.missLatency::cpu17.data      2611000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu17.dcache.LockedRMWReadReq.missLatency::total      2611000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu17.dcache.LockedRMWReadReq.accesses::cpu17.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu17.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu17.dcache.LockedRMWReadReq.missRate::cpu17.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu17.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu17.dcache.LockedRMWReadReq.avgMissLatency::cpu17.data 62166.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu17.dcache.LockedRMWReadReq.avgMissLatency::total 62166.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu17.dcache.LockedRMWReadReq.mshrMisses::cpu17.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu17.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu17.dcache.LockedRMWReadReq.mshrMissLatency::cpu17.data      5275750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu17.dcache.LockedRMWReadReq.mshrMissLatency::total      5275750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu17.dcache.LockedRMWReadReq.mshrMissRate::cpu17.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu17.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu17.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu17.data 125613.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu17.dcache.LockedRMWReadReq.avgMshrMissLatency::total 125613.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu17.dcache.LockedRMWWriteReq.hits::cpu17.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu17.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu17.dcache.LockedRMWWriteReq.accesses::cpu17.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu17.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu17.dcache.ReadReq.hits::cpu17.data      1399170                       # number of ReadReq hits (Count)
system.cpu17.dcache.ReadReq.hits::total       1399170                       # number of ReadReq hits (Count)
system.cpu17.dcache.ReadReq.misses::cpu17.data       506044                       # number of ReadReq misses (Count)
system.cpu17.dcache.ReadReq.misses::total       506044                       # number of ReadReq misses (Count)
system.cpu17.dcache.ReadReq.missLatency::cpu17.data  32055527250                       # number of ReadReq miss ticks (Tick)
system.cpu17.dcache.ReadReq.missLatency::total  32055527250                       # number of ReadReq miss ticks (Tick)
system.cpu17.dcache.ReadReq.accesses::cpu17.data      1905214                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu17.dcache.ReadReq.accesses::total      1905214                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu17.dcache.ReadReq.missRate::cpu17.data     0.265610                       # miss rate for ReadReq accesses (Ratio)
system.cpu17.dcache.ReadReq.missRate::total     0.265610                       # miss rate for ReadReq accesses (Ratio)
system.cpu17.dcache.ReadReq.avgMissLatency::cpu17.data 63345.336077                       # average ReadReq miss latency ((Tick/Count))
system.cpu17.dcache.ReadReq.avgMissLatency::total 63345.336077                       # average ReadReq miss latency ((Tick/Count))
system.cpu17.dcache.ReadReq.mshrHits::cpu17.data       408064                       # number of ReadReq MSHR hits (Count)
system.cpu17.dcache.ReadReq.mshrHits::total       408064                       # number of ReadReq MSHR hits (Count)
system.cpu17.dcache.ReadReq.mshrMisses::cpu17.data        97980                       # number of ReadReq MSHR misses (Count)
system.cpu17.dcache.ReadReq.mshrMisses::total        97980                       # number of ReadReq MSHR misses (Count)
system.cpu17.dcache.ReadReq.mshrMissLatency::cpu17.data  16364188750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu17.dcache.ReadReq.mshrMissLatency::total  16364188750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu17.dcache.ReadReq.mshrMissRate::cpu17.data     0.051427                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu17.dcache.ReadReq.mshrMissRate::total     0.051427                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu17.dcache.ReadReq.avgMshrMissLatency::cpu17.data 167015.602674                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu17.dcache.ReadReq.avgMshrMissLatency::total 167015.602674                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu17.dcache.WriteReq.hits::cpu17.data       551070                       # number of WriteReq hits (Count)
system.cpu17.dcache.WriteReq.hits::total       551070                       # number of WriteReq hits (Count)
system.cpu17.dcache.WriteReq.misses::cpu17.data        74249                       # number of WriteReq misses (Count)
system.cpu17.dcache.WriteReq.misses::total        74249                       # number of WriteReq misses (Count)
system.cpu17.dcache.WriteReq.missLatency::cpu17.data  11544929495                       # number of WriteReq miss ticks (Tick)
system.cpu17.dcache.WriteReq.missLatency::total  11544929495                       # number of WriteReq miss ticks (Tick)
system.cpu17.dcache.WriteReq.accesses::cpu17.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu17.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu17.dcache.WriteReq.missRate::cpu17.data     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu17.dcache.WriteReq.missRate::total     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu17.dcache.WriteReq.avgMissLatency::cpu17.data 155489.360059                       # average WriteReq miss latency ((Tick/Count))
system.cpu17.dcache.WriteReq.avgMissLatency::total 155489.360059                       # average WriteReq miss latency ((Tick/Count))
system.cpu17.dcache.WriteReq.mshrMisses::cpu17.data        74249                       # number of WriteReq MSHR misses (Count)
system.cpu17.dcache.WriteReq.mshrMisses::total        74249                       # number of WriteReq MSHR misses (Count)
system.cpu17.dcache.WriteReq.mshrMissLatency::cpu17.data  11507804995                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu17.dcache.WriteReq.mshrMissLatency::total  11507804995                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu17.dcache.WriteReq.mshrMissRate::cpu17.data     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu17.dcache.WriteReq.mshrMissRate::total     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu17.dcache.WriteReq.avgMshrMissLatency::cpu17.data 154989.360059                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu17.dcache.WriteReq.avgMshrMissLatency::total 154989.360059                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu17.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.dcache.tags.tagsInUse        1004.478135                       # Average ticks per tags in use ((Tick/Count))
system.cpu17.dcache.tags.totalRefs            2122556                       # Total number of references to valid blocks. (Count)
system.cpu17.dcache.tags.sampledRefs           172267                       # Sample count of references to valid blocks. (Count)
system.cpu17.dcache.tags.avgRefs            12.321315                       # Average number of references to valid blocks. ((Count/Count))
system.cpu17.dcache.tags.warmupTick         344345000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu17.dcache.tags.occupancies::cpu17.data  1004.478135                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu17.dcache.tags.avgOccs::cpu17.data     0.980936                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu17.dcache.tags.avgOccs::total      0.980936                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu17.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu17.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu17.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu17.dcache.tags.tagAccesses          5233505                       # Number of tag accesses (Count)
system.cpu17.dcache.tags.dataAccesses         5233505                       # Number of data accesses (Count)
system.cpu17.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.decode.idleCycles                 600914                       # Number of cycles decode is idle (Cycle)
system.cpu17.decode.blockedCycles            48448799                       # Number of cycles decode is blocked (Cycle)
system.cpu17.decode.runCycles                 2678208                       # Number of cycles decode is running (Cycle)
system.cpu17.decode.unblockCycles              388274                       # Number of cycles decode is unblocking (Cycle)
system.cpu17.decode.squashCycles                  171                       # Number of cycles decode is squashing (Cycle)
system.cpu17.decode.branchResolved            1385835                       # Number of times decode resolved a branch (Count)
system.cpu17.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu17.decode.decodedInsts             18310648                       # Number of instructions handled by decode (Count)
system.cpu17.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu17.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu17.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu17.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu17.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu17.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu17.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu17.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu17.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu17.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu17.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu17.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu17.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu17.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.fetch.icacheStallCycles           762424                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu17.fetch.insts                     10592168                       # Number of instructions fetch has processed (Count)
system.cpu17.fetch.branches                   2510147                       # Number of branches that fetch encountered (Count)
system.cpu17.fetch.predictedBranches          1386315                       # Number of branches that fetch has predicted taken (Count)
system.cpu17.fetch.cycles                    51353653                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu17.fetch.squashCycles                   418                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu17.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu17.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu17.fetch.cacheLines                  759105                       # Number of cache lines fetched (Count)
system.cpu17.fetch.icacheSquashes                  52                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu17.fetch.nisnDist::samples         52116366                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::mean            0.351421                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::stdev           1.489289                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::0               48751894     93.54%     93.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::1                 397711      0.76%     94.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::2                  71490      0.14%     94.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::3                 260310      0.50%     94.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::4                 947655      1.82%     96.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::5                  32624      0.06%     96.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::6                  47695      0.09%     96.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::7                 102622      0.20%     97.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::8                1504365      2.89%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::total           52116366                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.branchRate                0.048149                       # Number of branch fetches per cycle (Ratio)
system.cpu17.fetch.rate                      0.203174                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu17.icache.demandHits::cpu17.inst       759028                       # number of demand (read+write) hits (Count)
system.cpu17.icache.demandHits::total          759028                       # number of demand (read+write) hits (Count)
system.cpu17.icache.overallHits::cpu17.inst       759028                       # number of overall hits (Count)
system.cpu17.icache.overallHits::total         759028                       # number of overall hits (Count)
system.cpu17.icache.demandMisses::cpu17.inst           77                       # number of demand (read+write) misses (Count)
system.cpu17.icache.demandMisses::total            77                       # number of demand (read+write) misses (Count)
system.cpu17.icache.overallMisses::cpu17.inst           77                       # number of overall misses (Count)
system.cpu17.icache.overallMisses::total           77                       # number of overall misses (Count)
system.cpu17.icache.demandMissLatency::cpu17.inst      7439000                       # number of demand (read+write) miss ticks (Tick)
system.cpu17.icache.demandMissLatency::total      7439000                       # number of demand (read+write) miss ticks (Tick)
system.cpu17.icache.overallMissLatency::cpu17.inst      7439000                       # number of overall miss ticks (Tick)
system.cpu17.icache.overallMissLatency::total      7439000                       # number of overall miss ticks (Tick)
system.cpu17.icache.demandAccesses::cpu17.inst       759105                       # number of demand (read+write) accesses (Count)
system.cpu17.icache.demandAccesses::total       759105                       # number of demand (read+write) accesses (Count)
system.cpu17.icache.overallAccesses::cpu17.inst       759105                       # number of overall (read+write) accesses (Count)
system.cpu17.icache.overallAccesses::total       759105                       # number of overall (read+write) accesses (Count)
system.cpu17.icache.demandMissRate::cpu17.inst     0.000101                       # miss rate for demand accesses (Ratio)
system.cpu17.icache.demandMissRate::total     0.000101                       # miss rate for demand accesses (Ratio)
system.cpu17.icache.overallMissRate::cpu17.inst     0.000101                       # miss rate for overall accesses (Ratio)
system.cpu17.icache.overallMissRate::total     0.000101                       # miss rate for overall accesses (Ratio)
system.cpu17.icache.demandAvgMissLatency::cpu17.inst 96610.389610                       # average overall miss latency in ticks ((Tick/Count))
system.cpu17.icache.demandAvgMissLatency::total 96610.389610                       # average overall miss latency in ticks ((Tick/Count))
system.cpu17.icache.overallAvgMissLatency::cpu17.inst 96610.389610                       # average overall miss latency ((Tick/Count))
system.cpu17.icache.overallAvgMissLatency::total 96610.389610                       # average overall miss latency ((Tick/Count))
system.cpu17.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu17.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu17.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu17.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu17.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.icache.demandMshrHits::cpu17.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu17.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu17.icache.overallMshrHits::cpu17.inst           14                       # number of overall MSHR hits (Count)
system.cpu17.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu17.icache.demandMshrMisses::cpu17.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu17.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu17.icache.overallMshrMisses::cpu17.inst           63                       # number of overall MSHR misses (Count)
system.cpu17.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu17.icache.demandMshrMissLatency::cpu17.inst      6349750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu17.icache.demandMshrMissLatency::total      6349750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu17.icache.overallMshrMissLatency::cpu17.inst      6349750                       # number of overall MSHR miss ticks (Tick)
system.cpu17.icache.overallMshrMissLatency::total      6349750                       # number of overall MSHR miss ticks (Tick)
system.cpu17.icache.demandMshrMissRate::cpu17.inst     0.000083                       # mshr miss ratio for demand accesses (Ratio)
system.cpu17.icache.demandMshrMissRate::total     0.000083                       # mshr miss ratio for demand accesses (Ratio)
system.cpu17.icache.overallMshrMissRate::cpu17.inst     0.000083                       # mshr miss ratio for overall accesses (Ratio)
system.cpu17.icache.overallMshrMissRate::total     0.000083                       # mshr miss ratio for overall accesses (Ratio)
system.cpu17.icache.demandAvgMshrMissLatency::cpu17.inst 100789.682540                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.icache.demandAvgMshrMissLatency::total 100789.682540                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.icache.overallAvgMshrMissLatency::cpu17.inst 100789.682540                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.icache.overallAvgMshrMissLatency::total 100789.682540                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.icache.replacements                    0                       # number of replacements (Count)
system.cpu17.icache.ReadReq.hits::cpu17.inst       759028                       # number of ReadReq hits (Count)
system.cpu17.icache.ReadReq.hits::total        759028                       # number of ReadReq hits (Count)
system.cpu17.icache.ReadReq.misses::cpu17.inst           77                       # number of ReadReq misses (Count)
system.cpu17.icache.ReadReq.misses::total           77                       # number of ReadReq misses (Count)
system.cpu17.icache.ReadReq.missLatency::cpu17.inst      7439000                       # number of ReadReq miss ticks (Tick)
system.cpu17.icache.ReadReq.missLatency::total      7439000                       # number of ReadReq miss ticks (Tick)
system.cpu17.icache.ReadReq.accesses::cpu17.inst       759105                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu17.icache.ReadReq.accesses::total       759105                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu17.icache.ReadReq.missRate::cpu17.inst     0.000101                       # miss rate for ReadReq accesses (Ratio)
system.cpu17.icache.ReadReq.missRate::total     0.000101                       # miss rate for ReadReq accesses (Ratio)
system.cpu17.icache.ReadReq.avgMissLatency::cpu17.inst 96610.389610                       # average ReadReq miss latency ((Tick/Count))
system.cpu17.icache.ReadReq.avgMissLatency::total 96610.389610                       # average ReadReq miss latency ((Tick/Count))
system.cpu17.icache.ReadReq.mshrHits::cpu17.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu17.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu17.icache.ReadReq.mshrMisses::cpu17.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu17.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu17.icache.ReadReq.mshrMissLatency::cpu17.inst      6349750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu17.icache.ReadReq.mshrMissLatency::total      6349750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu17.icache.ReadReq.mshrMissRate::cpu17.inst     0.000083                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu17.icache.ReadReq.mshrMissRate::total     0.000083                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu17.icache.ReadReq.avgMshrMissLatency::cpu17.inst 100789.682540                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu17.icache.ReadReq.avgMshrMissLatency::total 100789.682540                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu17.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.icache.tags.tagsInUse          58.287637                       # Average ticks per tags in use ((Tick/Count))
system.cpu17.icache.tags.totalRefs             759091                       # Total number of references to valid blocks. (Count)
system.cpu17.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu17.icache.tags.avgRefs         12049.063492                       # Average number of references to valid blocks. ((Count/Count))
system.cpu17.icache.tags.warmupTick         344326000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu17.icache.tags.occupancies::cpu17.inst    58.287637                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu17.icache.tags.avgOccs::cpu17.inst     0.113843                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu17.icache.tags.avgOccs::total      0.113843                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu17.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu17.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu17.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu17.icache.tags.tagAccesses          1518273                       # Number of tag accesses (Count)
system.cpu17.icache.tags.dataAccesses         1518273                       # Number of data accesses (Count)
system.cpu17.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu17.iew.squashCycles                     171                       # Number of cycles IEW is squashing (Cycle)
system.cpu17.iew.blockCycles                   161083                       # Number of cycles IEW is blocking (Cycle)
system.cpu17.iew.unblockCycles                7715898                       # Number of cycles IEW is unblocking (Cycle)
system.cpu17.iew.dispatchedInsts             18309190                       # Number of instructions dispatched to IQ (Count)
system.cpu17.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu17.iew.dispLoadInsts                1905553                       # Number of dispatched load instructions (Count)
system.cpu17.iew.dispStoreInsts                625783                       # Number of dispatched store instructions (Count)
system.cpu17.iew.dispNonSpecInsts                  63                       # Number of dispatched non-speculative instructions (Count)
system.cpu17.iew.iqFullEvents                     695                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu17.iew.lsqFullEvents                7711086                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu17.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu17.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu17.iew.predictedNotTakenIncorrect          120                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu17.iew.branchMispredicts                262                       # Number of branch mispredicts detected at execute (Count)
system.cpu17.iew.instsToCommit               18305800                       # Cumulative count of insts sent to commit (Count)
system.cpu17.iew.writebackCount              18305704                       # Cumulative count of insts written-back (Count)
system.cpu17.iew.producerInst                13442744                       # Number of instructions producing a value (Count)
system.cpu17.iew.consumerInst                18398093                       # Number of instructions consuming a value (Count)
system.cpu17.iew.wbRate                      0.351132                       # Insts written-back per cycle ((Count/Cycle))
system.cpu17.iew.wbFanout                    0.730660                       # Average fanout of values written-back ((Count/Count))
system.cpu17.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu17.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu17.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu17.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu17.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu17.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu17.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu17.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu17.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu17.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu17.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu17.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu17.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu17.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu17.lsq0.squashedLoads                  1574                       # Number of loads squashed (Count)
system.cpu17.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu17.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu17.lsq0.squashedStores                  421                       # Number of stores squashed (Count)
system.cpu17.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu17.lsq0.blockedByCache                11970                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu17.lsq0.loadToUse::samples          1903971                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::mean           71.407484                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::stdev         204.733209                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::0-9              1382448     72.61%     72.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::10-19               5651      0.30%     72.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::20-29              77989      4.10%     77.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::30-39              63648      3.34%     80.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::40-49              33053      1.74%     82.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::50-59              22461      1.18%     83.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::60-69              21598      1.13%     84.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::70-79              16878      0.89%     85.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::80-89              12475      0.66%     85.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::90-99              13132      0.69%     86.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::100-109            11881      0.62%     87.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::110-119             8736      0.46%     87.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::120-129             8585      0.45%     88.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::130-139             8757      0.46%     88.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::140-149             7343      0.39%     89.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::150-159             6496      0.34%     89.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::160-169             4737      0.25%     89.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::170-179             3175      0.17%     89.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::180-189             2458      0.13%     89.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::190-199             2565      0.13%     90.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::200-209             2089      0.11%     90.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::210-219             1628      0.09%     90.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::220-229             1607      0.08%     90.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::230-239             1501      0.08%     90.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::240-249             1195      0.06%     90.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::250-259             1094      0.06%     90.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::260-269             1412      0.07%     90.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::270-279             2274      0.12%     90.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::280-289             3201      0.17%     90.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::290-299             3418      0.18%     91.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::overflows         170486      8.95%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::max_value           5625                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::total            1903971                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.mmu.dtb.rdAccesses               1905316                       # TLB accesses on read requests (Count)
system.cpu17.mmu.dtb.wrAccesses                625510                       # TLB accesses on write requests (Count)
system.cpu17.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu17.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu17.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu17.mmu.itb.wrAccesses                759117                       # TLB accesses on write requests (Count)
system.cpu17.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu17.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu17.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu17.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu17.power_state.ticksClkGated::mean  10916222250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu17.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu17.power_state.ticksClkGated::min_value  10916222250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu17.power_state.ticksClkGated::max_value  10916222250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu17.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu17.power_state.pwrStateResidencyTicks::ON  13377601250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.power_state.pwrStateResidencyTicks::CLK_GATED  10916222250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.rename.squashCycles                  171                       # Number of cycles rename is squashing (Cycle)
system.cpu17.rename.idleCycles                 723692                       # Number of cycles rename is idle (Cycle)
system.cpu17.rename.blockCycles               9690183                       # Number of cycles rename is blocking (Cycle)
system.cpu17.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu17.rename.runCycles                 2924297                       # Number of cycles rename is running (Cycle)
system.cpu17.rename.unblockCycles            38777744                       # Number of cycles rename is unblocking (Cycle)
system.cpu17.rename.renamedInsts             18309929                       # Number of instructions processed by rename (Count)
system.cpu17.rename.ROBFullEvents               67149                       # Number of times rename has blocked due to ROB full (Count)
system.cpu17.rename.IQFullEvents               813886                       # Number of times rename has blocked due to IQ full (Count)
system.cpu17.rename.LQFullEvents                51484                       # Number of times rename has blocked due to LQ full (Count)
system.cpu17.rename.SQFullEvents             38539527                       # Number of times rename has blocked due to SQ full (Count)
system.cpu17.rename.renamedOperands          33524302                       # Number of destination operands rename has renamed (Count)
system.cpu17.rename.lookups                  61664193                       # Number of register rename lookups that rename has made (Count)
system.cpu17.rename.intLookups               17220862                       # Number of integer rename lookups (Count)
system.cpu17.rename.fpLookups                 3187699                       # Number of floating rename lookups (Count)
system.cpu17.rename.committedMaps            33496829                       # Number of HB maps that are committed (Count)
system.cpu17.rename.undoneMaps                  27344                       # Number of HB maps that are undone due to squashing (Count)
system.cpu17.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu17.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu17.rename.skidInsts                 1968799                       # count of insts added to the skid buffer (Count)
system.cpu17.rob.reads                       70155052                       # The number of ROB reads (Count)
system.cpu17.rob.writes                      36616947                       # The number of ROB writes (Count)
system.cpu17.thread_0.numInsts               10581079                       # Number of Instructions committed (Count)
system.cpu17.thread_0.numOps                 18293935                       # Number of Ops committed (Count)
system.cpu17.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu18.numCycles                       52124970                       # Number of cpu cycles simulated (Cycle)
system.cpu18.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu18.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu18.instsAdded                      17238946                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu18.nonSpecInstsAdded                    178                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu18.instsIssued                     17252261                       # Number of instructions issued (Count)
system.cpu18.squashedInstsIssued                   75                       # Number of squashed instructions issued (Count)
system.cpu18.squashedInstsExamined              15056                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu18.squashedOperandsExamined           14995                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu18.squashedNonSpecRemoved                49                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu18.numIssuedDist::samples          52105895                       # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::mean             0.331100                       # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::stdev            1.270265                       # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::0                47777952     91.69%     91.69% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::1                  849474      1.63%     93.32% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::2                  680350      1.31%     94.63% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::3                  397167      0.76%     95.39% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::4                  226139      0.43%     95.83% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::5                 1029917      1.98%     97.80% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::6                  222437      0.43%     98.23% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::7                  917849      1.76%     99.99% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::8                    4610      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::total            52105895                       # Number of insts issued each cycle (Count)
system.cpu18.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::IntAlu                  2180      8.32%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::IntMult                    0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::IntDiv                     0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatAdd                   0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatCmp                   0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatCvt                   0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatMult                  0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatMultAcc               0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatDiv                   0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatMisc                  0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatSqrt                  0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdAdd                    0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdAddAcc                 0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdAlu                    0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdCmp                    0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdCvt                    0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdMisc                   0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdMult                   0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdMultAcc                0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdShift                  0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdShiftAcc               0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdDiv                    0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdSqrt                   0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatAdd           11442     43.68%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatAlu               0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatCmp               0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatCvt               0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatDiv               0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatMisc              0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatMult              0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatMultAcc            0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatSqrt              0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdReduceAdd              0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdReduceAlu              0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdReduceCmp              0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdAes                    0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdAesMix                 0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdSha1Hash               0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdSha1Hash2              0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdSha256Hash             0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdSha256Hash2            0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdShaSigma2              0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdShaSigma3              0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdPredAlu                0      0.00%     52.01% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::MemRead                  167      0.64%     52.64% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::MemWrite                  34      0.13%     52.77% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatMemRead            2253      8.60%     61.38% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatMemWrite          10117     38.62%    100.00% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu18.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::IntAlu     13982080     81.04%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::IntMult           18      0.00%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::IntDiv          204      0.00%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatAdd       281305      1.63%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatCmp            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatCvt            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatMult            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatDiv            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatMisc            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatSqrt            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdAdd            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdAlu            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdCmp            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdCvt            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdMisc            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdMult            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdShift            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdDiv            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdSqrt            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatAdd       281250      1.63%     84.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatMult       250002      1.45%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdAes            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdAesMix            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::MemRead      1035087      6.00%     91.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::MemWrite        31762      0.18%     91.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatMemRead       796639      4.62%     96.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatMemWrite       593764      3.44%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::total     17252261                       # Number of instructions issued per FU type, per thread (Count)
system.cpu18.issueRate                       0.330979                       # Inst issue rate ((Count/Cycle))
system.cpu18.fuBusy                             26193                       # FU busy when requested (Count)
system.cpu18.fuBusyRate                      0.001518                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu18.intInstQueueReads               81206894                       # Number of integer instruction queue reads (Count)
system.cpu18.intInstQueueWrites              14565983                       # Number of integer instruction queue writes (Count)
system.cpu18.intInstQueueWakeupAccesses      14548113                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu18.fpInstQueueReads                 5429791                       # Number of floating instruction queue reads (Count)
system.cpu18.fpInstQueueWrites                2688200                       # Number of floating instruction queue writes (Count)
system.cpu18.fpInstQueueWakeupAccesses        2687618                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu18.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu18.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu18.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu18.intAluAccesses                  14551502                       # Number of integer alu accesses (Count)
system.cpu18.fpAluAccesses                    2726802                       # Number of floating point alu accesses (Count)
system.cpu18.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu18.numInsts                        17252000                       # Number of executed instructions (Count)
system.cpu18.numLoadInsts                     1831693                       # Number of load instructions executed (Count)
system.cpu18.numSquashedInsts                     261                       # Number of squashed instructions skipped in execute (Count)
system.cpu18.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu18.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu18.numRefs                          2457196                       # Number of memory reference insts executed (Count)
system.cpu18.numBranches                      2330177                       # Number of branches executed (Count)
system.cpu18.numStoreInsts                     625503                       # Number of stores executed (Count)
system.cpu18.numRate                         0.330974                       # Inst execution rate ((Count/Cycle))
system.cpu18.timesIdled                            67                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu18.idleCycles                         19075                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu18.quiesceCycles                    1384987                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu18.committedInsts                   9956947                       # Number of Instructions Simulated (Count)
system.cpu18.committedOps                    17224001                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu18.cpi                             5.235035                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu18.totalCpi                        5.235035                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu18.ipc                             0.191021                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu18.totalIpc                        0.191021                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu18.intRegfileReads                 16265298                       # Number of integer regfile reads (Count)
system.cpu18.intRegfileWrites                 8823100                       # Number of integer regfile writes (Count)
system.cpu18.fpRegfileReads                   3187578                       # Number of floating regfile reads (Count)
system.cpu18.fpRegfileWrites                  2093856                       # Number of floating regfile writes (Count)
system.cpu18.ccRegfileReads                  11649798                       # number of cc regfile reads (Count)
system.cpu18.ccRegfileWrites                  7252245                       # number of cc regfile writes (Count)
system.cpu18.miscRegfileReads                 7368506                       # number of misc regfile reads (Count)
system.cpu18.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu18.MemDepUnit__0.insertedLoads      1816380                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__0.insertedStores       625781                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__0.conflictingLoads        31831                       # Number of conflicting loads. (Count)
system.cpu18.MemDepUnit__0.conflictingStores        31493                       # Number of conflicting stores. (Count)
system.cpu18.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu18.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu18.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu18.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu18.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu18.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu18.branchPred.lookups               2331771                       # Number of BP lookups (Count)
system.cpu18.branchPred.condPredicted         2330820                       # Number of conditional branches predicted (Count)
system.cpu18.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu18.branchPred.BTBLookups            1296955                       # Number of BTB lookups (Count)
system.cpu18.branchPred.BTBHits               1296889                       # Number of BTB hits (Count)
system.cpu18.branchPred.BTBHitRatio          0.999949                       # BTB Hit Ratio (Ratio)
system.cpu18.branchPred.RASUsed                   199                       # Number of times the RAS was used to get a target. (Count)
system.cpu18.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu18.branchPred.indirectLookups           318                       # Number of indirect predictor lookups. (Count)
system.cpu18.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu18.branchPred.indirectMisses            282                       # Number of indirect misses. (Count)
system.cpu18.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu18.commit.commitSquashedInsts         13382                       # The number of squashed insts skipped by commit (Count)
system.cpu18.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu18.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu18.commit.numCommittedDist::samples     52104120                       # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::mean     0.330569                       # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::stdev     1.326762                       # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::0      48196872     92.50%     92.50% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::1        826821      1.59%     94.09% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::2        167292      0.32%     94.41% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::3        429799      0.82%     95.23% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::4        321748      0.62%     95.85% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::5        920790      1.77%     97.62% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::6         65676      0.13%     97.74% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::7        912775      1.75%     99.50% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::8        262347      0.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::total     52104120                       # Number of insts commited each cycle (Count)
system.cpu18.commit.instsCommitted            9956947                       # Number of instructions committed (Count)
system.cpu18.commit.opsCommitted             17224001                       # Number of ops (including micro ops) committed (Count)
system.cpu18.commit.memRefs                   2440166                       # Number of memory references committed (Count)
system.cpu18.commit.loads                     1814808                       # Number of loads committed (Count)
system.cpu18.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu18.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu18.commit.branches                  2328674                       # Number of branches committed (Count)
system.cpu18.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu18.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu18.commit.integer                  14878592                       # Number of committed integer instructions. (Count)
system.cpu18.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu18.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::IntAlu     13971068     81.11%     81.11% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::IntMult           18      0.00%     81.11% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::IntDiv          198      0.00%     81.12% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatAdd       281260      1.63%     82.75% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatCmp            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatCvt            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatMult            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatDiv            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatMisc            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatSqrt            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdAdd            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdAlu            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdCmp            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdCvt            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdMisc            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdMult            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdShift            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdDiv            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdSqrt            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatAdd       281250      1.63%     84.38% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.38% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.38% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.38% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.38% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.38% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatMult       250000      1.45%     85.83% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdAes            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdAesMix            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::MemRead      1033540      6.00%     91.83% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::MemWrite        31600      0.18%     92.02% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatMemRead       781268      4.54%     96.55% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatMemWrite       593758      3.45%    100.00% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::total     17224001                       # Class of committed instruction (Count)
system.cpu18.commit.commitEligibleSamples       262347                       # number cycles where commit BW limit reached (Cycle)
system.cpu18.dcache.demandHits::cpu18.data      1864888                       # number of demand (read+write) hits (Count)
system.cpu18.dcache.demandHits::total         1864888                       # number of demand (read+write) hits (Count)
system.cpu18.dcache.overallHits::cpu18.data      1864888                       # number of overall hits (Count)
system.cpu18.dcache.overallHits::total        1864888                       # number of overall hits (Count)
system.cpu18.dcache.demandMisses::cpu18.data       576518                       # number of demand (read+write) misses (Count)
system.cpu18.dcache.demandMisses::total        576518                       # number of demand (read+write) misses (Count)
system.cpu18.dcache.overallMisses::cpu18.data       576518                       # number of overall misses (Count)
system.cpu18.dcache.overallMisses::total       576518                       # number of overall misses (Count)
system.cpu18.dcache.demandMissLatency::cpu18.data  44276224750                       # number of demand (read+write) miss ticks (Tick)
system.cpu18.dcache.demandMissLatency::total  44276224750                       # number of demand (read+write) miss ticks (Tick)
system.cpu18.dcache.overallMissLatency::cpu18.data  44276224750                       # number of overall miss ticks (Tick)
system.cpu18.dcache.overallMissLatency::total  44276224750                       # number of overall miss ticks (Tick)
system.cpu18.dcache.demandAccesses::cpu18.data      2441406                       # number of demand (read+write) accesses (Count)
system.cpu18.dcache.demandAccesses::total      2441406                       # number of demand (read+write) accesses (Count)
system.cpu18.dcache.overallAccesses::cpu18.data      2441406                       # number of overall (read+write) accesses (Count)
system.cpu18.dcache.overallAccesses::total      2441406                       # number of overall (read+write) accesses (Count)
system.cpu18.dcache.demandMissRate::cpu18.data     0.236142                       # miss rate for demand accesses (Ratio)
system.cpu18.dcache.demandMissRate::total     0.236142                       # miss rate for demand accesses (Ratio)
system.cpu18.dcache.overallMissRate::cpu18.data     0.236142                       # miss rate for overall accesses (Ratio)
system.cpu18.dcache.overallMissRate::total     0.236142                       # miss rate for overall accesses (Ratio)
system.cpu18.dcache.demandAvgMissLatency::cpu18.data 76799.379638                       # average overall miss latency in ticks ((Tick/Count))
system.cpu18.dcache.demandAvgMissLatency::total 76799.379638                       # average overall miss latency in ticks ((Tick/Count))
system.cpu18.dcache.overallAvgMissLatency::cpu18.data 76799.379638                       # average overall miss latency ((Tick/Count))
system.cpu18.dcache.overallAvgMissLatency::total 76799.379638                       # average overall miss latency ((Tick/Count))
system.cpu18.dcache.blockedCycles::no_mshrs      4229218                       # number of cycles access was blocked (Cycle)
system.cpu18.dcache.blockedCycles::no_targets        13113                       # number of cycles access was blocked (Cycle)
system.cpu18.dcache.blockedCauses::no_mshrs        33112                       # number of times access was blocked (Count)
system.cpu18.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu18.dcache.avgBlocked::no_mshrs   127.724632                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.dcache.avgBlocked::no_targets   485.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.dcache.writebacks::writebacks        78039                       # number of writebacks (Count)
system.cpu18.dcache.writebacks::total           78039                       # number of writebacks (Count)
system.cpu18.dcache.demandMshrHits::cpu18.data       404313                       # number of demand (read+write) MSHR hits (Count)
system.cpu18.dcache.demandMshrHits::total       404313                       # number of demand (read+write) MSHR hits (Count)
system.cpu18.dcache.overallMshrHits::cpu18.data       404313                       # number of overall MSHR hits (Count)
system.cpu18.dcache.overallMshrHits::total       404313                       # number of overall MSHR hits (Count)
system.cpu18.dcache.demandMshrMisses::cpu18.data       172205                       # number of demand (read+write) MSHR misses (Count)
system.cpu18.dcache.demandMshrMisses::total       172205                       # number of demand (read+write) MSHR misses (Count)
system.cpu18.dcache.overallMshrMisses::cpu18.data       172205                       # number of overall MSHR misses (Count)
system.cpu18.dcache.overallMshrMisses::total       172205                       # number of overall MSHR misses (Count)
system.cpu18.dcache.demandMshrMissLatency::cpu18.data  28153169750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu18.dcache.demandMshrMissLatency::total  28153169750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu18.dcache.overallMshrMissLatency::cpu18.data  28153169750                       # number of overall MSHR miss ticks (Tick)
system.cpu18.dcache.overallMshrMissLatency::total  28153169750                       # number of overall MSHR miss ticks (Tick)
system.cpu18.dcache.demandMshrMissRate::cpu18.data     0.070535                       # mshr miss ratio for demand accesses (Ratio)
system.cpu18.dcache.demandMshrMissRate::total     0.070535                       # mshr miss ratio for demand accesses (Ratio)
system.cpu18.dcache.overallMshrMissRate::cpu18.data     0.070535                       # mshr miss ratio for overall accesses (Ratio)
system.cpu18.dcache.overallMshrMissRate::total     0.070535                       # mshr miss ratio for overall accesses (Ratio)
system.cpu18.dcache.demandAvgMshrMissLatency::cpu18.data 163486.366540                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.dcache.demandAvgMshrMissLatency::total 163486.366540                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.dcache.overallAvgMshrMissLatency::cpu18.data 163486.366540                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.dcache.overallAvgMshrMissLatency::total 163486.366540                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.dcache.replacements               171081                       # number of replacements (Count)
system.cpu18.dcache.LockedRMWReadReq.hits::cpu18.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu18.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu18.dcache.LockedRMWReadReq.misses::cpu18.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu18.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu18.dcache.LockedRMWReadReq.missLatency::cpu18.data      2822750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu18.dcache.LockedRMWReadReq.missLatency::total      2822750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu18.dcache.LockedRMWReadReq.accesses::cpu18.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu18.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu18.dcache.LockedRMWReadReq.missRate::cpu18.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu18.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu18.dcache.LockedRMWReadReq.avgMissLatency::cpu18.data 67208.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu18.dcache.LockedRMWReadReq.avgMissLatency::total 67208.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu18.dcache.LockedRMWReadReq.mshrMisses::cpu18.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu18.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu18.dcache.LockedRMWReadReq.mshrMissLatency::cpu18.data      5689000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu18.dcache.LockedRMWReadReq.mshrMissLatency::total      5689000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu18.dcache.LockedRMWReadReq.mshrMissRate::cpu18.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu18.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu18.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu18.data 135452.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu18.dcache.LockedRMWReadReq.avgMshrMissLatency::total 135452.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu18.dcache.LockedRMWWriteReq.hits::cpu18.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu18.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu18.dcache.LockedRMWWriteReq.accesses::cpu18.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu18.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu18.dcache.ReadReq.hits::cpu18.data      1313819                       # number of ReadReq hits (Count)
system.cpu18.dcache.ReadReq.hits::total       1313819                       # number of ReadReq hits (Count)
system.cpu18.dcache.ReadReq.misses::cpu18.data       502272                       # number of ReadReq misses (Count)
system.cpu18.dcache.ReadReq.misses::total       502272                       # number of ReadReq misses (Count)
system.cpu18.dcache.ReadReq.missLatency::cpu18.data  32626100250                       # number of ReadReq miss ticks (Tick)
system.cpu18.dcache.ReadReq.missLatency::total  32626100250                       # number of ReadReq miss ticks (Tick)
system.cpu18.dcache.ReadReq.accesses::cpu18.data      1816091                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu18.dcache.ReadReq.accesses::total      1816091                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu18.dcache.ReadReq.missRate::cpu18.data     0.276568                       # miss rate for ReadReq accesses (Ratio)
system.cpu18.dcache.ReadReq.missRate::total     0.276568                       # miss rate for ReadReq accesses (Ratio)
system.cpu18.dcache.ReadReq.avgMissLatency::cpu18.data 64957.035730                       # average ReadReq miss latency ((Tick/Count))
system.cpu18.dcache.ReadReq.avgMissLatency::total 64957.035730                       # average ReadReq miss latency ((Tick/Count))
system.cpu18.dcache.ReadReq.mshrHits::cpu18.data       404313                       # number of ReadReq MSHR hits (Count)
system.cpu18.dcache.ReadReq.mshrHits::total       404313                       # number of ReadReq MSHR hits (Count)
system.cpu18.dcache.ReadReq.mshrMisses::cpu18.data        97959                       # number of ReadReq MSHR misses (Count)
system.cpu18.dcache.ReadReq.mshrMisses::total        97959                       # number of ReadReq MSHR misses (Count)
system.cpu18.dcache.ReadReq.mshrMissLatency::cpu18.data  16540168250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu18.dcache.ReadReq.mshrMissLatency::total  16540168250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu18.dcache.ReadReq.mshrMissRate::cpu18.data     0.053939                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu18.dcache.ReadReq.mshrMissRate::total     0.053939                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu18.dcache.ReadReq.avgMshrMissLatency::cpu18.data 168847.867475                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu18.dcache.ReadReq.avgMshrMissLatency::total 168847.867475                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu18.dcache.WriteReq.hits::cpu18.data       551069                       # number of WriteReq hits (Count)
system.cpu18.dcache.WriteReq.hits::total       551069                       # number of WriteReq hits (Count)
system.cpu18.dcache.WriteReq.misses::cpu18.data        74246                       # number of WriteReq misses (Count)
system.cpu18.dcache.WriteReq.misses::total        74246                       # number of WriteReq misses (Count)
system.cpu18.dcache.WriteReq.missLatency::cpu18.data  11650124500                       # number of WriteReq miss ticks (Tick)
system.cpu18.dcache.WriteReq.missLatency::total  11650124500                       # number of WriteReq miss ticks (Tick)
system.cpu18.dcache.WriteReq.accesses::cpu18.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu18.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu18.dcache.WriteReq.missRate::cpu18.data     0.118734                       # miss rate for WriteReq accesses (Ratio)
system.cpu18.dcache.WriteReq.missRate::total     0.118734                       # miss rate for WriteReq accesses (Ratio)
system.cpu18.dcache.WriteReq.avgMissLatency::cpu18.data 156912.486868                       # average WriteReq miss latency ((Tick/Count))
system.cpu18.dcache.WriteReq.avgMissLatency::total 156912.486868                       # average WriteReq miss latency ((Tick/Count))
system.cpu18.dcache.WriteReq.mshrMisses::cpu18.data        74246                       # number of WriteReq MSHR misses (Count)
system.cpu18.dcache.WriteReq.mshrMisses::total        74246                       # number of WriteReq MSHR misses (Count)
system.cpu18.dcache.WriteReq.mshrMissLatency::cpu18.data  11613001500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu18.dcache.WriteReq.mshrMissLatency::total  11613001500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu18.dcache.WriteReq.mshrMissRate::cpu18.data     0.118734                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu18.dcache.WriteReq.mshrMissRate::total     0.118734                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu18.dcache.WriteReq.avgMshrMissLatency::cpu18.data 156412.486868                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu18.dcache.WriteReq.avgMshrMissLatency::total 156412.486868                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu18.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.dcache.tags.tagsInUse        1004.411816                       # Average ticks per tags in use ((Tick/Count))
system.cpu18.dcache.tags.totalRefs            2037179                       # Total number of references to valid blocks. (Count)
system.cpu18.dcache.tags.sampledRefs           172245                       # Sample count of references to valid blocks. (Count)
system.cpu18.dcache.tags.avgRefs            11.827217                       # Average number of references to valid blocks. ((Count/Count))
system.cpu18.dcache.tags.warmupTick         346333000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu18.dcache.tags.occupancies::cpu18.data  1004.411816                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu18.dcache.tags.avgOccs::cpu18.data     0.980871                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu18.dcache.tags.avgOccs::total      0.980871                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu18.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu18.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu18.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu18.dcache.tags.tagAccesses          5055229                       # Number of tag accesses (Count)
system.cpu18.dcache.tags.dataAccesses         5055229                       # Number of data accesses (Count)
system.cpu18.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.decode.idleCycles                 423767                       # Number of cycles decode is idle (Cycle)
system.cpu18.decode.blockedCycles            48880563                       # Number of cycles decode is blocked (Cycle)
system.cpu18.decode.runCycles                 2417795                       # Number of cycles decode is running (Cycle)
system.cpu18.decode.unblockCycles              383607                       # Number of cycles decode is unblocking (Cycle)
system.cpu18.decode.squashCycles                  163                       # Number of cycles decode is squashing (Cycle)
system.cpu18.decode.branchResolved            1296655                       # Number of times decode resolved a branch (Count)
system.cpu18.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu18.decode.decodedInsts             17240524                       # Number of instructions handled by decode (Count)
system.cpu18.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu18.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu18.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu18.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu18.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu18.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu18.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu18.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu18.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu18.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu18.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu18.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu18.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu18.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.fetch.icacheStallCycles           588367                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu18.fetch.insts                      9967787                       # Number of instructions fetch has processed (Count)
system.cpu18.fetch.branches                   2331771                       # Number of branches that fetch encountered (Count)
system.cpu18.fetch.predictedBranches          1297124                       # Number of branches that fetch has predicted taken (Count)
system.cpu18.fetch.cycles                    51517248                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu18.fetch.squashCycles                   400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu18.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu18.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu18.fetch.cacheLines                  585679                       # Number of cache lines fetched (Count)
system.cpu18.fetch.icacheSquashes                  54                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu18.fetch.nisnDist::samples         52105895                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::mean            0.330949                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::stdev           1.450898                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::0               49004510     94.05%     94.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::1                 310532      0.60%     94.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::2                  74451      0.14%     94.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::3                 176394      0.34%     95.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::4                 943260      1.81%     96.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::5                  32194      0.06%     97.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::6                  45673      0.09%     97.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::7                 103342      0.20%     97.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::8                1415539      2.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::total           52105895                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.branchRate                0.044734                       # Number of branch fetches per cycle (Ratio)
system.cpu18.fetch.rate                      0.191229                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu18.icache.demandHits::cpu18.inst       585606                       # number of demand (read+write) hits (Count)
system.cpu18.icache.demandHits::total          585606                       # number of demand (read+write) hits (Count)
system.cpu18.icache.overallHits::cpu18.inst       585606                       # number of overall hits (Count)
system.cpu18.icache.overallHits::total         585606                       # number of overall hits (Count)
system.cpu18.icache.demandMisses::cpu18.inst           73                       # number of demand (read+write) misses (Count)
system.cpu18.icache.demandMisses::total            73                       # number of demand (read+write) misses (Count)
system.cpu18.icache.overallMisses::cpu18.inst           73                       # number of overall misses (Count)
system.cpu18.icache.overallMisses::total           73                       # number of overall misses (Count)
system.cpu18.icache.demandMissLatency::cpu18.inst      7960000                       # number of demand (read+write) miss ticks (Tick)
system.cpu18.icache.demandMissLatency::total      7960000                       # number of demand (read+write) miss ticks (Tick)
system.cpu18.icache.overallMissLatency::cpu18.inst      7960000                       # number of overall miss ticks (Tick)
system.cpu18.icache.overallMissLatency::total      7960000                       # number of overall miss ticks (Tick)
system.cpu18.icache.demandAccesses::cpu18.inst       585679                       # number of demand (read+write) accesses (Count)
system.cpu18.icache.demandAccesses::total       585679                       # number of demand (read+write) accesses (Count)
system.cpu18.icache.overallAccesses::cpu18.inst       585679                       # number of overall (read+write) accesses (Count)
system.cpu18.icache.overallAccesses::total       585679                       # number of overall (read+write) accesses (Count)
system.cpu18.icache.demandMissRate::cpu18.inst     0.000125                       # miss rate for demand accesses (Ratio)
system.cpu18.icache.demandMissRate::total     0.000125                       # miss rate for demand accesses (Ratio)
system.cpu18.icache.overallMissRate::cpu18.inst     0.000125                       # miss rate for overall accesses (Ratio)
system.cpu18.icache.overallMissRate::total     0.000125                       # miss rate for overall accesses (Ratio)
system.cpu18.icache.demandAvgMissLatency::cpu18.inst 109041.095890                       # average overall miss latency in ticks ((Tick/Count))
system.cpu18.icache.demandAvgMissLatency::total 109041.095890                       # average overall miss latency in ticks ((Tick/Count))
system.cpu18.icache.overallAvgMissLatency::cpu18.inst 109041.095890                       # average overall miss latency ((Tick/Count))
system.cpu18.icache.overallAvgMissLatency::total 109041.095890                       # average overall miss latency ((Tick/Count))
system.cpu18.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu18.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu18.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu18.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu18.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.icache.demandMshrHits::cpu18.inst           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu18.icache.demandMshrHits::total           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu18.icache.overallMshrHits::cpu18.inst           13                       # number of overall MSHR hits (Count)
system.cpu18.icache.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
system.cpu18.icache.demandMshrMisses::cpu18.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu18.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu18.icache.overallMshrMisses::cpu18.inst           60                       # number of overall MSHR misses (Count)
system.cpu18.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu18.icache.demandMshrMissLatency::cpu18.inst      6891750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu18.icache.demandMshrMissLatency::total      6891750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu18.icache.overallMshrMissLatency::cpu18.inst      6891750                       # number of overall MSHR miss ticks (Tick)
system.cpu18.icache.overallMshrMissLatency::total      6891750                       # number of overall MSHR miss ticks (Tick)
system.cpu18.icache.demandMshrMissRate::cpu18.inst     0.000102                       # mshr miss ratio for demand accesses (Ratio)
system.cpu18.icache.demandMshrMissRate::total     0.000102                       # mshr miss ratio for demand accesses (Ratio)
system.cpu18.icache.overallMshrMissRate::cpu18.inst     0.000102                       # mshr miss ratio for overall accesses (Ratio)
system.cpu18.icache.overallMshrMissRate::total     0.000102                       # mshr miss ratio for overall accesses (Ratio)
system.cpu18.icache.demandAvgMshrMissLatency::cpu18.inst 114862.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.icache.demandAvgMshrMissLatency::total 114862.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.icache.overallAvgMshrMissLatency::cpu18.inst 114862.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.icache.overallAvgMshrMissLatency::total 114862.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.icache.replacements                    0                       # number of replacements (Count)
system.cpu18.icache.ReadReq.hits::cpu18.inst       585606                       # number of ReadReq hits (Count)
system.cpu18.icache.ReadReq.hits::total        585606                       # number of ReadReq hits (Count)
system.cpu18.icache.ReadReq.misses::cpu18.inst           73                       # number of ReadReq misses (Count)
system.cpu18.icache.ReadReq.misses::total           73                       # number of ReadReq misses (Count)
system.cpu18.icache.ReadReq.missLatency::cpu18.inst      7960000                       # number of ReadReq miss ticks (Tick)
system.cpu18.icache.ReadReq.missLatency::total      7960000                       # number of ReadReq miss ticks (Tick)
system.cpu18.icache.ReadReq.accesses::cpu18.inst       585679                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu18.icache.ReadReq.accesses::total       585679                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu18.icache.ReadReq.missRate::cpu18.inst     0.000125                       # miss rate for ReadReq accesses (Ratio)
system.cpu18.icache.ReadReq.missRate::total     0.000125                       # miss rate for ReadReq accesses (Ratio)
system.cpu18.icache.ReadReq.avgMissLatency::cpu18.inst 109041.095890                       # average ReadReq miss latency ((Tick/Count))
system.cpu18.icache.ReadReq.avgMissLatency::total 109041.095890                       # average ReadReq miss latency ((Tick/Count))
system.cpu18.icache.ReadReq.mshrHits::cpu18.inst           13                       # number of ReadReq MSHR hits (Count)
system.cpu18.icache.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
system.cpu18.icache.ReadReq.mshrMisses::cpu18.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu18.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu18.icache.ReadReq.mshrMissLatency::cpu18.inst      6891750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu18.icache.ReadReq.mshrMissLatency::total      6891750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu18.icache.ReadReq.mshrMissRate::cpu18.inst     0.000102                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu18.icache.ReadReq.mshrMissRate::total     0.000102                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu18.icache.ReadReq.avgMshrMissLatency::cpu18.inst 114862.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu18.icache.ReadReq.avgMshrMissLatency::total 114862.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu18.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.icache.tags.tagsInUse          55.995932                       # Average ticks per tags in use ((Tick/Count))
system.cpu18.icache.tags.totalRefs             585666                       # Total number of references to valid blocks. (Count)
system.cpu18.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu18.icache.tags.avgRefs          9761.100000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu18.icache.tags.warmupTick         346314000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu18.icache.tags.occupancies::cpu18.inst    55.995932                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu18.icache.tags.avgOccs::cpu18.inst     0.109367                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu18.icache.tags.avgOccs::total      0.109367                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu18.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu18.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu18.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu18.icache.tags.tagAccesses          1171418                       # Number of tag accesses (Count)
system.cpu18.icache.tags.dataAccesses         1171418                       # Number of data accesses (Count)
system.cpu18.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu18.iew.squashCycles                     163                       # Number of cycles IEW is squashing (Cycle)
system.cpu18.iew.blockCycles                   150305                       # Number of cycles IEW is blocking (Cycle)
system.cpu18.iew.unblockCycles                5907223                       # Number of cycles IEW is unblocking (Cycle)
system.cpu18.iew.dispatchedInsts             17239124                       # Number of instructions dispatched to IQ (Count)
system.cpu18.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu18.iew.dispLoadInsts                1816380                       # Number of dispatched load instructions (Count)
system.cpu18.iew.dispStoreInsts                625781                       # Number of dispatched store instructions (Count)
system.cpu18.iew.dispNonSpecInsts                  60                       # Number of dispatched non-speculative instructions (Count)
system.cpu18.iew.iqFullEvents                     659                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu18.iew.lsqFullEvents                5903092                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu18.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu18.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu18.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu18.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu18.iew.instsToCommit               17235821                       # Cumulative count of insts sent to commit (Count)
system.cpu18.iew.writebackCount              17235731                       # Cumulative count of insts written-back (Count)
system.cpu18.iew.producerInst                12626648                       # Number of instructions producing a value (Count)
system.cpu18.iew.consumerInst                17393306                       # Number of instructions consuming a value (Count)
system.cpu18.iew.wbRate                      0.330662                       # Insts written-back per cycle ((Count/Cycle))
system.cpu18.iew.wbFanout                    0.725949                       # Average fanout of values written-back ((Count/Count))
system.cpu18.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu18.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu18.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu18.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu18.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu18.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu18.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu18.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu18.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu18.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu18.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu18.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu18.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu18.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu18.lsq0.squashedLoads                  1564                       # Number of loads squashed (Count)
system.cpu18.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu18.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu18.lsq0.squashedStores                  423                       # Number of stores squashed (Count)
system.cpu18.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu18.lsq0.blockedByCache                11161                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu18.lsq0.loadToUse::samples          1814808                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::mean           75.926845                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::stdev         219.214081                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::0-9              1297615     71.50%     71.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::10-19               6044      0.33%     71.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::20-29              77238      4.26%     76.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::30-39              64253      3.54%     79.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::40-49              32273      1.78%     81.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::50-59              21978      1.21%     82.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::60-69              21003      1.16%     83.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::70-79              16797      0.93%     84.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::80-89              12090      0.67%     85.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::90-99              12189      0.67%     86.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::100-109            11645      0.64%     86.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::110-119             9045      0.50%     87.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::120-129             9011      0.50%     87.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::130-139             8922      0.49%     88.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::140-149             7384      0.41%     88.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::150-159             6199      0.34%     88.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::160-169             4500      0.25%     89.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::170-179             2992      0.16%     89.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::180-189             2542      0.14%     89.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::190-199             2713      0.15%     89.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::200-209             2088      0.12%     89.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::210-219             1589      0.09%     89.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::220-229             1632      0.09%     89.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::230-239             1539      0.08%     90.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::240-249             1308      0.07%     90.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::250-259             1204      0.07%     90.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::260-269             1521      0.08%     90.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::270-279             2346      0.13%     90.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::280-289             3186      0.18%     90.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::290-299             3280      0.18%     90.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::overflows         168682      9.29%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::max_value           6662                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::total            1814808                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.mmu.dtb.rdAccesses               1816189                       # TLB accesses on read requests (Count)
system.cpu18.mmu.dtb.wrAccesses                625503                       # TLB accesses on write requests (Count)
system.cpu18.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu18.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu18.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu18.mmu.itb.wrAccesses                585691                       # TLB accesses on write requests (Count)
system.cpu18.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu18.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu18.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu18.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu18.power_state.ticksClkGated::mean  10916334250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu18.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu18.power_state.ticksClkGated::min_value  10916334250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu18.power_state.ticksClkGated::max_value  10916334250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu18.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu18.power_state.pwrStateResidencyTicks::ON  13377489250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.power_state.pwrStateResidencyTicks::CLK_GATED  10916334250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.rename.squashCycles                  163                       # Number of cycles rename is squashing (Cycle)
system.cpu18.rename.idleCycles                 549883                       # Number of cycles rename is idle (Cycle)
system.cpu18.rename.blockCycles               7982362                       # Number of cycles rename is blocking (Cycle)
system.cpu18.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu18.rename.runCycles                 2658939                       # Number of cycles rename is running (Cycle)
system.cpu18.rename.unblockCycles            40914269                       # Number of cycles rename is unblocking (Cycle)
system.cpu18.rename.renamedInsts             17239914                       # Number of instructions processed by rename (Count)
system.cpu18.rename.ROBFullEvents               66703                       # Number of times rename has blocked due to ROB full (Count)
system.cpu18.rename.IQFullEvents              1023530                       # Number of times rename has blocked due to IQ full (Count)
system.cpu18.rename.LQFullEvents               114780                       # Number of times rename has blocked due to LQ full (Count)
system.cpu18.rename.SQFullEvents             40612232                       # Number of times rename has blocked due to SQ full (Count)
system.cpu18.rename.renamedOperands          31384295                       # Number of destination operands rename has renamed (Count)
system.cpu18.rename.lookups                  57919284                       # Number of register rename lookups that rename has made (Count)
system.cpu18.rename.intLookups               16239920                       # Number of integer rename lookups (Count)
system.cpu18.rename.fpLookups                 3187970                       # Number of floating rename lookups (Count)
system.cpu18.rename.committedMaps            31356970                       # Number of HB maps that are committed (Count)
system.cpu18.rename.undoneMaps                  27196                       # Number of HB maps that are undone due to squashing (Count)
system.cpu18.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu18.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu18.rename.skidInsts                 1993958                       # count of insts added to the skid buffer (Count)
system.cpu18.rob.reads                       69078883                       # The number of ROB reads (Count)
system.cpu18.rob.writes                      34476729                       # The number of ROB writes (Count)
system.cpu18.thread_0.numInsts                9956947                       # Number of Instructions committed (Count)
system.cpu18.thread_0.numOps                 17224001                       # Number of Ops committed (Count)
system.cpu18.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu19.numCycles                       52117470                       # Number of cpu cycles simulated (Cycle)
system.cpu19.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu19.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu19.instsAdded                      17189267                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu19.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu19.instsIssued                     17208086                       # Number of instructions issued (Count)
system.cpu19.squashedInstsIssued                   77                       # Number of squashed instructions issued (Count)
system.cpu19.squashedInstsExamined              14970                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu19.squashedOperandsExamined           14830                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu19.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu19.numIssuedDist::samples          52098139                       # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::mean             0.330301                       # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::stdev            1.267693                       # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::0                47761434     91.68%     91.68% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::1                  871443      1.67%     93.35% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::2                  674457      1.29%     94.64% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::3                  397849      0.76%     95.41% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::4                  227306      0.44%     95.84% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::5                 1032009      1.98%     97.82% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::6                  215549      0.41%     98.24% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::7                  913117      1.75%     99.99% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::8                    4975      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::total            52098139                       # Number of insts issued each cycle (Count)
system.cpu19.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::IntAlu                  2173      7.58%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::IntMult                    0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::IntDiv                     0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatAdd                   0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatCmp                   0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatCvt                   0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatMult                  0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatMultAcc               0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatDiv                   0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatMisc                  0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatSqrt                  0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdAdd                    0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdAddAcc                 0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdAlu                    0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdCmp                    0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdCvt                    0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdMisc                   0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdMult                   0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdMultAcc                0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdShift                  0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdShiftAcc               0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdDiv                    0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdSqrt                   0      0.00%      7.58% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatAdd           12317     42.96%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatAlu               0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatCmp               0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatCvt               0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatDiv               0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatMisc              0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatMult              0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatMultAcc            0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatSqrt              0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdReduceAdd              0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdReduceAlu              0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdReduceCmp              0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdAes                    0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdAesMix                 0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdSha1Hash               0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdSha1Hash2              0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdSha256Hash             0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdSha256Hash2            0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdShaSigma2              0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdShaSigma3              0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdPredAlu                0      0.00%     50.54% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::MemRead                  166      0.58%     51.12% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::MemWrite                  34      0.12%     51.24% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatMemRead            4392     15.32%     66.56% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatMemWrite           9589     33.44%    100.00% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu19.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::IntAlu     13936577     80.99%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::IntMult           18      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::IntDiv          204      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatAdd       281303      1.63%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatCmp            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatCvt            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatMult            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatDiv            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatMisc            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatSqrt            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdAdd            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdAlu            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdCmp            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdCvt            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdMisc            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdMult            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdShift            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdDiv            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdSqrt            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatAdd       281250      1.63%     84.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatMult       250001      1.45%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdAes            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdAesMix            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::MemRead      1030948      5.99%     91.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::MemWrite        31761      0.18%     91.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatMemRead       802109      4.66%     96.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatMemWrite       593765      3.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::total     17208086                       # Number of instructions issued per FU type, per thread (Count)
system.cpu19.issueRate                       0.330179                       # Inst issue rate ((Count/Cycle))
system.cpu19.fuBusy                             28671                       # FU busy when requested (Count)
system.cpu19.fuBusyRate                      0.001666                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu19.intInstQueueReads               81099842                       # Number of integer instruction queue reads (Count)
system.cpu19.intInstQueueWrites              14516267                       # Number of integer instruction queue writes (Count)
system.cpu19.intInstQueueWakeupAccesses      14498475                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu19.fpInstQueueReads                 5443217                       # Number of floating instruction queue reads (Count)
system.cpu19.fpInstQueueWrites                2688148                       # Number of floating instruction queue writes (Count)
system.cpu19.fpInstQueueWakeupAccesses        2687610                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu19.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu19.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu19.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu19.intAluAccesses                  14501850                       # Number of integer alu accesses (Count)
system.cpu19.fpAluAccesses                    2734757                       # Number of floating point alu accesses (Count)
system.cpu19.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu19.numInsts                        17207812                       # Number of executed instructions (Count)
system.cpu19.numLoadInsts                     1833018                       # Number of load instructions executed (Count)
system.cpu19.numSquashedInsts                     274                       # Number of squashed instructions skipped in execute (Count)
system.cpu19.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu19.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu19.numRefs                          2458520                       # Number of memory reference insts executed (Count)
system.cpu19.numBranches                      2321910                       # Number of branches executed (Count)
system.cpu19.numStoreInsts                     625502                       # Number of stores executed (Count)
system.cpu19.numRate                         0.330174                       # Inst execution rate ((Count/Cycle))
system.cpu19.timesIdled                            75                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu19.idleCycles                         19331                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu19.quiesceCycles                    1391671                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu19.committedInsts                   9928016                       # Number of Instructions Simulated (Count)
system.cpu19.committedOps                    17174405                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu19.cpi                             5.249535                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu19.totalCpi                        5.249535                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu19.ipc                             0.190493                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu19.totalIpc                        0.190493                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu19.intRegfileReads                 16230723                       # Number of integer regfile reads (Count)
system.cpu19.intRegfileWrites                 8794129                       # Number of integer regfile writes (Count)
system.cpu19.fpRegfileReads                   3187560                       # Number of floating regfile reads (Count)
system.cpu19.fpRegfileWrites                  2093850                       # Number of floating regfile writes (Count)
system.cpu19.ccRegfileReads                  11608468                       # number of cc regfile reads (Count)
system.cpu19.ccRegfileWrites                  7227443                       # number of cc regfile writes (Count)
system.cpu19.miscRegfileReads                 7353287                       # number of misc regfile reads (Count)
system.cpu19.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu19.MemDepUnit__0.insertedLoads      1812231                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__0.insertedStores       625773                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__0.conflictingLoads        31831                       # Number of conflicting loads. (Count)
system.cpu19.MemDepUnit__0.conflictingStores        31490                       # Number of conflicting stores. (Count)
system.cpu19.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu19.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu19.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu19.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu19.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu19.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu19.branchPred.lookups               2323494                       # Number of BP lookups (Count)
system.cpu19.branchPred.condPredicted         2322546                       # Number of conditional branches predicted (Count)
system.cpu19.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu19.branchPred.BTBLookups            1292815                       # Number of BTB lookups (Count)
system.cpu19.branchPred.BTBHits               1292749                       # Number of BTB hits (Count)
system.cpu19.branchPred.BTBHitRatio          0.999949                       # BTB Hit Ratio (Ratio)
system.cpu19.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu19.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu19.branchPred.indirectLookups           318                       # Number of indirect predictor lookups. (Count)
system.cpu19.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu19.branchPred.indirectMisses            282                       # Number of indirect misses. (Count)
system.cpu19.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu19.commit.commitSquashedInsts         13296                       # The number of squashed insts skipped by commit (Count)
system.cpu19.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu19.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu19.commit.numCommittedDist::samples     52096371                       # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::mean     0.329666                       # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::stdev     1.325511                       # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::0      48209648     92.54%     92.54% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::1        816933      1.57%     94.11% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::2        159842      0.31%     94.41% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::3        428465      0.82%     95.24% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::4        327093      0.63%     95.86% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::5        916315      1.76%     97.62% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::6         67859      0.13%     97.75% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::7        906436      1.74%     99.49% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::8        263780      0.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::total     52096371                       # Number of insts commited each cycle (Count)
system.cpu19.commit.instsCommitted            9928016                       # Number of instructions committed (Count)
system.cpu19.commit.opsCommitted             17174405                       # Number of ops (including micro ops) committed (Count)
system.cpu19.commit.memRefs                   2436033                       # Number of memory references committed (Count)
system.cpu19.commit.loads                     1810675                       # Number of loads committed (Count)
system.cpu19.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu19.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu19.commit.branches                  2320408                       # Number of branches committed (Count)
system.cpu19.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu19.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu19.commit.integer                  14833129                       # Number of committed integer instructions. (Count)
system.cpu19.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu19.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::IntAlu     13925605     81.08%     81.08% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::IntMult           18      0.00%     81.08% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::IntDiv          198      0.00%     81.08% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatAdd       281260      1.64%     82.72% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatCmp            0      0.00%     82.72% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatCvt            0      0.00%     82.72% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatMult            0      0.00%     82.72% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.72% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatDiv            0      0.00%     82.72% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatMisc            0      0.00%     82.72% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatSqrt            0      0.00%     82.72% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdAdd            0      0.00%     82.72% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.72% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdAlu            0      0.00%     82.72% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdCmp            0      0.00%     82.72% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdCvt            0      0.00%     82.72% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdMisc            0      0.00%     82.72% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdMult            0      0.00%     82.72% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.72% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdShift            0      0.00%     82.72% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.72% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdDiv            0      0.00%     82.72% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdSqrt            0      0.00%     82.72% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatAdd       281250      1.64%     84.36% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatMult       250000      1.46%     85.82% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdAes            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdAesMix            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::MemRead      1029407      5.99%     91.81% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::MemWrite        31600      0.18%     91.99% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatMemRead       781268      4.55%     96.54% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatMemWrite       593758      3.46%    100.00% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::total     17174405                       # Class of committed instruction (Count)
system.cpu19.commit.commitEligibleSamples       263780                       # number cycles where commit BW limit reached (Cycle)
system.cpu19.dcache.demandHits::cpu19.data      1846932                       # number of demand (read+write) hits (Count)
system.cpu19.dcache.demandHits::total         1846932                       # number of demand (read+write) hits (Count)
system.cpu19.dcache.overallHits::cpu19.data      1846932                       # number of overall hits (Count)
system.cpu19.dcache.overallHits::total        1846932                       # number of overall hits (Count)
system.cpu19.dcache.demandMisses::cpu19.data       590321                       # number of demand (read+write) misses (Count)
system.cpu19.dcache.demandMisses::total        590321                       # number of demand (read+write) misses (Count)
system.cpu19.dcache.overallMisses::cpu19.data       590321                       # number of overall misses (Count)
system.cpu19.dcache.overallMisses::total       590321                       # number of overall misses (Count)
system.cpu19.dcache.demandMissLatency::cpu19.data  46713048495                       # number of demand (read+write) miss ticks (Tick)
system.cpu19.dcache.demandMissLatency::total  46713048495                       # number of demand (read+write) miss ticks (Tick)
system.cpu19.dcache.overallMissLatency::cpu19.data  46713048495                       # number of overall miss ticks (Tick)
system.cpu19.dcache.overallMissLatency::total  46713048495                       # number of overall miss ticks (Tick)
system.cpu19.dcache.demandAccesses::cpu19.data      2437253                       # number of demand (read+write) accesses (Count)
system.cpu19.dcache.demandAccesses::total      2437253                       # number of demand (read+write) accesses (Count)
system.cpu19.dcache.overallAccesses::cpu19.data      2437253                       # number of overall (read+write) accesses (Count)
system.cpu19.dcache.overallAccesses::total      2437253                       # number of overall (read+write) accesses (Count)
system.cpu19.dcache.demandMissRate::cpu19.data     0.242208                       # miss rate for demand accesses (Ratio)
system.cpu19.dcache.demandMissRate::total     0.242208                       # miss rate for demand accesses (Ratio)
system.cpu19.dcache.overallMissRate::cpu19.data     0.242208                       # miss rate for overall accesses (Ratio)
system.cpu19.dcache.overallMissRate::total     0.242208                       # miss rate for overall accesses (Ratio)
system.cpu19.dcache.demandAvgMissLatency::cpu19.data 79131.605508                       # average overall miss latency in ticks ((Tick/Count))
system.cpu19.dcache.demandAvgMissLatency::total 79131.605508                       # average overall miss latency in ticks ((Tick/Count))
system.cpu19.dcache.overallAvgMissLatency::cpu19.data 79131.605508                       # average overall miss latency ((Tick/Count))
system.cpu19.dcache.overallAvgMissLatency::total 79131.605508                       # average overall miss latency ((Tick/Count))
system.cpu19.dcache.blockedCycles::no_mshrs      4819185                       # number of cycles access was blocked (Cycle)
system.cpu19.dcache.blockedCycles::no_targets         7985                       # number of cycles access was blocked (Cycle)
system.cpu19.dcache.blockedCauses::no_mshrs        35846                       # number of times access was blocked (Count)
system.cpu19.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu19.dcache.avgBlocked::no_mshrs   134.441360                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.dcache.avgBlocked::no_targets   295.740741                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.dcache.writebacks::writebacks        78043                       # number of writebacks (Count)
system.cpu19.dcache.writebacks::total           78043                       # number of writebacks (Count)
system.cpu19.dcache.demandMshrHits::cpu19.data       418117                       # number of demand (read+write) MSHR hits (Count)
system.cpu19.dcache.demandMshrHits::total       418117                       # number of demand (read+write) MSHR hits (Count)
system.cpu19.dcache.overallMshrHits::cpu19.data       418117                       # number of overall MSHR hits (Count)
system.cpu19.dcache.overallMshrHits::total       418117                       # number of overall MSHR hits (Count)
system.cpu19.dcache.demandMshrMisses::cpu19.data       172204                       # number of demand (read+write) MSHR misses (Count)
system.cpu19.dcache.demandMshrMisses::total       172204                       # number of demand (read+write) MSHR misses (Count)
system.cpu19.dcache.overallMshrMisses::cpu19.data       172204                       # number of overall MSHR misses (Count)
system.cpu19.dcache.overallMshrMisses::total       172204                       # number of overall MSHR misses (Count)
system.cpu19.dcache.demandMshrMissLatency::cpu19.data  28370340995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu19.dcache.demandMshrMissLatency::total  28370340995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu19.dcache.overallMshrMissLatency::cpu19.data  28370340995                       # number of overall MSHR miss ticks (Tick)
system.cpu19.dcache.overallMshrMissLatency::total  28370340995                       # number of overall MSHR miss ticks (Tick)
system.cpu19.dcache.demandMshrMissRate::cpu19.data     0.070655                       # mshr miss ratio for demand accesses (Ratio)
system.cpu19.dcache.demandMshrMissRate::total     0.070655                       # mshr miss ratio for demand accesses (Ratio)
system.cpu19.dcache.overallMshrMissRate::cpu19.data     0.070655                       # mshr miss ratio for overall accesses (Ratio)
system.cpu19.dcache.overallMshrMissRate::total     0.070655                       # mshr miss ratio for overall accesses (Ratio)
system.cpu19.dcache.demandAvgMshrMissLatency::cpu19.data 164748.443677                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.dcache.demandAvgMshrMissLatency::total 164748.443677                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.dcache.overallAvgMshrMissLatency::cpu19.data 164748.443677                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.dcache.overallAvgMshrMissLatency::total 164748.443677                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.dcache.replacements               171080                       # number of replacements (Count)
system.cpu19.dcache.LockedRMWReadReq.hits::cpu19.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu19.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu19.dcache.LockedRMWReadReq.misses::cpu19.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu19.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu19.dcache.LockedRMWReadReq.missLatency::cpu19.data      2101250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu19.dcache.LockedRMWReadReq.missLatency::total      2101250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu19.dcache.LockedRMWReadReq.accesses::cpu19.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu19.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu19.dcache.LockedRMWReadReq.missRate::cpu19.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu19.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu19.dcache.LockedRMWReadReq.avgMissLatency::cpu19.data 50029.761905                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu19.dcache.LockedRMWReadReq.avgMissLatency::total 50029.761905                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu19.dcache.LockedRMWReadReq.mshrMisses::cpu19.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu19.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu19.dcache.LockedRMWReadReq.mshrMissLatency::cpu19.data      4246000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu19.dcache.LockedRMWReadReq.mshrMissLatency::total      4246000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu19.dcache.LockedRMWReadReq.mshrMissRate::cpu19.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu19.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu19.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu19.data 101095.238095                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu19.dcache.LockedRMWReadReq.avgMshrMissLatency::total 101095.238095                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu19.dcache.LockedRMWWriteReq.hits::cpu19.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu19.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu19.dcache.LockedRMWWriteReq.accesses::cpu19.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu19.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu19.dcache.ReadReq.hits::cpu19.data      1295864                       # number of ReadReq hits (Count)
system.cpu19.dcache.ReadReq.hits::total       1295864                       # number of ReadReq hits (Count)
system.cpu19.dcache.ReadReq.misses::cpu19.data       516074                       # number of ReadReq misses (Count)
system.cpu19.dcache.ReadReq.misses::total       516074                       # number of ReadReq misses (Count)
system.cpu19.dcache.ReadReq.missLatency::cpu19.data  35071054500                       # number of ReadReq miss ticks (Tick)
system.cpu19.dcache.ReadReq.missLatency::total  35071054500                       # number of ReadReq miss ticks (Tick)
system.cpu19.dcache.ReadReq.accesses::cpu19.data      1811938                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu19.dcache.ReadReq.accesses::total      1811938                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu19.dcache.ReadReq.missRate::cpu19.data     0.284819                       # miss rate for ReadReq accesses (Ratio)
system.cpu19.dcache.ReadReq.missRate::total     0.284819                       # miss rate for ReadReq accesses (Ratio)
system.cpu19.dcache.ReadReq.avgMissLatency::cpu19.data 67957.414053                       # average ReadReq miss latency ((Tick/Count))
system.cpu19.dcache.ReadReq.avgMissLatency::total 67957.414053                       # average ReadReq miss latency ((Tick/Count))
system.cpu19.dcache.ReadReq.mshrHits::cpu19.data       418116                       # number of ReadReq MSHR hits (Count)
system.cpu19.dcache.ReadReq.mshrHits::total       418116                       # number of ReadReq MSHR hits (Count)
system.cpu19.dcache.ReadReq.mshrMisses::cpu19.data        97958                       # number of ReadReq MSHR misses (Count)
system.cpu19.dcache.ReadReq.mshrMisses::total        97958                       # number of ReadReq MSHR misses (Count)
system.cpu19.dcache.ReadReq.mshrMissLatency::cpu19.data  16765470500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu19.dcache.ReadReq.mshrMissLatency::total  16765470500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu19.dcache.ReadReq.mshrMissRate::cpu19.data     0.054063                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu19.dcache.ReadReq.mshrMissRate::total     0.054063                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu19.dcache.ReadReq.avgMshrMissLatency::cpu19.data 171149.579412                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu19.dcache.ReadReq.avgMshrMissLatency::total 171149.579412                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu19.dcache.WriteReq.hits::cpu19.data       551068                       # number of WriteReq hits (Count)
system.cpu19.dcache.WriteReq.hits::total       551068                       # number of WriteReq hits (Count)
system.cpu19.dcache.WriteReq.misses::cpu19.data        74247                       # number of WriteReq misses (Count)
system.cpu19.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu19.dcache.WriteReq.missLatency::cpu19.data  11641993995                       # number of WriteReq miss ticks (Tick)
system.cpu19.dcache.WriteReq.missLatency::total  11641993995                       # number of WriteReq miss ticks (Tick)
system.cpu19.dcache.WriteReq.accesses::cpu19.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu19.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu19.dcache.WriteReq.missRate::cpu19.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu19.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu19.dcache.WriteReq.avgMissLatency::cpu19.data 156800.867308                       # average WriteReq miss latency ((Tick/Count))
system.cpu19.dcache.WriteReq.avgMissLatency::total 156800.867308                       # average WriteReq miss latency ((Tick/Count))
system.cpu19.dcache.WriteReq.mshrHits::cpu19.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu19.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu19.dcache.WriteReq.mshrMisses::cpu19.data        74246                       # number of WriteReq MSHR misses (Count)
system.cpu19.dcache.WriteReq.mshrMisses::total        74246                       # number of WriteReq MSHR misses (Count)
system.cpu19.dcache.WriteReq.mshrMissLatency::cpu19.data  11604870495                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu19.dcache.WriteReq.mshrMissLatency::total  11604870495                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu19.dcache.WriteReq.mshrMissRate::cpu19.data     0.118734                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu19.dcache.WriteReq.mshrMissRate::total     0.118734                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu19.dcache.WriteReq.avgMshrMissLatency::cpu19.data 156302.972483                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu19.dcache.WriteReq.avgMshrMissLatency::total 156302.972483                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu19.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.dcache.tags.tagsInUse        1004.527919                       # Average ticks per tags in use ((Tick/Count))
system.cpu19.dcache.tags.totalRefs            2019223                       # Total number of references to valid blocks. (Count)
system.cpu19.dcache.tags.sampledRefs           172244                       # Sample count of references to valid blocks. (Count)
system.cpu19.dcache.tags.avgRefs            11.723038                       # Average number of references to valid blocks. ((Count/Count))
system.cpu19.dcache.tags.warmupTick         348004000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu19.dcache.tags.occupancies::cpu19.data  1004.527919                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu19.dcache.tags.avgOccs::cpu19.data     0.980984                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu19.dcache.tags.avgOccs::total      0.980984                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu19.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu19.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu19.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu19.dcache.tags.tagAccesses          5046922                       # Number of tag accesses (Count)
system.cpu19.dcache.tags.dataAccesses         5046922                       # Number of data accesses (Count)
system.cpu19.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.decode.idleCycles                 427389                       # Number of cycles decode is idle (Cycle)
system.cpu19.decode.blockedCycles            48877615                       # Number of cycles decode is blocked (Cycle)
system.cpu19.decode.runCycles                 2411915                       # Number of cycles decode is running (Cycle)
system.cpu19.decode.unblockCycles              381057                       # Number of cycles decode is unblocking (Cycle)
system.cpu19.decode.squashCycles                  163                       # Number of cycles decode is squashing (Cycle)
system.cpu19.decode.branchResolved            1292522                       # Number of times decode resolved a branch (Count)
system.cpu19.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu19.decode.decodedInsts             17190816                       # Number of instructions handled by decode (Count)
system.cpu19.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu19.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu19.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu19.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu19.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu19.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu19.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu19.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu19.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu19.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu19.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu19.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu19.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu19.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.fetch.icacheStallCycles           588204                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu19.fetch.insts                      9938768                       # Number of instructions fetch has processed (Count)
system.cpu19.fetch.branches                   2323494                       # Number of branches that fetch encountered (Count)
system.cpu19.fetch.predictedBranches          1292983                       # Number of branches that fetch has predicted taken (Count)
system.cpu19.fetch.cycles                    51509654                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu19.fetch.squashCycles                   400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu19.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu19.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu19.fetch.cacheLines                  585270                       # Number of cache lines fetched (Count)
system.cpu19.fetch.icacheSquashes                  49                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu19.fetch.nisnDist::samples         52098139                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::mean            0.330043                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::stdev           1.448519                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::0               49007858     94.07%     94.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::1                 305357      0.59%     94.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::2                  70650      0.14%     94.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::3                 177829      0.34%     95.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::4                 944555      1.81%     96.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::5                  32056      0.06%     97.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::6                  48112      0.09%     97.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::7                 106490      0.20%     97.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::8                1405232      2.70%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::total           52098139                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.branchRate                0.044582                       # Number of branch fetches per cycle (Ratio)
system.cpu19.fetch.rate                      0.190699                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu19.icache.demandHits::cpu19.inst       585196                       # number of demand (read+write) hits (Count)
system.cpu19.icache.demandHits::total          585196                       # number of demand (read+write) hits (Count)
system.cpu19.icache.overallHits::cpu19.inst       585196                       # number of overall hits (Count)
system.cpu19.icache.overallHits::total         585196                       # number of overall hits (Count)
system.cpu19.icache.demandMisses::cpu19.inst           74                       # number of demand (read+write) misses (Count)
system.cpu19.icache.demandMisses::total            74                       # number of demand (read+write) misses (Count)
system.cpu19.icache.overallMisses::cpu19.inst           74                       # number of overall misses (Count)
system.cpu19.icache.overallMisses::total           74                       # number of overall misses (Count)
system.cpu19.icache.demandMissLatency::cpu19.inst      8537500                       # number of demand (read+write) miss ticks (Tick)
system.cpu19.icache.demandMissLatency::total      8537500                       # number of demand (read+write) miss ticks (Tick)
system.cpu19.icache.overallMissLatency::cpu19.inst      8537500                       # number of overall miss ticks (Tick)
system.cpu19.icache.overallMissLatency::total      8537500                       # number of overall miss ticks (Tick)
system.cpu19.icache.demandAccesses::cpu19.inst       585270                       # number of demand (read+write) accesses (Count)
system.cpu19.icache.demandAccesses::total       585270                       # number of demand (read+write) accesses (Count)
system.cpu19.icache.overallAccesses::cpu19.inst       585270                       # number of overall (read+write) accesses (Count)
system.cpu19.icache.overallAccesses::total       585270                       # number of overall (read+write) accesses (Count)
system.cpu19.icache.demandMissRate::cpu19.inst     0.000126                       # miss rate for demand accesses (Ratio)
system.cpu19.icache.demandMissRate::total     0.000126                       # miss rate for demand accesses (Ratio)
system.cpu19.icache.overallMissRate::cpu19.inst     0.000126                       # miss rate for overall accesses (Ratio)
system.cpu19.icache.overallMissRate::total     0.000126                       # miss rate for overall accesses (Ratio)
system.cpu19.icache.demandAvgMissLatency::cpu19.inst 115371.621622                       # average overall miss latency in ticks ((Tick/Count))
system.cpu19.icache.demandAvgMissLatency::total 115371.621622                       # average overall miss latency in ticks ((Tick/Count))
system.cpu19.icache.overallAvgMissLatency::cpu19.inst 115371.621622                       # average overall miss latency ((Tick/Count))
system.cpu19.icache.overallAvgMissLatency::total 115371.621622                       # average overall miss latency ((Tick/Count))
system.cpu19.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu19.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu19.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu19.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu19.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.icache.demandMshrHits::cpu19.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu19.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu19.icache.overallMshrHits::cpu19.inst           14                       # number of overall MSHR hits (Count)
system.cpu19.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu19.icache.demandMshrMisses::cpu19.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu19.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu19.icache.overallMshrMisses::cpu19.inst           60                       # number of overall MSHR misses (Count)
system.cpu19.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu19.icache.demandMshrMissLatency::cpu19.inst      7252750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu19.icache.demandMshrMissLatency::total      7252750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu19.icache.overallMshrMissLatency::cpu19.inst      7252750                       # number of overall MSHR miss ticks (Tick)
system.cpu19.icache.overallMshrMissLatency::total      7252750                       # number of overall MSHR miss ticks (Tick)
system.cpu19.icache.demandMshrMissRate::cpu19.inst     0.000103                       # mshr miss ratio for demand accesses (Ratio)
system.cpu19.icache.demandMshrMissRate::total     0.000103                       # mshr miss ratio for demand accesses (Ratio)
system.cpu19.icache.overallMshrMissRate::cpu19.inst     0.000103                       # mshr miss ratio for overall accesses (Ratio)
system.cpu19.icache.overallMshrMissRate::total     0.000103                       # mshr miss ratio for overall accesses (Ratio)
system.cpu19.icache.demandAvgMshrMissLatency::cpu19.inst 120879.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.icache.demandAvgMshrMissLatency::total 120879.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.icache.overallAvgMshrMissLatency::cpu19.inst 120879.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.icache.overallAvgMshrMissLatency::total 120879.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.icache.replacements                    0                       # number of replacements (Count)
system.cpu19.icache.ReadReq.hits::cpu19.inst       585196                       # number of ReadReq hits (Count)
system.cpu19.icache.ReadReq.hits::total        585196                       # number of ReadReq hits (Count)
system.cpu19.icache.ReadReq.misses::cpu19.inst           74                       # number of ReadReq misses (Count)
system.cpu19.icache.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cpu19.icache.ReadReq.missLatency::cpu19.inst      8537500                       # number of ReadReq miss ticks (Tick)
system.cpu19.icache.ReadReq.missLatency::total      8537500                       # number of ReadReq miss ticks (Tick)
system.cpu19.icache.ReadReq.accesses::cpu19.inst       585270                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu19.icache.ReadReq.accesses::total       585270                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu19.icache.ReadReq.missRate::cpu19.inst     0.000126                       # miss rate for ReadReq accesses (Ratio)
system.cpu19.icache.ReadReq.missRate::total     0.000126                       # miss rate for ReadReq accesses (Ratio)
system.cpu19.icache.ReadReq.avgMissLatency::cpu19.inst 115371.621622                       # average ReadReq miss latency ((Tick/Count))
system.cpu19.icache.ReadReq.avgMissLatency::total 115371.621622                       # average ReadReq miss latency ((Tick/Count))
system.cpu19.icache.ReadReq.mshrHits::cpu19.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu19.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu19.icache.ReadReq.mshrMisses::cpu19.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu19.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu19.icache.ReadReq.mshrMissLatency::cpu19.inst      7252750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu19.icache.ReadReq.mshrMissLatency::total      7252750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu19.icache.ReadReq.mshrMissRate::cpu19.inst     0.000103                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu19.icache.ReadReq.mshrMissRate::total     0.000103                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu19.icache.ReadReq.avgMshrMissLatency::cpu19.inst 120879.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu19.icache.ReadReq.avgMshrMissLatency::total 120879.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu19.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.icache.tags.tagsInUse          55.994019                       # Average ticks per tags in use ((Tick/Count))
system.cpu19.icache.tags.totalRefs             585256                       # Total number of references to valid blocks. (Count)
system.cpu19.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu19.icache.tags.avgRefs          9754.266667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu19.icache.tags.warmupTick         347985000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu19.icache.tags.occupancies::cpu19.inst    55.994019                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu19.icache.tags.avgOccs::cpu19.inst     0.109363                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu19.icache.tags.avgOccs::total      0.109363                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu19.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu19.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu19.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu19.icache.tags.tagAccesses          1170600                       # Number of tag accesses (Count)
system.cpu19.icache.tags.dataAccesses         1170600                       # Number of data accesses (Count)
system.cpu19.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu19.iew.squashCycles                     163                       # Number of cycles IEW is squashing (Cycle)
system.cpu19.iew.blockCycles                   161959                       # Number of cycles IEW is blocking (Cycle)
system.cpu19.iew.unblockCycles                7135247                       # Number of cycles IEW is unblocking (Cycle)
system.cpu19.iew.dispatchedInsts             17189442                       # Number of instructions dispatched to IQ (Count)
system.cpu19.iew.dispSquashedInsts                  2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu19.iew.dispLoadInsts                1812231                       # Number of dispatched load instructions (Count)
system.cpu19.iew.dispStoreInsts                625773                       # Number of dispatched store instructions (Count)
system.cpu19.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu19.iew.iqFullEvents                     677                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu19.iew.lsqFullEvents                7130506                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu19.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu19.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu19.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu19.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu19.iew.instsToCommit               17186176                       # Cumulative count of insts sent to commit (Count)
system.cpu19.iew.writebackCount              17186085                       # Cumulative count of insts written-back (Count)
system.cpu19.iew.producerInst                12597039                       # Number of instructions producing a value (Count)
system.cpu19.iew.consumerInst                17358806                       # Number of instructions consuming a value (Count)
system.cpu19.iew.wbRate                      0.329757                       # Insts written-back per cycle ((Count/Cycle))
system.cpu19.iew.wbFanout                    0.725686                       # Average fanout of values written-back ((Count/Count))
system.cpu19.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu19.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu19.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu19.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu19.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu19.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu19.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu19.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu19.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu19.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu19.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu19.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu19.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu19.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu19.lsq0.squashedLoads                  1548                       # Number of loads squashed (Count)
system.cpu19.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu19.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu19.lsq0.squashedStores                  415                       # Number of stores squashed (Count)
system.cpu19.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu19.lsq0.blockedByCache                13196                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu19.lsq0.loadToUse::samples          1810675                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::mean           82.156463                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::stdev         229.186459                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::0-9              1279172     70.65%     70.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::10-19               5695      0.31%     70.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::20-29              74122      4.09%     75.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::30-39              61673      3.41%     78.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::40-49              31166      1.72%     80.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::50-59              21339      1.18%     81.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::60-69              21677      1.20%     82.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::70-79              17155      0.95%     83.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::80-89              12397      0.68%     84.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::90-99              13056      0.72%     84.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::100-109            12085      0.67%     85.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::110-119             9621      0.53%     86.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::120-129             9620      0.53%     86.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::130-139             9648      0.53%     87.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::140-149             7704      0.43%     87.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::150-159             7002      0.39%     87.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::160-169             5167      0.29%     88.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::170-179             3344      0.18%     88.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::180-189             2833      0.16%     88.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::190-199             2749      0.15%     88.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::200-209             2358      0.13%     88.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::210-219             2026      0.11%     89.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::220-229             1897      0.10%     89.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::230-239             1778      0.10%     89.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::240-249             1515      0.08%     89.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::250-259             1441      0.08%     89.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::260-269             1716      0.09%     89.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::270-279             2514      0.14%     89.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::280-289             3125      0.17%     89.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::290-299             3280      0.18%     89.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::overflows         181800     10.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::max_value           4730                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::total            1810675                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.mmu.dtb.rdAccesses               1812038                       # TLB accesses on read requests (Count)
system.cpu19.mmu.dtb.wrAccesses                625502                       # TLB accesses on write requests (Count)
system.cpu19.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu19.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu19.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu19.mmu.itb.wrAccesses                585282                       # TLB accesses on write requests (Count)
system.cpu19.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu19.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu19.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu19.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu19.power_state.ticksClkGated::mean  10916538250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu19.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu19.power_state.ticksClkGated::min_value  10916538250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu19.power_state.ticksClkGated::max_value  10916538250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu19.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu19.power_state.pwrStateResidencyTicks::ON  13377285250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.power_state.pwrStateResidencyTicks::CLK_GATED  10916538250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.rename.squashCycles                  163                       # Number of cycles rename is squashing (Cycle)
system.cpu19.rename.idleCycles                 555083                       # Number of cycles rename is idle (Cycle)
system.cpu19.rename.blockCycles               9296319                       # Number of cycles rename is blocking (Cycle)
system.cpu19.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu19.rename.runCycles                 2655819                       # Number of cycles rename is running (Cycle)
system.cpu19.rename.unblockCycles            39590476                       # Number of cycles rename is unblocking (Cycle)
system.cpu19.rename.renamedInsts             17190202                       # Number of instructions processed by rename (Count)
system.cpu19.rename.ROBFullEvents               78568                       # Number of times rename has blocked due to ROB full (Count)
system.cpu19.rename.IQFullEvents               598106                       # Number of times rename has blocked due to IQ full (Count)
system.cpu19.rename.LQFullEvents               155818                       # Number of times rename has blocked due to LQ full (Count)
system.cpu19.rename.SQFullEvents             39250279                       # Number of times rename has blocked due to SQ full (Count)
system.cpu19.rename.renamedOperands          31284942                       # Number of destination operands rename has renamed (Count)
system.cpu19.rename.lookups                  57745385                       # Number of register rename lookups that rename has made (Count)
system.cpu19.rename.intLookups               16194325                       # Number of integer rename lookups (Count)
system.cpu19.rename.fpLookups                 3187940                       # Number of floating rename lookups (Count)
system.cpu19.rename.committedMaps            31257778                       # Number of HB maps that are committed (Count)
system.cpu19.rename.undoneMaps                  27035                       # Number of HB maps that are undone due to squashing (Count)
system.cpu19.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu19.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu19.rename.skidInsts                 1974946                       # count of insts added to the skid buffer (Count)
system.cpu19.rob.reads                       69020019                       # The number of ROB reads (Count)
system.cpu19.rob.writes                      34377358                       # The number of ROB writes (Count)
system.cpu19.thread_0.numInsts                9928016                       # Number of Instructions committed (Count)
system.cpu19.thread_0.numOps                 17174405                       # Number of Ops committed (Count)
system.cpu19.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                        52246462                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       17288446                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     197                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      17301530                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                    89                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined               17058                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            18533                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 56                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples           52217423                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.331336                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.281024                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 47987397     91.90%     91.90% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                   799649      1.53%     93.43% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                   624370      1.20%     94.63% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   351643      0.67%     95.30% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   216047      0.41%     95.71% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  1080090      2.07%     97.78% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   179412      0.34%     98.13% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   973418      1.86%     99.99% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                     5397      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total             52217423                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   2175      8.31%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            11577     44.21%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   154      0.59%     53.11% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   42      0.16%     53.27% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead             2359      9.01%     62.28% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite            9877     37.72%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          184      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     14026120     81.07%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           18      0.00%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          218      0.00%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       281326      1.63%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt           36      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd           19      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu           64      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt           48      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc           18      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift           20      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd       281250      1.63%     84.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult       250001      1.44%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead      1039239      6.01%     91.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite        31983      0.18%     91.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead       797157      4.61%     96.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite       593829      3.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      17301530                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.331152                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                              26184                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.001513                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                81415337                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               14616548                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       14596525                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                  5431419                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                 2689157                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses         2687981                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   14599920                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                     2727610                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         17301198                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      1836349                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      332                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           2462124                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       2338003                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                      625775                       # Number of stores executed (Count)
system.cpu2.numRate                          0.331146                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                            130                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          29039                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1263967                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                    9984447                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     17271518                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              5.232785                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         5.232785                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.191103                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.191103                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  16311514                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                  8851998                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                    3188039                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                   2094118                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   11689144                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                   7275827                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                  7389171                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       1820737                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores       626122                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads        31852                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores        31512                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                2339796                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          2338768                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              248                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             1300905                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                1300761                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999889                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    211                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            333                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                38                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             295                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           31                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts          15367                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              193                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples     52215292                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.330775                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.341598                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0       48452197     92.79%     92.79% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1         729114      1.40%     94.19% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         165540      0.32%     94.51% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         326460      0.63%     95.13% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         272351      0.52%     95.65% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         973643      1.86%     97.52% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          63428      0.12%     97.64% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         966715      1.85%     99.49% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         265844      0.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total     52215292                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted             9984447                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              17271518                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    2444433                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      1818924                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   2336441                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                   2687747                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   14922200                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass           54      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     14014185     81.14%     81.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           18      0.00%     81.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          209      0.00%     81.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       281270      1.63%     82.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt           16      0.00%     82.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd           14      0.00%     82.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu           20      0.00%     82.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt           28      0.00%     82.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc           14      0.00%     82.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            7      0.00%     82.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd       281250      1.63%     84.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult       250000      1.45%     85.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     85.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     85.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead      1037592      6.01%     91.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite        31715      0.18%     92.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead       781332      4.52%     96.56% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite       593794      3.44%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     17271518                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       265844                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu02.data      1863092                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          1863092                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu02.data      1863092                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         1863092                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu02.data       582694                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total         582694                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu02.data       582694                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total        582694                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu02.data  44974753249                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total  44974753249                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu02.data  44974753249                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total  44974753249                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu02.data      2445786                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      2445786                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu02.data      2445786                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      2445786                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu02.data     0.238244                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.238244                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu02.data     0.238244                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.238244                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu02.data 77184.170850                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 77184.170850                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu02.data 77184.170850                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 77184.170850                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs      4468184                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets        11238                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs        34467                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs    129.636580                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets   416.222222                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks        78059                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total            78059                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu02.data       410401                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total       410401                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu02.data       410401                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total       410401                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu02.data       172293                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       172293                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu02.data       172293                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       172293                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu02.data  28359184499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  28359184499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu02.data  28359184499                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  28359184499                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu02.data     0.070445                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.070445                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu02.data     0.070445                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.070445                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu02.data 164598.587865                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 164598.587865                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu02.data 164598.587865                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 164598.587865                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                171163                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu02.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu02.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu02.data      2131500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      2131500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu02.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu02.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu02.data        50750                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total        50750                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu02.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu02.data      4322500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      4322500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu02.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu02.data 102916.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 102916.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu02.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu02.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu02.data      1311895                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        1311895                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu02.data       508426                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total       508426                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu02.data  33257958750                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total  33257958750                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu02.data      1820321                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      1820321                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu02.data     0.279306                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.279306                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu02.data 65413.568051                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 65413.568051                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu02.data       410401                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total       410401                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu02.data        98025                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total        98025                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu02.data  16679524000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  16679524000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu02.data     0.053850                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.053850                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu02.data 170155.817394                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 170155.817394                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu02.data       551197                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total        551197                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu02.data        74268                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total        74268                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu02.data  11716794499                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  11716794499                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu02.data       625465                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total       625465                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu02.data     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu02.data 157763.700369                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 157763.700369                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu02.data        74268                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total        74268                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu02.data  11679660499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  11679660499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu02.data     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu02.data 157263.700369                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 157263.700369                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1005.424673                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             2035473                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            172330                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             11.811484                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          316090000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu02.data  1005.424673                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu02.data     0.981860                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.981860                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses           5064078                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses          5064078                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                  321928                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles             49134835                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  2395287                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles               365154                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   219                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             1300531                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   56                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              17290438                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  311                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles            495840                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                       9996736                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    2339796                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           1301010                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                     51721234                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                    548                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles           73                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                   487501                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   96                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples          52217423                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.331211                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.454290                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                49158329     94.14%     94.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  265218      0.51%     94.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                   75866      0.15%     94.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  123138      0.24%     95.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  992699      1.90%     96.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                   29188      0.06%     96.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                   42619      0.08%     97.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  106763      0.20%     97.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 1423603      2.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total            52217423                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.044784                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.191338                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu02.inst       487338                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total           487338                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu02.inst       487338                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total          487338                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu02.inst          163                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            163                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu02.inst          163                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           163                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu02.inst     13804500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     13804500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu02.inst     13804500                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     13804500                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu02.inst       487501                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total       487501                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu02.inst       487501                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total       487501                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu02.inst     0.000334                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000334                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu02.inst     0.000334                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000334                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu02.inst 84690.184049                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 84690.184049                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu02.inst 84690.184049                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 84690.184049                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs          126                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs            63                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu02.inst           33                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           33                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu02.inst           33                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           33                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu02.inst          130                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          130                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu02.inst          130                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          130                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu02.inst     12008500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     12008500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu02.inst     12008500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     12008500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu02.inst     0.000267                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000267                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu02.inst     0.000267                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000267                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu02.inst 92373.076923                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 92373.076923                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu02.inst 92373.076923                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 92373.076923                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     1                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu02.inst       487338                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total         487338                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu02.inst          163                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          163                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu02.inst     13804500                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     13804500                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu02.inst       487501                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total       487501                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu02.inst     0.000334                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000334                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu02.inst 84690.184049                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 84690.184049                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu02.inst           33                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           33                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu02.inst          130                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          130                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu02.inst     12008500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     12008500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu02.inst     0.000267                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000267                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu02.inst 92373.076923                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 92373.076923                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          123.778215                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs              487468                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               130                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           3749.753846                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          316076000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu02.inst   123.778215                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu02.inst     0.241754                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.241754                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          129                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          129                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.251953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses            975132                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses           975132                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      219                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                    136867                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                 5761063                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              17288643                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                  16                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 1820737                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                 626122                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   72                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                      623                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                 5757077                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           143                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          165                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 308                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                17284613                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               17284506                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 12673581                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 17510636                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.330826                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.723765                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         79                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                   1805                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   613                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                 11610                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           1818924                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            77.125531                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          220.006492                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               1295351     71.22%     71.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                5990      0.33%     71.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29               77628      4.27%     75.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39               63651      3.50%     79.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49               32730      1.80%     81.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59               22750      1.25%     82.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               21955      1.21%     83.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               16730      0.92%     84.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               12102      0.67%     85.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               12588      0.69%     85.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             11698      0.64%     86.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119              8899      0.49%     86.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129              8958      0.49%     87.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139              8899      0.49%     87.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149              7888      0.43%     88.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159              6744      0.37%     88.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169              4733      0.26%     89.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179              2966      0.16%     89.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189              2635      0.14%     89.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199              2517      0.14%     89.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209              2156      0.12%     89.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219              1666      0.09%     89.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229              1698      0.09%     89.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239              1603      0.09%     89.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249              1301      0.07%     89.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259              1371      0.08%     90.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269              1685      0.09%     90.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279              2526      0.14%     90.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289              3111      0.17%     90.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299              3135      0.17%     90.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          171260      9.42%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            6302                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             1818924                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                1820447                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                 625775                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     1695                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                 487510                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  10916216250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  10916216250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  10916216250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  13377607250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  10916216250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   219                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                  451434                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                7846157                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles           714                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  2614553                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles             41304346                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              17289664                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                66697                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents               1088009                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                110426                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents              41002248                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           31482276                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   58092498                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                16286634                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                  3188899                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             31451365                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   30782                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  1956803                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                        69236047                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       34576093                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                 9984447                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  17271518                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu20.numCycles                       52111342                       # Number of cpu cycles simulated (Cycle)
system.cpu20.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu20.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu20.instsAdded                      17056946                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu20.nonSpecInstsAdded                    178                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu20.instsIssued                     17070640                       # Number of instructions issued (Count)
system.cpu20.squashedInstsIssued                   84                       # Number of squashed instructions issued (Count)
system.cpu20.squashedInstsExamined              15072                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu20.squashedOperandsExamined           14953                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu20.squashedNonSpecRemoved                49                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu20.numIssuedDist::samples          52095939                       # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::mean             0.327677                       # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::stdev            1.266247                       # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::0                47829816     91.81%     91.81% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::1                  834417      1.60%     93.41% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::2                  677756      1.30%     94.71% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::3                  364969      0.70%     95.41% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::4                  228064      0.44%     95.85% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::5                 1018289      1.95%     97.81% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::6                  221267      0.42%     98.23% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::7                  916387      1.76%     99.99% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::8                    4974      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::total            52095939                       # Number of insts issued each cycle (Count)
system.cpu20.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::IntAlu                  2178      7.89%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::IntMult                    0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::IntDiv                     0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatAdd                   0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatCmp                   0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatCvt                   0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatMult                  0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatMultAcc               0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatDiv                   0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatMisc                  0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatSqrt                  0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdAdd                    0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdAddAcc                 0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdAlu                    0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdCmp                    0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdCvt                    0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdMisc                   0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdMult                   0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdMultAcc                0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdShift                  0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdShiftAcc               0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdDiv                    0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdSqrt                   0      0.00%      7.89% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatAdd           11911     43.16%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatAlu               0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatCmp               0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatCvt               0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatDiv               0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatMisc              0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatMult              0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatMultAcc            0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatSqrt              0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdReduceAdd              0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdReduceAlu              0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdReduceCmp              0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatReduceAdd            0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatReduceCmp            0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdAes                    0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdAesMix                 0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdSha1Hash               0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdSha1Hash2              0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdSha256Hash             0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdSha256Hash2            0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdShaSigma2              0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdShaSigma3              0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdPredAlu                0      0.00%     51.05% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::MemRead                  170      0.62%     51.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::MemWrite                  37      0.13%     51.80% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatMemRead            2885     10.45%     62.26% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatMemWrite          10416     37.74%    100.00% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu20.statIssuedInstType_0::No_OpClass          153      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::IntAlu     13815246     80.93%     80.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::IntMult           18      0.00%     80.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::IntDiv          204      0.00%     80.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatAdd       281304      1.65%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatCmp            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatCvt            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatMult            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatDiv            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatMisc            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatSqrt            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdAdd            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdAlu            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdCmp            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdCvt            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdMisc            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdMult            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdShift            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdDiv            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdSqrt            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatAdd       281250      1.65%     84.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatMult       250000      1.46%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdAes            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdAesMix            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::MemRead      1019964      5.97%     91.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::MemWrite        31766      0.19%     91.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatMemRead       796971      4.67%     96.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatMemWrite       593764      3.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::total     17070640                       # Number of instructions issued per FU type, per thread (Count)
system.cpu20.issueRate                       0.327580                       # Inst issue rate ((Count/Cycle))
system.cpu20.fuBusy                             27597                       # FU busy when requested (Count)
system.cpu20.fuBusyRate                      0.001617                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu20.intInstQueueReads               80833051                       # Number of integer instruction queue reads (Count)
system.cpu20.intInstQueueWrites              14384013                       # Number of integer instruction queue writes (Count)
system.cpu20.intInstQueueWakeupAccesses      14366123                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu20.fpInstQueueReads                 5431849                       # Number of floating instruction queue reads (Count)
system.cpu20.fpInstQueueWrites                2688186                       # Number of floating instruction queue writes (Count)
system.cpu20.fpInstQueueWakeupAccesses        2687612                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu20.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu20.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu20.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu20.intAluAccesses                  14369556                       # Number of integer alu accesses (Count)
system.cpu20.fpAluAccesses                    2728528                       # Number of floating point alu accesses (Count)
system.cpu20.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu20.numInsts                        17070383                       # Number of executed instructions (Count)
system.cpu20.numLoadInsts                     1816904                       # Number of load instructions executed (Count)
system.cpu20.numSquashedInsts                     257                       # Number of squashed instructions skipped in execute (Count)
system.cpu20.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu20.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu20.numRefs                          2442409                       # Number of memory reference insts executed (Count)
system.cpu20.numBranches                      2299845                       # Number of branches executed (Count)
system.cpu20.numStoreInsts                     625505                       # Number of stores executed (Count)
system.cpu20.numRate                         0.327575                       # Inst execution rate ((Count/Cycle))
system.cpu20.timesIdled                            74                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu20.idleCycles                         15403                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu20.quiesceCycles                    1398567                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu20.committedInsts                   9850771                       # Number of Instructions Simulated (Count)
system.cpu20.committedOps                    17041985                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu20.cpi                             5.290077                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu20.totalCpi                        5.290077                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu20.ipc                             0.189033                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu20.totalIpc                        0.189033                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu20.intRegfileReads                 16099185                       # Number of integer regfile reads (Count)
system.cpu20.intRegfileWrites                 8716941                       # Number of integer regfile writes (Count)
system.cpu20.fpRegfileReads                   3187560                       # Number of floating regfile reads (Count)
system.cpu20.fpRegfileWrites                  2093849                       # Number of floating regfile writes (Count)
system.cpu20.ccRegfileReads                  11498123                       # number of cc regfile reads (Count)
system.cpu20.ccRegfileWrites                  7161239                       # number of cc regfile writes (Count)
system.cpu20.miscRegfileReads                 7293058                       # number of misc regfile reads (Count)
system.cpu20.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu20.MemDepUnit__0.insertedLoads      1801217                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__0.insertedStores       625781                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__0.conflictingLoads        31838                       # Number of conflicting loads. (Count)
system.cpu20.MemDepUnit__0.conflictingStores        31494                       # Number of conflicting stores. (Count)
system.cpu20.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu20.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu20.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu20.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu20.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu20.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu20.branchPred.lookups               2301429                       # Number of BP lookups (Count)
system.cpu20.branchPred.condPredicted         2300475                       # Number of conditional branches predicted (Count)
system.cpu20.branchPred.condIncorrect             177                       # Number of conditional branches incorrect (Count)
system.cpu20.branchPred.BTBLookups            1281781                       # Number of BTB lookups (Count)
system.cpu20.branchPred.BTBHits               1281717                       # Number of BTB hits (Count)
system.cpu20.branchPred.BTBHitRatio          0.999950                       # BTB Hit Ratio (Ratio)
system.cpu20.branchPred.RASUsed                   199                       # Number of times the RAS was used to get a target. (Count)
system.cpu20.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu20.branchPred.indirectLookups           320                       # Number of indirect predictor lookups. (Count)
system.cpu20.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu20.branchPred.indirectMisses            284                       # Number of indirect misses. (Count)
system.cpu20.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu20.commit.commitSquashedInsts         13398                       # The number of squashed insts skipped by commit (Count)
system.cpu20.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu20.commit.branchMispredicts             142                       # The number of times a branch was mispredicted (Count)
system.cpu20.commit.numCommittedDist::samples     52094157                       # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::mean     0.327138                       # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::stdev     1.322990                       # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::0      48249012     92.62%     92.62% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::1        809383      1.55%     94.17% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::2        162478      0.31%     94.48% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::3        409955      0.79%     95.27% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::4        315128      0.60%     95.88% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::5        912537      1.75%     97.63% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::6         64809      0.12%     97.75% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::7        901110      1.73%     99.48% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::8        269745      0.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::total     52094157                       # Number of insts commited each cycle (Count)
system.cpu20.commit.instsCommitted            9850771                       # Number of instructions committed (Count)
system.cpu20.commit.opsCommitted             17041985                       # Number of ops (including micro ops) committed (Count)
system.cpu20.commit.memRefs                   2424998                       # Number of memory references committed (Count)
system.cpu20.commit.loads                     1799640                       # Number of loads committed (Count)
system.cpu20.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu20.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu20.commit.branches                  2298338                       # Number of branches committed (Count)
system.cpu20.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu20.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu20.commit.integer                  14711744                       # Number of committed integer instructions. (Count)
system.cpu20.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu20.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::IntAlu     13804220     81.00%     81.00% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::IntMult           18      0.00%     81.00% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::IntDiv          198      0.00%     81.00% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatAdd       281260      1.65%     82.65% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatCmp            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatCvt            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatMult            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatDiv            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatMisc            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatSqrt            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdAdd            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdAlu            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdCmp            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdCvt            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdMisc            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdMult            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdShift            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdDiv            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdSqrt            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatAdd       281250      1.65%     84.30% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.30% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.30% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.30% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.30% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.30% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatMult       250000      1.47%     85.77% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.77% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.77% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.77% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.77% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.77% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.77% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.77% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdAes            0      0.00%     85.77% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdAesMix            0      0.00%     85.77% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.77% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.77% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.77% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.77% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.77% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.77% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.77% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::MemRead      1018372      5.98%     91.75% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::MemWrite        31600      0.19%     91.93% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatMemRead       781268      4.58%     96.52% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatMemWrite       593758      3.48%    100.00% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::total     17041985                       # Class of committed instruction (Count)
system.cpu20.commit.commitEligibleSamples       269745                       # number cycles where commit BW limit reached (Cycle)
system.cpu20.dcache.demandHits::cpu20.data      1840584                       # number of demand (read+write) hits (Count)
system.cpu20.dcache.demandHits::total         1840584                       # number of demand (read+write) hits (Count)
system.cpu20.dcache.overallHits::cpu20.data      1840584                       # number of overall hits (Count)
system.cpu20.dcache.overallHits::total        1840584                       # number of overall hits (Count)
system.cpu20.dcache.demandMisses::cpu20.data       585653                       # number of demand (read+write) misses (Count)
system.cpu20.dcache.demandMisses::total        585653                       # number of demand (read+write) misses (Count)
system.cpu20.dcache.overallMisses::cpu20.data       585653                       # number of overall misses (Count)
system.cpu20.dcache.overallMisses::total       585653                       # number of overall misses (Count)
system.cpu20.dcache.demandMissLatency::cpu20.data  45266783747                       # number of demand (read+write) miss ticks (Tick)
system.cpu20.dcache.demandMissLatency::total  45266783747                       # number of demand (read+write) miss ticks (Tick)
system.cpu20.dcache.overallMissLatency::cpu20.data  45266783747                       # number of overall miss ticks (Tick)
system.cpu20.dcache.overallMissLatency::total  45266783747                       # number of overall miss ticks (Tick)
system.cpu20.dcache.demandAccesses::cpu20.data      2426237                       # number of demand (read+write) accesses (Count)
system.cpu20.dcache.demandAccesses::total      2426237                       # number of demand (read+write) accesses (Count)
system.cpu20.dcache.overallAccesses::cpu20.data      2426237                       # number of overall (read+write) accesses (Count)
system.cpu20.dcache.overallAccesses::total      2426237                       # number of overall (read+write) accesses (Count)
system.cpu20.dcache.demandMissRate::cpu20.data     0.241383                       # miss rate for demand accesses (Ratio)
system.cpu20.dcache.demandMissRate::total     0.241383                       # miss rate for demand accesses (Ratio)
system.cpu20.dcache.overallMissRate::cpu20.data     0.241383                       # miss rate for overall accesses (Ratio)
system.cpu20.dcache.overallMissRate::total     0.241383                       # miss rate for overall accesses (Ratio)
system.cpu20.dcache.demandAvgMissLatency::cpu20.data 77292.840209                       # average overall miss latency in ticks ((Tick/Count))
system.cpu20.dcache.demandAvgMissLatency::total 77292.840209                       # average overall miss latency in ticks ((Tick/Count))
system.cpu20.dcache.overallAvgMissLatency::cpu20.data 77292.840209                       # average overall miss latency ((Tick/Count))
system.cpu20.dcache.overallAvgMissLatency::total 77292.840209                       # average overall miss latency ((Tick/Count))
system.cpu20.dcache.blockedCycles::no_mshrs      4513151                       # number of cycles access was blocked (Cycle)
system.cpu20.dcache.blockedCycles::no_targets        13057                       # number of cycles access was blocked (Cycle)
system.cpu20.dcache.blockedCauses::no_mshrs        34747                       # number of times access was blocked (Count)
system.cpu20.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu20.dcache.avgBlocked::no_mshrs   129.886062                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.dcache.avgBlocked::no_targets   483.592593                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.dcache.writebacks::writebacks        78045                       # number of writebacks (Count)
system.cpu20.dcache.writebacks::total           78045                       # number of writebacks (Count)
system.cpu20.dcache.demandMshrHits::cpu20.data       413436                       # number of demand (read+write) MSHR hits (Count)
system.cpu20.dcache.demandMshrHits::total       413436                       # number of demand (read+write) MSHR hits (Count)
system.cpu20.dcache.overallMshrHits::cpu20.data       413436                       # number of overall MSHR hits (Count)
system.cpu20.dcache.overallMshrHits::total       413436                       # number of overall MSHR hits (Count)
system.cpu20.dcache.demandMshrMisses::cpu20.data       172217                       # number of demand (read+write) MSHR misses (Count)
system.cpu20.dcache.demandMshrMisses::total       172217                       # number of demand (read+write) MSHR misses (Count)
system.cpu20.dcache.overallMshrMisses::cpu20.data       172217                       # number of overall MSHR misses (Count)
system.cpu20.dcache.overallMshrMisses::total       172217                       # number of overall MSHR misses (Count)
system.cpu20.dcache.demandMshrMissLatency::cpu20.data  28276105497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu20.dcache.demandMshrMissLatency::total  28276105497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu20.dcache.overallMshrMissLatency::cpu20.data  28276105497                       # number of overall MSHR miss ticks (Tick)
system.cpu20.dcache.overallMshrMissLatency::total  28276105497                       # number of overall MSHR miss ticks (Tick)
system.cpu20.dcache.demandMshrMissRate::cpu20.data     0.070981                       # mshr miss ratio for demand accesses (Ratio)
system.cpu20.dcache.demandMshrMissRate::total     0.070981                       # mshr miss ratio for demand accesses (Ratio)
system.cpu20.dcache.overallMshrMissRate::cpu20.data     0.070981                       # mshr miss ratio for overall accesses (Ratio)
system.cpu20.dcache.overallMshrMissRate::total     0.070981                       # mshr miss ratio for overall accesses (Ratio)
system.cpu20.dcache.demandAvgMshrMissLatency::cpu20.data 164188.816998                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.dcache.demandAvgMshrMissLatency::total 164188.816998                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.dcache.overallAvgMshrMissLatency::cpu20.data 164188.816998                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.dcache.overallAvgMshrMissLatency::total 164188.816998                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.dcache.replacements               171081                       # number of replacements (Count)
system.cpu20.dcache.LockedRMWReadReq.hits::cpu20.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu20.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu20.dcache.LockedRMWReadReq.misses::cpu20.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu20.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu20.dcache.LockedRMWReadReq.missLatency::cpu20.data      2450750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu20.dcache.LockedRMWReadReq.missLatency::total      2450750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu20.dcache.LockedRMWReadReq.accesses::cpu20.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu20.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu20.dcache.LockedRMWReadReq.missRate::cpu20.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu20.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu20.dcache.LockedRMWReadReq.avgMissLatency::cpu20.data 58351.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu20.dcache.LockedRMWReadReq.avgMissLatency::total 58351.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu20.dcache.LockedRMWReadReq.mshrMisses::cpu20.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu20.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu20.dcache.LockedRMWReadReq.mshrMissLatency::cpu20.data      4945000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu20.dcache.LockedRMWReadReq.mshrMissLatency::total      4945000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu20.dcache.LockedRMWReadReq.mshrMissRate::cpu20.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu20.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu20.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu20.data 117738.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu20.dcache.LockedRMWReadReq.avgMshrMissLatency::total 117738.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu20.dcache.LockedRMWWriteReq.hits::cpu20.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu20.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu20.dcache.LockedRMWWriteReq.accesses::cpu20.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu20.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu20.dcache.ReadReq.hits::cpu20.data      1289516                       # number of ReadReq hits (Count)
system.cpu20.dcache.ReadReq.hits::total       1289516                       # number of ReadReq hits (Count)
system.cpu20.dcache.ReadReq.misses::cpu20.data       511406                       # number of ReadReq misses (Count)
system.cpu20.dcache.ReadReq.misses::total       511406                       # number of ReadReq misses (Count)
system.cpu20.dcache.ReadReq.missLatency::cpu20.data  33595780500                       # number of ReadReq miss ticks (Tick)
system.cpu20.dcache.ReadReq.missLatency::total  33595780500                       # number of ReadReq miss ticks (Tick)
system.cpu20.dcache.ReadReq.accesses::cpu20.data      1800922                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu20.dcache.ReadReq.accesses::total      1800922                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu20.dcache.ReadReq.missRate::cpu20.data     0.283969                       # miss rate for ReadReq accesses (Ratio)
system.cpu20.dcache.ReadReq.missRate::total     0.283969                       # miss rate for ReadReq accesses (Ratio)
system.cpu20.dcache.ReadReq.avgMissLatency::cpu20.data 65692.972902                       # average ReadReq miss latency ((Tick/Count))
system.cpu20.dcache.ReadReq.avgMissLatency::total 65692.972902                       # average ReadReq miss latency ((Tick/Count))
system.cpu20.dcache.ReadReq.mshrHits::cpu20.data       413436                       # number of ReadReq MSHR hits (Count)
system.cpu20.dcache.ReadReq.mshrHits::total       413436                       # number of ReadReq MSHR hits (Count)
system.cpu20.dcache.ReadReq.mshrMisses::cpu20.data        97970                       # number of ReadReq MSHR misses (Count)
system.cpu20.dcache.ReadReq.mshrMisses::total        97970                       # number of ReadReq MSHR misses (Count)
system.cpu20.dcache.ReadReq.mshrMissLatency::cpu20.data  16642225750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu20.dcache.ReadReq.mshrMissLatency::total  16642225750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu20.dcache.ReadReq.mshrMissRate::cpu20.data     0.054400                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu20.dcache.ReadReq.mshrMissRate::total     0.054400                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu20.dcache.ReadReq.avgMshrMissLatency::cpu20.data 169870.631316                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu20.dcache.ReadReq.avgMshrMissLatency::total 169870.631316                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu20.dcache.WriteReq.hits::cpu20.data       551068                       # number of WriteReq hits (Count)
system.cpu20.dcache.WriteReq.hits::total       551068                       # number of WriteReq hits (Count)
system.cpu20.dcache.WriteReq.misses::cpu20.data        74247                       # number of WriteReq misses (Count)
system.cpu20.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu20.dcache.WriteReq.missLatency::cpu20.data  11671003247                       # number of WriteReq miss ticks (Tick)
system.cpu20.dcache.WriteReq.missLatency::total  11671003247                       # number of WriteReq miss ticks (Tick)
system.cpu20.dcache.WriteReq.accesses::cpu20.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu20.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu20.dcache.WriteReq.missRate::cpu20.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu20.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu20.dcache.WriteReq.avgMissLatency::cpu20.data 157191.580091                       # average WriteReq miss latency ((Tick/Count))
system.cpu20.dcache.WriteReq.avgMissLatency::total 157191.580091                       # average WriteReq miss latency ((Tick/Count))
system.cpu20.dcache.WriteReq.mshrMisses::cpu20.data        74247                       # number of WriteReq MSHR misses (Count)
system.cpu20.dcache.WriteReq.mshrMisses::total        74247                       # number of WriteReq MSHR misses (Count)
system.cpu20.dcache.WriteReq.mshrMissLatency::cpu20.data  11633879747                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu20.dcache.WriteReq.mshrMissLatency::total  11633879747                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu20.dcache.WriteReq.mshrMissRate::cpu20.data     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu20.dcache.WriteReq.mshrMissRate::total     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu20.dcache.WriteReq.avgMshrMissLatency::cpu20.data 156691.580091                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu20.dcache.WriteReq.avgMshrMissLatency::total 156691.580091                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu20.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.dcache.tags.tagsInUse        1004.414112                       # Average ticks per tags in use ((Tick/Count))
system.cpu20.dcache.tags.totalRefs            2012888                       # Total number of references to valid blocks. (Count)
system.cpu20.dcache.tags.sampledRefs           172255                       # Sample count of references to valid blocks. (Count)
system.cpu20.dcache.tags.avgRefs            11.685513                       # Average number of references to valid blocks. ((Count/Count))
system.cpu20.dcache.tags.warmupTick         349728000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu20.dcache.tags.occupancies::cpu20.data  1004.414112                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu20.dcache.tags.avgOccs::cpu20.data     0.980873                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu20.dcache.tags.avgOccs::total      0.980873                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu20.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu20.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu20.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu20.dcache.tags.tagAccesses          5024901                       # Number of tag accesses (Count)
system.cpu20.dcache.tags.dataAccesses         5024901                       # Number of data accesses (Count)
system.cpu20.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.decode.idleCycles                 405869                       # Number of cycles decode is idle (Cycle)
system.cpu20.decode.blockedCycles            48925404                       # Number of cycles decode is blocked (Cycle)
system.cpu20.decode.runCycles                 2392256                       # Number of cycles decode is running (Cycle)
system.cpu20.decode.unblockCycles              372243                       # Number of cycles decode is unblocking (Cycle)
system.cpu20.decode.squashCycles                  167                       # Number of cycles decode is squashing (Cycle)
system.cpu20.decode.branchResolved            1281488                       # Number of times decode resolved a branch (Count)
system.cpu20.decode.branchMispred                  37                       # Number of times decode detected a branch misprediction (Count)
system.cpu20.decode.decodedInsts             17058472                       # Number of instructions handled by decode (Count)
system.cpu20.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu20.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu20.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu20.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu20.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu20.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu20.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu20.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu20.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu20.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu20.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu20.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu20.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu20.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.fetch.icacheStallCycles           576248                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu20.fetch.insts                      9861583                       # Number of instructions fetch has processed (Count)
system.cpu20.fetch.branches                   2301429                       # Number of branches that fetch encountered (Count)
system.cpu20.fetch.predictedBranches          1281952                       # Number of branches that fetch has predicted taken (Count)
system.cpu20.fetch.cycles                    51519373                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu20.fetch.squashCycles                   408                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu20.fetch.miscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu20.fetch.pendingTrapStallCycles          111                       # Number of stall cycles due to pending traps (Cycle)
system.cpu20.fetch.cacheLines                  572585                       # Number of cache lines fetched (Count)
system.cpu20.fetch.icacheSquashes                  54                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu20.fetch.nisnDist::samples         52095939                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::mean            0.327517                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::stdev           1.444794                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::0               49033453     94.12%     94.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::1                 308858      0.59%     94.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::2                  73482      0.14%     94.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::3                 160066      0.31%     95.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::4                 936902      1.80%     96.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::5                  33371      0.06%     97.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::6                  39412      0.08%     97.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::7                 107824      0.21%     97.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::8                1402571      2.69%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::total           52095939                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.branchRate                0.044164                       # Number of branch fetches per cycle (Ratio)
system.cpu20.fetch.rate                      0.189241                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu20.icache.demandHits::cpu20.inst       572510                       # number of demand (read+write) hits (Count)
system.cpu20.icache.demandHits::total          572510                       # number of demand (read+write) hits (Count)
system.cpu20.icache.overallHits::cpu20.inst       572510                       # number of overall hits (Count)
system.cpu20.icache.overallHits::total         572510                       # number of overall hits (Count)
system.cpu20.icache.demandMisses::cpu20.inst           75                       # number of demand (read+write) misses (Count)
system.cpu20.icache.demandMisses::total            75                       # number of demand (read+write) misses (Count)
system.cpu20.icache.overallMisses::cpu20.inst           75                       # number of overall misses (Count)
system.cpu20.icache.overallMisses::total           75                       # number of overall misses (Count)
system.cpu20.icache.demandMissLatency::cpu20.inst      6973000                       # number of demand (read+write) miss ticks (Tick)
system.cpu20.icache.demandMissLatency::total      6973000                       # number of demand (read+write) miss ticks (Tick)
system.cpu20.icache.overallMissLatency::cpu20.inst      6973000                       # number of overall miss ticks (Tick)
system.cpu20.icache.overallMissLatency::total      6973000                       # number of overall miss ticks (Tick)
system.cpu20.icache.demandAccesses::cpu20.inst       572585                       # number of demand (read+write) accesses (Count)
system.cpu20.icache.demandAccesses::total       572585                       # number of demand (read+write) accesses (Count)
system.cpu20.icache.overallAccesses::cpu20.inst       572585                       # number of overall (read+write) accesses (Count)
system.cpu20.icache.overallAccesses::total       572585                       # number of overall (read+write) accesses (Count)
system.cpu20.icache.demandMissRate::cpu20.inst     0.000131                       # miss rate for demand accesses (Ratio)
system.cpu20.icache.demandMissRate::total     0.000131                       # miss rate for demand accesses (Ratio)
system.cpu20.icache.overallMissRate::cpu20.inst     0.000131                       # miss rate for overall accesses (Ratio)
system.cpu20.icache.overallMissRate::total     0.000131                       # miss rate for overall accesses (Ratio)
system.cpu20.icache.demandAvgMissLatency::cpu20.inst 92973.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu20.icache.demandAvgMissLatency::total 92973.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu20.icache.overallAvgMissLatency::cpu20.inst 92973.333333                       # average overall miss latency ((Tick/Count))
system.cpu20.icache.overallAvgMissLatency::total 92973.333333                       # average overall miss latency ((Tick/Count))
system.cpu20.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu20.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu20.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu20.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu20.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.icache.demandMshrHits::cpu20.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu20.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu20.icache.overallMshrHits::cpu20.inst           15                       # number of overall MSHR hits (Count)
system.cpu20.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu20.icache.demandMshrMisses::cpu20.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu20.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu20.icache.overallMshrMisses::cpu20.inst           60                       # number of overall MSHR misses (Count)
system.cpu20.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu20.icache.demandMshrMissLatency::cpu20.inst      6122250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu20.icache.demandMshrMissLatency::total      6122250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu20.icache.overallMshrMissLatency::cpu20.inst      6122250                       # number of overall MSHR miss ticks (Tick)
system.cpu20.icache.overallMshrMissLatency::total      6122250                       # number of overall MSHR miss ticks (Tick)
system.cpu20.icache.demandMshrMissRate::cpu20.inst     0.000105                       # mshr miss ratio for demand accesses (Ratio)
system.cpu20.icache.demandMshrMissRate::total     0.000105                       # mshr miss ratio for demand accesses (Ratio)
system.cpu20.icache.overallMshrMissRate::cpu20.inst     0.000105                       # mshr miss ratio for overall accesses (Ratio)
system.cpu20.icache.overallMshrMissRate::total     0.000105                       # mshr miss ratio for overall accesses (Ratio)
system.cpu20.icache.demandAvgMshrMissLatency::cpu20.inst 102037.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.icache.demandAvgMshrMissLatency::total 102037.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.icache.overallAvgMshrMissLatency::cpu20.inst 102037.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.icache.overallAvgMshrMissLatency::total 102037.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.icache.replacements                    0                       # number of replacements (Count)
system.cpu20.icache.ReadReq.hits::cpu20.inst       572510                       # number of ReadReq hits (Count)
system.cpu20.icache.ReadReq.hits::total        572510                       # number of ReadReq hits (Count)
system.cpu20.icache.ReadReq.misses::cpu20.inst           75                       # number of ReadReq misses (Count)
system.cpu20.icache.ReadReq.misses::total           75                       # number of ReadReq misses (Count)
system.cpu20.icache.ReadReq.missLatency::cpu20.inst      6973000                       # number of ReadReq miss ticks (Tick)
system.cpu20.icache.ReadReq.missLatency::total      6973000                       # number of ReadReq miss ticks (Tick)
system.cpu20.icache.ReadReq.accesses::cpu20.inst       572585                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu20.icache.ReadReq.accesses::total       572585                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu20.icache.ReadReq.missRate::cpu20.inst     0.000131                       # miss rate for ReadReq accesses (Ratio)
system.cpu20.icache.ReadReq.missRate::total     0.000131                       # miss rate for ReadReq accesses (Ratio)
system.cpu20.icache.ReadReq.avgMissLatency::cpu20.inst 92973.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu20.icache.ReadReq.avgMissLatency::total 92973.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu20.icache.ReadReq.mshrHits::cpu20.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu20.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu20.icache.ReadReq.mshrMisses::cpu20.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu20.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu20.icache.ReadReq.mshrMissLatency::cpu20.inst      6122250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu20.icache.ReadReq.mshrMissLatency::total      6122250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu20.icache.ReadReq.mshrMissRate::cpu20.inst     0.000105                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu20.icache.ReadReq.mshrMissRate::total     0.000105                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu20.icache.ReadReq.avgMshrMissLatency::cpu20.inst 102037.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu20.icache.ReadReq.avgMshrMissLatency::total 102037.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu20.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.icache.tags.tagsInUse          55.992926                       # Average ticks per tags in use ((Tick/Count))
system.cpu20.icache.tags.totalRefs             572570                       # Total number of references to valid blocks. (Count)
system.cpu20.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu20.icache.tags.avgRefs          9542.833333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu20.icache.tags.warmupTick         349709000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu20.icache.tags.occupancies::cpu20.inst    55.992926                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu20.icache.tags.avgOccs::cpu20.inst     0.109361                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu20.icache.tags.avgOccs::total      0.109361                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu20.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu20.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu20.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu20.icache.tags.tagAccesses          1145230                       # Number of tag accesses (Count)
system.cpu20.icache.tags.dataAccesses         1145230                       # Number of data accesses (Count)
system.cpu20.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu20.iew.squashCycles                     167                       # Number of cycles IEW is squashing (Cycle)
system.cpu20.iew.blockCycles                   149174                       # Number of cycles IEW is blocking (Cycle)
system.cpu20.iew.unblockCycles                7204789                       # Number of cycles IEW is unblocking (Cycle)
system.cpu20.iew.dispatchedInsts             17057124                       # Number of instructions dispatched to IQ (Count)
system.cpu20.iew.dispSquashedInsts                  2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu20.iew.dispLoadInsts                1801217                       # Number of dispatched load instructions (Count)
system.cpu20.iew.dispStoreInsts                625781                       # Number of dispatched store instructions (Count)
system.cpu20.iew.dispNonSpecInsts                  60                       # Number of dispatched non-speculative instructions (Count)
system.cpu20.iew.iqFullEvents                     814                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu20.iew.lsqFullEvents                7199969                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu20.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu20.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu20.iew.predictedNotTakenIncorrect          121                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu20.iew.branchMispredicts                263                       # Number of branch mispredicts detected at execute (Count)
system.cpu20.iew.instsToCommit               17053824                       # Cumulative count of insts sent to commit (Count)
system.cpu20.iew.writebackCount              17053735                       # Cumulative count of insts written-back (Count)
system.cpu20.iew.producerInst                12495721                       # Number of instructions producing a value (Count)
system.cpu20.iew.consumerInst                17233196                       # Number of instructions consuming a value (Count)
system.cpu20.iew.wbRate                      0.327256                       # Insts written-back per cycle ((Count/Cycle))
system.cpu20.iew.wbFanout                    0.725096                       # Average fanout of values written-back ((Count/Count))
system.cpu20.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu20.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu20.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu20.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu20.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu20.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu20.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu20.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu20.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu20.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu20.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu20.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu20.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu20.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu20.lsq0.squashedLoads                  1569                       # Number of loads squashed (Count)
system.cpu20.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu20.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu20.lsq0.squashedStores                  423                       # Number of stores squashed (Count)
system.cpu20.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu20.lsq0.blockedByCache                12129                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu20.lsq0.loadToUse::samples          1799640                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::mean           78.476955                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::stdev         215.403227                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::0-9              1273769     70.78%     70.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::10-19               5818      0.32%     71.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::20-29              76730      4.26%     75.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::30-39              60431      3.36%     78.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::40-49              31375      1.74%     80.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::50-59              21611      1.20%     81.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::60-69              21428      1.19%     82.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::70-79              17185      0.95%     83.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::80-89              12201      0.68%     84.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::90-99              12911      0.72%     85.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::100-109            12202      0.68%     85.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::110-119             9248      0.51%     86.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::120-129             9547      0.53%     86.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::130-139             9079      0.50%     87.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::140-149             7591      0.42%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::150-159             6749      0.38%     88.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::160-169             4824      0.27%     88.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::170-179             3111      0.17%     88.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::180-189             2600      0.14%     88.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::190-199             2749      0.15%     88.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::200-209             2437      0.14%     89.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::210-219             1972      0.11%     89.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::220-229             2000      0.11%     89.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::230-239             1692      0.09%     89.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::240-249             1506      0.08%     89.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::250-259             1322      0.07%     89.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::260-269             1611      0.09%     89.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::270-279             2541      0.14%     89.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::280-289             3283      0.18%     89.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::290-299             3506      0.19%     90.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::overflows         176611      9.81%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::max_value           6654                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::total            1799640                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.mmu.dtb.rdAccesses               1801029                       # TLB accesses on read requests (Count)
system.cpu20.mmu.dtb.wrAccesses                625505                       # TLB accesses on write requests (Count)
system.cpu20.mmu.dtb.rdMisses                    1703                       # TLB misses on read requests (Count)
system.cpu20.mmu.dtb.wrMisses                    1184                       # TLB misses on write requests (Count)
system.cpu20.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu20.mmu.itb.wrAccesses                572600                       # TLB accesses on write requests (Count)
system.cpu20.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu20.mmu.itb.wrMisses                      27                       # TLB misses on write requests (Count)
system.cpu20.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu20.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu20.power_state.ticksClkGated::mean  10916346250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu20.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu20.power_state.ticksClkGated::min_value  10916346250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu20.power_state.ticksClkGated::max_value  10916346250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu20.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu20.power_state.pwrStateResidencyTicks::ON  13377477250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.power_state.pwrStateResidencyTicks::CLK_GATED  10916346250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.rename.squashCycles                  167                       # Number of cycles rename is squashing (Cycle)
system.cpu20.rename.idleCycles                 532621                       # Number of cycles rename is idle (Cycle)
system.cpu20.rename.blockCycles               9233041                       # Number of cycles rename is blocking (Cycle)
system.cpu20.rename.serializeStallCycles          971                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu20.rename.runCycles                 2620450                       # Number of cycles rename is running (Cycle)
system.cpu20.rename.unblockCycles            39708689                       # Number of cycles rename is unblocking (Cycle)
system.cpu20.rename.renamedInsts             17057791                       # Number of instructions processed by rename (Count)
system.cpu20.rename.ROBFullEvents               70957                       # Number of times rename has blocked due to ROB full (Count)
system.cpu20.rename.IQFullEvents               725253                       # Number of times rename has blocked due to IQ full (Count)
system.cpu20.rename.LQFullEvents                24030                       # Number of times rename has blocked due to LQ full (Count)
system.cpu20.rename.SQFullEvents             39494618                       # Number of times rename has blocked due to SQ full (Count)
system.cpu20.rename.renamedOperands          31020114                       # Number of destination operands rename has renamed (Count)
system.cpu20.rename.lookups                  57281901                       # Number of register rename lookups that rename has made (Count)
system.cpu20.rename.intLookups               16072963                       # Number of integer rename lookups (Count)
system.cpu20.rename.fpLookups                 3187879                       # Number of floating rename lookups (Count)
system.cpu20.rename.committedMaps            30992938                       # Number of HB maps that are committed (Count)
system.cpu20.rename.undoneMaps                  27047                       # Number of HB maps that are undone due to squashing (Count)
system.cpu20.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu20.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu20.rename.skidInsts                 1970914                       # count of insts added to the skid buffer (Count)
system.cpu20.rob.reads                       68879509                       # The number of ROB reads (Count)
system.cpu20.rob.writes                      34112736                       # The number of ROB writes (Count)
system.cpu20.thread_0.numInsts                9850771                       # Number of Instructions committed (Count)
system.cpu20.thread_0.numOps                 17041985                       # Number of Ops committed (Count)
system.cpu20.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu21.numCycles                       52101951                       # Number of cpu cycles simulated (Cycle)
system.cpu21.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu21.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu21.instsAdded                      17459896                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu21.nonSpecInstsAdded                    184                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu21.instsIssued                     17471827                       # Number of instructions issued (Count)
system.cpu21.squashedInstsIssued                   77                       # Number of squashed instructions issued (Count)
system.cpu21.squashedInstsExamined              15007                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu21.squashedOperandsExamined           15042                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu21.squashedNonSpecRemoved                55                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu21.numIssuedDist::samples          52085123                       # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::mean             0.335448                       # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::stdev            1.273981                       # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::0                47664710     91.51%     91.51% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::1                  872558      1.68%     93.19% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::2                  709081      1.36%     94.55% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::3                  426436      0.82%     95.37% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::4                  228262      0.44%     95.81% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::5                 1032296      1.98%     97.79% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::6                  240375      0.46%     98.25% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::7                  906219      1.74%     99.99% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::8                    5186      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::total            52085123                       # Number of insts issued each cycle (Count)
system.cpu21.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::IntAlu                  2154      8.41%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::IntMult                    0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::IntDiv                     0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatAdd                   0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatCmp                   0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatCvt                   0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatMult                  0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatMultAcc               0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatDiv                   0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatMisc                  0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatSqrt                  0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdAdd                    0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdAddAcc                 0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdAlu                    0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdCmp                    0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdCvt                    0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdMisc                   0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdMult                   0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdMultAcc                0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdShift                  0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdShiftAcc               0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdDiv                    0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdSqrt                   0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatAdd           11333     44.25%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatAlu               0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatCmp               0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatCvt               0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatDiv               0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatMisc              0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatMult              0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatMultAcc            0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatSqrt              0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdReduceAdd              0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdReduceAlu              0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdReduceCmp              0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdAes                    0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdAesMix                 0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdSha1Hash               0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdSha1Hash2              0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdSha256Hash             0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdSha256Hash2            0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdShaSigma2              0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdShaSigma3              0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdPredAlu                0      0.00%     52.67% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::MemRead                  168      0.66%     53.32% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::MemWrite                  33      0.13%     53.45% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatMemRead            2429      9.48%     62.93% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatMemWrite           9492     37.07%    100.00% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu21.statIssuedInstType_0::No_OpClass          154      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::IntAlu     14184641     81.19%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::IntMult           18      0.00%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::IntDiv          204      0.00%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatAdd       281285      1.61%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatCmp            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatCvt            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatMult            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatDiv            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatMisc            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatSqrt            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdAdd            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdAlu            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdCmp            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdCvt            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdMisc            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdMult            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdShift            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdDiv            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdSqrt            0      0.00%     82.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatAdd       281250      1.61%     84.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatMult       250000      1.43%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdAes            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdAesMix            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::MemRead      1053557      6.03%     91.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::MemWrite        31782      0.18%     92.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatMemRead       795172      4.55%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatMemWrite       593764      3.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::total     17471827                       # Number of instructions issued per FU type, per thread (Count)
system.cpu21.issueRate                       0.335339                       # Inst issue rate ((Count/Cycle))
system.cpu21.fuBusy                             25609                       # FU busy when requested (Count)
system.cpu21.fuBusyRate                      0.001466                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu21.intInstQueueReads               81628237                       # Number of integer instruction queue reads (Count)
system.cpu21.intInstQueueWrites              14787264                       # Number of integer instruction queue writes (Count)
system.cpu21.intInstQueueWakeupAccesses      14769143                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu21.fpInstQueueReads                 5426226                       # Number of floating instruction queue reads (Count)
system.cpu21.fpInstQueueWrites                2687826                       # Number of floating instruction queue writes (Count)
system.cpu21.fpInstQueueWakeupAccesses        2687584                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu21.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu21.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu21.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu21.intAluAccesses                  14772542                       # Number of integer alu accesses (Count)
system.cpu21.fpAluAccesses                    2724740                       # Number of floating point alu accesses (Count)
system.cpu21.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu21.numInsts                        17471584                       # Number of executed instructions (Count)
system.cpu21.numLoadInsts                     1848694                       # Number of load instructions executed (Count)
system.cpu21.numSquashedInsts                     243                       # Number of squashed instructions skipped in execute (Count)
system.cpu21.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu21.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu21.numRefs                          2474217                       # Number of memory reference insts executed (Count)
system.cpu21.numBranches                      2367001                       # Number of branches executed (Count)
system.cpu21.numStoreInsts                     625523                       # Number of stores executed (Count)
system.cpu21.numRate                         0.335335                       # Inst execution rate ((Count/Cycle))
system.cpu21.timesIdled                            77                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu21.idleCycles                         16828                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu21.quiesceCycles                    1406563                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu21.committedInsts                  10085906                       # Number of Instructions Simulated (Count)
system.cpu21.committedOps                    17445067                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu21.cpi                             5.165818                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu21.totalCpi                        5.165818                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu21.ipc                             0.193580                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu21.totalIpc                        0.193580                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu21.intRegfileReads                 16465001                       # Number of integer regfile reads (Count)
system.cpu21.intRegfileWrites                 8952070                       # Number of integer regfile writes (Count)
system.cpu21.fpRegfileReads                   3187542                       # Number of floating regfile reads (Count)
system.cpu21.fpRegfileWrites                  2093820                       # Number of floating regfile writes (Count)
system.cpu21.ccRegfileReads                  11833818                       # number of cc regfile reads (Count)
system.cpu21.ccRegfileWrites                  7362647                       # number of cc regfile writes (Count)
system.cpu21.miscRegfileReads                 7459190                       # number of misc regfile reads (Count)
system.cpu21.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu21.MemDepUnit__0.insertedLoads      1834775                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__0.insertedStores       625781                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__0.conflictingLoads        31843                       # Number of conflicting loads. (Count)
system.cpu21.MemDepUnit__0.conflictingStores        31502                       # Number of conflicting stores. (Count)
system.cpu21.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu21.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu21.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu21.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu21.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu21.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu21.branchPred.lookups               2368617                       # Number of BP lookups (Count)
system.cpu21.branchPred.condPredicted         2367624                       # Number of conditional branches predicted (Count)
system.cpu21.branchPred.condIncorrect             184                       # Number of conditional branches incorrect (Count)
system.cpu21.branchPred.BTBLookups            1315364                       # Number of BTB lookups (Count)
system.cpu21.branchPred.BTBHits               1315292                       # Number of BTB hits (Count)
system.cpu21.branchPred.BTBHitRatio          0.999945                       # BTB Hit Ratio (Ratio)
system.cpu21.branchPred.RASUsed                   203                       # Number of times the RAS was used to get a target. (Count)
system.cpu21.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu21.branchPred.indirectLookups           334                       # Number of indirect predictor lookups. (Count)
system.cpu21.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu21.branchPred.indirectMisses            298                       # Number of indirect misses. (Count)
system.cpu21.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu21.commit.commitSquashedInsts         13407                       # The number of squashed insts skipped by commit (Count)
system.cpu21.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu21.commit.branchMispredicts             142                       # The number of times a branch was mispredicted (Count)
system.cpu21.commit.numCommittedDist::samples     52083332                       # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::mean     0.334945                       # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::stdev     1.328031                       # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::0      48056258     92.27%     92.27% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::1        884458      1.70%     93.97% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::2        160508      0.31%     94.27% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::3        486405      0.93%     95.21% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::4        354007      0.68%     95.89% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::5        911227      1.75%     97.64% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::6         67413      0.13%     97.77% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::7        900711      1.73%     99.50% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::8        262345      0.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::total     52083332                       # Number of insts commited each cycle (Count)
system.cpu21.commit.instsCommitted           10085906                       # Number of instructions committed (Count)
system.cpu21.commit.opsCommitted             17445067                       # Number of ops (including micro ops) committed (Count)
system.cpu21.commit.memRefs                   2458594                       # Number of memory references committed (Count)
system.cpu21.commit.loads                     1833232                       # Number of loads committed (Count)
system.cpu21.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu21.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu21.commit.branches                  2365516                       # Number of branches committed (Count)
system.cpu21.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu21.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu21.commit.integer                  15081236                       # Number of committed integer instructions. (Count)
system.cpu21.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu21.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::IntAlu     14173707     81.25%     81.25% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::IntMult           18      0.00%     81.25% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::IntDiv          198      0.00%     81.25% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatAdd       281260      1.61%     82.86% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatCmp            0      0.00%     82.86% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatCvt            0      0.00%     82.86% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatMult            0      0.00%     82.86% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.86% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatDiv            0      0.00%     82.86% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatMisc            0      0.00%     82.86% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatSqrt            0      0.00%     82.86% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdAdd            0      0.00%     82.86% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.86% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdAlu            0      0.00%     82.86% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdCmp            0      0.00%     82.86% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdCvt            0      0.00%     82.86% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdMisc            0      0.00%     82.86% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdMult            0      0.00%     82.86% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.86% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdShift            0      0.00%     82.86% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.86% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdDiv            0      0.00%     82.86% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdSqrt            0      0.00%     82.86% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatAdd       281250      1.61%     84.47% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.47% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.47% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.47% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.47% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.47% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatMult       250000      1.43%     85.91% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdAes            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdAesMix            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::MemRead      1051964      6.03%     91.94% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::MemWrite        31604      0.18%     92.12% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatMemRead       781268      4.48%     96.60% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatMemWrite       593758      3.40%    100.00% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::total     17445067                       # Class of committed instruction (Count)
system.cpu21.commit.commitEligibleSamples       262345                       # number cycles where commit BW limit reached (Cycle)
system.cpu21.dcache.demandHits::cpu21.data      1886505                       # number of demand (read+write) hits (Count)
system.cpu21.dcache.demandHits::total         1886505                       # number of demand (read+write) hits (Count)
system.cpu21.dcache.overallHits::cpu21.data      1886505                       # number of overall hits (Count)
system.cpu21.dcache.overallHits::total        1886505                       # number of overall hits (Count)
system.cpu21.dcache.demandMisses::cpu21.data       573277                       # number of demand (read+write) misses (Count)
system.cpu21.dcache.demandMisses::total        573277                       # number of demand (read+write) misses (Count)
system.cpu21.dcache.overallMisses::cpu21.data       573277                       # number of overall misses (Count)
system.cpu21.dcache.overallMisses::total       573277                       # number of overall misses (Count)
system.cpu21.dcache.demandMissLatency::cpu21.data  43248711491                       # number of demand (read+write) miss ticks (Tick)
system.cpu21.dcache.demandMissLatency::total  43248711491                       # number of demand (read+write) miss ticks (Tick)
system.cpu21.dcache.overallMissLatency::cpu21.data  43248711491                       # number of overall miss ticks (Tick)
system.cpu21.dcache.overallMissLatency::total  43248711491                       # number of overall miss ticks (Tick)
system.cpu21.dcache.demandAccesses::cpu21.data      2459782                       # number of demand (read+write) accesses (Count)
system.cpu21.dcache.demandAccesses::total      2459782                       # number of demand (read+write) accesses (Count)
system.cpu21.dcache.overallAccesses::cpu21.data      2459782                       # number of overall (read+write) accesses (Count)
system.cpu21.dcache.overallAccesses::total      2459782                       # number of overall (read+write) accesses (Count)
system.cpu21.dcache.demandMissRate::cpu21.data     0.233060                       # miss rate for demand accesses (Ratio)
system.cpu21.dcache.demandMissRate::total     0.233060                       # miss rate for demand accesses (Ratio)
system.cpu21.dcache.overallMissRate::cpu21.data     0.233060                       # miss rate for overall accesses (Ratio)
system.cpu21.dcache.overallMissRate::total     0.233060                       # miss rate for overall accesses (Ratio)
system.cpu21.dcache.demandAvgMissLatency::cpu21.data 75441.211650                       # average overall miss latency in ticks ((Tick/Count))
system.cpu21.dcache.demandAvgMissLatency::total 75441.211650                       # average overall miss latency in ticks ((Tick/Count))
system.cpu21.dcache.overallAvgMissLatency::cpu21.data 75441.211650                       # average overall miss latency ((Tick/Count))
system.cpu21.dcache.overallAvgMissLatency::total 75441.211650                       # average overall miss latency ((Tick/Count))
system.cpu21.dcache.blockedCycles::no_mshrs      4017764                       # number of cycles access was blocked (Cycle)
system.cpu21.dcache.blockedCycles::no_targets         7510                       # number of cycles access was blocked (Cycle)
system.cpu21.dcache.blockedCauses::no_mshrs        32883                       # number of times access was blocked (Count)
system.cpu21.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu21.dcache.avgBlocked::no_mshrs   122.183621                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.dcache.avgBlocked::no_targets   278.148148                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.dcache.writebacks::writebacks        78044                       # number of writebacks (Count)
system.cpu21.dcache.writebacks::total           78044                       # number of writebacks (Count)
system.cpu21.dcache.demandMshrHits::cpu21.data       401040                       # number of demand (read+write) MSHR hits (Count)
system.cpu21.dcache.demandMshrHits::total       401040                       # number of demand (read+write) MSHR hits (Count)
system.cpu21.dcache.overallMshrHits::cpu21.data       401040                       # number of overall MSHR hits (Count)
system.cpu21.dcache.overallMshrHits::total       401040                       # number of overall MSHR hits (Count)
system.cpu21.dcache.demandMshrMisses::cpu21.data       172237                       # number of demand (read+write) MSHR misses (Count)
system.cpu21.dcache.demandMshrMisses::total       172237                       # number of demand (read+write) MSHR misses (Count)
system.cpu21.dcache.overallMshrMisses::cpu21.data       172237                       # number of overall MSHR misses (Count)
system.cpu21.dcache.overallMshrMisses::total       172237                       # number of overall MSHR misses (Count)
system.cpu21.dcache.demandMshrMissLatency::cpu21.data  27990792491                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu21.dcache.demandMshrMissLatency::total  27990792491                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu21.dcache.overallMshrMissLatency::cpu21.data  27990792491                       # number of overall MSHR miss ticks (Tick)
system.cpu21.dcache.overallMshrMissLatency::total  27990792491                       # number of overall MSHR miss ticks (Tick)
system.cpu21.dcache.demandMshrMissRate::cpu21.data     0.070021                       # mshr miss ratio for demand accesses (Ratio)
system.cpu21.dcache.demandMshrMissRate::total     0.070021                       # mshr miss ratio for demand accesses (Ratio)
system.cpu21.dcache.overallMshrMissRate::cpu21.data     0.070021                       # mshr miss ratio for overall accesses (Ratio)
system.cpu21.dcache.overallMshrMissRate::total     0.070021                       # mshr miss ratio for overall accesses (Ratio)
system.cpu21.dcache.demandAvgMshrMissLatency::cpu21.data 162513.237522                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.dcache.demandAvgMshrMissLatency::total 162513.237522                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.dcache.overallAvgMshrMissLatency::cpu21.data 162513.237522                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.dcache.overallAvgMshrMissLatency::total 162513.237522                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.dcache.replacements               171110                       # number of replacements (Count)
system.cpu21.dcache.LockedRMWReadReq.hits::cpu21.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu21.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu21.dcache.LockedRMWReadReq.misses::cpu21.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu21.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu21.dcache.LockedRMWReadReq.missLatency::cpu21.data      2344000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu21.dcache.LockedRMWReadReq.missLatency::total      2344000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu21.dcache.LockedRMWReadReq.accesses::cpu21.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu21.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu21.dcache.LockedRMWReadReq.missRate::cpu21.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu21.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu21.dcache.LockedRMWReadReq.avgMissLatency::cpu21.data 55809.523810                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu21.dcache.LockedRMWReadReq.avgMissLatency::total 55809.523810                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu21.dcache.LockedRMWReadReq.mshrMisses::cpu21.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu21.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu21.dcache.LockedRMWReadReq.mshrMissLatency::cpu21.data      4735250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu21.dcache.LockedRMWReadReq.mshrMissLatency::total      4735250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu21.dcache.LockedRMWReadReq.mshrMissRate::cpu21.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu21.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu21.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu21.data 112744.047619                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu21.dcache.LockedRMWReadReq.avgMshrMissLatency::total 112744.047619                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu21.dcache.LockedRMWWriteReq.hits::cpu21.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu21.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu21.dcache.LockedRMWWriteReq.accesses::cpu21.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu21.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu21.dcache.ReadReq.hits::cpu21.data      1335435                       # number of ReadReq hits (Count)
system.cpu21.dcache.ReadReq.hits::total       1335435                       # number of ReadReq hits (Count)
system.cpu21.dcache.ReadReq.misses::cpu21.data       499028                       # number of ReadReq misses (Count)
system.cpu21.dcache.ReadReq.misses::total       499028                       # number of ReadReq misses (Count)
system.cpu21.dcache.ReadReq.missLatency::cpu21.data  31620191250                       # number of ReadReq miss ticks (Tick)
system.cpu21.dcache.ReadReq.missLatency::total  31620191250                       # number of ReadReq miss ticks (Tick)
system.cpu21.dcache.ReadReq.accesses::cpu21.data      1834463                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu21.dcache.ReadReq.accesses::total      1834463                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu21.dcache.ReadReq.missRate::cpu21.data     0.272029                       # miss rate for ReadReq accesses (Ratio)
system.cpu21.dcache.ReadReq.missRate::total     0.272029                       # miss rate for ReadReq accesses (Ratio)
system.cpu21.dcache.ReadReq.avgMissLatency::cpu21.data 63363.561263                       # average ReadReq miss latency ((Tick/Count))
system.cpu21.dcache.ReadReq.avgMissLatency::total 63363.561263                       # average ReadReq miss latency ((Tick/Count))
system.cpu21.dcache.ReadReq.mshrHits::cpu21.data       401040                       # number of ReadReq MSHR hits (Count)
system.cpu21.dcache.ReadReq.mshrHits::total       401040                       # number of ReadReq MSHR hits (Count)
system.cpu21.dcache.ReadReq.mshrMisses::cpu21.data        97988                       # number of ReadReq MSHR misses (Count)
system.cpu21.dcache.ReadReq.mshrMisses::total        97988                       # number of ReadReq MSHR misses (Count)
system.cpu21.dcache.ReadReq.mshrMissLatency::cpu21.data  16399396750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu21.dcache.ReadReq.mshrMissLatency::total  16399396750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu21.dcache.ReadReq.mshrMissRate::cpu21.data     0.053415                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu21.dcache.ReadReq.mshrMissRate::total     0.053415                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu21.dcache.ReadReq.avgMshrMissLatency::cpu21.data 167361.276381                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu21.dcache.ReadReq.avgMshrMissLatency::total 167361.276381                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu21.dcache.WriteReq.hits::cpu21.data       551070                       # number of WriteReq hits (Count)
system.cpu21.dcache.WriteReq.hits::total       551070                       # number of WriteReq hits (Count)
system.cpu21.dcache.WriteReq.misses::cpu21.data        74249                       # number of WriteReq misses (Count)
system.cpu21.dcache.WriteReq.misses::total        74249                       # number of WriteReq misses (Count)
system.cpu21.dcache.WriteReq.missLatency::cpu21.data  11628520241                       # number of WriteReq miss ticks (Tick)
system.cpu21.dcache.WriteReq.missLatency::total  11628520241                       # number of WriteReq miss ticks (Tick)
system.cpu21.dcache.WriteReq.accesses::cpu21.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu21.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu21.dcache.WriteReq.missRate::cpu21.data     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu21.dcache.WriteReq.missRate::total     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu21.dcache.WriteReq.avgMissLatency::cpu21.data 156615.176514                       # average WriteReq miss latency ((Tick/Count))
system.cpu21.dcache.WriteReq.avgMissLatency::total 156615.176514                       # average WriteReq miss latency ((Tick/Count))
system.cpu21.dcache.WriteReq.mshrMisses::cpu21.data        74249                       # number of WriteReq MSHR misses (Count)
system.cpu21.dcache.WriteReq.mshrMisses::total        74249                       # number of WriteReq MSHR misses (Count)
system.cpu21.dcache.WriteReq.mshrMissLatency::cpu21.data  11591395741                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu21.dcache.WriteReq.mshrMissLatency::total  11591395741                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu21.dcache.WriteReq.mshrMissRate::cpu21.data     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu21.dcache.WriteReq.mshrMissRate::total     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu21.dcache.WriteReq.avgMshrMissLatency::cpu21.data 156115.176514                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu21.dcache.WriteReq.avgMshrMissLatency::total 156115.176514                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu21.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.dcache.tags.tagsInUse        1004.959355                       # Average ticks per tags in use ((Tick/Count))
system.cpu21.dcache.tags.totalRefs            2058829                       # Total number of references to valid blocks. (Count)
system.cpu21.dcache.tags.sampledRefs           172275                       # Sample count of references to valid blocks. (Count)
system.cpu21.dcache.tags.avgRefs            11.950829                       # Average number of references to valid blocks. ((Count/Count))
system.cpu21.dcache.tags.warmupTick         351727000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu21.dcache.tags.occupancies::cpu21.data  1004.959355                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu21.dcache.tags.avgOccs::cpu21.data     0.981406                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu21.dcache.tags.avgOccs::total      0.981406                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu21.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu21.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu21.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu21.dcache.tags.tagAccesses          5092011                       # Number of tag accesses (Count)
system.cpu21.dcache.tags.dataAccesses         5092011                       # Number of data accesses (Count)
system.cpu21.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.decode.idleCycles                 487376                       # Number of cycles decode is idle (Cycle)
system.cpu21.decode.blockedCycles            48731249                       # Number of cycles decode is blocked (Cycle)
system.cpu21.decode.runCycles                 2469634                       # Number of cycles decode is running (Cycle)
system.cpu21.decode.unblockCycles              396696                       # Number of cycles decode is unblocking (Cycle)
system.cpu21.decode.squashCycles                  168                       # Number of cycles decode is squashing (Cycle)
system.cpu21.decode.branchResolved            1315069                       # Number of times decode resolved a branch (Count)
system.cpu21.decode.branchMispred                  43                       # Number of times decode detected a branch misprediction (Count)
system.cpu21.decode.decodedInsts             17461429                       # Number of instructions handled by decode (Count)
system.cpu21.decode.squashedInsts                 239                       # Number of squashed instructions handled by decode (Count)
system.cpu21.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu21.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu21.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu21.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu21.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu21.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu21.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu21.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu21.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu21.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu21.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu21.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu21.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.fetch.icacheStallCycles           645205                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu21.fetch.insts                     10096679                       # Number of instructions fetch has processed (Count)
system.cpu21.fetch.branches                   2368617                       # Number of branches that fetch encountered (Count)
system.cpu21.fetch.predictedBranches          1315531                       # Number of branches that fetch has predicted taken (Count)
system.cpu21.fetch.cycles                    51439627                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu21.fetch.squashCycles                   420                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu21.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu21.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu21.fetch.cacheLines                  641941                       # Number of cache lines fetched (Count)
system.cpu21.fetch.icacheSquashes                  55                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu21.fetch.nisnDist::samples         52085123                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::mean            0.335325                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::stdev           1.458759                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::0               48921587     93.93%     93.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::1                 334211      0.64%     94.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::2                  77105      0.15%     94.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::3                 201455      0.39%     95.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::4                 934270      1.79%     96.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::5                  30764      0.06%     96.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::6                  47138      0.09%     97.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::7                 109828      0.21%     97.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::8                1428765      2.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::total           52085123                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.branchRate                0.045461                       # Number of branch fetches per cycle (Ratio)
system.cpu21.fetch.rate                      0.193787                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu21.icache.demandHits::cpu21.inst       641860                       # number of demand (read+write) hits (Count)
system.cpu21.icache.demandHits::total          641860                       # number of demand (read+write) hits (Count)
system.cpu21.icache.overallHits::cpu21.inst       641860                       # number of overall hits (Count)
system.cpu21.icache.overallHits::total         641860                       # number of overall hits (Count)
system.cpu21.icache.demandMisses::cpu21.inst           81                       # number of demand (read+write) misses (Count)
system.cpu21.icache.demandMisses::total            81                       # number of demand (read+write) misses (Count)
system.cpu21.icache.overallMisses::cpu21.inst           81                       # number of overall misses (Count)
system.cpu21.icache.overallMisses::total           81                       # number of overall misses (Count)
system.cpu21.icache.demandMissLatency::cpu21.inst      7960500                       # number of demand (read+write) miss ticks (Tick)
system.cpu21.icache.demandMissLatency::total      7960500                       # number of demand (read+write) miss ticks (Tick)
system.cpu21.icache.overallMissLatency::cpu21.inst      7960500                       # number of overall miss ticks (Tick)
system.cpu21.icache.overallMissLatency::total      7960500                       # number of overall miss ticks (Tick)
system.cpu21.icache.demandAccesses::cpu21.inst       641941                       # number of demand (read+write) accesses (Count)
system.cpu21.icache.demandAccesses::total       641941                       # number of demand (read+write) accesses (Count)
system.cpu21.icache.overallAccesses::cpu21.inst       641941                       # number of overall (read+write) accesses (Count)
system.cpu21.icache.overallAccesses::total       641941                       # number of overall (read+write) accesses (Count)
system.cpu21.icache.demandMissRate::cpu21.inst     0.000126                       # miss rate for demand accesses (Ratio)
system.cpu21.icache.demandMissRate::total     0.000126                       # miss rate for demand accesses (Ratio)
system.cpu21.icache.overallMissRate::cpu21.inst     0.000126                       # miss rate for overall accesses (Ratio)
system.cpu21.icache.overallMissRate::total     0.000126                       # miss rate for overall accesses (Ratio)
system.cpu21.icache.demandAvgMissLatency::cpu21.inst 98277.777778                       # average overall miss latency in ticks ((Tick/Count))
system.cpu21.icache.demandAvgMissLatency::total 98277.777778                       # average overall miss latency in ticks ((Tick/Count))
system.cpu21.icache.overallAvgMissLatency::cpu21.inst 98277.777778                       # average overall miss latency ((Tick/Count))
system.cpu21.icache.overallAvgMissLatency::total 98277.777778                       # average overall miss latency ((Tick/Count))
system.cpu21.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu21.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu21.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu21.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu21.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.icache.demandMshrHits::cpu21.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu21.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu21.icache.overallMshrHits::cpu21.inst           14                       # number of overall MSHR hits (Count)
system.cpu21.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu21.icache.demandMshrMisses::cpu21.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu21.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu21.icache.overallMshrMisses::cpu21.inst           67                       # number of overall MSHR misses (Count)
system.cpu21.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu21.icache.demandMshrMissLatency::cpu21.inst      6730500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu21.icache.demandMshrMissLatency::total      6730500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu21.icache.overallMshrMissLatency::cpu21.inst      6730500                       # number of overall MSHR miss ticks (Tick)
system.cpu21.icache.overallMshrMissLatency::total      6730500                       # number of overall MSHR miss ticks (Tick)
system.cpu21.icache.demandMshrMissRate::cpu21.inst     0.000104                       # mshr miss ratio for demand accesses (Ratio)
system.cpu21.icache.demandMshrMissRate::total     0.000104                       # mshr miss ratio for demand accesses (Ratio)
system.cpu21.icache.overallMshrMissRate::cpu21.inst     0.000104                       # mshr miss ratio for overall accesses (Ratio)
system.cpu21.icache.overallMshrMissRate::total     0.000104                       # mshr miss ratio for overall accesses (Ratio)
system.cpu21.icache.demandAvgMshrMissLatency::cpu21.inst 100455.223881                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.icache.demandAvgMshrMissLatency::total 100455.223881                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.icache.overallAvgMshrMissLatency::cpu21.inst 100455.223881                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.icache.overallAvgMshrMissLatency::total 100455.223881                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.icache.replacements                    0                       # number of replacements (Count)
system.cpu21.icache.ReadReq.hits::cpu21.inst       641860                       # number of ReadReq hits (Count)
system.cpu21.icache.ReadReq.hits::total        641860                       # number of ReadReq hits (Count)
system.cpu21.icache.ReadReq.misses::cpu21.inst           81                       # number of ReadReq misses (Count)
system.cpu21.icache.ReadReq.misses::total           81                       # number of ReadReq misses (Count)
system.cpu21.icache.ReadReq.missLatency::cpu21.inst      7960500                       # number of ReadReq miss ticks (Tick)
system.cpu21.icache.ReadReq.missLatency::total      7960500                       # number of ReadReq miss ticks (Tick)
system.cpu21.icache.ReadReq.accesses::cpu21.inst       641941                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu21.icache.ReadReq.accesses::total       641941                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu21.icache.ReadReq.missRate::cpu21.inst     0.000126                       # miss rate for ReadReq accesses (Ratio)
system.cpu21.icache.ReadReq.missRate::total     0.000126                       # miss rate for ReadReq accesses (Ratio)
system.cpu21.icache.ReadReq.avgMissLatency::cpu21.inst 98277.777778                       # average ReadReq miss latency ((Tick/Count))
system.cpu21.icache.ReadReq.avgMissLatency::total 98277.777778                       # average ReadReq miss latency ((Tick/Count))
system.cpu21.icache.ReadReq.mshrHits::cpu21.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu21.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu21.icache.ReadReq.mshrMisses::cpu21.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu21.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu21.icache.ReadReq.mshrMissLatency::cpu21.inst      6730500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu21.icache.ReadReq.mshrMissLatency::total      6730500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu21.icache.ReadReq.mshrMissRate::cpu21.inst     0.000104                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu21.icache.ReadReq.mshrMissRate::total     0.000104                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu21.icache.ReadReq.avgMshrMissLatency::cpu21.inst 100455.223881                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu21.icache.ReadReq.avgMshrMissLatency::total 100455.223881                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu21.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.icache.tags.tagsInUse          59.178969                       # Average ticks per tags in use ((Tick/Count))
system.cpu21.icache.tags.totalRefs             641927                       # Total number of references to valid blocks. (Count)
system.cpu21.icache.tags.sampledRefs               67                       # Sample count of references to valid blocks. (Count)
system.cpu21.icache.tags.avgRefs                 9581                       # Average number of references to valid blocks. ((Count/Count))
system.cpu21.icache.tags.warmupTick         351708000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu21.icache.tags.occupancies::cpu21.inst    59.178969                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu21.icache.tags.avgOccs::cpu21.inst     0.115584                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu21.icache.tags.avgOccs::total      0.115584                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu21.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu21.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu21.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu21.icache.tags.tagAccesses          1283949                       # Number of tag accesses (Count)
system.cpu21.icache.tags.dataAccesses         1283949                       # Number of data accesses (Count)
system.cpu21.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu21.iew.squashCycles                     168                       # Number of cycles IEW is squashing (Cycle)
system.cpu21.iew.blockCycles                   126957                       # Number of cycles IEW is blocking (Cycle)
system.cpu21.iew.unblockCycles                7450023                       # Number of cycles IEW is unblocking (Cycle)
system.cpu21.iew.dispatchedInsts             17460080                       # Number of instructions dispatched to IQ (Count)
system.cpu21.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu21.iew.dispLoadInsts                1834775                       # Number of dispatched load instructions (Count)
system.cpu21.iew.dispStoreInsts                625781                       # Number of dispatched store instructions (Count)
system.cpu21.iew.dispNonSpecInsts                  62                       # Number of dispatched non-speculative instructions (Count)
system.cpu21.iew.iqFullEvents                     637                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu21.iew.lsqFullEvents                7445601                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu21.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu21.iew.predictedTakenIncorrect          138                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu21.iew.predictedNotTakenIncorrect          122                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu21.iew.branchMispredicts                260                       # Number of branch mispredicts detected at execute (Count)
system.cpu21.iew.instsToCommit               17456819                       # Cumulative count of insts sent to commit (Count)
system.cpu21.iew.writebackCount              17456727                       # Cumulative count of insts written-back (Count)
system.cpu21.iew.producerInst                12795927                       # Number of instructions producing a value (Count)
system.cpu21.iew.consumerInst                17597124                       # Number of instructions consuming a value (Count)
system.cpu21.iew.wbRate                      0.335049                       # Insts written-back per cycle ((Count/Cycle))
system.cpu21.iew.wbFanout                    0.727160                       # Average fanout of values written-back ((Count/Count))
system.cpu21.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu21.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu21.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu21.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu21.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu21.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu21.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu21.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu21.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu21.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu21.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu21.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu21.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu21.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu21.lsq0.squashedLoads                  1543                       # Number of loads squashed (Count)
system.cpu21.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu21.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu21.lsq0.squashedStores                  419                       # Number of stores squashed (Count)
system.cpu21.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu21.lsq0.blockedByCache                11315                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu21.lsq0.loadToUse::samples          1833232                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::mean           72.677708                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::stdev         204.292704                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::0-9              1319723     71.99%     71.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::10-19               5846      0.32%     72.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::20-29              74953      4.09%     76.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::30-39              62999      3.44%     79.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::40-49              32505      1.77%     81.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::50-59              22541      1.23%     82.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::60-69              21558      1.18%     84.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::70-79              16548      0.90%     84.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::80-89              11826      0.65%     85.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::90-99              12537      0.68%     86.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::100-109            11830      0.65%     86.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::110-119             9316      0.51%     87.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::120-129             9296      0.51%     87.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::130-139             8894      0.49%     88.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::140-149             7225      0.39%     88.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::150-159             6201      0.34%     89.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::160-169             4429      0.24%     89.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::170-179             3035      0.17%     89.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::180-189             2683      0.15%     89.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::190-199             2488      0.14%     89.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::200-209             2057      0.11%     89.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::210-219             1797      0.10%     90.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::220-229             1634      0.09%     90.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::230-239             1518      0.08%     90.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::240-249             1253      0.07%     90.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::250-259             1235      0.07%     90.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::260-269             1558      0.08%     90.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::270-279             2385      0.13%     90.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::280-289             2844      0.16%     90.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::290-299             3193      0.17%     90.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::overflows         167325      9.13%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::max_value           4382                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::total            1833232                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.mmu.dtb.rdAccesses               1834562                       # TLB accesses on read requests (Count)
system.cpu21.mmu.dtb.wrAccesses                625523                       # TLB accesses on write requests (Count)
system.cpu21.mmu.dtb.rdMisses                    1696                       # TLB misses on read requests (Count)
system.cpu21.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu21.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu21.mmu.itb.wrAccesses                641953                       # TLB accesses on write requests (Count)
system.cpu21.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu21.mmu.itb.wrMisses                      25                       # TLB misses on write requests (Count)
system.cpu21.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu21.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu21.power_state.ticksClkGated::mean  10916695000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu21.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu21.power_state.ticksClkGated::min_value  10916695000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu21.power_state.ticksClkGated::max_value  10916695000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu21.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu21.power_state.pwrStateResidencyTicks::ON  13377128500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.power_state.pwrStateResidencyTicks::CLK_GATED  10916695000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.rename.squashCycles                  168                       # Number of cycles rename is squashing (Cycle)
system.cpu21.rename.idleCycles                 608555                       # Number of cycles rename is idle (Cycle)
system.cpu21.rename.blockCycles               9384353                       # Number of cycles rename is blocking (Cycle)
system.cpu21.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu21.rename.runCycles                 2726077                       # Number of cycles rename is running (Cycle)
system.cpu21.rename.unblockCycles            39365691                       # Number of cycles rename is unblocking (Cycle)
system.cpu21.rename.renamedInsts             17460742                       # Number of instructions processed by rename (Count)
system.cpu21.rename.ROBFullEvents               66737                       # Number of times rename has blocked due to ROB full (Count)
system.cpu21.rename.IQFullEvents               822265                       # Number of times rename has blocked due to IQ full (Count)
system.cpu21.rename.LQFullEvents                22519                       # Number of times rename has blocked due to LQ full (Count)
system.cpu21.rename.SQFullEvents             39159593                       # Number of times rename has blocked due to SQ full (Count)
system.cpu21.rename.renamedOperands          31825948                       # Number of destination operands rename has renamed (Count)
system.cpu21.rename.lookups                  58692043                       # Number of register rename lookups that rename has made (Count)
system.cpu21.rename.intLookups               16442373                       # Number of integer rename lookups (Count)
system.cpu21.rename.fpLookups                 3187675                       # Number of floating rename lookups (Count)
system.cpu21.rename.committedMaps            31799093                       # Number of HB maps that are committed (Count)
system.cpu21.rename.undoneMaps                  26846                       # Number of HB maps that are undone due to squashing (Count)
system.cpu21.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu21.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu21.rename.skidInsts                 1989977                       # count of insts added to the skid buffer (Count)
system.cpu21.rob.reads                       69279162                       # The number of ROB reads (Count)
system.cpu21.rob.writes                      34918766                       # The number of ROB writes (Count)
system.cpu21.thread_0.numInsts               10085906                       # Number of Instructions committed (Count)
system.cpu21.thread_0.numOps                 17445067                       # Number of Ops committed (Count)
system.cpu21.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu22.numCycles                       52096642                       # Number of cpu cycles simulated (Cycle)
system.cpu22.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu22.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu22.instsAdded                      17795682                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu22.nonSpecInstsAdded                    190                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu22.instsIssued                     17808531                       # Number of instructions issued (Count)
system.cpu22.squashedInstsIssued                   78                       # Number of squashed instructions issued (Count)
system.cpu22.squashedInstsExamined              15530                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu22.squashedOperandsExamined           16233                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu22.squashedNonSpecRemoved                61                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu22.numIssuedDist::samples          52076178                       # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::mean             0.341971                       # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::stdev            1.283184                       # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::0                47540912     91.29%     91.29% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::1                  906039      1.74%     93.03% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::2                  738048      1.42%     94.45% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::3                  454757      0.87%     95.32% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::4                  226793      0.44%     95.76% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::5                 1018176      1.96%     97.71% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::6                  281359      0.54%     98.25% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::7                  904833      1.74%     99.99% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::8                    5261      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::total            52076178                       # Number of insts issued each cycle (Count)
system.cpu22.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::IntAlu                  2146      8.20%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::IntMult                    0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::IntDiv                     0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatAdd                   0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatCmp                   0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatCvt                   0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatMult                  0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatMultAcc               0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatDiv                   0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatMisc                  0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatSqrt                  0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdAdd                    0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdAddAcc                 0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdAlu                    0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdCmp                    0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdCvt                    0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdMisc                   0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdMult                   0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdMultAcc                0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdShift                  0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdShiftAcc               0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdDiv                    0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdSqrt                   0      0.00%      8.20% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatAdd           11143     42.60%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatAlu               0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatCmp               0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatCvt               0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatDiv               0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatMisc              0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatMult              0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatMultAcc            0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatSqrt              0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdReduceAdd              0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdReduceAlu              0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdReduceCmp              0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdAes                    0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdAesMix                 0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdSha1Hash               0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdSha1Hash2              0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdSha256Hash             0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdSha256Hash2            0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdShaSigma2              0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdShaSigma3              0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdPredAlu                0      0.00%     50.80% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::MemRead                  155      0.59%     51.40% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::MemWrite                  33      0.13%     51.52% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatMemRead            2211      8.45%     59.97% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatMemWrite          10470     40.03%    100.00% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu22.statIssuedInstType_0::No_OpClass          155      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::IntAlu     14492161     81.38%     81.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::IntMult           18      0.00%     81.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::IntDiv          204      0.00%     81.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatAdd       281303      1.58%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatCmp            0      0.00%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatCvt            0      0.00%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatMult            0      0.00%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatDiv            0      0.00%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatMisc            0      0.00%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatSqrt            0      0.00%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdAdd            0      0.00%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdAlu            0      0.00%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdCmp            0      0.00%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdCvt            0      0.00%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdMisc            0      0.00%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdMult            0      0.00%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdShift            0      0.00%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdDiv            0      0.00%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdSqrt            0      0.00%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatAdd       281250      1.58%     84.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatMult       250000      1.40%     85.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdAes            0      0.00%     85.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdAesMix            0      0.00%     85.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::MemRead      1081461      6.07%     92.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::MemWrite        31785      0.18%     92.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatMemRead       796430      4.47%     96.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatMemWrite       593764      3.33%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::total     17808531                       # Number of instructions issued per FU type, per thread (Count)
system.cpu22.issueRate                       0.341836                       # Inst issue rate ((Count/Cycle))
system.cpu22.fuBusy                             26158                       # FU busy when requested (Count)
system.cpu22.fuBusyRate                      0.001469                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu22.intInstQueueReads               82290103                       # Number of integer instruction queue reads (Count)
system.cpu22.intInstQueueWrites              15123225                       # Number of integer instruction queue writes (Count)
system.cpu22.intInstQueueWakeupAccesses      15104568                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu22.fpInstQueueReads                 5429373                       # Number of floating instruction queue reads (Count)
system.cpu22.fpInstQueueWrites                2688180                       # Number of floating instruction queue writes (Count)
system.cpu22.fpInstQueueWakeupAccesses        2687607                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu22.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu22.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu22.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu22.intAluAccesses                  15107935                       # Number of integer alu accesses (Count)
system.cpu22.fpAluAccesses                    2726599                       # Number of floating point alu accesses (Count)
system.cpu22.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu22.numInsts                        17808245                       # Number of executed instructions (Count)
system.cpu22.numLoadInsts                     1877850                       # Number of load instructions executed (Count)
system.cpu22.numSquashedInsts                     286                       # Number of squashed instructions skipped in execute (Count)
system.cpu22.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu22.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu22.numRefs                          2503375                       # Number of memory reference insts executed (Count)
system.cpu22.numBranches                      2422890                       # Number of branches executed (Count)
system.cpu22.numStoreInsts                     625525                       # Number of stores executed (Count)
system.cpu22.numRate                         0.341831                       # Inst execution rate ((Count/Cycle))
system.cpu22.timesIdled                            78                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu22.idleCycles                         20464                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu22.quiesceCycles                    1413475                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu22.committedInsts                  10281444                       # Number of Instructions Simulated (Count)
system.cpu22.committedOps                    17780275                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu22.cpi                             5.067055                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu22.totalCpi                        5.067055                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu22.ipc                             0.197353                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu22.totalIpc                        0.197353                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu22.intRegfileReads                 16774881                       # Number of integer regfile reads (Count)
system.cpu22.intRegfileWrites                 9147780                       # Number of integer regfile writes (Count)
system.cpu22.fpRegfileReads                   3187561                       # Number of floating regfile reads (Count)
system.cpu22.fpRegfileWrites                  2093844                       # Number of floating regfile writes (Count)
system.cpu22.ccRegfileReads                  12113237                       # number of cc regfile reads (Count)
system.cpu22.ccRegfileWrites                  7530305                       # number of cc regfile writes (Count)
system.cpu22.miscRegfileReads                 7600160                       # number of misc regfile reads (Count)
system.cpu22.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu22.MemDepUnit__0.insertedLoads      1862819                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__0.insertedStores       625832                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__0.conflictingLoads        31852                       # Number of conflicting loads. (Count)
system.cpu22.MemDepUnit__0.conflictingStores        31512                       # Number of conflicting stores. (Count)
system.cpu22.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu22.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu22.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu22.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu22.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu22.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu22.branchPred.lookups               2424564                       # Number of BP lookups (Count)
system.cpu22.branchPred.condPredicted         2423561                       # Number of conditional branches predicted (Count)
system.cpu22.branchPred.condIncorrect             189                       # Number of conditional branches incorrect (Count)
system.cpu22.branchPred.BTBLookups            1343350                       # Number of BTB lookups (Count)
system.cpu22.branchPred.BTBHits               1343280                       # Number of BTB hits (Count)
system.cpu22.branchPred.BTBHitRatio          0.999948                       # BTB Hit Ratio (Ratio)
system.cpu22.branchPred.RASUsed                   205                       # Number of times the RAS was used to get a target. (Count)
system.cpu22.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu22.branchPred.indirectLookups           333                       # Number of indirect predictor lookups. (Count)
system.cpu22.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu22.branchPred.indirectMisses            297                       # Number of indirect misses. (Count)
system.cpu22.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu22.commit.commitSquashedInsts         13825                       # The number of squashed insts skipped by commit (Count)
system.cpu22.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu22.commit.branchMispredicts             147                       # The number of times a branch was mispredicted (Count)
system.cpu22.commit.numCommittedDist::samples     52074326                       # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::mean     0.341440                       # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::stdev     1.332800                       # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::0      47895568     91.98%     91.98% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::1        945888      1.82%     93.79% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::2        166415      0.32%     94.11% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::3        549714      1.06%     95.17% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::4        382619      0.73%     95.90% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::5        907401      1.74%     97.64% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::6         64921      0.12%     97.77% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::7        898992      1.73%     99.50% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::8        262808      0.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::total     52074326                       # Number of insts commited each cycle (Count)
system.cpu22.commit.instsCommitted           10281444                       # Number of instructions committed (Count)
system.cpu22.commit.opsCommitted             17780275                       # Number of ops (including micro ops) committed (Count)
system.cpu22.commit.memRefs                   2486528                       # Number of memory references committed (Count)
system.cpu22.commit.loads                     1861166                       # Number of loads committed (Count)
system.cpu22.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu22.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu22.commit.branches                  2421384                       # Number of branches committed (Count)
system.cpu22.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu22.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu22.commit.integer                  15388510                       # Number of committed integer instructions. (Count)
system.cpu22.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu22.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::IntAlu     14480981     81.44%     81.44% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::IntMult           18      0.00%     81.44% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::IntDiv          198      0.00%     81.45% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatAdd       281260      1.58%     83.03% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatCmp            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatCvt            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatMult            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatDiv            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatMisc            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatSqrt            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdAdd            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdAlu            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdCmp            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdCvt            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdMisc            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdMult            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdShift            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdDiv            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdSqrt            0      0.00%     83.03% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatAdd       281250      1.58%     84.61% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.61% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.61% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.61% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.61% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.61% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatMult       250000      1.41%     86.02% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdAes            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdAesMix            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.02% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::MemRead      1079898      6.07%     92.09% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::MemWrite        31604      0.18%     92.27% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatMemRead       781268      4.39%     96.66% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatMemWrite       593758      3.34%    100.00% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::total     17780275                       # Class of committed instruction (Count)
system.cpu22.commit.commitEligibleSamples       262808                       # number cycles where commit BW limit reached (Cycle)
system.cpu22.dcache.demandHits::cpu22.data      1913985                       # number of demand (read+write) hits (Count)
system.cpu22.dcache.demandHits::total         1913985                       # number of demand (read+write) hits (Count)
system.cpu22.dcache.overallHits::cpu22.data      1913985                       # number of overall hits (Count)
system.cpu22.dcache.overallHits::total        1913985                       # number of overall hits (Count)
system.cpu22.dcache.demandMisses::cpu22.data       573793                       # number of demand (read+write) misses (Count)
system.cpu22.dcache.demandMisses::total        573793                       # number of demand (read+write) misses (Count)
system.cpu22.dcache.overallMisses::cpu22.data       573793                       # number of overall misses (Count)
system.cpu22.dcache.overallMisses::total       573793                       # number of overall misses (Count)
system.cpu22.dcache.demandMissLatency::cpu22.data  43206260248                       # number of demand (read+write) miss ticks (Tick)
system.cpu22.dcache.demandMissLatency::total  43206260248                       # number of demand (read+write) miss ticks (Tick)
system.cpu22.dcache.overallMissLatency::cpu22.data  43206260248                       # number of overall miss ticks (Tick)
system.cpu22.dcache.overallMissLatency::total  43206260248                       # number of overall miss ticks (Tick)
system.cpu22.dcache.demandAccesses::cpu22.data      2487778                       # number of demand (read+write) accesses (Count)
system.cpu22.dcache.demandAccesses::total      2487778                       # number of demand (read+write) accesses (Count)
system.cpu22.dcache.overallAccesses::cpu22.data      2487778                       # number of overall (read+write) accesses (Count)
system.cpu22.dcache.overallAccesses::total      2487778                       # number of overall (read+write) accesses (Count)
system.cpu22.dcache.demandMissRate::cpu22.data     0.230645                       # miss rate for demand accesses (Ratio)
system.cpu22.dcache.demandMissRate::total     0.230645                       # miss rate for demand accesses (Ratio)
system.cpu22.dcache.overallMissRate::cpu22.data     0.230645                       # miss rate for overall accesses (Ratio)
system.cpu22.dcache.overallMissRate::total     0.230645                       # miss rate for overall accesses (Ratio)
system.cpu22.dcache.demandAvgMissLatency::cpu22.data 75299.385402                       # average overall miss latency in ticks ((Tick/Count))
system.cpu22.dcache.demandAvgMissLatency::total 75299.385402                       # average overall miss latency in ticks ((Tick/Count))
system.cpu22.dcache.overallAvgMissLatency::cpu22.data 75299.385402                       # average overall miss latency ((Tick/Count))
system.cpu22.dcache.overallAvgMissLatency::total 75299.385402                       # average overall miss latency ((Tick/Count))
system.cpu22.dcache.blockedCycles::no_mshrs      3936346                       # number of cycles access was blocked (Cycle)
system.cpu22.dcache.blockedCycles::no_targets         8142                       # number of cycles access was blocked (Cycle)
system.cpu22.dcache.blockedCauses::no_mshrs        32555                       # number of times access was blocked (Count)
system.cpu22.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu22.dcache.avgBlocked::no_mshrs   120.913715                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.dcache.avgBlocked::no_targets   301.555556                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.dcache.writebacks::writebacks        78041                       # number of writebacks (Count)
system.cpu22.dcache.writebacks::total           78041                       # number of writebacks (Count)
system.cpu22.dcache.demandMshrHits::cpu22.data       401578                       # number of demand (read+write) MSHR hits (Count)
system.cpu22.dcache.demandMshrHits::total       401578                       # number of demand (read+write) MSHR hits (Count)
system.cpu22.dcache.overallMshrHits::cpu22.data       401578                       # number of overall MSHR hits (Count)
system.cpu22.dcache.overallMshrHits::total       401578                       # number of overall MSHR hits (Count)
system.cpu22.dcache.demandMshrMisses::cpu22.data       172215                       # number of demand (read+write) MSHR misses (Count)
system.cpu22.dcache.demandMshrMisses::total       172215                       # number of demand (read+write) MSHR misses (Count)
system.cpu22.dcache.overallMshrMisses::cpu22.data       172215                       # number of overall MSHR misses (Count)
system.cpu22.dcache.overallMshrMisses::total       172215                       # number of overall MSHR misses (Count)
system.cpu22.dcache.demandMshrMissLatency::cpu22.data  27861832248                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu22.dcache.demandMshrMissLatency::total  27861832248                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu22.dcache.overallMshrMissLatency::cpu22.data  27861832248                       # number of overall MSHR miss ticks (Tick)
system.cpu22.dcache.overallMshrMissLatency::total  27861832248                       # number of overall MSHR miss ticks (Tick)
system.cpu22.dcache.demandMshrMissRate::cpu22.data     0.069224                       # mshr miss ratio for demand accesses (Ratio)
system.cpu22.dcache.demandMshrMissRate::total     0.069224                       # mshr miss ratio for demand accesses (Ratio)
system.cpu22.dcache.overallMshrMissRate::cpu22.data     0.069224                       # mshr miss ratio for overall accesses (Ratio)
system.cpu22.dcache.overallMshrMissRate::total     0.069224                       # mshr miss ratio for overall accesses (Ratio)
system.cpu22.dcache.demandAvgMshrMissLatency::cpu22.data 161785.165334                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.dcache.demandAvgMshrMissLatency::total 161785.165334                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.dcache.overallAvgMshrMissLatency::cpu22.data 161785.165334                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.dcache.overallAvgMshrMissLatency::total 161785.165334                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.dcache.replacements               171086                       # number of replacements (Count)
system.cpu22.dcache.LockedRMWReadReq.hits::cpu22.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu22.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu22.dcache.LockedRMWReadReq.misses::cpu22.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu22.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu22.dcache.LockedRMWReadReq.missLatency::cpu22.data      2278250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu22.dcache.LockedRMWReadReq.missLatency::total      2278250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu22.dcache.LockedRMWReadReq.accesses::cpu22.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu22.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu22.dcache.LockedRMWReadReq.missRate::cpu22.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu22.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu22.dcache.LockedRMWReadReq.avgMissLatency::cpu22.data 54244.047619                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu22.dcache.LockedRMWReadReq.avgMissLatency::total 54244.047619                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu22.dcache.LockedRMWReadReq.mshrMisses::cpu22.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu22.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu22.dcache.LockedRMWReadReq.mshrMissLatency::cpu22.data      4609750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu22.dcache.LockedRMWReadReq.mshrMissLatency::total      4609750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu22.dcache.LockedRMWReadReq.mshrMissRate::cpu22.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu22.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu22.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu22.data 109755.952381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu22.dcache.LockedRMWReadReq.avgMshrMissLatency::total 109755.952381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu22.dcache.LockedRMWWriteReq.hits::cpu22.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu22.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu22.dcache.LockedRMWWriteReq.accesses::cpu22.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu22.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu22.dcache.ReadReq.hits::cpu22.data      1362914                       # number of ReadReq hits (Count)
system.cpu22.dcache.ReadReq.hits::total       1362914                       # number of ReadReq hits (Count)
system.cpu22.dcache.ReadReq.misses::cpu22.data       499545                       # number of ReadReq misses (Count)
system.cpu22.dcache.ReadReq.misses::total       499545                       # number of ReadReq misses (Count)
system.cpu22.dcache.ReadReq.missLatency::cpu22.data  31630749000                       # number of ReadReq miss ticks (Tick)
system.cpu22.dcache.ReadReq.missLatency::total  31630749000                       # number of ReadReq miss ticks (Tick)
system.cpu22.dcache.ReadReq.accesses::cpu22.data      1862459                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu22.dcache.ReadReq.accesses::total      1862459                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu22.dcache.ReadReq.missRate::cpu22.data     0.268218                       # miss rate for ReadReq accesses (Ratio)
system.cpu22.dcache.ReadReq.missRate::total     0.268218                       # miss rate for ReadReq accesses (Ratio)
system.cpu22.dcache.ReadReq.avgMissLatency::cpu22.data 63319.118398                       # average ReadReq miss latency ((Tick/Count))
system.cpu22.dcache.ReadReq.avgMissLatency::total 63319.118398                       # average ReadReq miss latency ((Tick/Count))
system.cpu22.dcache.ReadReq.mshrHits::cpu22.data       401578                       # number of ReadReq MSHR hits (Count)
system.cpu22.dcache.ReadReq.mshrHits::total       401578                       # number of ReadReq MSHR hits (Count)
system.cpu22.dcache.ReadReq.mshrMisses::cpu22.data        97967                       # number of ReadReq MSHR misses (Count)
system.cpu22.dcache.ReadReq.mshrMisses::total        97967                       # number of ReadReq MSHR misses (Count)
system.cpu22.dcache.ReadReq.mshrMissLatency::cpu22.data  16323445000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu22.dcache.ReadReq.mshrMissLatency::total  16323445000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu22.dcache.ReadReq.mshrMissRate::cpu22.data     0.052601                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu22.dcache.ReadReq.mshrMissRate::total     0.052601                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu22.dcache.ReadReq.avgMshrMissLatency::cpu22.data 166621.872671                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu22.dcache.ReadReq.avgMshrMissLatency::total 166621.872671                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu22.dcache.WriteReq.hits::cpu22.data       551071                       # number of WriteReq hits (Count)
system.cpu22.dcache.WriteReq.hits::total       551071                       # number of WriteReq hits (Count)
system.cpu22.dcache.WriteReq.misses::cpu22.data        74248                       # number of WriteReq misses (Count)
system.cpu22.dcache.WriteReq.misses::total        74248                       # number of WriteReq misses (Count)
system.cpu22.dcache.WriteReq.missLatency::cpu22.data  11575511248                       # number of WriteReq miss ticks (Tick)
system.cpu22.dcache.WriteReq.missLatency::total  11575511248                       # number of WriteReq miss ticks (Tick)
system.cpu22.dcache.WriteReq.accesses::cpu22.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu22.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu22.dcache.WriteReq.missRate::cpu22.data     0.118736                       # miss rate for WriteReq accesses (Ratio)
system.cpu22.dcache.WriteReq.missRate::total     0.118736                       # miss rate for WriteReq accesses (Ratio)
system.cpu22.dcache.WriteReq.avgMissLatency::cpu22.data 155903.340804                       # average WriteReq miss latency ((Tick/Count))
system.cpu22.dcache.WriteReq.avgMissLatency::total 155903.340804                       # average WriteReq miss latency ((Tick/Count))
system.cpu22.dcache.WriteReq.mshrMisses::cpu22.data        74248                       # number of WriteReq MSHR misses (Count)
system.cpu22.dcache.WriteReq.mshrMisses::total        74248                       # number of WriteReq MSHR misses (Count)
system.cpu22.dcache.WriteReq.mshrMissLatency::cpu22.data  11538387248                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu22.dcache.WriteReq.mshrMissLatency::total  11538387248                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu22.dcache.WriteReq.mshrMissRate::cpu22.data     0.118736                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu22.dcache.WriteReq.mshrMissRate::total     0.118736                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu22.dcache.WriteReq.avgMshrMissLatency::cpu22.data 155403.340804                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu22.dcache.WriteReq.avgMshrMissLatency::total 155403.340804                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu22.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.dcache.tags.tagsInUse        1004.526584                       # Average ticks per tags in use ((Tick/Count))
system.cpu22.dcache.tags.totalRefs            2086286                       # Total number of references to valid blocks. (Count)
system.cpu22.dcache.tags.sampledRefs           172254                       # Sample count of references to valid blocks. (Count)
system.cpu22.dcache.tags.avgRefs            12.111684                       # Average number of references to valid blocks. ((Count/Count))
system.cpu22.dcache.tags.warmupTick         353455000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu22.dcache.tags.occupancies::cpu22.data  1004.526584                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu22.dcache.tags.avgOccs::cpu22.data     0.980983                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu22.dcache.tags.avgOccs::total      0.980983                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu22.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu22.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu22.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu22.dcache.tags.tagAccesses          5147982                       # Number of tag accesses (Count)
system.cpu22.dcache.tags.dataAccesses         5147982                       # Number of data accesses (Count)
system.cpu22.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.decode.idleCycles                 547086                       # Number of cycles decode is idle (Cycle)
system.cpu22.decode.blockedCycles            48574625                       # Number of cycles decode is blocked (Cycle)
system.cpu22.decode.runCycles                 2567104                       # Number of cycles decode is running (Cycle)
system.cpu22.decode.unblockCycles              387190                       # Number of cycles decode is unblocking (Cycle)
system.cpu22.decode.squashCycles                  173                       # Number of cycles decode is squashing (Cycle)
system.cpu22.decode.branchResolved            1343038                       # Number of times decode resolved a branch (Count)
system.cpu22.decode.branchMispred                  43                       # Number of times decode detected a branch misprediction (Count)
system.cpu22.decode.decodedInsts             17797319                       # Number of instructions handled by decode (Count)
system.cpu22.decode.squashedInsts                 239                       # Number of squashed instructions handled by decode (Count)
system.cpu22.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu22.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu22.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu22.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu22.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu22.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu22.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu22.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu22.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu22.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu22.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu22.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu22.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.fetch.icacheStallCycles           709110                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu22.fetch.insts                     10292587                       # Number of instructions fetch has processed (Count)
system.cpu22.fetch.branches                   2424564                       # Number of branches that fetch encountered (Count)
system.cpu22.fetch.predictedBranches          1343521                       # Number of branches that fetch has predicted taken (Count)
system.cpu22.fetch.cycles                    51366772                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu22.fetch.squashCycles                   430                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu22.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu22.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu22.fetch.cacheLines                  705838                       # Number of cache lines fetched (Count)
system.cpu22.fetch.icacheSquashes                  58                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu22.fetch.nisnDist::samples         52076178                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::mean            0.341832                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::stdev           1.470956                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::0               48822724     93.75%     93.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::1                 369890      0.71%     94.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::2                  75154      0.14%     94.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::3                 235987      0.45%     95.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::4                 928336      1.78%     96.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::5                  32699      0.06%     96.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::6                  45507      0.09%     96.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::7                 103805      0.20%     97.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::8                1462076      2.81%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::total           52076178                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.branchRate                0.046540                       # Number of branch fetches per cycle (Ratio)
system.cpu22.fetch.rate                      0.197567                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu22.icache.demandHits::cpu22.inst       705756                       # number of demand (read+write) hits (Count)
system.cpu22.icache.demandHits::total          705756                       # number of demand (read+write) hits (Count)
system.cpu22.icache.overallHits::cpu22.inst       705756                       # number of overall hits (Count)
system.cpu22.icache.overallHits::total         705756                       # number of overall hits (Count)
system.cpu22.icache.demandMisses::cpu22.inst           82                       # number of demand (read+write) misses (Count)
system.cpu22.icache.demandMisses::total            82                       # number of demand (read+write) misses (Count)
system.cpu22.icache.overallMisses::cpu22.inst           82                       # number of overall misses (Count)
system.cpu22.icache.overallMisses::total           82                       # number of overall misses (Count)
system.cpu22.icache.demandMissLatency::cpu22.inst      8975250                       # number of demand (read+write) miss ticks (Tick)
system.cpu22.icache.demandMissLatency::total      8975250                       # number of demand (read+write) miss ticks (Tick)
system.cpu22.icache.overallMissLatency::cpu22.inst      8975250                       # number of overall miss ticks (Tick)
system.cpu22.icache.overallMissLatency::total      8975250                       # number of overall miss ticks (Tick)
system.cpu22.icache.demandAccesses::cpu22.inst       705838                       # number of demand (read+write) accesses (Count)
system.cpu22.icache.demandAccesses::total       705838                       # number of demand (read+write) accesses (Count)
system.cpu22.icache.overallAccesses::cpu22.inst       705838                       # number of overall (read+write) accesses (Count)
system.cpu22.icache.overallAccesses::total       705838                       # number of overall (read+write) accesses (Count)
system.cpu22.icache.demandMissRate::cpu22.inst     0.000116                       # miss rate for demand accesses (Ratio)
system.cpu22.icache.demandMissRate::total     0.000116                       # miss rate for demand accesses (Ratio)
system.cpu22.icache.overallMissRate::cpu22.inst     0.000116                       # miss rate for overall accesses (Ratio)
system.cpu22.icache.overallMissRate::total     0.000116                       # miss rate for overall accesses (Ratio)
system.cpu22.icache.demandAvgMissLatency::cpu22.inst 109454.268293                       # average overall miss latency in ticks ((Tick/Count))
system.cpu22.icache.demandAvgMissLatency::total 109454.268293                       # average overall miss latency in ticks ((Tick/Count))
system.cpu22.icache.overallAvgMissLatency::cpu22.inst 109454.268293                       # average overall miss latency ((Tick/Count))
system.cpu22.icache.overallAvgMissLatency::total 109454.268293                       # average overall miss latency ((Tick/Count))
system.cpu22.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu22.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu22.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu22.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu22.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.icache.demandMshrHits::cpu22.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu22.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu22.icache.overallMshrHits::cpu22.inst           15                       # number of overall MSHR hits (Count)
system.cpu22.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu22.icache.demandMshrMisses::cpu22.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu22.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu22.icache.overallMshrMisses::cpu22.inst           67                       # number of overall MSHR misses (Count)
system.cpu22.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu22.icache.demandMshrMissLatency::cpu22.inst      7702250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu22.icache.demandMshrMissLatency::total      7702250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu22.icache.overallMshrMissLatency::cpu22.inst      7702250                       # number of overall MSHR miss ticks (Tick)
system.cpu22.icache.overallMshrMissLatency::total      7702250                       # number of overall MSHR miss ticks (Tick)
system.cpu22.icache.demandMshrMissRate::cpu22.inst     0.000095                       # mshr miss ratio for demand accesses (Ratio)
system.cpu22.icache.demandMshrMissRate::total     0.000095                       # mshr miss ratio for demand accesses (Ratio)
system.cpu22.icache.overallMshrMissRate::cpu22.inst     0.000095                       # mshr miss ratio for overall accesses (Ratio)
system.cpu22.icache.overallMshrMissRate::total     0.000095                       # mshr miss ratio for overall accesses (Ratio)
system.cpu22.icache.demandAvgMshrMissLatency::cpu22.inst 114958.955224                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.icache.demandAvgMshrMissLatency::total 114958.955224                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.icache.overallAvgMshrMissLatency::cpu22.inst 114958.955224                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.icache.overallAvgMshrMissLatency::total 114958.955224                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.icache.replacements                    0                       # number of replacements (Count)
system.cpu22.icache.ReadReq.hits::cpu22.inst       705756                       # number of ReadReq hits (Count)
system.cpu22.icache.ReadReq.hits::total        705756                       # number of ReadReq hits (Count)
system.cpu22.icache.ReadReq.misses::cpu22.inst           82                       # number of ReadReq misses (Count)
system.cpu22.icache.ReadReq.misses::total           82                       # number of ReadReq misses (Count)
system.cpu22.icache.ReadReq.missLatency::cpu22.inst      8975250                       # number of ReadReq miss ticks (Tick)
system.cpu22.icache.ReadReq.missLatency::total      8975250                       # number of ReadReq miss ticks (Tick)
system.cpu22.icache.ReadReq.accesses::cpu22.inst       705838                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu22.icache.ReadReq.accesses::total       705838                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu22.icache.ReadReq.missRate::cpu22.inst     0.000116                       # miss rate for ReadReq accesses (Ratio)
system.cpu22.icache.ReadReq.missRate::total     0.000116                       # miss rate for ReadReq accesses (Ratio)
system.cpu22.icache.ReadReq.avgMissLatency::cpu22.inst 109454.268293                       # average ReadReq miss latency ((Tick/Count))
system.cpu22.icache.ReadReq.avgMissLatency::total 109454.268293                       # average ReadReq miss latency ((Tick/Count))
system.cpu22.icache.ReadReq.mshrHits::cpu22.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu22.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu22.icache.ReadReq.mshrMisses::cpu22.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu22.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu22.icache.ReadReq.mshrMissLatency::cpu22.inst      7702250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu22.icache.ReadReq.mshrMissLatency::total      7702250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu22.icache.ReadReq.mshrMissRate::cpu22.inst     0.000095                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu22.icache.ReadReq.mshrMissRate::total     0.000095                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu22.icache.ReadReq.avgMshrMissLatency::cpu22.inst 114958.955224                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu22.icache.ReadReq.avgMshrMissLatency::total 114958.955224                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu22.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.icache.tags.tagsInUse          59.616316                       # Average ticks per tags in use ((Tick/Count))
system.cpu22.icache.tags.totalRefs             705823                       # Total number of references to valid blocks. (Count)
system.cpu22.icache.tags.sampledRefs               67                       # Sample count of references to valid blocks. (Count)
system.cpu22.icache.tags.avgRefs         10534.671642                       # Average number of references to valid blocks. ((Count/Count))
system.cpu22.icache.tags.warmupTick         353436000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu22.icache.tags.occupancies::cpu22.inst    59.616316                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu22.icache.tags.avgOccs::cpu22.inst     0.116438                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu22.icache.tags.avgOccs::total      0.116438                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu22.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu22.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu22.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu22.icache.tags.tagAccesses          1411743                       # Number of tag accesses (Count)
system.cpu22.icache.tags.dataAccesses         1411743                       # Number of data accesses (Count)
system.cpu22.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu22.iew.squashCycles                     173                       # Number of cycles IEW is squashing (Cycle)
system.cpu22.iew.blockCycles                   139777                       # Number of cycles IEW is blocking (Cycle)
system.cpu22.iew.unblockCycles                5810534                       # Number of cycles IEW is unblocking (Cycle)
system.cpu22.iew.dispatchedInsts             17795872                       # Number of instructions dispatched to IQ (Count)
system.cpu22.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu22.iew.dispLoadInsts                1862819                       # Number of dispatched load instructions (Count)
system.cpu22.iew.dispStoreInsts                625832                       # Number of dispatched store instructions (Count)
system.cpu22.iew.dispNonSpecInsts                  64                       # Number of dispatched non-speculative instructions (Count)
system.cpu22.iew.iqFullEvents                     664                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu22.iew.lsqFullEvents                5806374                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu22.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu22.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu22.iew.predictedNotTakenIncorrect          124                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu22.iew.branchMispredicts                266                       # Number of branch mispredicts detected at execute (Count)
system.cpu22.iew.instsToCommit               17792272                       # Cumulative count of insts sent to commit (Count)
system.cpu22.iew.writebackCount              17792175                       # Cumulative count of insts written-back (Count)
system.cpu22.iew.producerInst                13043357                       # Number of instructions producing a value (Count)
system.cpu22.iew.consumerInst                17889908                       # Number of instructions consuming a value (Count)
system.cpu22.iew.wbRate                      0.341522                       # Insts written-back per cycle ((Count/Cycle))
system.cpu22.iew.wbFanout                    0.729090                       # Average fanout of values written-back ((Count/Count))
system.cpu22.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu22.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu22.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu22.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu22.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu22.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu22.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu22.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu22.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu22.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu22.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu22.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu22.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu22.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu22.lsq0.squashedLoads                  1645                       # Number of loads squashed (Count)
system.cpu22.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu22.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu22.lsq0.squashedStores                  470                       # Number of stores squashed (Count)
system.cpu22.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu22.lsq0.blockedByCache                11176                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu22.lsq0.loadToUse::samples          1861166                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::mean           71.900693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::stdev         205.230531                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::0-9              1347045     72.38%     72.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::10-19               5915      0.32%     72.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::20-29              75915      4.08%     76.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::30-39              63406      3.41%     80.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::40-49              32201      1.73%     81.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::50-59              23030      1.24%     83.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::60-69              21584      1.16%     84.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::70-79              16919      0.91%     85.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::80-89              12013      0.65%     85.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::90-99              12523      0.67%     86.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::100-109            11573      0.62%     87.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::110-119             8959      0.48%     87.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::120-129             8800      0.47%     88.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::130-139             8871      0.48%     88.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::140-149             7448      0.40%     88.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::150-159             6161      0.33%     89.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::160-169             4170      0.22%     89.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::170-179             2980      0.16%     89.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::180-189             2541      0.14%     89.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::190-199             2448      0.13%     89.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::200-209             2100      0.11%     90.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::210-219             1755      0.09%     90.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::220-229             1601      0.09%     90.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::230-239             1406      0.08%     90.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::240-249             1218      0.07%     90.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::250-259             1160      0.06%     90.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::260-269             1455      0.08%     90.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::270-279             2502      0.13%     90.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::280-289             3042      0.16%     90.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::290-299             3128      0.17%     91.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::overflows         167297      8.99%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::max_value           5296                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::total            1861166                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.mmu.dtb.rdAccesses               1862557                       # TLB accesses on read requests (Count)
system.cpu22.mmu.dtb.wrAccesses                625525                       # TLB accesses on write requests (Count)
system.cpu22.mmu.dtb.rdMisses                    1695                       # TLB misses on read requests (Count)
system.cpu22.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu22.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu22.mmu.itb.wrAccesses                705850                       # TLB accesses on write requests (Count)
system.cpu22.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu22.mmu.itb.wrMisses                      25                       # TLB misses on write requests (Count)
system.cpu22.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu22.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu22.power_state.ticksClkGated::mean  10916294250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu22.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu22.power_state.ticksClkGated::min_value  10916294250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu22.power_state.ticksClkGated::max_value  10916294250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu22.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu22.power_state.pwrStateResidencyTicks::ON  13377529250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.power_state.pwrStateResidencyTicks::CLK_GATED  10916294250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.rename.squashCycles                  173                       # Number of cycles rename is squashing (Cycle)
system.cpu22.rename.idleCycles                 670816                       # Number of cycles rename is idle (Cycle)
system.cpu22.rename.blockCycles               7785600                       # Number of cycles rename is blocking (Cycle)
system.cpu22.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu22.rename.runCycles                 2814173                       # Number of cycles rename is running (Cycle)
system.cpu22.rename.unblockCycles            40805137                       # Number of cycles rename is unblocking (Cycle)
system.cpu22.rename.renamedInsts             17796659                       # Number of instructions processed by rename (Count)
system.cpu22.rename.ROBFullEvents               67160                       # Number of times rename has blocked due to ROB full (Count)
system.cpu22.rename.IQFullEvents              1011382                       # Number of times rename has blocked due to IQ full (Count)
system.cpu22.rename.LQFullEvents                45462                       # Number of times rename has blocked due to LQ full (Count)
system.cpu22.rename.SQFullEvents             40573590                       # Number of times rename has blocked due to SQ full (Count)
system.cpu22.rename.renamedOperands          32497332                       # Number of destination operands rename has renamed (Count)
system.cpu22.rename.lookups                  59867350                       # Number of register rename lookups that rename has made (Count)
system.cpu22.rename.intLookups               16750389                       # Number of integer rename lookups (Count)
system.cpu22.rename.fpLookups                 3187961                       # Number of floating rename lookups (Count)
system.cpu22.rename.committedMaps            32469509                       # Number of HB maps that are committed (Count)
system.cpu22.rename.undoneMaps                  27694                       # Number of HB maps that are undone due to squashing (Count)
system.cpu22.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu22.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu22.rename.skidInsts                 1981470                       # count of insts added to the skid buffer (Count)
system.cpu22.rob.reads                       69605319                       # The number of ROB reads (Count)
system.cpu22.rob.writes                      35590240                       # The number of ROB writes (Count)
system.cpu22.thread_0.numInsts               10281444                       # Number of Instructions committed (Count)
system.cpu22.thread_0.numOps                 17780275                       # Number of Ops committed (Count)
system.cpu22.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu23.numCycles                       52087934                       # Number of cpu cycles simulated (Cycle)
system.cpu23.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu23.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu23.instsAdded                      16836819                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu23.nonSpecInstsAdded                    186                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu23.instsIssued                     16848711                       # Number of instructions issued (Count)
system.cpu23.squashedInstsIssued                   78                       # Number of squashed instructions issued (Count)
system.cpu23.squashedInstsExamined              15355                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu23.squashedOperandsExamined           16131                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu23.squashedNonSpecRemoved                57                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu23.numIssuedDist::samples          52070934                       # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::mean             0.323572                       # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::stdev            1.258801                       # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::0                47861878     91.92%     91.92% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::1                  833132      1.60%     93.52% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::2                  646166      1.24%     94.76% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::3                  365717      0.70%     95.46% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::4                  222592      0.43%     95.89% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::5                 1028446      1.98%     97.86% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::6                  203055      0.39%     98.25% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::7                  904416      1.74%     99.99% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::8                    5532      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::total            52070934                       # Number of insts issued each cycle (Count)
system.cpu23.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::IntAlu                  2151      8.14%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::IntMult                    0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::IntDiv                     0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatAdd                   0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatCmp                   0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatCvt                   0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatMult                  0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatMultAcc               0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatDiv                   0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatMisc                  0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatSqrt                  0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdAdd                    0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdAddAcc                 0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdAlu                    0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdCmp                    0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdCvt                    0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdMisc                   0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdMult                   0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdMultAcc                0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdShift                  0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdShiftAcc               0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdDiv                    0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdSqrt                   0      0.00%      8.14% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatAdd           11524     43.60%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatAlu               0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatCmp               0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatCvt               0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatDiv               0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatMisc              0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatMult              0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatMultAcc            0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatSqrt              0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdReduceAdd              0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdReduceAlu              0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdReduceCmp              0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatReduceAdd            0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatReduceCmp            0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdAes                    0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdAesMix                 0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdSha1Hash               0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdSha1Hash2              0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdSha256Hash             0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdSha256Hash2            0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdShaSigma2              0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdShaSigma3              0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdPredAlu                0      0.00%     51.74% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::MemRead                  154      0.58%     52.32% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::MemWrite                  33      0.12%     52.45% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatMemRead            3277     12.40%     64.85% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatMemWrite           9291     35.15%    100.00% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu23.statIssuedInstType_0::No_OpClass          152      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::IntAlu     13613257     80.80%     80.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::IntMult           18      0.00%     80.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::IntDiv          204      0.00%     80.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatAdd       281303      1.67%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatCmp            0      0.00%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatCvt            0      0.00%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatMult            0      0.00%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatDiv            0      0.00%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatMisc            0      0.00%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatSqrt            0      0.00%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdAdd            0      0.00%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdAlu            0      0.00%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdCmp            0      0.00%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdCvt            0      0.00%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdMisc            0      0.00%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdMult            0      0.00%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdShift            0      0.00%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdDiv            0      0.00%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdSqrt            0      0.00%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatAdd       281250      1.67%     84.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatMult       250000      1.48%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdAes            0      0.00%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdAesMix            0      0.00%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::MemRead      1001554      5.94%     91.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::MemWrite        31767      0.19%     91.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatMemRead       795443      4.72%     96.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatMemWrite       593763      3.52%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::total     16848711                       # Number of instructions issued per FU type, per thread (Count)
system.cpu23.issueRate                       0.323467                       # Inst issue rate ((Count/Cycle))
system.cpu23.fuBusy                             26430                       # FU busy when requested (Count)
system.cpu23.fuBusyRate                      0.001569                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu23.intInstQueueReads               80367195                       # Number of integer instruction queue reads (Count)
system.cpu23.intInstQueueWrites              14164145                       # Number of integer instruction queue writes (Count)
system.cpu23.intInstQueueWakeupAccesses      14145748                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu23.fpInstQueueReads                 5427669                       # Number of floating instruction queue reads (Count)
system.cpu23.fpInstQueueWrites                2688218                       # Number of floating instruction queue writes (Count)
system.cpu23.fpInstQueueWakeupAccesses        2687600                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu23.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu23.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu23.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu23.intAluAccesses                  14149108                       # Number of integer alu accesses (Count)
system.cpu23.fpAluAccesses                    2725881                       # Number of floating point alu accesses (Count)
system.cpu23.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu23.numInsts                        16848420                       # Number of executed instructions (Count)
system.cpu23.numLoadInsts                     1796952                       # Number of load instructions executed (Count)
system.cpu23.numSquashedInsts                     291                       # Number of squashed instructions skipped in execute (Count)
system.cpu23.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu23.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu23.numRefs                          2422458                       # Number of memory reference insts executed (Count)
system.cpu23.numBranches                      2263091                       # Number of branches executed (Count)
system.cpu23.numStoreInsts                     625506                       # Number of stores executed (Count)
system.cpu23.numRate                         0.323461                       # Inst execution rate ((Count/Cycle))
system.cpu23.timesIdled                            78                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu23.idleCycles                         17000                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu23.quiesceCycles                    1421111                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu23.committedInsts                   9722207                       # Number of Instructions Simulated (Count)
system.cpu23.committedOps                    16821583                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu23.cpi                             5.357624                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu23.totalCpi                        5.357624                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu23.ipc                             0.186650                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu23.totalIpc                        0.186650                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu23.intRegfileReads                 15893972                       # Number of integer regfile reads (Count)
system.cpu23.intRegfileWrites                 8588449                       # Number of integer regfile writes (Count)
system.cpu23.fpRegfileReads                   3187554                       # Number of floating regfile reads (Count)
system.cpu23.fpRegfileWrites                  2093838                       # Number of floating regfile writes (Count)
system.cpu23.ccRegfileReads                  11314322                       # number of cc regfile reads (Count)
system.cpu23.ccRegfileWrites                  7050965                       # number of cc regfile writes (Count)
system.cpu23.miscRegfileReads                 7199636                       # number of misc regfile reads (Count)
system.cpu23.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu23.MemDepUnit__0.insertedLoads      1782906                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__0.insertedStores       625806                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__0.conflictingLoads        31846                       # Number of conflicting loads. (Count)
system.cpu23.MemDepUnit__0.conflictingStores        31503                       # Number of conflicting stores. (Count)
system.cpu23.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu23.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu23.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu23.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu23.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu23.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu23.branchPred.lookups               2264735                       # Number of BP lookups (Count)
system.cpu23.branchPred.condPredicted         2263770                       # Number of conditional branches predicted (Count)
system.cpu23.branchPred.condIncorrect             182                       # Number of conditional branches incorrect (Count)
system.cpu23.branchPred.BTBLookups            1263443                       # Number of BTB lookups (Count)
system.cpu23.branchPred.BTBHits               1263374                       # Number of BTB hits (Count)
system.cpu23.branchPred.BTBHitRatio          0.999945                       # BTB Hit Ratio (Ratio)
system.cpu23.branchPred.RASUsed                   203                       # Number of times the RAS was used to get a target. (Count)
system.cpu23.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu23.branchPred.indirectLookups           313                       # Number of indirect predictor lookups. (Count)
system.cpu23.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu23.branchPred.indirectMisses            277                       # Number of indirect misses. (Count)
system.cpu23.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu23.commit.commitSquashedInsts         13681                       # The number of squashed insts skipped by commit (Count)
system.cpu23.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu23.commit.branchMispredicts             144                       # The number of times a branch was mispredicted (Count)
system.cpu23.commit.numCommittedDist::samples     52069100                       # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::mean     0.323063                       # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::stdev     1.315638                       # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::0      48283255     92.73%     92.73% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::1        789460      1.52%     94.25% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::2        160773      0.31%     94.55% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::3        398756      0.77%     95.32% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::4        311261      0.60%     95.92% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::5        903626      1.74%     97.65% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::6         66049      0.13%     97.78% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::7        892519      1.71%     99.49% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::8        263401      0.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::total     52069100                       # Number of insts commited each cycle (Count)
system.cpu23.commit.instsCommitted            9722207                       # Number of instructions committed (Count)
system.cpu23.commit.opsCommitted             16821583                       # Number of ops (including micro ops) committed (Count)
system.cpu23.commit.memRefs                   2406637                       # Number of memory references committed (Count)
system.cpu23.commit.loads                     1781275                       # Number of loads committed (Count)
system.cpu23.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu23.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu23.commit.branches                  2261602                       # Number of branches committed (Count)
system.cpu23.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu23.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu23.commit.integer                  14509709                       # Number of committed integer instructions. (Count)
system.cpu23.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu23.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::IntAlu     13602180     80.86%     80.86% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::IntMult           18      0.00%     80.86% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::IntDiv          198      0.00%     80.86% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatAdd       281260      1.67%     82.54% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatCmp            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatCvt            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatMult            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatDiv            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatMisc            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatSqrt            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdAdd            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdAlu            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdCmp            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdCvt            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdMisc            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdMult            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdShift            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdDiv            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdSqrt            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatAdd       281250      1.67%     84.21% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.21% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.21% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.21% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.21% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.21% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatMult       250000      1.49%     85.69% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdAes            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdAesMix            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::MemRead      1000007      5.94%     91.64% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::MemWrite        31604      0.19%     91.83% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatMemRead       781268      4.64%     96.47% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatMemWrite       593758      3.53%    100.00% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::total     16821583                       # Class of committed instruction (Count)
system.cpu23.commit.commitEligibleSamples       263401                       # number cycles where commit BW limit reached (Cycle)
system.cpu23.dcache.demandHits::cpu23.data      1837243                       # number of demand (read+write) hits (Count)
system.cpu23.dcache.demandHits::total         1837243                       # number of demand (read+write) hits (Count)
system.cpu23.dcache.overallHits::cpu23.data      1837243                       # number of overall hits (Count)
system.cpu23.dcache.overallHits::total        1837243                       # number of overall hits (Count)
system.cpu23.dcache.demandMisses::cpu23.data       570628                       # number of demand (read+write) misses (Count)
system.cpu23.dcache.demandMisses::total        570628                       # number of demand (read+write) misses (Count)
system.cpu23.dcache.overallMisses::cpu23.data       570628                       # number of overall misses (Count)
system.cpu23.dcache.overallMisses::total       570628                       # number of overall misses (Count)
system.cpu23.dcache.demandMissLatency::cpu23.data  43828614750                       # number of demand (read+write) miss ticks (Tick)
system.cpu23.dcache.demandMissLatency::total  43828614750                       # number of demand (read+write) miss ticks (Tick)
system.cpu23.dcache.overallMissLatency::cpu23.data  43828614750                       # number of overall miss ticks (Tick)
system.cpu23.dcache.overallMissLatency::total  43828614750                       # number of overall miss ticks (Tick)
system.cpu23.dcache.demandAccesses::cpu23.data      2407871                       # number of demand (read+write) accesses (Count)
system.cpu23.dcache.demandAccesses::total      2407871                       # number of demand (read+write) accesses (Count)
system.cpu23.dcache.overallAccesses::cpu23.data      2407871                       # number of overall (read+write) accesses (Count)
system.cpu23.dcache.overallAccesses::total      2407871                       # number of overall (read+write) accesses (Count)
system.cpu23.dcache.demandMissRate::cpu23.data     0.236984                       # miss rate for demand accesses (Ratio)
system.cpu23.dcache.demandMissRate::total     0.236984                       # miss rate for demand accesses (Ratio)
system.cpu23.dcache.overallMissRate::cpu23.data     0.236984                       # miss rate for overall accesses (Ratio)
system.cpu23.dcache.overallMissRate::total     0.236984                       # miss rate for overall accesses (Ratio)
system.cpu23.dcache.demandAvgMissLatency::cpu23.data 76807.683377                       # average overall miss latency in ticks ((Tick/Count))
system.cpu23.dcache.demandAvgMissLatency::total 76807.683377                       # average overall miss latency in ticks ((Tick/Count))
system.cpu23.dcache.overallAvgMissLatency::cpu23.data 76807.683377                       # average overall miss latency ((Tick/Count))
system.cpu23.dcache.overallAvgMissLatency::total 76807.683377                       # average overall miss latency ((Tick/Count))
system.cpu23.dcache.blockedCycles::no_mshrs      4215441                       # number of cycles access was blocked (Cycle)
system.cpu23.dcache.blockedCycles::no_targets         6278                       # number of cycles access was blocked (Cycle)
system.cpu23.dcache.blockedCauses::no_mshrs        32746                       # number of times access was blocked (Count)
system.cpu23.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu23.dcache.avgBlocked::no_mshrs   128.731479                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.dcache.avgBlocked::no_targets   241.461538                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.dcache.writebacks::writebacks        78040                       # number of writebacks (Count)
system.cpu23.dcache.writebacks::total           78040                       # number of writebacks (Count)
system.cpu23.dcache.demandMshrHits::cpu23.data       398418                       # number of demand (read+write) MSHR hits (Count)
system.cpu23.dcache.demandMshrHits::total       398418                       # number of demand (read+write) MSHR hits (Count)
system.cpu23.dcache.overallMshrHits::cpu23.data       398418                       # number of overall MSHR hits (Count)
system.cpu23.dcache.overallMshrHits::total       398418                       # number of overall MSHR hits (Count)
system.cpu23.dcache.demandMshrMisses::cpu23.data       172210                       # number of demand (read+write) MSHR misses (Count)
system.cpu23.dcache.demandMshrMisses::total       172210                       # number of demand (read+write) MSHR misses (Count)
system.cpu23.dcache.overallMshrMisses::cpu23.data       172210                       # number of overall MSHR misses (Count)
system.cpu23.dcache.overallMshrMisses::total       172210                       # number of overall MSHR misses (Count)
system.cpu23.dcache.demandMshrMissLatency::cpu23.data  28061558250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu23.dcache.demandMshrMissLatency::total  28061558250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu23.dcache.overallMshrMissLatency::cpu23.data  28061558250                       # number of overall MSHR miss ticks (Tick)
system.cpu23.dcache.overallMshrMissLatency::total  28061558250                       # number of overall MSHR miss ticks (Tick)
system.cpu23.dcache.demandMshrMissRate::cpu23.data     0.071520                       # mshr miss ratio for demand accesses (Ratio)
system.cpu23.dcache.demandMshrMissRate::total     0.071520                       # mshr miss ratio for demand accesses (Ratio)
system.cpu23.dcache.overallMshrMissRate::cpu23.data     0.071520                       # mshr miss ratio for overall accesses (Ratio)
system.cpu23.dcache.overallMshrMissRate::total     0.071520                       # mshr miss ratio for overall accesses (Ratio)
system.cpu23.dcache.demandAvgMshrMissLatency::cpu23.data 162949.644330                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.dcache.demandAvgMshrMissLatency::total 162949.644330                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.dcache.overallAvgMshrMissLatency::cpu23.data 162949.644330                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.dcache.overallAvgMshrMissLatency::total 162949.644330                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.dcache.replacements               171081                       # number of replacements (Count)
system.cpu23.dcache.LockedRMWReadReq.hits::cpu23.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu23.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu23.dcache.LockedRMWReadReq.misses::cpu23.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu23.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu23.dcache.LockedRMWReadReq.missLatency::cpu23.data      2432000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu23.dcache.LockedRMWReadReq.missLatency::total      2432000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu23.dcache.LockedRMWReadReq.accesses::cpu23.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu23.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu23.dcache.LockedRMWReadReq.missRate::cpu23.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu23.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu23.dcache.LockedRMWReadReq.avgMissLatency::cpu23.data 57904.761905                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu23.dcache.LockedRMWReadReq.avgMissLatency::total 57904.761905                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu23.dcache.LockedRMWReadReq.mshrMisses::cpu23.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu23.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu23.dcache.LockedRMWReadReq.mshrMissLatency::cpu23.data      4917250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu23.dcache.LockedRMWReadReq.mshrMissLatency::total      4917250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu23.dcache.LockedRMWReadReq.mshrMissRate::cpu23.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu23.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu23.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu23.data 117077.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu23.dcache.LockedRMWReadReq.avgMshrMissLatency::total 117077.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu23.dcache.LockedRMWWriteReq.hits::cpu23.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu23.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu23.dcache.LockedRMWWriteReq.accesses::cpu23.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu23.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu23.dcache.ReadReq.hits::cpu23.data      1286173                       # number of ReadReq hits (Count)
system.cpu23.dcache.ReadReq.hits::total       1286173                       # number of ReadReq hits (Count)
system.cpu23.dcache.ReadReq.misses::cpu23.data       496379                       # number of ReadReq misses (Count)
system.cpu23.dcache.ReadReq.misses::total       496379                       # number of ReadReq misses (Count)
system.cpu23.dcache.ReadReq.missLatency::cpu23.data  32149068750                       # number of ReadReq miss ticks (Tick)
system.cpu23.dcache.ReadReq.missLatency::total  32149068750                       # number of ReadReq miss ticks (Tick)
system.cpu23.dcache.ReadReq.accesses::cpu23.data      1782552                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu23.dcache.ReadReq.accesses::total      1782552                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu23.dcache.ReadReq.missRate::cpu23.data     0.278465                       # miss rate for ReadReq accesses (Ratio)
system.cpu23.dcache.ReadReq.missRate::total     0.278465                       # miss rate for ReadReq accesses (Ratio)
system.cpu23.dcache.ReadReq.avgMissLatency::cpu23.data 64767.181428                       # average ReadReq miss latency ((Tick/Count))
system.cpu23.dcache.ReadReq.avgMissLatency::total 64767.181428                       # average ReadReq miss latency ((Tick/Count))
system.cpu23.dcache.ReadReq.mshrHits::cpu23.data       398418                       # number of ReadReq MSHR hits (Count)
system.cpu23.dcache.ReadReq.mshrHits::total       398418                       # number of ReadReq MSHR hits (Count)
system.cpu23.dcache.ReadReq.mshrMisses::cpu23.data        97961                       # number of ReadReq MSHR misses (Count)
system.cpu23.dcache.ReadReq.mshrMisses::total        97961                       # number of ReadReq MSHR misses (Count)
system.cpu23.dcache.ReadReq.mshrMissLatency::cpu23.data  16419136750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu23.dcache.ReadReq.mshrMissLatency::total  16419136750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu23.dcache.ReadReq.mshrMissRate::cpu23.data     0.054955                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu23.dcache.ReadReq.mshrMissRate::total     0.054955                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu23.dcache.ReadReq.avgMshrMissLatency::cpu23.data 167608.913241                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu23.dcache.ReadReq.avgMshrMissLatency::total 167608.913241                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu23.dcache.WriteReq.hits::cpu23.data       551070                       # number of WriteReq hits (Count)
system.cpu23.dcache.WriteReq.hits::total       551070                       # number of WriteReq hits (Count)
system.cpu23.dcache.WriteReq.misses::cpu23.data        74249                       # number of WriteReq misses (Count)
system.cpu23.dcache.WriteReq.misses::total        74249                       # number of WriteReq misses (Count)
system.cpu23.dcache.WriteReq.missLatency::cpu23.data  11679546000                       # number of WriteReq miss ticks (Tick)
system.cpu23.dcache.WriteReq.missLatency::total  11679546000                       # number of WriteReq miss ticks (Tick)
system.cpu23.dcache.WriteReq.accesses::cpu23.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu23.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu23.dcache.WriteReq.missRate::cpu23.data     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu23.dcache.WriteReq.missRate::total     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu23.dcache.WriteReq.avgMissLatency::cpu23.data 157302.401379                       # average WriteReq miss latency ((Tick/Count))
system.cpu23.dcache.WriteReq.avgMissLatency::total 157302.401379                       # average WriteReq miss latency ((Tick/Count))
system.cpu23.dcache.WriteReq.mshrMisses::cpu23.data        74249                       # number of WriteReq MSHR misses (Count)
system.cpu23.dcache.WriteReq.mshrMisses::total        74249                       # number of WriteReq MSHR misses (Count)
system.cpu23.dcache.WriteReq.mshrMissLatency::cpu23.data  11642421500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu23.dcache.WriteReq.mshrMissLatency::total  11642421500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu23.dcache.WriteReq.mshrMissRate::cpu23.data     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu23.dcache.WriteReq.mshrMissRate::total     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu23.dcache.WriteReq.avgMshrMissLatency::cpu23.data 156802.401379                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu23.dcache.WriteReq.avgMshrMissLatency::total 156802.401379                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu23.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.dcache.tags.tagsInUse        1004.363204                       # Average ticks per tags in use ((Tick/Count))
system.cpu23.dcache.tags.totalRefs            2009541                       # Total number of references to valid blocks. (Count)
system.cpu23.dcache.tags.sampledRefs           172248                       # Sample count of references to valid blocks. (Count)
system.cpu23.dcache.tags.avgRefs            11.666556                       # Average number of references to valid blocks. ((Count/Count))
system.cpu23.dcache.tags.warmupTick         355364000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu23.dcache.tags.occupancies::cpu23.data  1004.363204                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu23.dcache.tags.avgOccs::cpu23.data     0.980823                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu23.dcache.tags.avgOccs::total      0.980823                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu23.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu23.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu23.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu23.dcache.tags.tagAccesses          4988162                       # Number of tag accesses (Count)
system.cpu23.dcache.tags.dataAccesses         4988162                       # Number of data accesses (Count)
system.cpu23.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.decode.idleCycles                 388786                       # Number of cycles decode is idle (Cycle)
system.cpu23.decode.blockedCycles            48963916                       # Number of cycles decode is blocked (Cycle)
system.cpu23.decode.runCycles                 2339140                       # Number of cycles decode is running (Cycle)
system.cpu23.decode.unblockCycles              378922                       # Number of cycles decode is unblocking (Cycle)
system.cpu23.decode.squashCycles                  170                       # Number of cycles decode is squashing (Cycle)
system.cpu23.decode.branchResolved            1263144                       # Number of times decode resolved a branch (Count)
system.cpu23.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu23.decode.decodedInsts             16838451                       # Number of instructions handled by decode (Count)
system.cpu23.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu23.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu23.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu23.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu23.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu23.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu23.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu23.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu23.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu23.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu23.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu23.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu23.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu23.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.fetch.icacheStallCycles           556210                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu23.fetch.insts                      9733237                       # Number of instructions fetch has processed (Count)
system.cpu23.fetch.branches                   2264735                       # Number of branches that fetch encountered (Count)
system.cpu23.fetch.predictedBranches          1263613                       # Number of branches that fetch has predicted taken (Count)
system.cpu23.fetch.cycles                    51514435                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu23.fetch.squashCycles                   416                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu23.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu23.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu23.fetch.cacheLines                  553019                       # Number of cache lines fetched (Count)
system.cpu23.fetch.icacheSquashes                  54                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu23.fetch.nisnDist::samples         52070934                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::mean            0.323449                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::stdev           1.437006                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::0               49056162     94.21%     94.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::1                 296221      0.57%     94.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::2                  77922      0.15%     94.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::3                 152812      0.29%     95.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::4                 923886      1.77%     97.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::5                  27369      0.05%     97.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::6                  39972      0.08%     97.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::7                 113128      0.22%     97.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::8                1383462      2.66%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::total           52070934                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.branchRate                0.043479                       # Number of branch fetches per cycle (Ratio)
system.cpu23.fetch.rate                      0.186862                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu23.icache.demandHits::cpu23.inst       552940                       # number of demand (read+write) hits (Count)
system.cpu23.icache.demandHits::total          552940                       # number of demand (read+write) hits (Count)
system.cpu23.icache.overallHits::cpu23.inst       552940                       # number of overall hits (Count)
system.cpu23.icache.overallHits::total         552940                       # number of overall hits (Count)
system.cpu23.icache.demandMisses::cpu23.inst           79                       # number of demand (read+write) misses (Count)
system.cpu23.icache.demandMisses::total            79                       # number of demand (read+write) misses (Count)
system.cpu23.icache.overallMisses::cpu23.inst           79                       # number of overall misses (Count)
system.cpu23.icache.overallMisses::total           79                       # number of overall misses (Count)
system.cpu23.icache.demandMissLatency::cpu23.inst      7830500                       # number of demand (read+write) miss ticks (Tick)
system.cpu23.icache.demandMissLatency::total      7830500                       # number of demand (read+write) miss ticks (Tick)
system.cpu23.icache.overallMissLatency::cpu23.inst      7830500                       # number of overall miss ticks (Tick)
system.cpu23.icache.overallMissLatency::total      7830500                       # number of overall miss ticks (Tick)
system.cpu23.icache.demandAccesses::cpu23.inst       553019                       # number of demand (read+write) accesses (Count)
system.cpu23.icache.demandAccesses::total       553019                       # number of demand (read+write) accesses (Count)
system.cpu23.icache.overallAccesses::cpu23.inst       553019                       # number of overall (read+write) accesses (Count)
system.cpu23.icache.overallAccesses::total       553019                       # number of overall (read+write) accesses (Count)
system.cpu23.icache.demandMissRate::cpu23.inst     0.000143                       # miss rate for demand accesses (Ratio)
system.cpu23.icache.demandMissRate::total     0.000143                       # miss rate for demand accesses (Ratio)
system.cpu23.icache.overallMissRate::cpu23.inst     0.000143                       # miss rate for overall accesses (Ratio)
system.cpu23.icache.overallMissRate::total     0.000143                       # miss rate for overall accesses (Ratio)
system.cpu23.icache.demandAvgMissLatency::cpu23.inst 99120.253165                       # average overall miss latency in ticks ((Tick/Count))
system.cpu23.icache.demandAvgMissLatency::total 99120.253165                       # average overall miss latency in ticks ((Tick/Count))
system.cpu23.icache.overallAvgMissLatency::cpu23.inst 99120.253165                       # average overall miss latency ((Tick/Count))
system.cpu23.icache.overallAvgMissLatency::total 99120.253165                       # average overall miss latency ((Tick/Count))
system.cpu23.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu23.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu23.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu23.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu23.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.icache.demandMshrHits::cpu23.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu23.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu23.icache.overallMshrHits::cpu23.inst           16                       # number of overall MSHR hits (Count)
system.cpu23.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu23.icache.demandMshrMisses::cpu23.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu23.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu23.icache.overallMshrMisses::cpu23.inst           63                       # number of overall MSHR misses (Count)
system.cpu23.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu23.icache.demandMshrMissLatency::cpu23.inst      6600250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu23.icache.demandMshrMissLatency::total      6600250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu23.icache.overallMshrMissLatency::cpu23.inst      6600250                       # number of overall MSHR miss ticks (Tick)
system.cpu23.icache.overallMshrMissLatency::total      6600250                       # number of overall MSHR miss ticks (Tick)
system.cpu23.icache.demandMshrMissRate::cpu23.inst     0.000114                       # mshr miss ratio for demand accesses (Ratio)
system.cpu23.icache.demandMshrMissRate::total     0.000114                       # mshr miss ratio for demand accesses (Ratio)
system.cpu23.icache.overallMshrMissRate::cpu23.inst     0.000114                       # mshr miss ratio for overall accesses (Ratio)
system.cpu23.icache.overallMshrMissRate::total     0.000114                       # mshr miss ratio for overall accesses (Ratio)
system.cpu23.icache.demandAvgMshrMissLatency::cpu23.inst 104765.873016                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.icache.demandAvgMshrMissLatency::total 104765.873016                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.icache.overallAvgMshrMissLatency::cpu23.inst 104765.873016                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.icache.overallAvgMshrMissLatency::total 104765.873016                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.icache.replacements                    0                       # number of replacements (Count)
system.cpu23.icache.ReadReq.hits::cpu23.inst       552940                       # number of ReadReq hits (Count)
system.cpu23.icache.ReadReq.hits::total        552940                       # number of ReadReq hits (Count)
system.cpu23.icache.ReadReq.misses::cpu23.inst           79                       # number of ReadReq misses (Count)
system.cpu23.icache.ReadReq.misses::total           79                       # number of ReadReq misses (Count)
system.cpu23.icache.ReadReq.missLatency::cpu23.inst      7830500                       # number of ReadReq miss ticks (Tick)
system.cpu23.icache.ReadReq.missLatency::total      7830500                       # number of ReadReq miss ticks (Tick)
system.cpu23.icache.ReadReq.accesses::cpu23.inst       553019                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu23.icache.ReadReq.accesses::total       553019                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu23.icache.ReadReq.missRate::cpu23.inst     0.000143                       # miss rate for ReadReq accesses (Ratio)
system.cpu23.icache.ReadReq.missRate::total     0.000143                       # miss rate for ReadReq accesses (Ratio)
system.cpu23.icache.ReadReq.avgMissLatency::cpu23.inst 99120.253165                       # average ReadReq miss latency ((Tick/Count))
system.cpu23.icache.ReadReq.avgMissLatency::total 99120.253165                       # average ReadReq miss latency ((Tick/Count))
system.cpu23.icache.ReadReq.mshrHits::cpu23.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu23.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu23.icache.ReadReq.mshrMisses::cpu23.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu23.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu23.icache.ReadReq.mshrMissLatency::cpu23.inst      6600250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu23.icache.ReadReq.mshrMissLatency::total      6600250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu23.icache.ReadReq.mshrMissRate::cpu23.inst     0.000114                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu23.icache.ReadReq.mshrMissRate::total     0.000114                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu23.icache.ReadReq.avgMshrMissLatency::cpu23.inst 104765.873016                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu23.icache.ReadReq.avgMshrMissLatency::total 104765.873016                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu23.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.icache.tags.tagsInUse          58.111154                       # Average ticks per tags in use ((Tick/Count))
system.cpu23.icache.tags.totalRefs             553003                       # Total number of references to valid blocks. (Count)
system.cpu23.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu23.icache.tags.avgRefs          8777.825397                       # Average number of references to valid blocks. ((Count/Count))
system.cpu23.icache.tags.warmupTick         355345000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu23.icache.tags.occupancies::cpu23.inst    58.111154                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu23.icache.tags.avgOccs::cpu23.inst     0.113498                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu23.icache.tags.avgOccs::total      0.113498                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu23.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu23.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu23.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu23.icache.tags.tagAccesses          1106101                       # Number of tag accesses (Count)
system.cpu23.icache.tags.dataAccesses         1106101                       # Number of data accesses (Count)
system.cpu23.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu23.iew.squashCycles                     170                       # Number of cycles IEW is squashing (Cycle)
system.cpu23.iew.blockCycles                   120439                       # Number of cycles IEW is blocking (Cycle)
system.cpu23.iew.unblockCycles                7082289                       # Number of cycles IEW is unblocking (Cycle)
system.cpu23.iew.dispatchedInsts             16837005                       # Number of instructions dispatched to IQ (Count)
system.cpu23.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu23.iew.dispLoadInsts                1782906                       # Number of dispatched load instructions (Count)
system.cpu23.iew.dispStoreInsts                625806                       # Number of dispatched store instructions (Count)
system.cpu23.iew.dispNonSpecInsts                  63                       # Number of dispatched non-speculative instructions (Count)
system.cpu23.iew.iqFullEvents                     631                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu23.iew.lsqFullEvents                7077576                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu23.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu23.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu23.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu23.iew.branchMispredicts                260                       # Number of branch mispredicts detected at execute (Count)
system.cpu23.iew.instsToCommit               16833442                       # Cumulative count of insts sent to commit (Count)
system.cpu23.iew.writebackCount              16833348                       # Cumulative count of insts written-back (Count)
system.cpu23.iew.producerInst                12343992                       # Number of instructions producing a value (Count)
system.cpu23.iew.consumerInst                17039190                       # Number of instructions consuming a value (Count)
system.cpu23.iew.wbRate                      0.323172                       # Insts written-back per cycle ((Count/Cycle))
system.cpu23.iew.wbFanout                    0.724447                       # Average fanout of values written-back ((Count/Count))
system.cpu23.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu23.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu23.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu23.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu23.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu23.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu23.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu23.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu23.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu23.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu23.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu23.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu23.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu23.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu23.lsq0.squashedLoads                  1623                       # Number of loads squashed (Count)
system.cpu23.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu23.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu23.lsq0.squashedStores                  444                       # Number of stores squashed (Count)
system.cpu23.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu23.lsq0.blockedByCache                11147                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu23.lsq0.loadToUse::samples          1781275                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::mean           76.038883                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::stdev         216.089999                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::0-9              1269923     71.29%     71.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::10-19               5518      0.31%     71.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::20-29              78221      4.39%     75.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::30-39              59667      3.35%     79.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::40-49              31970      1.79%     81.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::50-59              21958      1.23%     82.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::60-69              21172      1.19%     83.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::70-79              16457      0.92%     84.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::80-89              11906      0.67%     85.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::90-99              12383      0.70%     85.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::100-109            12006      0.67%     86.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::110-119             9064      0.51%     87.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::120-129             8586      0.48%     87.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::130-139             8681      0.49%     88.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::140-149             7144      0.40%     88.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::150-159             6493      0.36%     88.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::160-169             4792      0.27%     89.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::170-179             2941      0.17%     89.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::180-189             2382      0.13%     89.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::190-199             2511      0.14%     89.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::200-209             2144      0.12%     89.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::210-219             1850      0.10%     89.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::220-229             1741      0.10%     89.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::230-239             1552      0.09%     89.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::240-249             1244      0.07%     89.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::250-259             1185      0.07%     90.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::260-269             1527      0.09%     90.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::270-279             2208      0.12%     90.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::280-289             2910      0.16%     90.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::290-299             2980      0.17%     90.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::overflows         168159      9.44%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::max_value           5425                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::total            1781275                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.mmu.dtb.rdAccesses               1782650                       # TLB accesses on read requests (Count)
system.cpu23.mmu.dtb.wrAccesses                625506                       # TLB accesses on write requests (Count)
system.cpu23.mmu.dtb.rdMisses                    1702                       # TLB misses on read requests (Count)
system.cpu23.mmu.dtb.wrMisses                    1184                       # TLB misses on write requests (Count)
system.cpu23.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu23.mmu.itb.wrAccesses                553031                       # TLB accesses on write requests (Count)
system.cpu23.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu23.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu23.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu23.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu23.power_state.ticksClkGated::mean  10916562250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu23.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu23.power_state.ticksClkGated::min_value  10916562250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu23.power_state.ticksClkGated::max_value  10916562250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu23.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu23.power_state.pwrStateResidencyTicks::ON  13377261250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.power_state.pwrStateResidencyTicks::CLK_GATED  10916562250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.rename.squashCycles                  170                       # Number of cycles rename is squashing (Cycle)
system.cpu23.rename.idleCycles                 511185                       # Number of cycles rename is idle (Cycle)
system.cpu23.rename.blockCycles               9085985                       # Number of cycles rename is blocking (Cycle)
system.cpu23.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu23.rename.runCycles                 2578544                       # Number of cycles rename is running (Cycle)
system.cpu23.rename.unblockCycles            39894771                       # Number of cycles rename is unblocking (Cycle)
system.cpu23.rename.renamedInsts             16837801                       # Number of instructions processed by rename (Count)
system.cpu23.rename.ROBFullEvents               66687                       # Number of times rename has blocked due to ROB full (Count)
system.cpu23.rename.IQFullEvents               554670                       # Number of times rename has blocked due to IQ full (Count)
system.cpu23.rename.LQFullEvents                82252                       # Number of times rename has blocked due to LQ full (Count)
system.cpu23.rename.SQFullEvents             39626423                       # Number of times rename has blocked due to SQ full (Count)
system.cpu23.rename.renamedOperands          30579862                       # Number of destination operands rename has renamed (Count)
system.cpu23.rename.lookups                  56511653                       # Number of register rename lookups that rename has made (Count)
system.cpu23.rename.intLookups               15871411                       # Number of integer rename lookups (Count)
system.cpu23.rename.fpLookups                 3187970                       # Number of floating rename lookups (Count)
system.cpu23.rename.committedMaps            30552125                       # Number of HB maps that are committed (Count)
system.cpu23.rename.undoneMaps                  27608                       # Number of HB maps that are undone due to squashing (Count)
system.cpu23.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu23.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu23.rename.skidInsts                 1926971                       # count of insts added to the skid buffer (Count)
system.cpu23.rob.reads                       68640677                       # The number of ROB reads (Count)
system.cpu23.rob.writes                      33672550                       # The number of ROB writes (Count)
system.cpu23.thread_0.numInsts                9722207                       # Number of Instructions committed (Count)
system.cpu23.thread_0.numOps                 16821583                       # Number of Ops committed (Count)
system.cpu23.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu24.numCycles                       52082082                       # Number of cpu cycles simulated (Cycle)
system.cpu24.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu24.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu24.instsAdded                      16386428                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu24.nonSpecInstsAdded                    187                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu24.instsIssued                     16402537                       # Number of instructions issued (Count)
system.cpu24.squashedInstsIssued                   81                       # Number of squashed instructions issued (Count)
system.cpu24.squashedInstsExamined              15313                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu24.squashedOperandsExamined           16019                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu24.squashedNonSpecRemoved                58                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu24.numIssuedDist::samples          52067000                       # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::mean             0.315028                       # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::stdev            1.245740                       # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::0                47985181     92.16%     92.16% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::1                  809848      1.56%     93.72% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::2                  625969      1.20%     94.92% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::3                  335734      0.64%     95.56% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::4                  217941      0.42%     95.98% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::5                 1004662      1.93%     97.91% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::6                  180772      0.35%     98.26% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::7                  901301      1.73%     99.99% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::8                    5592      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::total            52067000                       # Number of insts issued each cycle (Count)
system.cpu24.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::IntAlu                  2164      7.73%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::IntMult                    0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::IntDiv                     0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatAdd                   0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatCmp                   0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatCvt                   0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatMult                  0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatMultAcc               0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatDiv                   0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatMisc                  0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatSqrt                  0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdAdd                    0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdAddAcc                 0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdAlu                    0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdCmp                    0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdCvt                    0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdMisc                   0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdMult                   0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdMultAcc                0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdShift                  0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdShiftAcc               0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdDiv                    0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdSqrt                   0      0.00%      7.73% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatAdd           11966     42.72%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatAlu               0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatCmp               0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatCvt               0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatDiv               0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatMisc              0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatMult              0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatMultAcc            0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatSqrt              0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdReduceAdd              0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdReduceAlu              0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdReduceCmp              0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdAes                    0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdAesMix                 0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdSha1Hash               0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdSha1Hash2              0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdSha256Hash             0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdSha256Hash2            0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdShaSigma2              0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdShaSigma3              0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdPredAlu                0      0.00%     50.44% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::MemRead                  160      0.57%     51.02% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::MemWrite                  32      0.11%     51.13% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatMemRead            3761     13.43%     64.56% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatMemWrite           9928     35.44%    100.00% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu24.statIssuedInstType_0::No_OpClass          149      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::IntAlu     13200442     80.48%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::IntMult           18      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::IntDiv          204      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatAdd       281299      1.71%     82.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatCmp            0      0.00%     82.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatCvt            0      0.00%     82.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatMult            0      0.00%     82.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatDiv            0      0.00%     82.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatMisc            0      0.00%     82.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatSqrt            0      0.00%     82.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdAdd            0      0.00%     82.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdAlu            0      0.00%     82.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdCmp            0      0.00%     82.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdCvt            0      0.00%     82.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdMisc            0      0.00%     82.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdMult            0      0.00%     82.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdShift            0      0.00%     82.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdDiv            0      0.00%     82.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdSqrt            0      0.00%     82.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatAdd       281250      1.71%     83.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatMult       250000      1.52%     85.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdAes            0      0.00%     85.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdAesMix            0      0.00%     85.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::MemRead       964071      5.88%     91.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::MemWrite        31766      0.19%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatMemRead       799573      4.87%     96.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatMemWrite       593765      3.62%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::total     16402537                       # Number of instructions issued per FU type, per thread (Count)
system.cpu24.issueRate                       0.314936                       # Inst issue rate ((Count/Cycle))
system.cpu24.fuBusy                             28011                       # FU busy when requested (Count)
system.cpu24.fuBusyRate                      0.001708                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu24.intInstQueueReads               79462678                       # Number of integer instruction queue reads (Count)
system.cpu24.intInstQueueWrites              13713803                       # Number of integer instruction queue writes (Count)
system.cpu24.intInstQueueWakeupAccesses      13695409                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu24.fpInstQueueReads                 5437488                       # Number of floating instruction queue reads (Count)
system.cpu24.fpInstQueueWrites                2688128                       # Number of floating instruction queue writes (Count)
system.cpu24.fpInstQueueWakeupAccesses        2687602                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu24.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu24.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu24.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu24.intAluAccesses                  13698830                       # Number of integer alu accesses (Count)
system.cpu24.fpAluAccesses                    2731569                       # Number of floating point alu accesses (Count)
system.cpu24.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu24.numInsts                        16402261                       # Number of executed instructions (Count)
system.cpu24.numLoadInsts                     1763603                       # Number of load instructions executed (Count)
system.cpu24.numSquashedInsts                     276                       # Number of squashed instructions skipped in execute (Count)
system.cpu24.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu24.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu24.numRefs                          2389109                       # Number of memory reference insts executed (Count)
system.cpu24.numBranches                      2188035                       # Number of branches executed (Count)
system.cpu24.numStoreInsts                     625506                       # Number of stores executed (Count)
system.cpu24.numRate                         0.314931                       # Inst execution rate ((Count/Cycle))
system.cpu24.timesIdled                            77                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu24.idleCycles                         15082                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu24.quiesceCycles                    1427899                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu24.committedInsts                   9459504                       # Number of Instructions Simulated (Count)
system.cpu24.committedOps                    16371235                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu24.cpi                             5.505794                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu24.totalCpi                        5.505794                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu24.ipc                             0.181627                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu24.totalIpc                        0.181627                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu24.intRegfileReads                 15489488                       # Number of integer regfile reads (Count)
system.cpu24.intRegfileWrites                 8325760                       # Number of integer regfile writes (Count)
system.cpu24.fpRegfileReads                   3187560                       # Number of floating regfile reads (Count)
system.cpu24.fpRegfileWrites                  2093838                       # Number of floating regfile writes (Count)
system.cpu24.ccRegfileReads                  10939049                       # number of cc regfile reads (Count)
system.cpu24.ccRegfileWrites                  6825791                       # number of cc regfile writes (Count)
system.cpu24.miscRegfileReads                 7016170                       # number of misc regfile reads (Count)
system.cpu24.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu24.MemDepUnit__0.insertedLoads      1745360                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__0.insertedStores       625798                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__0.conflictingLoads        31843                       # Number of conflicting loads. (Count)
system.cpu24.MemDepUnit__0.conflictingStores        31505                       # Number of conflicting stores. (Count)
system.cpu24.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu24.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu24.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu24.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu24.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu24.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu24.branchPred.lookups               2189687                       # Number of BP lookups (Count)
system.cpu24.branchPred.condPredicted         2188725                       # Number of conditional branches predicted (Count)
system.cpu24.branchPred.condIncorrect             183                       # Number of conditional branches incorrect (Count)
system.cpu24.branchPred.BTBLookups            1225918                       # Number of BTB lookups (Count)
system.cpu24.branchPred.BTBHits               1225849                       # Number of BTB hits (Count)
system.cpu24.branchPred.BTBHitRatio          0.999944                       # BTB Hit Ratio (Ratio)
system.cpu24.branchPred.RASUsed                   204                       # Number of times the RAS was used to get a target. (Count)
system.cpu24.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu24.branchPred.indirectLookups           310                       # Number of indirect predictor lookups. (Count)
system.cpu24.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu24.branchPred.indirectMisses            274                       # Number of indirect misses. (Count)
system.cpu24.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu24.commit.commitSquashedInsts         13639                       # The number of squashed insts skipped by commit (Count)
system.cpu24.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu24.commit.branchMispredicts             145                       # The number of times a branch was mispredicted (Count)
system.cpu24.commit.numCommittedDist::samples     52065170                       # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::mean     0.314437                       # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::stdev     1.307484                       # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::0      48451621     93.06%     93.06% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::1        731125      1.40%     94.46% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::2        164465      0.32%     94.78% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::3        325739      0.63%     95.41% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::4        272366      0.52%     95.93% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::5        897843      1.72%     97.65% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::6         66317      0.13%     97.78% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::7        888170      1.71%     99.49% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::8        267524      0.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::total     52065170                       # Number of insts commited each cycle (Count)
system.cpu24.commit.instsCommitted            9459504                       # Number of instructions committed (Count)
system.cpu24.commit.opsCommitted             16371235                       # Number of ops (including micro ops) committed (Count)
system.cpu24.commit.memRefs                   2369108                       # Number of memory references committed (Count)
system.cpu24.commit.loads                     1743746                       # Number of loads committed (Count)
system.cpu24.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu24.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu24.commit.branches                  2186544                       # Number of branches committed (Count)
system.cpu24.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu24.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu24.commit.integer                  14096890                       # Number of committed integer instructions. (Count)
system.cpu24.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu24.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::IntAlu     13189361     80.56%     80.56% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::IntMult           18      0.00%     80.56% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::IntDiv          198      0.00%     80.57% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatAdd       281260      1.72%     82.28% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatCmp            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatCvt            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatMult            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatDiv            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatMisc            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatSqrt            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdAdd            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdAlu            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdCmp            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdCvt            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdMisc            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdMult            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdShift            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdDiv            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdSqrt            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatAdd       281250      1.72%     84.00% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.00% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.00% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.00% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.00% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.00% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatMult       250000      1.53%     85.53% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.53% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.53% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.53% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.53% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.53% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.53% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.53% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdAes            0      0.00%     85.53% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdAesMix            0      0.00%     85.53% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.53% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.53% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.53% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.53% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.53% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.53% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.53% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::MemRead       962478      5.88%     91.41% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::MemWrite        31604      0.19%     91.60% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatMemRead       781268      4.77%     96.37% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatMemWrite       593758      3.63%    100.00% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::total     16371235                       # Class of committed instruction (Count)
system.cpu24.commit.commitEligibleSamples       267524                       # number cycles where commit BW limit reached (Cycle)
system.cpu24.dcache.demandHits::cpu24.data      1791247                       # number of demand (read+write) hits (Count)
system.cpu24.dcache.demandHits::total         1791247                       # number of demand (read+write) hits (Count)
system.cpu24.dcache.overallHits::cpu24.data      1791247                       # number of overall hits (Count)
system.cpu24.dcache.overallHits::total        1791247                       # number of overall hits (Count)
system.cpu24.dcache.demandMisses::cpu24.data       579083                       # number of demand (read+write) misses (Count)
system.cpu24.dcache.demandMisses::total        579083                       # number of demand (read+write) misses (Count)
system.cpu24.dcache.overallMisses::cpu24.data       579083                       # number of overall misses (Count)
system.cpu24.dcache.overallMisses::total       579083                       # number of overall misses (Count)
system.cpu24.dcache.demandMissLatency::cpu24.data  45910857496                       # number of demand (read+write) miss ticks (Tick)
system.cpu24.dcache.demandMissLatency::total  45910857496                       # number of demand (read+write) miss ticks (Tick)
system.cpu24.dcache.overallMissLatency::cpu24.data  45910857496                       # number of overall miss ticks (Tick)
system.cpu24.dcache.overallMissLatency::total  45910857496                       # number of overall miss ticks (Tick)
system.cpu24.dcache.demandAccesses::cpu24.data      2370330                       # number of demand (read+write) accesses (Count)
system.cpu24.dcache.demandAccesses::total      2370330                       # number of demand (read+write) accesses (Count)
system.cpu24.dcache.overallAccesses::cpu24.data      2370330                       # number of overall (read+write) accesses (Count)
system.cpu24.dcache.overallAccesses::total      2370330                       # number of overall (read+write) accesses (Count)
system.cpu24.dcache.demandMissRate::cpu24.data     0.244305                       # miss rate for demand accesses (Ratio)
system.cpu24.dcache.demandMissRate::total     0.244305                       # miss rate for demand accesses (Ratio)
system.cpu24.dcache.overallMissRate::cpu24.data     0.244305                       # miss rate for overall accesses (Ratio)
system.cpu24.dcache.overallMissRate::total     0.244305                       # miss rate for overall accesses (Ratio)
system.cpu24.dcache.demandAvgMissLatency::cpu24.data 79281.998429                       # average overall miss latency in ticks ((Tick/Count))
system.cpu24.dcache.demandAvgMissLatency::total 79281.998429                       # average overall miss latency in ticks ((Tick/Count))
system.cpu24.dcache.overallAvgMissLatency::cpu24.data 79281.998429                       # average overall miss latency ((Tick/Count))
system.cpu24.dcache.overallAvgMissLatency::total 79281.998429                       # average overall miss latency ((Tick/Count))
system.cpu24.dcache.blockedCycles::no_mshrs      4755179                       # number of cycles access was blocked (Cycle)
system.cpu24.dcache.blockedCycles::no_targets         6770                       # number of cycles access was blocked (Cycle)
system.cpu24.dcache.blockedCauses::no_mshrs        34777                       # number of times access was blocked (Count)
system.cpu24.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu24.dcache.avgBlocked::no_mshrs   136.733445                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.dcache.avgBlocked::no_targets   260.384615                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.dcache.writebacks::writebacks        78041                       # number of writebacks (Count)
system.cpu24.dcache.writebacks::total           78041                       # number of writebacks (Count)
system.cpu24.dcache.demandMshrHits::cpu24.data       406840                       # number of demand (read+write) MSHR hits (Count)
system.cpu24.dcache.demandMshrHits::total       406840                       # number of demand (read+write) MSHR hits (Count)
system.cpu24.dcache.overallMshrHits::cpu24.data       406840                       # number of overall MSHR hits (Count)
system.cpu24.dcache.overallMshrHits::total       406840                       # number of overall MSHR hits (Count)
system.cpu24.dcache.demandMshrMisses::cpu24.data       172243                       # number of demand (read+write) MSHR misses (Count)
system.cpu24.dcache.demandMshrMisses::total       172243                       # number of demand (read+write) MSHR misses (Count)
system.cpu24.dcache.overallMshrMisses::cpu24.data       172243                       # number of overall MSHR misses (Count)
system.cpu24.dcache.overallMshrMisses::total       172243                       # number of overall MSHR misses (Count)
system.cpu24.dcache.demandMshrMissLatency::cpu24.data  28389895496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu24.dcache.demandMshrMissLatency::total  28389895496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu24.dcache.overallMshrMissLatency::cpu24.data  28389895496                       # number of overall MSHR miss ticks (Tick)
system.cpu24.dcache.overallMshrMissLatency::total  28389895496                       # number of overall MSHR miss ticks (Tick)
system.cpu24.dcache.demandMshrMissRate::cpu24.data     0.072666                       # mshr miss ratio for demand accesses (Ratio)
system.cpu24.dcache.demandMshrMissRate::total     0.072666                       # mshr miss ratio for demand accesses (Ratio)
system.cpu24.dcache.overallMshrMissRate::cpu24.data     0.072666                       # mshr miss ratio for overall accesses (Ratio)
system.cpu24.dcache.overallMshrMissRate::total     0.072666                       # mshr miss ratio for overall accesses (Ratio)
system.cpu24.dcache.demandAvgMshrMissLatency::cpu24.data 164824.669194                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.dcache.demandAvgMshrMissLatency::total 164824.669194                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.dcache.overallAvgMshrMissLatency::cpu24.data 164824.669194                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.dcache.overallAvgMshrMissLatency::total 164824.669194                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.dcache.replacements               171088                       # number of replacements (Count)
system.cpu24.dcache.LockedRMWReadReq.hits::cpu24.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu24.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu24.dcache.LockedRMWReadReq.misses::cpu24.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu24.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu24.dcache.LockedRMWReadReq.missLatency::cpu24.data      2203000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu24.dcache.LockedRMWReadReq.missLatency::total      2203000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu24.dcache.LockedRMWReadReq.accesses::cpu24.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu24.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu24.dcache.LockedRMWReadReq.missRate::cpu24.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu24.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu24.dcache.LockedRMWReadReq.avgMissLatency::cpu24.data 52452.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu24.dcache.LockedRMWReadReq.avgMissLatency::total 52452.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu24.dcache.LockedRMWReadReq.mshrMisses::cpu24.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu24.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu24.dcache.LockedRMWReadReq.mshrMissLatency::cpu24.data      4459500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu24.dcache.LockedRMWReadReq.mshrMissLatency::total      4459500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu24.dcache.LockedRMWReadReq.mshrMissRate::cpu24.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu24.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu24.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu24.data 106178.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu24.dcache.LockedRMWReadReq.avgMshrMissLatency::total 106178.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu24.dcache.LockedRMWWriteReq.hits::cpu24.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu24.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu24.dcache.LockedRMWWriteReq.accesses::cpu24.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu24.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu24.dcache.ReadReq.hits::cpu24.data      1240196                       # number of ReadReq hits (Count)
system.cpu24.dcache.ReadReq.hits::total       1240196                       # number of ReadReq hits (Count)
system.cpu24.dcache.ReadReq.misses::cpu24.data       504815                       # number of ReadReq misses (Count)
system.cpu24.dcache.ReadReq.misses::total       504815                       # number of ReadReq misses (Count)
system.cpu24.dcache.ReadReq.missLatency::cpu24.data  34194730000                       # number of ReadReq miss ticks (Tick)
system.cpu24.dcache.ReadReq.missLatency::total  34194730000                       # number of ReadReq miss ticks (Tick)
system.cpu24.dcache.ReadReq.accesses::cpu24.data      1745011                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu24.dcache.ReadReq.accesses::total      1745011                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu24.dcache.ReadReq.missRate::cpu24.data     0.289290                       # miss rate for ReadReq accesses (Ratio)
system.cpu24.dcache.ReadReq.missRate::total     0.289290                       # miss rate for ReadReq accesses (Ratio)
system.cpu24.dcache.ReadReq.avgMissLatency::cpu24.data 67737.151234                       # average ReadReq miss latency ((Tick/Count))
system.cpu24.dcache.ReadReq.avgMissLatency::total 67737.151234                       # average ReadReq miss latency ((Tick/Count))
system.cpu24.dcache.ReadReq.mshrHits::cpu24.data       406840                       # number of ReadReq MSHR hits (Count)
system.cpu24.dcache.ReadReq.mshrHits::total       406840                       # number of ReadReq MSHR hits (Count)
system.cpu24.dcache.ReadReq.mshrMisses::cpu24.data        97975                       # number of ReadReq MSHR misses (Count)
system.cpu24.dcache.ReadReq.mshrMisses::total        97975                       # number of ReadReq MSHR misses (Count)
system.cpu24.dcache.ReadReq.mshrMissLatency::cpu24.data  16710902000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu24.dcache.ReadReq.mshrMissLatency::total  16710902000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu24.dcache.ReadReq.mshrMissRate::cpu24.data     0.056146                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu24.dcache.ReadReq.mshrMissRate::total     0.056146                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu24.dcache.ReadReq.avgMshrMissLatency::cpu24.data 170562.919112                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu24.dcache.ReadReq.avgMshrMissLatency::total 170562.919112                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu24.dcache.WriteReq.hits::cpu24.data       551051                       # number of WriteReq hits (Count)
system.cpu24.dcache.WriteReq.hits::total       551051                       # number of WriteReq hits (Count)
system.cpu24.dcache.WriteReq.misses::cpu24.data        74268                       # number of WriteReq misses (Count)
system.cpu24.dcache.WriteReq.misses::total        74268                       # number of WriteReq misses (Count)
system.cpu24.dcache.WriteReq.missLatency::cpu24.data  11716127496                       # number of WriteReq miss ticks (Tick)
system.cpu24.dcache.WriteReq.missLatency::total  11716127496                       # number of WriteReq miss ticks (Tick)
system.cpu24.dcache.WriteReq.accesses::cpu24.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu24.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu24.dcache.WriteReq.missRate::cpu24.data     0.118768                       # miss rate for WriteReq accesses (Ratio)
system.cpu24.dcache.WriteReq.missRate::total     0.118768                       # miss rate for WriteReq accesses (Ratio)
system.cpu24.dcache.WriteReq.avgMissLatency::cpu24.data 157754.719341                       # average WriteReq miss latency ((Tick/Count))
system.cpu24.dcache.WriteReq.avgMissLatency::total 157754.719341                       # average WriteReq miss latency ((Tick/Count))
system.cpu24.dcache.WriteReq.mshrMisses::cpu24.data        74268                       # number of WriteReq MSHR misses (Count)
system.cpu24.dcache.WriteReq.mshrMisses::total        74268                       # number of WriteReq MSHR misses (Count)
system.cpu24.dcache.WriteReq.mshrMissLatency::cpu24.data  11678993496                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu24.dcache.WriteReq.mshrMissLatency::total  11678993496                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu24.dcache.WriteReq.mshrMissRate::cpu24.data     0.118768                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu24.dcache.WriteReq.mshrMissRate::total     0.118768                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu24.dcache.WriteReq.avgMshrMissLatency::cpu24.data 157254.719341                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu24.dcache.WriteReq.avgMshrMissLatency::total 157254.719341                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu24.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.dcache.tags.tagsInUse        1004.544125                       # Average ticks per tags in use ((Tick/Count))
system.cpu24.dcache.tags.totalRefs            1963586                       # Total number of references to valid blocks. (Count)
system.cpu24.dcache.tags.sampledRefs           172262                       # Sample count of references to valid blocks. (Count)
system.cpu24.dcache.tags.avgRefs            11.398834                       # Average number of references to valid blocks. ((Count/Count))
system.cpu24.dcache.tags.warmupTick         357061000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu24.dcache.tags.occupancies::cpu24.data  1004.544125                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu24.dcache.tags.avgOccs::cpu24.data     0.981000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu24.dcache.tags.avgOccs::total      0.981000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu24.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu24.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu24.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu24.dcache.tags.tagAccesses          4913094                       # Number of tag accesses (Count)
system.cpu24.dcache.tags.dataAccesses         4913094                       # Number of data accesses (Count)
system.cpu24.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.decode.idleCycles                 323952                       # Number of cycles decode is idle (Cycle)
system.cpu24.decode.blockedCycles            49132129                       # Number of cycles decode is blocked (Cycle)
system.cpu24.decode.runCycles                 2243760                       # Number of cycles decode is running (Cycle)
system.cpu24.decode.unblockCycles              366989                       # Number of cycles decode is unblocking (Cycle)
system.cpu24.decode.squashCycles                  170                       # Number of cycles decode is squashing (Cycle)
system.cpu24.decode.branchResolved            1225609                       # Number of times decode resolved a branch (Count)
system.cpu24.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu24.decode.decodedInsts             16388049                       # Number of instructions handled by decode (Count)
system.cpu24.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu24.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu24.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu24.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu24.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu24.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu24.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu24.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu24.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu24.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu24.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu24.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu24.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu24.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.fetch.icacheStallCycles           492248                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu24.fetch.insts                      9470576                       # Number of instructions fetch has processed (Count)
system.cpu24.fetch.branches                   2189687                       # Number of branches that fetch encountered (Count)
system.cpu24.fetch.predictedBranches          1226089                       # Number of branches that fetch has predicted taken (Count)
system.cpu24.fetch.cycles                    51574463                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu24.fetch.squashCycles                   416                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu24.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu24.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu24.fetch.cacheLines                  488427                       # Number of cache lines fetched (Count)
system.cpu24.fetch.icacheSquashes                  54                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu24.fetch.nisnDist::samples         52067000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::mean            0.314826                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::stdev           1.420420                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::0               49162927     94.42%     94.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::1                 264535      0.51%     94.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::2                  71634      0.14%     95.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::3                 121411      0.23%     95.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::4                 915563      1.76%     97.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::5                  33470      0.06%     97.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::6                  41481      0.08%     97.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::7                 106323      0.20%     97.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::8                1349656      2.59%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::total           52067000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.branchRate                0.042043                       # Number of branch fetches per cycle (Ratio)
system.cpu24.fetch.rate                      0.181839                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu24.icache.demandHits::cpu24.inst       488349                       # number of demand (read+write) hits (Count)
system.cpu24.icache.demandHits::total          488349                       # number of demand (read+write) hits (Count)
system.cpu24.icache.overallHits::cpu24.inst       488349                       # number of overall hits (Count)
system.cpu24.icache.overallHits::total         488349                       # number of overall hits (Count)
system.cpu24.icache.demandMisses::cpu24.inst           78                       # number of demand (read+write) misses (Count)
system.cpu24.icache.demandMisses::total            78                       # number of demand (read+write) misses (Count)
system.cpu24.icache.overallMisses::cpu24.inst           78                       # number of overall misses (Count)
system.cpu24.icache.overallMisses::total           78                       # number of overall misses (Count)
system.cpu24.icache.demandMissLatency::cpu24.inst      7233000                       # number of demand (read+write) miss ticks (Tick)
system.cpu24.icache.demandMissLatency::total      7233000                       # number of demand (read+write) miss ticks (Tick)
system.cpu24.icache.overallMissLatency::cpu24.inst      7233000                       # number of overall miss ticks (Tick)
system.cpu24.icache.overallMissLatency::total      7233000                       # number of overall miss ticks (Tick)
system.cpu24.icache.demandAccesses::cpu24.inst       488427                       # number of demand (read+write) accesses (Count)
system.cpu24.icache.demandAccesses::total       488427                       # number of demand (read+write) accesses (Count)
system.cpu24.icache.overallAccesses::cpu24.inst       488427                       # number of overall (read+write) accesses (Count)
system.cpu24.icache.overallAccesses::total       488427                       # number of overall (read+write) accesses (Count)
system.cpu24.icache.demandMissRate::cpu24.inst     0.000160                       # miss rate for demand accesses (Ratio)
system.cpu24.icache.demandMissRate::total     0.000160                       # miss rate for demand accesses (Ratio)
system.cpu24.icache.overallMissRate::cpu24.inst     0.000160                       # miss rate for overall accesses (Ratio)
system.cpu24.icache.overallMissRate::total     0.000160                       # miss rate for overall accesses (Ratio)
system.cpu24.icache.demandAvgMissLatency::cpu24.inst 92730.769231                       # average overall miss latency in ticks ((Tick/Count))
system.cpu24.icache.demandAvgMissLatency::total 92730.769231                       # average overall miss latency in ticks ((Tick/Count))
system.cpu24.icache.overallAvgMissLatency::cpu24.inst 92730.769231                       # average overall miss latency ((Tick/Count))
system.cpu24.icache.overallAvgMissLatency::total 92730.769231                       # average overall miss latency ((Tick/Count))
system.cpu24.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu24.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu24.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu24.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu24.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.icache.demandMshrHits::cpu24.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu24.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu24.icache.overallMshrHits::cpu24.inst           15                       # number of overall MSHR hits (Count)
system.cpu24.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu24.icache.demandMshrMisses::cpu24.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu24.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu24.icache.overallMshrMisses::cpu24.inst           63                       # number of overall MSHR misses (Count)
system.cpu24.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu24.icache.demandMshrMissLatency::cpu24.inst      5987000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu24.icache.demandMshrMissLatency::total      5987000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu24.icache.overallMshrMissLatency::cpu24.inst      5987000                       # number of overall MSHR miss ticks (Tick)
system.cpu24.icache.overallMshrMissLatency::total      5987000                       # number of overall MSHR miss ticks (Tick)
system.cpu24.icache.demandMshrMissRate::cpu24.inst     0.000129                       # mshr miss ratio for demand accesses (Ratio)
system.cpu24.icache.demandMshrMissRate::total     0.000129                       # mshr miss ratio for demand accesses (Ratio)
system.cpu24.icache.overallMshrMissRate::cpu24.inst     0.000129                       # mshr miss ratio for overall accesses (Ratio)
system.cpu24.icache.overallMshrMissRate::total     0.000129                       # mshr miss ratio for overall accesses (Ratio)
system.cpu24.icache.demandAvgMshrMissLatency::cpu24.inst 95031.746032                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.icache.demandAvgMshrMissLatency::total 95031.746032                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.icache.overallAvgMshrMissLatency::cpu24.inst 95031.746032                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.icache.overallAvgMshrMissLatency::total 95031.746032                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.icache.replacements                    0                       # number of replacements (Count)
system.cpu24.icache.ReadReq.hits::cpu24.inst       488349                       # number of ReadReq hits (Count)
system.cpu24.icache.ReadReq.hits::total        488349                       # number of ReadReq hits (Count)
system.cpu24.icache.ReadReq.misses::cpu24.inst           78                       # number of ReadReq misses (Count)
system.cpu24.icache.ReadReq.misses::total           78                       # number of ReadReq misses (Count)
system.cpu24.icache.ReadReq.missLatency::cpu24.inst      7233000                       # number of ReadReq miss ticks (Tick)
system.cpu24.icache.ReadReq.missLatency::total      7233000                       # number of ReadReq miss ticks (Tick)
system.cpu24.icache.ReadReq.accesses::cpu24.inst       488427                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu24.icache.ReadReq.accesses::total       488427                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu24.icache.ReadReq.missRate::cpu24.inst     0.000160                       # miss rate for ReadReq accesses (Ratio)
system.cpu24.icache.ReadReq.missRate::total     0.000160                       # miss rate for ReadReq accesses (Ratio)
system.cpu24.icache.ReadReq.avgMissLatency::cpu24.inst 92730.769231                       # average ReadReq miss latency ((Tick/Count))
system.cpu24.icache.ReadReq.avgMissLatency::total 92730.769231                       # average ReadReq miss latency ((Tick/Count))
system.cpu24.icache.ReadReq.mshrHits::cpu24.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu24.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu24.icache.ReadReq.mshrMisses::cpu24.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu24.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu24.icache.ReadReq.mshrMissLatency::cpu24.inst      5987000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu24.icache.ReadReq.mshrMissLatency::total      5987000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu24.icache.ReadReq.mshrMissRate::cpu24.inst     0.000129                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu24.icache.ReadReq.mshrMissRate::total     0.000129                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu24.icache.ReadReq.avgMshrMissLatency::cpu24.inst 95031.746032                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu24.icache.ReadReq.avgMshrMissLatency::total 95031.746032                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu24.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.icache.tags.tagsInUse          58.198574                       # Average ticks per tags in use ((Tick/Count))
system.cpu24.icache.tags.totalRefs             488412                       # Total number of references to valid blocks. (Count)
system.cpu24.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu24.icache.tags.avgRefs          7752.571429                       # Average number of references to valid blocks. ((Count/Count))
system.cpu24.icache.tags.warmupTick         357042000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu24.icache.tags.occupancies::cpu24.inst    58.198574                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu24.icache.tags.avgOccs::cpu24.inst     0.113669                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu24.icache.tags.avgOccs::total      0.113669                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu24.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu24.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu24.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu24.icache.tags.tagAccesses           976917                       # Number of tag accesses (Count)
system.cpu24.icache.tags.dataAccesses          976917                       # Number of data accesses (Count)
system.cpu24.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu24.iew.squashCycles                     170                       # Number of cycles IEW is squashing (Cycle)
system.cpu24.iew.blockCycles                   145083                       # Number of cycles IEW is blocking (Cycle)
system.cpu24.iew.unblockCycles                7442202                       # Number of cycles IEW is unblocking (Cycle)
system.cpu24.iew.dispatchedInsts             16386615                       # Number of instructions dispatched to IQ (Count)
system.cpu24.iew.dispSquashedInsts                  4                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu24.iew.dispLoadInsts                1745360                       # Number of dispatched load instructions (Count)
system.cpu24.iew.dispStoreInsts                625798                       # Number of dispatched store instructions (Count)
system.cpu24.iew.dispNonSpecInsts                  63                       # Number of dispatched non-speculative instructions (Count)
system.cpu24.iew.iqFullEvents                     698                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu24.iew.lsqFullEvents                7437019                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu24.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu24.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu24.iew.predictedNotTakenIncorrect          119                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu24.iew.branchMispredicts                261                       # Number of branch mispredicts detected at execute (Count)
system.cpu24.iew.instsToCommit               16383106                       # Cumulative count of insts sent to commit (Count)
system.cpu24.iew.writebackCount              16383011                       # Cumulative count of insts written-back (Count)
system.cpu24.iew.producerInst                11988414                       # Number of instructions producing a value (Count)
system.cpu24.iew.consumerInst                16600503                       # Number of instructions consuming a value (Count)
system.cpu24.iew.wbRate                      0.314561                       # Insts written-back per cycle ((Count/Cycle))
system.cpu24.iew.wbFanout                    0.722172                       # Average fanout of values written-back ((Count/Count))
system.cpu24.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu24.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu24.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu24.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu24.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu24.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu24.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu24.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu24.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu24.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu24.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu24.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu24.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu24.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu24.lsq0.squashedLoads                  1606                       # Number of loads squashed (Count)
system.cpu24.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu24.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu24.lsq0.squashedStores                  436                       # Number of stores squashed (Count)
system.cpu24.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu24.lsq0.blockedByCache                12189                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu24.lsq0.loadToUse::samples          1743746                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::mean           82.860117                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::stdev         230.013158                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::0-9              1224034     70.20%     70.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::10-19               5658      0.32%     70.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::20-29              75271      4.32%     74.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::30-39              60531      3.47%     78.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::40-49              30976      1.78%     80.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::50-59              21981      1.26%     81.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::60-69              20583      1.18%     82.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::70-79              16158      0.93%     83.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::80-89              11378      0.65%     84.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::90-99              12333      0.71%     84.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::100-109            11761      0.67%     85.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::110-119             9256      0.53%     86.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::120-129             9328      0.53%     86.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::130-139             8921      0.51%     87.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::140-149             7562      0.43%     87.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::150-159             6625      0.38%     87.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::160-169             4814      0.28%     88.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::170-179             3263      0.19%     88.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::180-189             2775      0.16%     88.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::190-199             2528      0.14%     88.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::200-209             2225      0.13%     88.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::210-219             2000      0.11%     88.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::220-229             1924      0.11%     89.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::230-239             1739      0.10%     89.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::240-249             1429      0.08%     89.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::250-259             1326      0.08%     89.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::260-269             1607      0.09%     89.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::270-279             2402      0.14%     89.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::280-289             3205      0.18%     89.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::290-299             3190      0.18%     89.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::overflows         176963     10.15%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::max_value           4916                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::total            1743746                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.mmu.dtb.rdAccesses               1745115                       # TLB accesses on read requests (Count)
system.cpu24.mmu.dtb.wrAccesses                625506                       # TLB accesses on write requests (Count)
system.cpu24.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu24.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu24.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu24.mmu.itb.wrAccesses                488439                       # TLB accesses on write requests (Count)
system.cpu24.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu24.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu24.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu24.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu24.power_state.ticksClkGated::mean  10916328250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu24.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu24.power_state.ticksClkGated::min_value  10916328250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu24.power_state.ticksClkGated::max_value  10916328250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu24.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu24.power_state.pwrStateResidencyTicks::ON  13377495250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.power_state.pwrStateResidencyTicks::CLK_GATED  10916328250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.rename.squashCycles                  170                       # Number of cycles rename is squashing (Cycle)
system.cpu24.rename.idleCycles                 455189                       # Number of cycles rename is idle (Cycle)
system.cpu24.rename.blockCycles               9595747                       # Number of cycles rename is blocking (Cycle)
system.cpu24.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu24.rename.runCycles                 2469710                       # Number of cycles rename is running (Cycle)
system.cpu24.rename.unblockCycles            39545905                       # Number of cycles rename is unblocking (Cycle)
system.cpu24.rename.renamedInsts             16387328                       # Number of instructions processed by rename (Count)
system.cpu24.rename.ROBFullEvents               67724                       # Number of times rename has blocked due to ROB full (Count)
system.cpu24.rename.IQFullEvents               669535                       # Number of times rename has blocked due to IQ full (Count)
system.cpu24.rename.LQFullEvents               136670                       # Number of times rename has blocked due to LQ full (Count)
system.cpu24.rename.SQFullEvents             39228234                       # Number of times rename has blocked due to SQ full (Count)
system.cpu24.rename.renamedOperands          29679059                       # Number of destination operands rename has renamed (Count)
system.cpu24.rename.lookups                  54935118                       # Number of register rename lookups that rename has made (Count)
system.cpu24.rename.intLookups               15458499                       # Number of integer rename lookups (Count)
system.cpu24.rename.fpLookups                 3187856                       # Number of floating rename lookups (Count)
system.cpu24.rename.committedMaps            29651429                       # Number of HB maps that are committed (Count)
system.cpu24.rename.undoneMaps                  27501                       # Number of HB maps that are undone due to squashing (Count)
system.cpu24.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu24.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu24.rename.skidInsts                 1984385                       # count of insts added to the skid buffer (Count)
system.cpu24.rob.reads                       68182234                       # The number of ROB reads (Count)
system.cpu24.rob.writes                      32771766                       # The number of ROB writes (Count)
system.cpu24.thread_0.numInsts                9459504                       # Number of Instructions committed (Count)
system.cpu24.thread_0.numOps                 16371235                       # Number of Ops committed (Count)
system.cpu24.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu25.numCycles                       52074094                       # Number of cpu cycles simulated (Cycle)
system.cpu25.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu25.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu25.instsAdded                      16942520                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu25.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu25.instsIssued                     16963724                       # Number of instructions issued (Count)
system.cpu25.squashedInstsIssued                   79                       # Number of squashed instructions issued (Count)
system.cpu25.squashedInstsExamined              14655                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu25.squashedOperandsExamined           14220                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu25.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu25.numIssuedDist::samples          52060039                       # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::mean             0.325849                       # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::stdev            1.258077                       # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::0                47773259     91.77%     91.77% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::1                  853056      1.64%     93.40% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::2                  683622      1.31%     94.72% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::3                  402106      0.77%     95.49% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::4                  218189      0.42%     95.91% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::5                 1016037      1.95%     97.86% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::6                  218120      0.42%     98.28% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::7                  889755      1.71%     99.99% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::8                    5895      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::total            52060039                       # Number of insts issued each cycle (Count)
system.cpu25.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::IntAlu                  2181      7.55%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::IntMult                    0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::IntDiv                     0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatAdd                   0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatCmp                   0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatCvt                   0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatMult                  0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatMultAcc               0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatDiv                   0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatMisc                  0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatSqrt                  0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdAdd                    0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdAddAcc                 0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdAlu                    0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdCmp                    0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdCvt                    0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdMisc                   0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdMult                   0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdMultAcc                0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdShift                  0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdShiftAcc               0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdDiv                    0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdSqrt                   0      0.00%      7.55% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatAdd           11884     41.12%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatAlu               0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatCmp               0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatCvt               0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatDiv               0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatMisc              0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatMult              0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatMultAcc            0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatSqrt              0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdReduceAdd              0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdReduceAlu              0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdReduceCmp              0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdAes                    0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdAesMix                 0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdSha1Hash               0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdSha1Hash2              0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdSha256Hash             0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdSha256Hash2            0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdShaSigma2              0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdShaSigma3              0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdPredAlu                0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::MemRead                  169      0.58%     49.25% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::MemWrite                  34      0.12%     49.37% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatMemRead            4761     16.47%     65.84% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatMemWrite           9874     34.16%    100.00% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu25.statIssuedInstType_0::No_OpClass          145      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::IntAlu     13710579     80.82%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::IntMult           18      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::IntDiv          204      0.00%     80.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatAdd       281285      1.66%     82.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatCmp            0      0.00%     82.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatCvt            0      0.00%     82.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatMult            0      0.00%     82.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatDiv            0      0.00%     82.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatMisc            0      0.00%     82.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatSqrt            0      0.00%     82.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdAdd            0      0.00%     82.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdAlu            0      0.00%     82.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdCmp            0      0.00%     82.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdCvt            0      0.00%     82.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdMisc            0      0.00%     82.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdMult            0      0.00%     82.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdShift            0      0.00%     82.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdDiv            0      0.00%     82.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdSqrt            0      0.00%     82.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatAdd       281250      1.66%     84.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatMult       250000      1.47%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdAes            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdAesMix            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::MemRead      1010445      5.96%     91.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::MemWrite        31757      0.19%     91.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatMemRead       804281      4.74%     96.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatMemWrite       593760      3.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::total     16963724                       # Number of instructions issued per FU type, per thread (Count)
system.cpu25.issueRate                       0.325761                       # Inst issue rate ((Count/Cycle))
system.cpu25.fuBusy                             28903                       # FU busy when requested (Count)
system.cpu25.fuBusyRate                      0.001704                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu25.intInstQueueReads               80568771                       # Number of integer instruction queue reads (Count)
system.cpu25.intInstQueueWrites              14269541                       # Number of integer instruction queue writes (Count)
system.cpu25.intInstQueueWakeupAccesses      14251967                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu25.fpInstQueueReads                 5447698                       # Number of floating instruction queue reads (Count)
system.cpu25.fpInstQueueWrites                2687810                       # Number of floating instruction queue writes (Count)
system.cpu25.fpInstQueueWakeupAccesses        2687575                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu25.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu25.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu25.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu25.intAluAccesses                  14255375                       # Number of integer alu accesses (Count)
system.cpu25.fpAluAccesses                    2737107                       # Number of floating point alu accesses (Count)
system.cpu25.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu25.numInsts                        16963490                       # Number of executed instructions (Count)
system.cpu25.numLoadInsts                     1814696                       # Number of load instructions executed (Count)
system.cpu25.numSquashedInsts                     234                       # Number of squashed instructions skipped in execute (Count)
system.cpu25.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu25.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu25.numRefs                          2440193                       # Number of memory reference insts executed (Count)
system.cpu25.numBranches                      2280833                       # Number of branches executed (Count)
system.cpu25.numStoreInsts                     625497                       # Number of stores executed (Count)
system.cpu25.numRate                         0.325757                       # Inst execution rate ((Count/Cycle))
system.cpu25.timesIdled                            73                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu25.idleCycles                         14055                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu25.quiesceCycles                    1435255                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu25.committedInsts                   9784264                       # Number of Instructions Simulated (Count)
system.cpu25.committedOps                    16927973                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu25.cpi                             5.322229                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu25.totalCpi                        5.322229                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu25.ipc                             0.187891                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu25.totalIpc                        0.187891                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu25.intRegfileReads                 16009178                       # Number of integer regfile reads (Count)
system.cpu25.intRegfileWrites                 8650314                       # Number of integer regfile writes (Count)
system.cpu25.fpRegfileReads                   3187532                       # Number of floating regfile reads (Count)
system.cpu25.fpRegfileWrites                  2093815                       # Number of floating regfile writes (Count)
system.cpu25.ccRegfileReads                  11403099                       # number of cc regfile reads (Count)
system.cpu25.ccRegfileWrites                  7104215                       # number of cc regfile writes (Count)
system.cpu25.miscRegfileReads                 7252785                       # number of misc regfile reads (Count)
system.cpu25.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu25.MemDepUnit__0.insertedLoads      1791629                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__0.insertedStores       625725                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__0.conflictingLoads        31830                       # Number of conflicting loads. (Count)
system.cpu25.MemDepUnit__0.conflictingStores        31491                       # Number of conflicting stores. (Count)
system.cpu25.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu25.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu25.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu25.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu25.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu25.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu25.branchPred.lookups               2282404                       # Number of BP lookups (Count)
system.cpu25.branchPred.condPredicted         2281470                       # Number of conditional branches predicted (Count)
system.cpu25.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu25.branchPred.BTBLookups            1272272                       # Number of BTB lookups (Count)
system.cpu25.branchPred.BTBHits               1272206                       # Number of BTB hits (Count)
system.cpu25.branchPred.BTBHitRatio          0.999948                       # BTB Hit Ratio (Ratio)
system.cpu25.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu25.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu25.branchPred.indirectLookups           308                       # Number of indirect predictor lookups. (Count)
system.cpu25.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu25.branchPred.indirectMisses            272                       # Number of indirect misses. (Count)
system.cpu25.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu25.commit.commitSquashedInsts         13016                       # The number of squashed insts skipped by commit (Count)
system.cpu25.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu25.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu25.commit.numCommittedDist::samples     52058305                       # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::mean     0.325173                       # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::stdev     1.316682                       # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::0      48211359     92.61%     92.61% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::1        825198      1.59%     94.20% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::2        154747      0.30%     94.49% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::3        427809      0.82%     95.31% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::4        325937      0.63%     95.94% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::5        893699      1.72%     97.66% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::6         67246      0.13%     97.79% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::7        884345      1.70%     99.49% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::8        267965      0.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::total     52058305                       # Number of insts commited each cycle (Count)
system.cpu25.commit.instsCommitted            9784264                       # Number of instructions committed (Count)
system.cpu25.commit.opsCommitted             16927973                       # Number of ops (including micro ops) committed (Count)
system.cpu25.commit.memRefs                   2415497                       # Number of memory references committed (Count)
system.cpu25.commit.loads                     1790139                       # Number of loads committed (Count)
system.cpu25.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu25.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu25.commit.branches                  2279336                       # Number of branches committed (Count)
system.cpu25.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu25.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu25.commit.integer                  14607233                       # Number of committed integer instructions. (Count)
system.cpu25.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu25.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::IntAlu     13699709     80.93%     80.93% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::IntMult           18      0.00%     80.93% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::IntDiv          198      0.00%     80.93% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatAdd       281260      1.66%     82.59% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatCmp            0      0.00%     82.59% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatCvt            0      0.00%     82.59% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatMult            0      0.00%     82.59% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.59% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatDiv            0      0.00%     82.59% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatMisc            0      0.00%     82.59% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatSqrt            0      0.00%     82.59% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdAdd            0      0.00%     82.59% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.59% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdAlu            0      0.00%     82.59% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdCmp            0      0.00%     82.59% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdCvt            0      0.00%     82.59% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdMisc            0      0.00%     82.59% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdMult            0      0.00%     82.59% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.59% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdShift            0      0.00%     82.59% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.59% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdDiv            0      0.00%     82.59% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdSqrt            0      0.00%     82.59% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatAdd       281250      1.66%     84.25% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.25% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.25% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.25% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.25% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.25% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatMult       250000      1.48%     85.73% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdAes            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdAesMix            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::MemRead      1008871      5.96%     91.69% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::MemWrite        31600      0.19%     91.88% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatMemRead       781268      4.62%     96.49% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatMemWrite       593758      3.51%    100.00% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::total     16927973                       # Class of committed instruction (Count)
system.cpu25.commit.commitEligibleSamples       267965                       # number cycles where commit BW limit reached (Cycle)
system.cpu25.dcache.demandHits::cpu25.data      1828140                       # number of demand (read+write) hits (Count)
system.cpu25.dcache.demandHits::total         1828140                       # number of demand (read+write) hits (Count)
system.cpu25.dcache.overallHits::cpu25.data      1828140                       # number of overall hits (Count)
system.cpu25.dcache.overallHits::total        1828140                       # number of overall hits (Count)
system.cpu25.dcache.demandMisses::cpu25.data       588527                       # number of demand (read+write) misses (Count)
system.cpu25.dcache.demandMisses::total        588527                       # number of demand (read+write) misses (Count)
system.cpu25.dcache.overallMisses::cpu25.data       588527                       # number of overall misses (Count)
system.cpu25.dcache.overallMisses::total       588527                       # number of overall misses (Count)
system.cpu25.dcache.demandMissLatency::cpu25.data  46504138741                       # number of demand (read+write) miss ticks (Tick)
system.cpu25.dcache.demandMissLatency::total  46504138741                       # number of demand (read+write) miss ticks (Tick)
system.cpu25.dcache.overallMissLatency::cpu25.data  46504138741                       # number of overall miss ticks (Tick)
system.cpu25.dcache.overallMissLatency::total  46504138741                       # number of overall miss ticks (Tick)
system.cpu25.dcache.demandAccesses::cpu25.data      2416667                       # number of demand (read+write) accesses (Count)
system.cpu25.dcache.demandAccesses::total      2416667                       # number of demand (read+write) accesses (Count)
system.cpu25.dcache.overallAccesses::cpu25.data      2416667                       # number of overall (read+write) accesses (Count)
system.cpu25.dcache.overallAccesses::total      2416667                       # number of overall (read+write) accesses (Count)
system.cpu25.dcache.demandMissRate::cpu25.data     0.243528                       # miss rate for demand accesses (Ratio)
system.cpu25.dcache.demandMissRate::total     0.243528                       # miss rate for demand accesses (Ratio)
system.cpu25.dcache.overallMissRate::cpu25.data     0.243528                       # miss rate for overall accesses (Ratio)
system.cpu25.dcache.overallMissRate::total     0.243528                       # miss rate for overall accesses (Ratio)
system.cpu25.dcache.demandAvgMissLatency::cpu25.data 79017.850907                       # average overall miss latency in ticks ((Tick/Count))
system.cpu25.dcache.demandAvgMissLatency::total 79017.850907                       # average overall miss latency in ticks ((Tick/Count))
system.cpu25.dcache.overallAvgMissLatency::cpu25.data 79017.850907                       # average overall miss latency ((Tick/Count))
system.cpu25.dcache.overallAvgMissLatency::total 79017.850907                       # average overall miss latency ((Tick/Count))
system.cpu25.dcache.blockedCycles::no_mshrs      4742833                       # number of cycles access was blocked (Cycle)
system.cpu25.dcache.blockedCycles::no_targets         6113                       # number of cycles access was blocked (Cycle)
system.cpu25.dcache.blockedCauses::no_mshrs        35117                       # number of times access was blocked (Count)
system.cpu25.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu25.dcache.avgBlocked::no_mshrs   135.058035                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.dcache.avgBlocked::no_targets   235.115385                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.dcache.writebacks::writebacks        78044                       # number of writebacks (Count)
system.cpu25.dcache.writebacks::total           78044                       # number of writebacks (Count)
system.cpu25.dcache.demandMshrHits::cpu25.data       416285                       # number of demand (read+write) MSHR hits (Count)
system.cpu25.dcache.demandMshrHits::total       416285                       # number of demand (read+write) MSHR hits (Count)
system.cpu25.dcache.overallMshrHits::cpu25.data       416285                       # number of overall MSHR hits (Count)
system.cpu25.dcache.overallMshrHits::total       416285                       # number of overall MSHR hits (Count)
system.cpu25.dcache.demandMshrMisses::cpu25.data       172242                       # number of demand (read+write) MSHR misses (Count)
system.cpu25.dcache.demandMshrMisses::total       172242                       # number of demand (read+write) MSHR misses (Count)
system.cpu25.dcache.overallMshrMisses::cpu25.data       172242                       # number of overall MSHR misses (Count)
system.cpu25.dcache.overallMshrMisses::total       172242                       # number of overall MSHR misses (Count)
system.cpu25.dcache.demandMshrMissLatency::cpu25.data  28354027241                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu25.dcache.demandMshrMissLatency::total  28354027241                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu25.dcache.overallMshrMissLatency::cpu25.data  28354027241                       # number of overall MSHR miss ticks (Tick)
system.cpu25.dcache.overallMshrMissLatency::total  28354027241                       # number of overall MSHR miss ticks (Tick)
system.cpu25.dcache.demandMshrMissRate::cpu25.data     0.071273                       # mshr miss ratio for demand accesses (Ratio)
system.cpu25.dcache.demandMshrMissRate::total     0.071273                       # mshr miss ratio for demand accesses (Ratio)
system.cpu25.dcache.overallMshrMissRate::cpu25.data     0.071273                       # mshr miss ratio for overall accesses (Ratio)
system.cpu25.dcache.overallMshrMissRate::total     0.071273                       # mshr miss ratio for overall accesses (Ratio)
system.cpu25.dcache.demandAvgMshrMissLatency::cpu25.data 164617.382758                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.dcache.demandAvgMshrMissLatency::total 164617.382758                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.dcache.overallAvgMshrMissLatency::cpu25.data 164617.382758                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.dcache.overallAvgMshrMissLatency::total 164617.382758                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.dcache.replacements               171102                       # number of replacements (Count)
system.cpu25.dcache.LockedRMWReadReq.hits::cpu25.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu25.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu25.dcache.LockedRMWReadReq.misses::cpu25.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu25.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu25.dcache.LockedRMWReadReq.missLatency::cpu25.data      2270250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu25.dcache.LockedRMWReadReq.missLatency::total      2270250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu25.dcache.LockedRMWReadReq.accesses::cpu25.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu25.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu25.dcache.LockedRMWReadReq.missRate::cpu25.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu25.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu25.dcache.LockedRMWReadReq.avgMissLatency::cpu25.data 54053.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu25.dcache.LockedRMWReadReq.avgMissLatency::total 54053.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu25.dcache.LockedRMWReadReq.mshrMisses::cpu25.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu25.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu25.dcache.LockedRMWReadReq.mshrMissLatency::cpu25.data      4584000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu25.dcache.LockedRMWReadReq.mshrMissLatency::total      4584000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu25.dcache.LockedRMWReadReq.mshrMissRate::cpu25.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu25.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu25.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu25.data 109142.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu25.dcache.LockedRMWReadReq.avgMshrMissLatency::total 109142.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu25.dcache.LockedRMWWriteReq.hits::cpu25.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu25.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu25.dcache.LockedRMWWriteReq.accesses::cpu25.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu25.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu25.dcache.ReadReq.hits::cpu25.data      1277091                       # number of ReadReq hits (Count)
system.cpu25.dcache.ReadReq.hits::total       1277091                       # number of ReadReq hits (Count)
system.cpu25.dcache.ReadReq.misses::cpu25.data       514261                       # number of ReadReq misses (Count)
system.cpu25.dcache.ReadReq.misses::total       514261                       # number of ReadReq misses (Count)
system.cpu25.dcache.ReadReq.missLatency::cpu25.data  34881695250                       # number of ReadReq miss ticks (Tick)
system.cpu25.dcache.ReadReq.missLatency::total  34881695250                       # number of ReadReq miss ticks (Tick)
system.cpu25.dcache.ReadReq.accesses::cpu25.data      1791352                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu25.dcache.ReadReq.accesses::total      1791352                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu25.dcache.ReadReq.missRate::cpu25.data     0.287080                       # miss rate for ReadReq accesses (Ratio)
system.cpu25.dcache.ReadReq.missRate::total     0.287080                       # miss rate for ReadReq accesses (Ratio)
system.cpu25.dcache.ReadReq.avgMissLatency::cpu25.data 67828.778091                       # average ReadReq miss latency ((Tick/Count))
system.cpu25.dcache.ReadReq.avgMissLatency::total 67828.778091                       # average ReadReq miss latency ((Tick/Count))
system.cpu25.dcache.ReadReq.mshrHits::cpu25.data       416285                       # number of ReadReq MSHR hits (Count)
system.cpu25.dcache.ReadReq.mshrHits::total       416285                       # number of ReadReq MSHR hits (Count)
system.cpu25.dcache.ReadReq.mshrMisses::cpu25.data        97976                       # number of ReadReq MSHR misses (Count)
system.cpu25.dcache.ReadReq.mshrMisses::total        97976                       # number of ReadReq MSHR misses (Count)
system.cpu25.dcache.ReadReq.mshrMissLatency::cpu25.data  16768716750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu25.dcache.ReadReq.mshrMissLatency::total  16768716750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu25.dcache.ReadReq.mshrMissRate::cpu25.data     0.054694                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu25.dcache.ReadReq.mshrMissRate::total     0.054694                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu25.dcache.ReadReq.avgMshrMissLatency::cpu25.data 171151.269188                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu25.dcache.ReadReq.avgMshrMissLatency::total 171151.269188                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu25.dcache.WriteReq.hits::cpu25.data       551049                       # number of WriteReq hits (Count)
system.cpu25.dcache.WriteReq.hits::total       551049                       # number of WriteReq hits (Count)
system.cpu25.dcache.WriteReq.misses::cpu25.data        74266                       # number of WriteReq misses (Count)
system.cpu25.dcache.WriteReq.misses::total        74266                       # number of WriteReq misses (Count)
system.cpu25.dcache.WriteReq.missLatency::cpu25.data  11622443491                       # number of WriteReq miss ticks (Tick)
system.cpu25.dcache.WriteReq.missLatency::total  11622443491                       # number of WriteReq miss ticks (Tick)
system.cpu25.dcache.WriteReq.accesses::cpu25.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu25.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu25.dcache.WriteReq.missRate::cpu25.data     0.118766                       # miss rate for WriteReq accesses (Ratio)
system.cpu25.dcache.WriteReq.missRate::total     0.118766                       # miss rate for WriteReq accesses (Ratio)
system.cpu25.dcache.WriteReq.avgMissLatency::cpu25.data 156497.502101                       # average WriteReq miss latency ((Tick/Count))
system.cpu25.dcache.WriteReq.avgMissLatency::total 156497.502101                       # average WriteReq miss latency ((Tick/Count))
system.cpu25.dcache.WriteReq.mshrMisses::cpu25.data        74266                       # number of WriteReq MSHR misses (Count)
system.cpu25.dcache.WriteReq.mshrMisses::total        74266                       # number of WriteReq MSHR misses (Count)
system.cpu25.dcache.WriteReq.mshrMissLatency::cpu25.data  11585310491                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu25.dcache.WriteReq.mshrMissLatency::total  11585310491                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu25.dcache.WriteReq.mshrMissRate::cpu25.data     0.118766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu25.dcache.WriteReq.mshrMissRate::total     0.118766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu25.dcache.WriteReq.avgMshrMissLatency::cpu25.data 155997.502101                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu25.dcache.WriteReq.avgMshrMissLatency::total 155997.502101                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu25.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.dcache.tags.tagsInUse        1004.486193                       # Average ticks per tags in use ((Tick/Count))
system.cpu25.dcache.tags.totalRefs            2000472                       # Total number of references to valid blocks. (Count)
system.cpu25.dcache.tags.sampledRefs           172263                       # Sample count of references to valid blocks. (Count)
system.cpu25.dcache.tags.avgRefs            11.612894                       # Average number of references to valid blocks. ((Count/Count))
system.cpu25.dcache.tags.warmupTick         358900000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu25.dcache.tags.occupancies::cpu25.data  1004.486193                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu25.dcache.tags.avgOccs::cpu25.data     0.980944                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu25.dcache.tags.avgOccs::total      0.980944                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu25.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu25.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu25.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu25.dcache.tags.tagAccesses          5005769                       # Number of tag accesses (Count)
system.cpu25.dcache.tags.dataAccesses         5005769                       # Number of data accesses (Count)
system.cpu25.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.decode.idleCycles                 425518                       # Number of cycles decode is idle (Cycle)
system.cpu25.decode.blockedCycles            48880893                       # Number of cycles decode is blocked (Cycle)
system.cpu25.decode.runCycles                 2373733                       # Number of cycles decode is running (Cycle)
system.cpu25.decode.unblockCycles              379733                       # Number of cycles decode is unblocking (Cycle)
system.cpu25.decode.squashCycles                  162                       # Number of cycles decode is squashing (Cycle)
system.cpu25.decode.branchResolved            1271976                       # Number of times decode resolved a branch (Count)
system.cpu25.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu25.decode.decodedInsts             16944099                       # Number of instructions handled by decode (Count)
system.cpu25.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu25.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu25.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu25.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu25.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu25.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu25.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu25.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu25.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu25.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu25.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu25.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu25.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu25.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.fetch.icacheStallCycles           592377                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu25.fetch.insts                      9794936                       # Number of instructions fetch has processed (Count)
system.cpu25.fetch.branches                   2282404                       # Number of branches that fetch encountered (Count)
system.cpu25.fetch.predictedBranches          1272440                       # Number of branches that fetch has predicted taken (Count)
system.cpu25.fetch.cycles                    51467382                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu25.fetch.squashCycles                   398                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu25.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu25.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu25.fetch.cacheLines                  588549                       # Number of cache lines fetched (Count)
system.cpu25.fetch.icacheSquashes                  49                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu25.fetch.nisnDist::samples         52060039                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::mean            0.325547                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::stdev           1.440530                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::0               49009823     94.14%     94.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::1                 314316      0.60%     94.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::2                  76351      0.15%     94.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::3                 170228      0.33%     95.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::4                 916065      1.76%     96.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::5                  27354      0.05%     97.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::6                  43801      0.08%     97.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::7                 110360      0.21%     97.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::8                1391741      2.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::total           52060039                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.branchRate                0.043830                       # Number of branch fetches per cycle (Ratio)
system.cpu25.fetch.rate                      0.188096                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu25.icache.demandHits::cpu25.inst       588475                       # number of demand (read+write) hits (Count)
system.cpu25.icache.demandHits::total          588475                       # number of demand (read+write) hits (Count)
system.cpu25.icache.overallHits::cpu25.inst       588475                       # number of overall hits (Count)
system.cpu25.icache.overallHits::total         588475                       # number of overall hits (Count)
system.cpu25.icache.demandMisses::cpu25.inst           74                       # number of demand (read+write) misses (Count)
system.cpu25.icache.demandMisses::total            74                       # number of demand (read+write) misses (Count)
system.cpu25.icache.overallMisses::cpu25.inst           74                       # number of overall misses (Count)
system.cpu25.icache.overallMisses::total           74                       # number of overall misses (Count)
system.cpu25.icache.demandMissLatency::cpu25.inst      7108500                       # number of demand (read+write) miss ticks (Tick)
system.cpu25.icache.demandMissLatency::total      7108500                       # number of demand (read+write) miss ticks (Tick)
system.cpu25.icache.overallMissLatency::cpu25.inst      7108500                       # number of overall miss ticks (Tick)
system.cpu25.icache.overallMissLatency::total      7108500                       # number of overall miss ticks (Tick)
system.cpu25.icache.demandAccesses::cpu25.inst       588549                       # number of demand (read+write) accesses (Count)
system.cpu25.icache.demandAccesses::total       588549                       # number of demand (read+write) accesses (Count)
system.cpu25.icache.overallAccesses::cpu25.inst       588549                       # number of overall (read+write) accesses (Count)
system.cpu25.icache.overallAccesses::total       588549                       # number of overall (read+write) accesses (Count)
system.cpu25.icache.demandMissRate::cpu25.inst     0.000126                       # miss rate for demand accesses (Ratio)
system.cpu25.icache.demandMissRate::total     0.000126                       # miss rate for demand accesses (Ratio)
system.cpu25.icache.overallMissRate::cpu25.inst     0.000126                       # miss rate for overall accesses (Ratio)
system.cpu25.icache.overallMissRate::total     0.000126                       # miss rate for overall accesses (Ratio)
system.cpu25.icache.demandAvgMissLatency::cpu25.inst 96060.810811                       # average overall miss latency in ticks ((Tick/Count))
system.cpu25.icache.demandAvgMissLatency::total 96060.810811                       # average overall miss latency in ticks ((Tick/Count))
system.cpu25.icache.overallAvgMissLatency::cpu25.inst 96060.810811                       # average overall miss latency ((Tick/Count))
system.cpu25.icache.overallAvgMissLatency::total 96060.810811                       # average overall miss latency ((Tick/Count))
system.cpu25.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu25.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu25.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu25.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu25.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.icache.demandMshrHits::cpu25.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu25.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu25.icache.overallMshrHits::cpu25.inst           14                       # number of overall MSHR hits (Count)
system.cpu25.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu25.icache.demandMshrMisses::cpu25.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu25.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu25.icache.overallMshrMisses::cpu25.inst           60                       # number of overall MSHR misses (Count)
system.cpu25.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu25.icache.demandMshrMissLatency::cpu25.inst      6006250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu25.icache.demandMshrMissLatency::total      6006250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu25.icache.overallMshrMissLatency::cpu25.inst      6006250                       # number of overall MSHR miss ticks (Tick)
system.cpu25.icache.overallMshrMissLatency::total      6006250                       # number of overall MSHR miss ticks (Tick)
system.cpu25.icache.demandMshrMissRate::cpu25.inst     0.000102                       # mshr miss ratio for demand accesses (Ratio)
system.cpu25.icache.demandMshrMissRate::total     0.000102                       # mshr miss ratio for demand accesses (Ratio)
system.cpu25.icache.overallMshrMissRate::cpu25.inst     0.000102                       # mshr miss ratio for overall accesses (Ratio)
system.cpu25.icache.overallMshrMissRate::total     0.000102                       # mshr miss ratio for overall accesses (Ratio)
system.cpu25.icache.demandAvgMshrMissLatency::cpu25.inst 100104.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.icache.demandAvgMshrMissLatency::total 100104.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.icache.overallAvgMshrMissLatency::cpu25.inst 100104.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.icache.overallAvgMshrMissLatency::total 100104.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.icache.replacements                    0                       # number of replacements (Count)
system.cpu25.icache.ReadReq.hits::cpu25.inst       588475                       # number of ReadReq hits (Count)
system.cpu25.icache.ReadReq.hits::total        588475                       # number of ReadReq hits (Count)
system.cpu25.icache.ReadReq.misses::cpu25.inst           74                       # number of ReadReq misses (Count)
system.cpu25.icache.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cpu25.icache.ReadReq.missLatency::cpu25.inst      7108500                       # number of ReadReq miss ticks (Tick)
system.cpu25.icache.ReadReq.missLatency::total      7108500                       # number of ReadReq miss ticks (Tick)
system.cpu25.icache.ReadReq.accesses::cpu25.inst       588549                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu25.icache.ReadReq.accesses::total       588549                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu25.icache.ReadReq.missRate::cpu25.inst     0.000126                       # miss rate for ReadReq accesses (Ratio)
system.cpu25.icache.ReadReq.missRate::total     0.000126                       # miss rate for ReadReq accesses (Ratio)
system.cpu25.icache.ReadReq.avgMissLatency::cpu25.inst 96060.810811                       # average ReadReq miss latency ((Tick/Count))
system.cpu25.icache.ReadReq.avgMissLatency::total 96060.810811                       # average ReadReq miss latency ((Tick/Count))
system.cpu25.icache.ReadReq.mshrHits::cpu25.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu25.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu25.icache.ReadReq.mshrMisses::cpu25.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu25.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu25.icache.ReadReq.mshrMissLatency::cpu25.inst      6006250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu25.icache.ReadReq.mshrMissLatency::total      6006250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu25.icache.ReadReq.mshrMissRate::cpu25.inst     0.000102                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu25.icache.ReadReq.mshrMissRate::total     0.000102                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu25.icache.ReadReq.avgMshrMissLatency::cpu25.inst 100104.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu25.icache.ReadReq.avgMshrMissLatency::total 100104.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu25.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.icache.tags.tagsInUse          55.982139                       # Average ticks per tags in use ((Tick/Count))
system.cpu25.icache.tags.totalRefs             588535                       # Total number of references to valid blocks. (Count)
system.cpu25.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu25.icache.tags.avgRefs          9808.916667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu25.icache.tags.warmupTick         358881000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu25.icache.tags.occupancies::cpu25.inst    55.982139                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu25.icache.tags.avgOccs::cpu25.inst     0.109340                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu25.icache.tags.avgOccs::total      0.109340                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu25.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu25.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu25.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu25.icache.tags.tagAccesses          1177158                       # Number of tag accesses (Count)
system.cpu25.icache.tags.dataAccesses         1177158                       # Number of data accesses (Count)
system.cpu25.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu25.iew.squashCycles                     162                       # Number of cycles IEW is squashing (Cycle)
system.cpu25.iew.blockCycles                   231101                       # Number of cycles IEW is blocking (Cycle)
system.cpu25.iew.unblockCycles                7819407                       # Number of cycles IEW is unblocking (Cycle)
system.cpu25.iew.dispatchedInsts             16942695                       # Number of instructions dispatched to IQ (Count)
system.cpu25.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu25.iew.dispLoadInsts                1791629                       # Number of dispatched load instructions (Count)
system.cpu25.iew.dispStoreInsts                625725                       # Number of dispatched store instructions (Count)
system.cpu25.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu25.iew.iqFullEvents                     873                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu25.iew.lsqFullEvents                7814040                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu25.iew.memOrderViolationEvents            1                       # Number of memory order violations (Count)
system.cpu25.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu25.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu25.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu25.iew.instsToCommit               16939629                       # Cumulative count of insts sent to commit (Count)
system.cpu25.iew.writebackCount              16939542                       # Cumulative count of insts written-back (Count)
system.cpu25.iew.producerInst                12414536                       # Number of instructions producing a value (Count)
system.cpu25.iew.consumerInst                17116735                       # Number of instructions consuming a value (Count)
system.cpu25.iew.wbRate                      0.325297                       # Insts written-back per cycle ((Count/Cycle))
system.cpu25.iew.wbFanout                    0.725286                       # Average fanout of values written-back ((Count/Count))
system.cpu25.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu25.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu25.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu25.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu25.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu25.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu25.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu25.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu25.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu25.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu25.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu25.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu25.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu25.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu25.lsq0.squashedLoads                  1482                       # Number of loads squashed (Count)
system.cpu25.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu25.lsq0.memOrderViolation                 1                       # Number of memory ordering violations (Count)
system.cpu25.lsq0.squashedStores                  367                       # Number of stores squashed (Count)
system.cpu25.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu25.lsq0.blockedByCache                12468                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu25.lsq0.loadToUse::samples          1790139                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::mean           83.140825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::stdev         234.434220                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::0-9              1260658     70.42%     70.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::10-19               5782      0.32%     70.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::20-29              75826      4.24%     74.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::30-39              61944      3.46%     78.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::40-49              31564      1.76%     80.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::50-59              20986      1.17%     81.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::60-69              21128      1.18%     82.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::70-79              16898      0.94%     83.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::80-89              12160      0.68%     84.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::90-99              12626      0.71%     84.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::100-109            12089      0.68%     85.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::110-119             9375      0.52%     86.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::120-129             9246      0.52%     86.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::130-139             9126      0.51%     87.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::140-149             8006      0.45%     87.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::150-159             7206      0.40%     87.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::160-169             5310      0.30%     88.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::170-179             3409      0.19%     88.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::180-189             2882      0.16%     88.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::190-199             2913      0.16%     88.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::200-209             2453      0.14%     88.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::210-219             1956      0.11%     89.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::220-229             2009      0.11%     89.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::230-239             1755      0.10%     89.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::240-249             1398      0.08%     89.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::250-259             1488      0.08%     89.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::260-269             1731      0.10%     89.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::270-279             2367      0.13%     89.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::280-289             2737      0.15%     89.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::290-299             3185      0.18%     89.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::overflows         179926     10.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::max_value           6480                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::total            1790139                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.mmu.dtb.rdAccesses               1791454                       # TLB accesses on read requests (Count)
system.cpu25.mmu.dtb.wrAccesses                625497                       # TLB accesses on write requests (Count)
system.cpu25.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu25.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu25.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu25.mmu.itb.wrAccesses                588561                       # TLB accesses on write requests (Count)
system.cpu25.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu25.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu25.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu25.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu25.power_state.ticksClkGated::mean  10916486250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu25.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu25.power_state.ticksClkGated::min_value  10916486250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu25.power_state.ticksClkGated::max_value  10916486250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu25.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu25.power_state.pwrStateResidencyTicks::ON  13377337250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.power_state.pwrStateResidencyTicks::CLK_GATED  10916486250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.rename.squashCycles                  162                       # Number of cycles rename is squashing (Cycle)
system.cpu25.rename.idleCycles                 550451                       # Number of cycles rename is idle (Cycle)
system.cpu25.rename.blockCycles               9978197                       # Number of cycles rename is blocking (Cycle)
system.cpu25.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu25.rename.runCycles                 2608929                       # Number of cycles rename is running (Cycle)
system.cpu25.rename.unblockCycles            38922021                       # Number of cycles rename is unblocking (Cycle)
system.cpu25.rename.renamedInsts             16943389                       # Number of instructions processed by rename (Count)
system.cpu25.rename.ROBFullEvents               67052                       # Number of times rename has blocked due to ROB full (Count)
system.cpu25.rename.IQFullEvents               743834                       # Number of times rename has blocked due to IQ full (Count)
system.cpu25.rename.LQFullEvents               198081                       # Number of times rename has blocked due to LQ full (Count)
system.cpu25.rename.SQFullEvents             38531732                       # Number of times rename has blocked due to SQ full (Count)
system.cpu25.rename.renamedOperands          30791680                       # Number of destination operands rename has renamed (Count)
system.cpu25.rename.lookups                  56881855                       # Number of register rename lookups that rename has made (Count)
system.cpu25.rename.intLookups               15968042                       # Number of integer rename lookups (Count)
system.cpu25.rename.fpLookups                 3187716                       # Number of floating rename lookups (Count)
system.cpu25.rename.committedMaps            30764914                       # Number of HB maps that are committed (Count)
system.cpu25.rename.undoneMaps                  26637                       # Number of HB maps that are undone due to squashing (Count)
system.cpu25.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu25.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu25.rename.skidInsts                 1975017                       # count of insts added to the skid buffer (Count)
system.cpu25.rob.reads                       68731056                       # The number of ROB reads (Count)
system.cpu25.rob.writes                      33883900                       # The number of ROB writes (Count)
system.cpu25.thread_0.numInsts                9784264                       # Number of Instructions committed (Count)
system.cpu25.thread_0.numOps                 16927973                       # Number of Ops committed (Count)
system.cpu25.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu26.numCycles                       52066526                       # Number of cpu cycles simulated (Cycle)
system.cpu26.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu26.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu26.instsAdded                      17116803                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu26.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu26.instsIssued                     17131965                       # Number of instructions issued (Count)
system.cpu26.squashedInstsIssued                   75                       # Number of squashed instructions issued (Count)
system.cpu26.squashedInstsExamined              14974                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu26.squashedOperandsExamined           14814                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu26.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu26.numIssuedDist::samples          52050689                       # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::mean             0.329140                       # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::stdev            1.262908                       # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::0                47703002     91.65%     91.65% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::1                  872359      1.68%     93.32% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::2                  704191      1.35%     94.68% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::3                  415008      0.80%     95.47% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::4                  219031      0.42%     95.89% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::5                  992179      1.91%     97.80% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::6                  250481      0.48%     98.28% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::7                  889209      1.71%     99.99% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::8                    5229      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::total            52050689                       # Number of insts issued each cycle (Count)
system.cpu26.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::IntAlu                  2182      8.27%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::IntMult                    0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::IntDiv                     0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatAdd                   0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatCmp                   0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatCvt                   0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatMult                  0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatMultAcc               0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatDiv                   0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatMisc                  0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatSqrt                  0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdAdd                    0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdAddAcc                 0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdAlu                    0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdCmp                    0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdCvt                    0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdMisc                   0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdMult                   0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdMultAcc                0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdShift                  0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdShiftAcc               0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdDiv                    0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdSqrt                   0      0.00%      8.27% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatAdd           12030     45.61%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatAlu               0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatCmp               0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatCvt               0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatDiv               0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatMisc              0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatMult              0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatMultAcc            0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatSqrt              0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdReduceAdd              0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdReduceAlu              0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdReduceCmp              0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatReduceAdd            0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatReduceCmp            0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdAes                    0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdAesMix                 0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdSha1Hash               0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdSha1Hash2              0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdSha256Hash             0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdSha256Hash2            0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdShaSigma2              0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdShaSigma3              0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdPredAlu                0      0.00%     53.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::MemRead                  169      0.64%     54.52% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::MemWrite                  34      0.13%     54.65% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatMemRead            2032      7.70%     62.35% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatMemWrite           9931     37.65%    100.00% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu26.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::IntAlu     13870161     80.96%     80.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::IntMult           18      0.00%     80.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::IntDiv          204      0.00%     80.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatAdd       281300      1.64%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatCmp            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatCvt            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatMult            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatDiv            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatMisc            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatSqrt            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdAdd            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdAlu            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdCmp            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdCvt            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdMisc            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdMult            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdShift            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdDiv            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdSqrt            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatAdd       281250      1.64%     84.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatMult       250002      1.46%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdAes            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdAesMix            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::MemRead      1024939      5.98%     91.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::MemWrite        31762      0.19%     91.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatMemRead       798415      4.66%     96.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatMemWrite       593764      3.47%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::total     17131965                       # Number of instructions issued per FU type, per thread (Count)
system.cpu26.issueRate                       0.329040                       # Inst issue rate ((Count/Cycle))
system.cpu26.fuBusy                             26378                       # FU busy when requested (Count)
system.cpu26.fuBusyRate                      0.001540                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu26.intInstQueueReads               80907562                       # Number of integer instruction queue reads (Count)
system.cpu26.intInstQueueWrites              14443841                       # Number of integer instruction queue writes (Count)
system.cpu26.intInstQueueWakeupAccesses      14426020                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu26.fpInstQueueReads                 5433510                       # Number of floating instruction queue reads (Count)
system.cpu26.fpInstQueueWrites                2688114                       # Number of floating instruction queue writes (Count)
system.cpu26.fpInstQueueWakeupAccesses        2687607                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu26.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu26.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu26.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu26.intAluAccesses                  14429441                       # Number of integer alu accesses (Count)
system.cpu26.fpAluAccesses                    2728752                       # Number of floating point alu accesses (Count)
system.cpu26.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu26.numInsts                        17131698                       # Number of executed instructions (Count)
system.cpu26.numLoadInsts                     1823319                       # Number of load instructions executed (Count)
system.cpu26.numSquashedInsts                     267                       # Number of squashed instructions skipped in execute (Count)
system.cpu26.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu26.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu26.numRefs                          2448823                       # Number of memory reference insts executed (Count)
system.cpu26.numBranches                      2309833                       # Number of branches executed (Count)
system.cpu26.numStoreInsts                     625504                       # Number of stores executed (Count)
system.cpu26.numRate                         0.329035                       # Inst execution rate ((Count/Cycle))
system.cpu26.timesIdled                            73                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu26.idleCycles                         15837                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu26.quiesceCycles                    1442543                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu26.committedInsts                   9885743                       # Number of Instructions Simulated (Count)
system.cpu26.committedOps                    17101937                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu26.cpi                             5.266830                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu26.totalCpi                        5.266830                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu26.ipc                             0.189868                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu26.totalIpc                        0.189868                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu26.intRegfileReads                 16156951                       # Number of integer regfile reads (Count)
system.cpu26.intRegfileWrites                 8751866                       # Number of integer regfile writes (Count)
system.cpu26.fpRegfileReads                   3187568                       # Number of floating regfile reads (Count)
system.cpu26.fpRegfileWrites                  2093843                       # Number of floating regfile writes (Count)
system.cpu26.ccRegfileReads                  11548078                       # number of cc regfile reads (Count)
system.cpu26.ccRegfileWrites                  7191211                       # number of cc regfile writes (Count)
system.cpu26.miscRegfileReads                 7319439                       # number of misc regfile reads (Count)
system.cpu26.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu26.MemDepUnit__0.insertedLoads      1806188                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__0.insertedStores       625774                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__0.conflictingLoads        31831                       # Number of conflicting loads. (Count)
system.cpu26.MemDepUnit__0.conflictingStores        31491                       # Number of conflicting stores. (Count)
system.cpu26.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu26.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu26.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu26.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu26.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu26.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu26.branchPred.lookups               2311427                       # Number of BP lookups (Count)
system.cpu26.branchPred.condPredicted         2310472                       # Number of conditional branches predicted (Count)
system.cpu26.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu26.branchPred.BTBLookups            1286781                       # Number of BTB lookups (Count)
system.cpu26.branchPred.BTBHits               1286715                       # Number of BTB hits (Count)
system.cpu26.branchPred.BTBHitRatio          0.999949                       # BTB Hit Ratio (Ratio)
system.cpu26.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu26.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu26.branchPred.indirectLookups           322                       # Number of indirect predictor lookups. (Count)
system.cpu26.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu26.branchPred.indirectMisses            286                       # Number of indirect misses. (Count)
system.cpu26.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu26.commit.commitSquashedInsts         13300                       # The number of squashed insts skipped by commit (Count)
system.cpu26.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu26.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu26.commit.numCommittedDist::samples     52048923                       # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::mean     0.328574                       # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::stdev     1.317717                       # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::0      48106676     92.43%     92.43% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::1        865508      1.66%     94.09% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::2        165704      0.32%     94.41% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::3        466014      0.90%     95.30% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::4        343870      0.66%     95.96% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::5        888943      1.71%     97.67% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::6         64891      0.12%     97.80% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::7        881098      1.69%     99.49% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::8        266219      0.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::total     52048923                       # Number of insts commited each cycle (Count)
system.cpu26.commit.instsCommitted            9885743                       # Number of instructions committed (Count)
system.cpu26.commit.opsCommitted             17101937                       # Number of ops (including micro ops) committed (Count)
system.cpu26.commit.memRefs                   2429994                       # Number of memory references committed (Count)
system.cpu26.commit.loads                     1804636                       # Number of loads committed (Count)
system.cpu26.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu26.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu26.commit.branches                  2308330                       # Number of branches committed (Count)
system.cpu26.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu26.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu26.commit.integer                  14766700                       # Number of committed integer instructions. (Count)
system.cpu26.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu26.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::IntAlu     13859176     81.04%     81.04% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::IntMult           18      0.00%     81.04% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::IntDiv          198      0.00%     81.04% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatAdd       281260      1.64%     82.68% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatCmp            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatCvt            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatMult            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatDiv            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatMisc            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatSqrt            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdAdd            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdAlu            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdCmp            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdCvt            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdMisc            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdMult            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdShift            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdDiv            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdSqrt            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatAdd       281250      1.64%     84.33% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.33% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.33% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.33% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.33% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.33% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatMult       250000      1.46%     85.79% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.79% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.79% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.79% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.79% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.79% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.79% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.79% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdAes            0      0.00%     85.79% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdAesMix            0      0.00%     85.79% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.79% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.79% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.79% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.79% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.79% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.79% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.79% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::MemRead      1023368      5.98%     91.78% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::MemWrite        31600      0.18%     91.96% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatMemRead       781268      4.57%     96.53% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatMemWrite       593758      3.47%    100.00% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::total     17101937                       # Class of committed instruction (Count)
system.cpu26.commit.commitEligibleSamples       266219                       # number cycles where commit BW limit reached (Cycle)
system.cpu26.dcache.demandHits::cpu26.data      1843741                       # number of demand (read+write) hits (Count)
system.cpu26.dcache.demandHits::total         1843741                       # number of demand (read+write) hits (Count)
system.cpu26.dcache.overallHits::cpu26.data      1843741                       # number of overall hits (Count)
system.cpu26.dcache.overallHits::total        1843741                       # number of overall hits (Count)
system.cpu26.dcache.demandMisses::cpu26.data       587482                       # number of demand (read+write) misses (Count)
system.cpu26.dcache.demandMisses::total        587482                       # number of demand (read+write) misses (Count)
system.cpu26.dcache.overallMisses::cpu26.data       587482                       # number of overall misses (Count)
system.cpu26.dcache.overallMisses::total       587482                       # number of overall misses (Count)
system.cpu26.dcache.demandMissLatency::cpu26.data  45829280495                       # number of demand (read+write) miss ticks (Tick)
system.cpu26.dcache.demandMissLatency::total  45829280495                       # number of demand (read+write) miss ticks (Tick)
system.cpu26.dcache.overallMissLatency::cpu26.data  45829280495                       # number of overall miss ticks (Tick)
system.cpu26.dcache.overallMissLatency::total  45829280495                       # number of overall miss ticks (Tick)
system.cpu26.dcache.demandAccesses::cpu26.data      2431223                       # number of demand (read+write) accesses (Count)
system.cpu26.dcache.demandAccesses::total      2431223                       # number of demand (read+write) accesses (Count)
system.cpu26.dcache.overallAccesses::cpu26.data      2431223                       # number of overall (read+write) accesses (Count)
system.cpu26.dcache.overallAccesses::total      2431223                       # number of overall (read+write) accesses (Count)
system.cpu26.dcache.demandMissRate::cpu26.data     0.241641                       # miss rate for demand accesses (Ratio)
system.cpu26.dcache.demandMissRate::total     0.241641                       # miss rate for demand accesses (Ratio)
system.cpu26.dcache.overallMissRate::cpu26.data     0.241641                       # miss rate for overall accesses (Ratio)
system.cpu26.dcache.overallMissRate::total     0.241641                       # miss rate for overall accesses (Ratio)
system.cpu26.dcache.demandAvgMissLatency::cpu26.data 78009.676033                       # average overall miss latency in ticks ((Tick/Count))
system.cpu26.dcache.demandAvgMissLatency::total 78009.676033                       # average overall miss latency in ticks ((Tick/Count))
system.cpu26.dcache.overallAvgMissLatency::cpu26.data 78009.676033                       # average overall miss latency ((Tick/Count))
system.cpu26.dcache.overallAvgMissLatency::total 78009.676033                       # average overall miss latency ((Tick/Count))
system.cpu26.dcache.blockedCycles::no_mshrs      4858189                       # number of cycles access was blocked (Cycle)
system.cpu26.dcache.blockedCycles::no_targets         6353                       # number of cycles access was blocked (Cycle)
system.cpu26.dcache.blockedCauses::no_mshrs        35853                       # number of times access was blocked (Count)
system.cpu26.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu26.dcache.avgBlocked::no_mshrs   135.502998                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.dcache.avgBlocked::no_targets   235.296296                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.dcache.writebacks::writebacks        78039                       # number of writebacks (Count)
system.cpu26.dcache.writebacks::total           78039                       # number of writebacks (Count)
system.cpu26.dcache.demandMshrHits::cpu26.data       415259                       # number of demand (read+write) MSHR hits (Count)
system.cpu26.dcache.demandMshrHits::total       415259                       # number of demand (read+write) MSHR hits (Count)
system.cpu26.dcache.overallMshrHits::cpu26.data       415259                       # number of overall MSHR hits (Count)
system.cpu26.dcache.overallMshrHits::total       415259                       # number of overall MSHR hits (Count)
system.cpu26.dcache.demandMshrMisses::cpu26.data       172223                       # number of demand (read+write) MSHR misses (Count)
system.cpu26.dcache.demandMshrMisses::total       172223                       # number of demand (read+write) MSHR misses (Count)
system.cpu26.dcache.overallMshrMisses::cpu26.data       172223                       # number of overall MSHR misses (Count)
system.cpu26.dcache.overallMshrMisses::total       172223                       # number of overall MSHR misses (Count)
system.cpu26.dcache.demandMshrMissLatency::cpu26.data  28269848745                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu26.dcache.demandMshrMissLatency::total  28269848745                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu26.dcache.overallMshrMissLatency::cpu26.data  28269848745                       # number of overall MSHR miss ticks (Tick)
system.cpu26.dcache.overallMshrMissLatency::total  28269848745                       # number of overall MSHR miss ticks (Tick)
system.cpu26.dcache.demandMshrMissRate::cpu26.data     0.070838                       # mshr miss ratio for demand accesses (Ratio)
system.cpu26.dcache.demandMshrMissRate::total     0.070838                       # mshr miss ratio for demand accesses (Ratio)
system.cpu26.dcache.overallMshrMissRate::cpu26.data     0.070838                       # mshr miss ratio for overall accesses (Ratio)
system.cpu26.dcache.overallMshrMissRate::total     0.070838                       # mshr miss ratio for overall accesses (Ratio)
system.cpu26.dcache.demandAvgMshrMissLatency::cpu26.data 164146.767534                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.dcache.demandAvgMshrMissLatency::total 164146.767534                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.dcache.overallAvgMshrMissLatency::cpu26.data 164146.767534                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.dcache.overallAvgMshrMissLatency::total 164146.767534                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.dcache.replacements               171081                       # number of replacements (Count)
system.cpu26.dcache.LockedRMWReadReq.hits::cpu26.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu26.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu26.dcache.LockedRMWReadReq.misses::cpu26.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu26.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu26.dcache.LockedRMWReadReq.missLatency::cpu26.data      3020750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu26.dcache.LockedRMWReadReq.missLatency::total      3020750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu26.dcache.LockedRMWReadReq.accesses::cpu26.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu26.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu26.dcache.LockedRMWReadReq.missRate::cpu26.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu26.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu26.dcache.LockedRMWReadReq.avgMissLatency::cpu26.data 71922.619048                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu26.dcache.LockedRMWReadReq.avgMissLatency::total 71922.619048                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu26.dcache.LockedRMWReadReq.mshrMisses::cpu26.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu26.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu26.dcache.LockedRMWReadReq.mshrMissLatency::cpu26.data      6085000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu26.dcache.LockedRMWReadReq.mshrMissLatency::total      6085000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu26.dcache.LockedRMWReadReq.mshrMissRate::cpu26.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu26.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu26.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu26.data 144880.952381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu26.dcache.LockedRMWReadReq.avgMshrMissLatency::total 144880.952381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu26.dcache.LockedRMWWriteReq.hits::cpu26.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu26.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu26.dcache.LockedRMWWriteReq.accesses::cpu26.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu26.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu26.dcache.ReadReq.hits::cpu26.data      1292691                       # number of ReadReq hits (Count)
system.cpu26.dcache.ReadReq.hits::total       1292691                       # number of ReadReq hits (Count)
system.cpu26.dcache.ReadReq.misses::cpu26.data       513217                       # number of ReadReq misses (Count)
system.cpu26.dcache.ReadReq.misses::total       513217                       # number of ReadReq misses (Count)
system.cpu26.dcache.ReadReq.missLatency::cpu26.data  34194534250                       # number of ReadReq miss ticks (Tick)
system.cpu26.dcache.ReadReq.missLatency::total  34194534250                       # number of ReadReq miss ticks (Tick)
system.cpu26.dcache.ReadReq.accesses::cpu26.data      1805908                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu26.dcache.ReadReq.accesses::total      1805908                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu26.dcache.ReadReq.missRate::cpu26.data     0.284188                       # miss rate for ReadReq accesses (Ratio)
system.cpu26.dcache.ReadReq.missRate::total     0.284188                       # miss rate for ReadReq accesses (Ratio)
system.cpu26.dcache.ReadReq.avgMissLatency::cpu26.data 66627.828482                       # average ReadReq miss latency ((Tick/Count))
system.cpu26.dcache.ReadReq.avgMissLatency::total 66627.828482                       # average ReadReq miss latency ((Tick/Count))
system.cpu26.dcache.ReadReq.mshrHits::cpu26.data       415259                       # number of ReadReq MSHR hits (Count)
system.cpu26.dcache.ReadReq.mshrHits::total       415259                       # number of ReadReq MSHR hits (Count)
system.cpu26.dcache.ReadReq.mshrMisses::cpu26.data        97958                       # number of ReadReq MSHR misses (Count)
system.cpu26.dcache.ReadReq.mshrMisses::total        97958                       # number of ReadReq MSHR misses (Count)
system.cpu26.dcache.ReadReq.mshrMissLatency::cpu26.data  16672235000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu26.dcache.ReadReq.mshrMissLatency::total  16672235000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu26.dcache.ReadReq.mshrMissRate::cpu26.data     0.054243                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu26.dcache.ReadReq.mshrMissRate::total     0.054243                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu26.dcache.ReadReq.avgMshrMissLatency::cpu26.data 170197.788848                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu26.dcache.ReadReq.avgMshrMissLatency::total 170197.788848                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu26.dcache.WriteReq.hits::cpu26.data       551050                       # number of WriteReq hits (Count)
system.cpu26.dcache.WriteReq.hits::total       551050                       # number of WriteReq hits (Count)
system.cpu26.dcache.WriteReq.misses::cpu26.data        74265                       # number of WriteReq misses (Count)
system.cpu26.dcache.WriteReq.misses::total        74265                       # number of WriteReq misses (Count)
system.cpu26.dcache.WriteReq.missLatency::cpu26.data  11634746245                       # number of WriteReq miss ticks (Tick)
system.cpu26.dcache.WriteReq.missLatency::total  11634746245                       # number of WriteReq miss ticks (Tick)
system.cpu26.dcache.WriteReq.accesses::cpu26.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu26.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu26.dcache.WriteReq.missRate::cpu26.data     0.118764                       # miss rate for WriteReq accesses (Ratio)
system.cpu26.dcache.WriteReq.missRate::total     0.118764                       # miss rate for WriteReq accesses (Ratio)
system.cpu26.dcache.WriteReq.avgMissLatency::cpu26.data 156665.269575                       # average WriteReq miss latency ((Tick/Count))
system.cpu26.dcache.WriteReq.avgMissLatency::total 156665.269575                       # average WriteReq miss latency ((Tick/Count))
system.cpu26.dcache.WriteReq.mshrMisses::cpu26.data        74265                       # number of WriteReq MSHR misses (Count)
system.cpu26.dcache.WriteReq.mshrMisses::total        74265                       # number of WriteReq MSHR misses (Count)
system.cpu26.dcache.WriteReq.mshrMissLatency::cpu26.data  11597613745                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu26.dcache.WriteReq.mshrMissLatency::total  11597613745                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu26.dcache.WriteReq.mshrMissRate::cpu26.data     0.118764                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu26.dcache.WriteReq.mshrMissRate::total     0.118764                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu26.dcache.WriteReq.avgMshrMissLatency::cpu26.data 156165.269575                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu26.dcache.WriteReq.avgMshrMissLatency::total 156165.269575                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu26.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.dcache.tags.tagsInUse        1004.389366                       # Average ticks per tags in use ((Tick/Count))
system.cpu26.dcache.tags.totalRefs            2016058                       # Total number of references to valid blocks. (Count)
system.cpu26.dcache.tags.sampledRefs           172244                       # Sample count of references to valid blocks. (Count)
system.cpu26.dcache.tags.avgRefs            11.704663                       # Average number of references to valid blocks. ((Count/Count))
system.cpu26.dcache.tags.warmupTick         360722000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu26.dcache.tags.occupancies::cpu26.data  1004.389366                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu26.dcache.tags.avgOccs::cpu26.data     0.980849                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu26.dcache.tags.avgOccs::total      0.980849                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu26.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu26.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu26.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu26.dcache.tags.tagAccesses          5034862                       # Number of tag accesses (Count)
system.cpu26.dcache.tags.dataAccesses         5034862                       # Number of data accesses (Count)
system.cpu26.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.decode.idleCycles                 458002                       # Number of cycles decode is idle (Cycle)
system.cpu26.decode.blockedCycles            48790208                       # Number of cycles decode is blocked (Cycle)
system.cpu26.decode.runCycles                 2432637                       # Number of cycles decode is running (Cycle)
system.cpu26.decode.unblockCycles              369679                       # Number of cycles decode is unblocking (Cycle)
system.cpu26.decode.squashCycles                  163                       # Number of cycles decode is squashing (Cycle)
system.cpu26.decode.branchResolved            1286484                       # Number of times decode resolved a branch (Count)
system.cpu26.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu26.decode.decodedInsts             17118362                       # Number of instructions handled by decode (Count)
system.cpu26.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu26.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu26.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu26.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu26.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu26.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu26.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu26.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu26.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu26.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu26.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu26.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu26.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu26.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.fetch.icacheStallCycles           631890                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu26.fetch.insts                      9896528                       # Number of instructions fetch has processed (Count)
system.cpu26.fetch.branches                   2311427                       # Number of branches that fetch encountered (Count)
system.cpu26.fetch.predictedBranches          1286949                       # Number of branches that fetch has predicted taken (Count)
system.cpu26.fetch.cycles                    51418518                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu26.fetch.squashCycles                   400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu26.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu26.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu26.fetch.cacheLines                  628278                       # Number of cache lines fetched (Count)
system.cpu26.fetch.icacheSquashes                  49                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu26.fetch.nisnDist::samples         52050689                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::mean            0.328952                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::stdev           1.447049                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::0               48951088     94.05%     94.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::1                 334186      0.64%     94.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::2                  79926      0.15%     94.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::3                 193184      0.37%     95.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::4                 900439      1.73%     96.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::5                  28890      0.06%     97.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::6                  46358      0.09%     97.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::7                 108684      0.21%     97.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::8                1407934      2.70%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::total           52050689                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.branchRate                0.044394                       # Number of branch fetches per cycle (Ratio)
system.cpu26.fetch.rate                      0.190075                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu26.icache.demandHits::cpu26.inst       628203                       # number of demand (read+write) hits (Count)
system.cpu26.icache.demandHits::total          628203                       # number of demand (read+write) hits (Count)
system.cpu26.icache.overallHits::cpu26.inst       628203                       # number of overall hits (Count)
system.cpu26.icache.overallHits::total         628203                       # number of overall hits (Count)
system.cpu26.icache.demandMisses::cpu26.inst           75                       # number of demand (read+write) misses (Count)
system.cpu26.icache.demandMisses::total            75                       # number of demand (read+write) misses (Count)
system.cpu26.icache.overallMisses::cpu26.inst           75                       # number of overall misses (Count)
system.cpu26.icache.overallMisses::total           75                       # number of overall misses (Count)
system.cpu26.icache.demandMissLatency::cpu26.inst      7656000                       # number of demand (read+write) miss ticks (Tick)
system.cpu26.icache.demandMissLatency::total      7656000                       # number of demand (read+write) miss ticks (Tick)
system.cpu26.icache.overallMissLatency::cpu26.inst      7656000                       # number of overall miss ticks (Tick)
system.cpu26.icache.overallMissLatency::total      7656000                       # number of overall miss ticks (Tick)
system.cpu26.icache.demandAccesses::cpu26.inst       628278                       # number of demand (read+write) accesses (Count)
system.cpu26.icache.demandAccesses::total       628278                       # number of demand (read+write) accesses (Count)
system.cpu26.icache.overallAccesses::cpu26.inst       628278                       # number of overall (read+write) accesses (Count)
system.cpu26.icache.overallAccesses::total       628278                       # number of overall (read+write) accesses (Count)
system.cpu26.icache.demandMissRate::cpu26.inst     0.000119                       # miss rate for demand accesses (Ratio)
system.cpu26.icache.demandMissRate::total     0.000119                       # miss rate for demand accesses (Ratio)
system.cpu26.icache.overallMissRate::cpu26.inst     0.000119                       # miss rate for overall accesses (Ratio)
system.cpu26.icache.overallMissRate::total     0.000119                       # miss rate for overall accesses (Ratio)
system.cpu26.icache.demandAvgMissLatency::cpu26.inst       102080                       # average overall miss latency in ticks ((Tick/Count))
system.cpu26.icache.demandAvgMissLatency::total       102080                       # average overall miss latency in ticks ((Tick/Count))
system.cpu26.icache.overallAvgMissLatency::cpu26.inst       102080                       # average overall miss latency ((Tick/Count))
system.cpu26.icache.overallAvgMissLatency::total       102080                       # average overall miss latency ((Tick/Count))
system.cpu26.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu26.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu26.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu26.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu26.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.icache.demandMshrHits::cpu26.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu26.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu26.icache.overallMshrHits::cpu26.inst           15                       # number of overall MSHR hits (Count)
system.cpu26.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu26.icache.demandMshrMisses::cpu26.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu26.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu26.icache.overallMshrMisses::cpu26.inst           60                       # number of overall MSHR misses (Count)
system.cpu26.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu26.icache.demandMshrMissLatency::cpu26.inst      6470500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu26.icache.demandMshrMissLatency::total      6470500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu26.icache.overallMshrMissLatency::cpu26.inst      6470500                       # number of overall MSHR miss ticks (Tick)
system.cpu26.icache.overallMshrMissLatency::total      6470500                       # number of overall MSHR miss ticks (Tick)
system.cpu26.icache.demandMshrMissRate::cpu26.inst     0.000095                       # mshr miss ratio for demand accesses (Ratio)
system.cpu26.icache.demandMshrMissRate::total     0.000095                       # mshr miss ratio for demand accesses (Ratio)
system.cpu26.icache.overallMshrMissRate::cpu26.inst     0.000095                       # mshr miss ratio for overall accesses (Ratio)
system.cpu26.icache.overallMshrMissRate::total     0.000095                       # mshr miss ratio for overall accesses (Ratio)
system.cpu26.icache.demandAvgMshrMissLatency::cpu26.inst 107841.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.icache.demandAvgMshrMissLatency::total 107841.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.icache.overallAvgMshrMissLatency::cpu26.inst 107841.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.icache.overallAvgMshrMissLatency::total 107841.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.icache.replacements                    0                       # number of replacements (Count)
system.cpu26.icache.ReadReq.hits::cpu26.inst       628203                       # number of ReadReq hits (Count)
system.cpu26.icache.ReadReq.hits::total        628203                       # number of ReadReq hits (Count)
system.cpu26.icache.ReadReq.misses::cpu26.inst           75                       # number of ReadReq misses (Count)
system.cpu26.icache.ReadReq.misses::total           75                       # number of ReadReq misses (Count)
system.cpu26.icache.ReadReq.missLatency::cpu26.inst      7656000                       # number of ReadReq miss ticks (Tick)
system.cpu26.icache.ReadReq.missLatency::total      7656000                       # number of ReadReq miss ticks (Tick)
system.cpu26.icache.ReadReq.accesses::cpu26.inst       628278                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu26.icache.ReadReq.accesses::total       628278                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu26.icache.ReadReq.missRate::cpu26.inst     0.000119                       # miss rate for ReadReq accesses (Ratio)
system.cpu26.icache.ReadReq.missRate::total     0.000119                       # miss rate for ReadReq accesses (Ratio)
system.cpu26.icache.ReadReq.avgMissLatency::cpu26.inst       102080                       # average ReadReq miss latency ((Tick/Count))
system.cpu26.icache.ReadReq.avgMissLatency::total       102080                       # average ReadReq miss latency ((Tick/Count))
system.cpu26.icache.ReadReq.mshrHits::cpu26.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu26.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu26.icache.ReadReq.mshrMisses::cpu26.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu26.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu26.icache.ReadReq.mshrMissLatency::cpu26.inst      6470500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu26.icache.ReadReq.mshrMissLatency::total      6470500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu26.icache.ReadReq.mshrMissRate::cpu26.inst     0.000095                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu26.icache.ReadReq.mshrMissRate::total     0.000095                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu26.icache.ReadReq.avgMshrMissLatency::cpu26.inst 107841.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu26.icache.ReadReq.avgMshrMissLatency::total 107841.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu26.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.icache.tags.tagsInUse          55.979960                       # Average ticks per tags in use ((Tick/Count))
system.cpu26.icache.tags.totalRefs             628263                       # Total number of references to valid blocks. (Count)
system.cpu26.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu26.icache.tags.avgRefs         10471.050000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu26.icache.tags.warmupTick         360703000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu26.icache.tags.occupancies::cpu26.inst    55.979960                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu26.icache.tags.avgOccs::cpu26.inst     0.109336                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu26.icache.tags.avgOccs::total      0.109336                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu26.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu26.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu26.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu26.icache.tags.tagAccesses          1256616                       # Number of tag accesses (Count)
system.cpu26.icache.tags.dataAccesses         1256616                       # Number of data accesses (Count)
system.cpu26.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu26.iew.squashCycles                     163                       # Number of cycles IEW is squashing (Cycle)
system.cpu26.iew.blockCycles                   154437                       # Number of cycles IEW is blocking (Cycle)
system.cpu26.iew.unblockCycles                5989019                       # Number of cycles IEW is unblocking (Cycle)
system.cpu26.iew.dispatchedInsts             17116978                       # Number of instructions dispatched to IQ (Count)
system.cpu26.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu26.iew.dispLoadInsts                1806188                       # Number of dispatched load instructions (Count)
system.cpu26.iew.dispStoreInsts                625774                       # Number of dispatched store instructions (Count)
system.cpu26.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu26.iew.iqFullEvents                     658                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu26.iew.lsqFullEvents                5984846                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu26.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu26.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu26.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu26.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu26.iew.instsToCommit               17113715                       # Cumulative count of insts sent to commit (Count)
system.cpu26.iew.writebackCount              17113627                       # Cumulative count of insts written-back (Count)
system.cpu26.iew.producerInst                12540847                       # Number of instructions producing a value (Count)
system.cpu26.iew.consumerInst                17262087                       # Number of instructions consuming a value (Count)
system.cpu26.iew.wbRate                      0.328688                       # Insts written-back per cycle ((Count/Cycle))
system.cpu26.iew.wbFanout                    0.726497                       # Average fanout of values written-back ((Count/Count))
system.cpu26.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu26.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu26.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu26.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu26.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu26.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu26.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu26.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu26.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu26.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu26.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu26.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu26.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu26.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu26.lsq0.squashedLoads                  1544                       # Number of loads squashed (Count)
system.cpu26.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu26.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu26.lsq0.squashedStores                  416                       # Number of stores squashed (Count)
system.cpu26.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu26.lsq0.blockedByCache                12756                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu26.lsq0.loadToUse::samples          1804636                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::mean           79.869947                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::stdev         217.759286                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::0-9              1277010     70.76%     70.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::10-19               5800      0.32%     71.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::20-29              73732      4.09%     75.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::30-39              61513      3.41%     78.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::40-49              30699      1.70%     80.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::50-59              21800      1.21%     81.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::60-69              21407      1.19%     82.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::70-79              16632      0.92%     83.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::80-89              12085      0.67%     84.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::90-99              13479      0.75%     85.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::100-109            12235      0.68%     85.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::110-119             9368      0.52%     86.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::120-129             9246      0.51%     86.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::130-139             9105      0.50%     87.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::140-149             7590      0.42%     87.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::150-159             6896      0.38%     88.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::160-169             5071      0.28%     88.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::170-179             3448      0.19%     88.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::180-189             2854      0.16%     88.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::190-199             2891      0.16%     88.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::200-209             2566      0.14%     88.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::210-219             2180      0.12%     89.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::220-229             2034      0.11%     89.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::230-239             1823      0.10%     89.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::240-249             1645      0.09%     89.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::250-259             1492      0.08%     89.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::260-269             1774      0.10%     89.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::270-279             2652      0.15%     89.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::280-289             3123      0.17%     89.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::290-299             3123      0.17%     90.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::overflows         179363      9.94%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::max_value           4466                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::total            1804636                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.mmu.dtb.rdAccesses               1806006                       # TLB accesses on read requests (Count)
system.cpu26.mmu.dtb.wrAccesses                625504                       # TLB accesses on write requests (Count)
system.cpu26.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu26.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu26.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu26.mmu.itb.wrAccesses                628290                       # TLB accesses on write requests (Count)
system.cpu26.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu26.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu26.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu26.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu26.power_state.ticksClkGated::mean  10916556250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu26.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu26.power_state.ticksClkGated::min_value  10916556250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu26.power_state.ticksClkGated::max_value  10916556250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu26.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu26.power_state.pwrStateResidencyTicks::ON  13377267250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.power_state.pwrStateResidencyTicks::CLK_GATED  10916556250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.rename.squashCycles                  163                       # Number of cycles rename is squashing (Cycle)
system.cpu26.rename.idleCycles                 584368                       # Number of cycles rename is idle (Cycle)
system.cpu26.rename.blockCycles               8082736                       # Number of cycles rename is blocking (Cycle)
system.cpu26.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu26.rename.runCycles                 2659259                       # Number of cycles rename is running (Cycle)
system.cpu26.rename.unblockCycles            40723884                       # Number of cycles rename is unblocking (Cycle)
system.cpu26.rename.renamedInsts             17117732                       # Number of instructions processed by rename (Count)
system.cpu26.rename.ROBFullEvents               62904                       # Number of times rename has blocked due to ROB full (Count)
system.cpu26.rename.IQFullEvents              1072697                       # Number of times rename has blocked due to IQ full (Count)
system.cpu26.rename.LQFullEvents                31061                       # Number of times rename has blocked due to LQ full (Count)
system.cpu26.rename.SQFullEvents             40508957                       # Number of times rename has blocked due to SQ full (Count)
system.cpu26.rename.renamedOperands          31140020                       # Number of destination operands rename has renamed (Count)
system.cpu26.rename.lookups                  57491750                       # Number of register rename lookups that rename has made (Count)
system.cpu26.rename.intLookups               16127894                       # Number of integer rename lookups (Count)
system.cpu26.rename.fpLookups                 3187921                       # Number of floating rename lookups (Count)
system.cpu26.rename.committedMaps            31112842                       # Number of HB maps that are committed (Count)
system.cpu26.rename.undoneMaps                  27049                       # Number of HB maps that are undone due to squashing (Count)
system.cpu26.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu26.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu26.rename.skidInsts                 1962381                       # count of insts added to the skid buffer (Count)
system.cpu26.rob.reads                       68897668                       # The number of ROB reads (Count)
system.cpu26.rob.writes                      34232428                       # The number of ROB writes (Count)
system.cpu26.thread_0.numInsts                9885743                       # Number of Instructions committed (Count)
system.cpu26.thread_0.numOps                 17101937                       # Number of Ops committed (Count)
system.cpu26.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu27.numCycles                       52059482                       # Number of cpu cycles simulated (Cycle)
system.cpu27.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu27.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu27.instsAdded                      17686011                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu27.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu27.instsIssued                     17700675                       # Number of instructions issued (Count)
system.cpu27.squashedInstsIssued                   80                       # Number of squashed instructions issued (Count)
system.cpu27.squashedInstsExamined              14974                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu27.squashedOperandsExamined           14819                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu27.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu27.numIssuedDist::samples          52043731                       # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::mean             0.340112                       # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::stdev            1.277607                       # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::0                47501868     91.27%     91.27% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::1                  932140      1.79%     93.06% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::2                  741268      1.42%     94.49% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::3                  458389      0.88%     95.37% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::4                  215030      0.41%     95.78% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::5                 1014950      1.95%     97.73% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::6                  289290      0.56%     98.29% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::7                  886146      1.70%     99.99% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::8                    4650      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::total            52043731                       # Number of insts issued each cycle (Count)
system.cpu27.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::IntAlu                  2182      8.11%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::IntMult                    0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::IntDiv                     0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatAdd                   0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatCmp                   0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatCvt                   0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatMult                  0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatMultAcc               0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatDiv                   0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatMisc                  0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatSqrt                  0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdAdd                    0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdAddAcc                 0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdAlu                    0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdCmp                    0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdCvt                    0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdMisc                   0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdMult                   0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdMultAcc                0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdShift                  0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdShiftAcc               0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdDiv                    0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdSqrt                   0      0.00%      8.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatAdd           12063     44.85%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatAlu               0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatCmp               0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatCvt               0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatDiv               0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatMisc              0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatMult              0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatMultAcc            0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatSqrt              0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdReduceAdd              0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdReduceAlu              0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdReduceCmp              0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdAes                    0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdAesMix                 0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdSha1Hash               0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdSha1Hash2              0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdSha256Hash             0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdSha256Hash2            0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdShaSigma2              0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdShaSigma3              0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdPredAlu                0      0.00%     52.97% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::MemRead                  170      0.63%     53.60% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::MemWrite                  34      0.13%     53.72% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatMemRead            2826     10.51%     64.23% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatMemWrite           9620     35.77%    100.00% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu27.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::IntAlu     14391924     81.31%     81.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::IntMult           18      0.00%     81.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::IntDiv          204      0.00%     81.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatAdd       281300      1.59%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatCmp            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatCvt            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatMult            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatDiv            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatMisc            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatSqrt            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdAdd            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdAlu            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdCmp            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdCvt            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdMisc            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdMult            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdShift            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdDiv            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdSqrt            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatAdd       281250      1.59%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatMult       250001      1.41%     85.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdAes            0      0.00%     85.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdAesMix            0      0.00%     85.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::MemRead      1072375      6.06%     91.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::MemWrite        31762      0.18%     92.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatMemRead       797927      4.51%     96.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatMemWrite       593764      3.35%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::total     17700675                       # Number of instructions issued per FU type, per thread (Count)
system.cpu27.issueRate                       0.340009                       # Inst issue rate ((Count/Cycle))
system.cpu27.fuBusy                             26895                       # FU busy when requested (Count)
system.cpu27.fuBusyRate                      0.001519                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu27.intInstQueueReads               82039000                       # Number of integer instruction queue reads (Count)
system.cpu27.intInstQueueWrites              15013007                       # Number of integer instruction queue writes (Count)
system.cpu27.intInstQueueWakeupAccesses      14995216                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu27.fpInstQueueReads                 5433056                       # Number of floating instruction queue reads (Count)
system.cpu27.fpInstQueueWrites                2688156                       # Number of floating instruction queue writes (Count)
system.cpu27.fpInstQueueWakeupAccesses        2687605                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu27.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu27.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu27.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu27.intAluAccesses                  14998638                       # Number of integer alu accesses (Count)
system.cpu27.fpAluAccesses                    2728782                       # Number of floating point alu accesses (Count)
system.cpu27.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu27.numInsts                        17700403                       # Number of executed instructions (Count)
system.cpu27.numLoadInsts                     1870264                       # Number of load instructions executed (Count)
system.cpu27.numSquashedInsts                     272                       # Number of squashed instructions skipped in execute (Count)
system.cpu27.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu27.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu27.numRefs                          2495768                       # Number of memory reference insts executed (Count)
system.cpu27.numBranches                      2404699                       # Number of branches executed (Count)
system.cpu27.numStoreInsts                     625504                       # Number of stores executed (Count)
system.cpu27.numRate                         0.340003                       # Inst execution rate ((Count/Cycle))
system.cpu27.timesIdled                            72                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu27.idleCycles                         15751                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu27.quiesceCycles                    1449843                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu27.committedInsts                  10217781                       # Number of Instructions Simulated (Count)
system.cpu27.committedOps                    17671145                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu27.cpi                             5.094989                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu27.totalCpi                        5.094989                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu27.ipc                             0.196271                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu27.totalIpc                        0.196271                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu27.intRegfileReads                 16677732                       # Number of integer regfile reads (Count)
system.cpu27.intRegfileWrites                 9083894                       # Number of integer regfile writes (Count)
system.cpu27.fpRegfileReads                   3187561                       # Number of floating regfile reads (Count)
system.cpu27.fpRegfileWrites                  2093842                       # Number of floating regfile writes (Count)
system.cpu27.ccRegfileReads                  12022408                       # number of cc regfile reads (Count)
system.cpu27.ccRegfileWrites                  7475817                       # number of cc regfile writes (Count)
system.cpu27.miscRegfileReads                 7556116                       # number of misc regfile reads (Count)
system.cpu27.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu27.MemDepUnit__0.insertedLoads      1853627                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__0.insertedStores       625777                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__0.conflictingLoads        31831                       # Number of conflicting loads. (Count)
system.cpu27.MemDepUnit__0.conflictingStores        31490                       # Number of conflicting stores. (Count)
system.cpu27.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu27.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu27.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu27.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu27.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu27.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu27.branchPred.lookups               2406282                       # Number of BP lookups (Count)
system.cpu27.branchPred.condPredicted         2405327                       # Number of conditional branches predicted (Count)
system.cpu27.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu27.branchPred.BTBLookups            1334208                       # Number of BTB lookups (Count)
system.cpu27.branchPred.BTBHits               1334142                       # Number of BTB hits (Count)
system.cpu27.branchPred.BTBHitRatio          0.999951                       # BTB Hit Ratio (Ratio)
system.cpu27.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu27.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu27.branchPred.indirectLookups           322                       # Number of indirect predictor lookups. (Count)
system.cpu27.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu27.branchPred.indirectMisses            286                       # Number of indirect misses. (Count)
system.cpu27.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu27.commit.commitSquashedInsts         13300                       # The number of squashed insts skipped by commit (Count)
system.cpu27.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu27.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu27.commit.numCommittedDist::samples     52041962                       # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::mean     0.339556                       # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::stdev     1.327361                       # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::0      47867337     91.98%     91.98% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::1        955264      1.84%     93.81% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::2        156984      0.30%     94.12% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::3        566834      1.09%     95.20% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::4        398798      0.77%     95.97% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::5        886427      1.70%     97.67% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::6         66427      0.13%     97.80% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::7        875606      1.68%     99.48% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::8        268285      0.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::total     52041962                       # Number of insts commited each cycle (Count)
system.cpu27.commit.instsCommitted           10217781                       # Number of instructions committed (Count)
system.cpu27.commit.opsCommitted             17671145                       # Number of ops (including micro ops) committed (Count)
system.cpu27.commit.memRefs                   2477428                       # Number of memory references committed (Count)
system.cpu27.commit.loads                     1852070                       # Number of loads committed (Count)
system.cpu27.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu27.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu27.commit.branches                  2403198                       # Number of branches committed (Count)
system.cpu27.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu27.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu27.commit.integer                  15288474                       # Number of committed integer instructions. (Count)
system.cpu27.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu27.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::IntAlu     14380950     81.38%     81.38% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::IntMult           18      0.00%     81.38% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::IntDiv          198      0.00%     81.38% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatAdd       281260      1.59%     82.97% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatCmp            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatCvt            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatMult            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatDiv            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatMisc            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatSqrt            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdAdd            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdAlu            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdCmp            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdCvt            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdMisc            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdMult            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdShift            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdDiv            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdSqrt            0      0.00%     82.97% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatAdd       281250      1.59%     84.57% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatMult       250000      1.41%     85.98% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdAes            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdAesMix            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::MemRead      1070802      6.06%     92.04% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::MemWrite        31600      0.18%     92.22% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatMemRead       781268      4.42%     96.64% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatMemWrite       593758      3.36%    100.00% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::total     17671145                       # Class of committed instruction (Count)
system.cpu27.commit.commitEligibleSamples       268285                       # number cycles where commit BW limit reached (Cycle)
system.cpu27.dcache.demandHits::cpu27.data      1882572                       # number of demand (read+write) hits (Count)
system.cpu27.dcache.demandHits::total         1882572                       # number of demand (read+write) hits (Count)
system.cpu27.dcache.overallHits::cpu27.data      1882572                       # number of overall hits (Count)
system.cpu27.dcache.overallHits::total        1882572                       # number of overall hits (Count)
system.cpu27.dcache.demandMisses::cpu27.data       596085                       # number of demand (read+write) misses (Count)
system.cpu27.dcache.demandMisses::total        596085                       # number of demand (read+write) misses (Count)
system.cpu27.dcache.overallMisses::cpu27.data       596085                       # number of overall misses (Count)
system.cpu27.dcache.overallMisses::total       596085                       # number of overall misses (Count)
system.cpu27.dcache.demandMissLatency::cpu27.data  45041852496                       # number of demand (read+write) miss ticks (Tick)
system.cpu27.dcache.demandMissLatency::total  45041852496                       # number of demand (read+write) miss ticks (Tick)
system.cpu27.dcache.overallMissLatency::cpu27.data  45041852496                       # number of overall miss ticks (Tick)
system.cpu27.dcache.overallMissLatency::total  45041852496                       # number of overall miss ticks (Tick)
system.cpu27.dcache.demandAccesses::cpu27.data      2478657                       # number of demand (read+write) accesses (Count)
system.cpu27.dcache.demandAccesses::total      2478657                       # number of demand (read+write) accesses (Count)
system.cpu27.dcache.overallAccesses::cpu27.data      2478657                       # number of overall (read+write) accesses (Count)
system.cpu27.dcache.overallAccesses::total      2478657                       # number of overall (read+write) accesses (Count)
system.cpu27.dcache.demandMissRate::cpu27.data     0.240487                       # miss rate for demand accesses (Ratio)
system.cpu27.dcache.demandMissRate::total     0.240487                       # miss rate for demand accesses (Ratio)
system.cpu27.dcache.overallMissRate::cpu27.data     0.240487                       # miss rate for overall accesses (Ratio)
system.cpu27.dcache.overallMissRate::total     0.240487                       # miss rate for overall accesses (Ratio)
system.cpu27.dcache.demandAvgMissLatency::cpu27.data 75562.801439                       # average overall miss latency in ticks ((Tick/Count))
system.cpu27.dcache.demandAvgMissLatency::total 75562.801439                       # average overall miss latency in ticks ((Tick/Count))
system.cpu27.dcache.overallAvgMissLatency::cpu27.data 75562.801439                       # average overall miss latency ((Tick/Count))
system.cpu27.dcache.overallAvgMissLatency::total 75562.801439                       # average overall miss latency ((Tick/Count))
system.cpu27.dcache.blockedCycles::no_mshrs      4513750                       # number of cycles access was blocked (Cycle)
system.cpu27.dcache.blockedCycles::no_targets         7353                       # number of cycles access was blocked (Cycle)
system.cpu27.dcache.blockedCauses::no_mshrs        35826                       # number of times access was blocked (Count)
system.cpu27.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu27.dcache.avgBlocked::no_mshrs   125.990900                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.dcache.avgBlocked::no_targets   272.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.dcache.writebacks::writebacks        78043                       # number of writebacks (Count)
system.cpu27.dcache.writebacks::total           78043                       # number of writebacks (Count)
system.cpu27.dcache.demandMshrHits::cpu27.data       423861                       # number of demand (read+write) MSHR hits (Count)
system.cpu27.dcache.demandMshrHits::total       423861                       # number of demand (read+write) MSHR hits (Count)
system.cpu27.dcache.overallMshrHits::cpu27.data       423861                       # number of overall MSHR hits (Count)
system.cpu27.dcache.overallMshrHits::total       423861                       # number of overall MSHR hits (Count)
system.cpu27.dcache.demandMshrMisses::cpu27.data       172224                       # number of demand (read+write) MSHR misses (Count)
system.cpu27.dcache.demandMshrMisses::total       172224                       # number of demand (read+write) MSHR misses (Count)
system.cpu27.dcache.overallMshrMisses::cpu27.data       172224                       # number of overall MSHR misses (Count)
system.cpu27.dcache.overallMshrMisses::total       172224                       # number of overall MSHR misses (Count)
system.cpu27.dcache.demandMshrMissLatency::cpu27.data  28163155246                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu27.dcache.demandMshrMissLatency::total  28163155246                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu27.dcache.overallMshrMissLatency::cpu27.data  28163155246                       # number of overall MSHR miss ticks (Tick)
system.cpu27.dcache.overallMshrMissLatency::total  28163155246                       # number of overall MSHR miss ticks (Tick)
system.cpu27.dcache.demandMshrMissRate::cpu27.data     0.069483                       # mshr miss ratio for demand accesses (Ratio)
system.cpu27.dcache.demandMshrMissRate::total     0.069483                       # mshr miss ratio for demand accesses (Ratio)
system.cpu27.dcache.overallMshrMissRate::cpu27.data     0.069483                       # mshr miss ratio for overall accesses (Ratio)
system.cpu27.dcache.overallMshrMissRate::total     0.069483                       # mshr miss ratio for overall accesses (Ratio)
system.cpu27.dcache.demandAvgMshrMissLatency::cpu27.data 163526.310189                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.dcache.demandAvgMshrMissLatency::total 163526.310189                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.dcache.overallAvgMshrMissLatency::cpu27.data 163526.310189                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.dcache.overallAvgMshrMissLatency::total 163526.310189                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.dcache.replacements               171082                       # number of replacements (Count)
system.cpu27.dcache.LockedRMWReadReq.hits::cpu27.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu27.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu27.dcache.LockedRMWReadReq.misses::cpu27.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu27.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu27.dcache.LockedRMWReadReq.missLatency::cpu27.data      2030250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu27.dcache.LockedRMWReadReq.missLatency::total      2030250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu27.dcache.LockedRMWReadReq.accesses::cpu27.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu27.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu27.dcache.LockedRMWReadReq.missRate::cpu27.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu27.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu27.dcache.LockedRMWReadReq.avgMissLatency::cpu27.data 48339.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu27.dcache.LockedRMWReadReq.avgMissLatency::total 48339.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu27.dcache.LockedRMWReadReq.mshrMisses::cpu27.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu27.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu27.dcache.LockedRMWReadReq.mshrMissLatency::cpu27.data      4104000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu27.dcache.LockedRMWReadReq.mshrMissLatency::total      4104000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu27.dcache.LockedRMWReadReq.mshrMissRate::cpu27.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu27.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu27.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu27.data 97714.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu27.dcache.LockedRMWReadReq.avgMshrMissLatency::total 97714.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu27.dcache.LockedRMWWriteReq.hits::cpu27.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu27.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu27.dcache.LockedRMWWriteReq.accesses::cpu27.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu27.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu27.dcache.ReadReq.hits::cpu27.data      1331523                       # number of ReadReq hits (Count)
system.cpu27.dcache.ReadReq.hits::total       1331523                       # number of ReadReq hits (Count)
system.cpu27.dcache.ReadReq.misses::cpu27.data       521819                       # number of ReadReq misses (Count)
system.cpu27.dcache.ReadReq.misses::total       521819                       # number of ReadReq misses (Count)
system.cpu27.dcache.ReadReq.missLatency::cpu27.data  33471435250                       # number of ReadReq miss ticks (Tick)
system.cpu27.dcache.ReadReq.missLatency::total  33471435250                       # number of ReadReq miss ticks (Tick)
system.cpu27.dcache.ReadReq.accesses::cpu27.data      1853342                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu27.dcache.ReadReq.accesses::total      1853342                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu27.dcache.ReadReq.missRate::cpu27.data     0.281556                       # miss rate for ReadReq accesses (Ratio)
system.cpu27.dcache.ReadReq.missRate::total     0.281556                       # miss rate for ReadReq accesses (Ratio)
system.cpu27.dcache.ReadReq.avgMissLatency::cpu27.data 64143.764888                       # average ReadReq miss latency ((Tick/Count))
system.cpu27.dcache.ReadReq.avgMissLatency::total 64143.764888                       # average ReadReq miss latency ((Tick/Count))
system.cpu27.dcache.ReadReq.mshrHits::cpu27.data       423861                       # number of ReadReq MSHR hits (Count)
system.cpu27.dcache.ReadReq.mshrHits::total       423861                       # number of ReadReq MSHR hits (Count)
system.cpu27.dcache.ReadReq.mshrMisses::cpu27.data        97958                       # number of ReadReq MSHR misses (Count)
system.cpu27.dcache.ReadReq.mshrMisses::total        97958                       # number of ReadReq MSHR misses (Count)
system.cpu27.dcache.ReadReq.mshrMissLatency::cpu27.data  16629871000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu27.dcache.ReadReq.mshrMissLatency::total  16629871000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu27.dcache.ReadReq.mshrMissRate::cpu27.data     0.052855                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu27.dcache.ReadReq.mshrMissRate::total     0.052855                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu27.dcache.ReadReq.avgMshrMissLatency::cpu27.data 169765.317789                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu27.dcache.ReadReq.avgMshrMissLatency::total 169765.317789                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu27.dcache.WriteReq.hits::cpu27.data       551049                       # number of WriteReq hits (Count)
system.cpu27.dcache.WriteReq.hits::total       551049                       # number of WriteReq hits (Count)
system.cpu27.dcache.WriteReq.misses::cpu27.data        74266                       # number of WriteReq misses (Count)
system.cpu27.dcache.WriteReq.misses::total        74266                       # number of WriteReq misses (Count)
system.cpu27.dcache.WriteReq.missLatency::cpu27.data  11570417246                       # number of WriteReq miss ticks (Tick)
system.cpu27.dcache.WriteReq.missLatency::total  11570417246                       # number of WriteReq miss ticks (Tick)
system.cpu27.dcache.WriteReq.accesses::cpu27.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu27.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu27.dcache.WriteReq.missRate::cpu27.data     0.118766                       # miss rate for WriteReq accesses (Ratio)
system.cpu27.dcache.WriteReq.missRate::total     0.118766                       # miss rate for WriteReq accesses (Ratio)
system.cpu27.dcache.WriteReq.avgMissLatency::cpu27.data 155796.962890                       # average WriteReq miss latency ((Tick/Count))
system.cpu27.dcache.WriteReq.avgMissLatency::total 155796.962890                       # average WriteReq miss latency ((Tick/Count))
system.cpu27.dcache.WriteReq.mshrMisses::cpu27.data        74266                       # number of WriteReq MSHR misses (Count)
system.cpu27.dcache.WriteReq.mshrMisses::total        74266                       # number of WriteReq MSHR misses (Count)
system.cpu27.dcache.WriteReq.mshrMissLatency::cpu27.data  11533284246                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu27.dcache.WriteReq.mshrMissLatency::total  11533284246                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu27.dcache.WriteReq.mshrMissRate::cpu27.data     0.118766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu27.dcache.WriteReq.mshrMissRate::total     0.118766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu27.dcache.WriteReq.avgMshrMissLatency::cpu27.data 155296.962890                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu27.dcache.WriteReq.avgMshrMissLatency::total 155296.962890                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu27.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.dcache.tags.tagsInUse        1004.560243                       # Average ticks per tags in use ((Tick/Count))
system.cpu27.dcache.tags.totalRefs            2054885                       # Total number of references to valid blocks. (Count)
system.cpu27.dcache.tags.sampledRefs           172244                       # Sample count of references to valid blocks. (Count)
system.cpu27.dcache.tags.avgRefs            11.930082                       # Average number of references to valid blocks. ((Count/Count))
system.cpu27.dcache.tags.warmupTick         362547000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu27.dcache.tags.occupancies::cpu27.data  1004.560243                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu27.dcache.tags.avgOccs::cpu27.data     0.981016                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu27.dcache.tags.avgOccs::total      0.981016                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu27.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu27.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu27.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu27.dcache.tags.tagAccesses          5129730                       # Number of tag accesses (Count)
system.cpu27.dcache.tags.dataAccesses         5129730                       # Number of data accesses (Count)
system.cpu27.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.decode.idleCycles                 560400                       # Number of cycles decode is idle (Cycle)
system.cpu27.decode.blockedCycles            48536441                       # Number of cycles decode is blocked (Cycle)
system.cpu27.decode.runCycles                 2573137                       # Number of cycles decode is running (Cycle)
system.cpu27.decode.unblockCycles              373590                       # Number of cycles decode is unblocking (Cycle)
system.cpu27.decode.squashCycles                  163                       # Number of cycles decode is squashing (Cycle)
system.cpu27.decode.branchResolved            1333920                       # Number of times decode resolved a branch (Count)
system.cpu27.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu27.decode.decodedInsts             17687558                       # Number of instructions handled by decode (Count)
system.cpu27.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu27.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu27.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu27.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu27.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu27.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu27.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu27.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu27.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu27.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu27.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu27.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu27.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu27.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.fetch.icacheStallCycles           730783                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu27.fetch.insts                     10228514                       # Number of instructions fetch has processed (Count)
system.cpu27.fetch.branches                   2406282                       # Number of branches that fetch encountered (Count)
system.cpu27.fetch.predictedBranches          1334376                       # Number of branches that fetch has predicted taken (Count)
system.cpu27.fetch.cycles                    51312667                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu27.fetch.squashCycles                   400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu27.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu27.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu27.fetch.cacheLines                  727307                       # Number of cache lines fetched (Count)
system.cpu27.fetch.icacheSquashes                  51                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu27.fetch.nisnDist::samples         52043731                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::mean            0.339932                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::stdev           1.468477                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::0               48801292     93.77%     93.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::1                 390113      0.75%     94.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::2                  74755      0.14%     94.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::3                 235726      0.45%     95.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::4                 906378      1.74%     96.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::5                  26090      0.05%     96.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::6                  36928      0.07%     96.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::7                 112587      0.22%     97.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::8                1459862      2.81%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::total           52043731                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.branchRate                0.046222                       # Number of branch fetches per cycle (Ratio)
system.cpu27.fetch.rate                      0.196477                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu27.icache.demandHits::cpu27.inst       727233                       # number of demand (read+write) hits (Count)
system.cpu27.icache.demandHits::total          727233                       # number of demand (read+write) hits (Count)
system.cpu27.icache.overallHits::cpu27.inst       727233                       # number of overall hits (Count)
system.cpu27.icache.overallHits::total         727233                       # number of overall hits (Count)
system.cpu27.icache.demandMisses::cpu27.inst           74                       # number of demand (read+write) misses (Count)
system.cpu27.icache.demandMisses::total            74                       # number of demand (read+write) misses (Count)
system.cpu27.icache.overallMisses::cpu27.inst           74                       # number of overall misses (Count)
system.cpu27.icache.overallMisses::total           74                       # number of overall misses (Count)
system.cpu27.icache.demandMissLatency::cpu27.inst      7228250                       # number of demand (read+write) miss ticks (Tick)
system.cpu27.icache.demandMissLatency::total      7228250                       # number of demand (read+write) miss ticks (Tick)
system.cpu27.icache.overallMissLatency::cpu27.inst      7228250                       # number of overall miss ticks (Tick)
system.cpu27.icache.overallMissLatency::total      7228250                       # number of overall miss ticks (Tick)
system.cpu27.icache.demandAccesses::cpu27.inst       727307                       # number of demand (read+write) accesses (Count)
system.cpu27.icache.demandAccesses::total       727307                       # number of demand (read+write) accesses (Count)
system.cpu27.icache.overallAccesses::cpu27.inst       727307                       # number of overall (read+write) accesses (Count)
system.cpu27.icache.overallAccesses::total       727307                       # number of overall (read+write) accesses (Count)
system.cpu27.icache.demandMissRate::cpu27.inst     0.000102                       # miss rate for demand accesses (Ratio)
system.cpu27.icache.demandMissRate::total     0.000102                       # miss rate for demand accesses (Ratio)
system.cpu27.icache.overallMissRate::cpu27.inst     0.000102                       # miss rate for overall accesses (Ratio)
system.cpu27.icache.overallMissRate::total     0.000102                       # miss rate for overall accesses (Ratio)
system.cpu27.icache.demandAvgMissLatency::cpu27.inst 97679.054054                       # average overall miss latency in ticks ((Tick/Count))
system.cpu27.icache.demandAvgMissLatency::total 97679.054054                       # average overall miss latency in ticks ((Tick/Count))
system.cpu27.icache.overallAvgMissLatency::cpu27.inst 97679.054054                       # average overall miss latency ((Tick/Count))
system.cpu27.icache.overallAvgMissLatency::total 97679.054054                       # average overall miss latency ((Tick/Count))
system.cpu27.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu27.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu27.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu27.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu27.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.icache.demandMshrHits::cpu27.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu27.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu27.icache.overallMshrHits::cpu27.inst           14                       # number of overall MSHR hits (Count)
system.cpu27.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu27.icache.demandMshrMisses::cpu27.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu27.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu27.icache.overallMshrMisses::cpu27.inst           60                       # number of overall MSHR misses (Count)
system.cpu27.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu27.icache.demandMshrMissLatency::cpu27.inst      6160500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu27.icache.demandMshrMissLatency::total      6160500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu27.icache.overallMshrMissLatency::cpu27.inst      6160500                       # number of overall MSHR miss ticks (Tick)
system.cpu27.icache.overallMshrMissLatency::total      6160500                       # number of overall MSHR miss ticks (Tick)
system.cpu27.icache.demandMshrMissRate::cpu27.inst     0.000082                       # mshr miss ratio for demand accesses (Ratio)
system.cpu27.icache.demandMshrMissRate::total     0.000082                       # mshr miss ratio for demand accesses (Ratio)
system.cpu27.icache.overallMshrMissRate::cpu27.inst     0.000082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu27.icache.overallMshrMissRate::total     0.000082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu27.icache.demandAvgMshrMissLatency::cpu27.inst       102675                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.icache.demandAvgMshrMissLatency::total       102675                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.icache.overallAvgMshrMissLatency::cpu27.inst       102675                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.icache.overallAvgMshrMissLatency::total       102675                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.icache.replacements                    0                       # number of replacements (Count)
system.cpu27.icache.ReadReq.hits::cpu27.inst       727233                       # number of ReadReq hits (Count)
system.cpu27.icache.ReadReq.hits::total        727233                       # number of ReadReq hits (Count)
system.cpu27.icache.ReadReq.misses::cpu27.inst           74                       # number of ReadReq misses (Count)
system.cpu27.icache.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cpu27.icache.ReadReq.missLatency::cpu27.inst      7228250                       # number of ReadReq miss ticks (Tick)
system.cpu27.icache.ReadReq.missLatency::total      7228250                       # number of ReadReq miss ticks (Tick)
system.cpu27.icache.ReadReq.accesses::cpu27.inst       727307                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu27.icache.ReadReq.accesses::total       727307                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu27.icache.ReadReq.missRate::cpu27.inst     0.000102                       # miss rate for ReadReq accesses (Ratio)
system.cpu27.icache.ReadReq.missRate::total     0.000102                       # miss rate for ReadReq accesses (Ratio)
system.cpu27.icache.ReadReq.avgMissLatency::cpu27.inst 97679.054054                       # average ReadReq miss latency ((Tick/Count))
system.cpu27.icache.ReadReq.avgMissLatency::total 97679.054054                       # average ReadReq miss latency ((Tick/Count))
system.cpu27.icache.ReadReq.mshrHits::cpu27.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu27.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu27.icache.ReadReq.mshrMisses::cpu27.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu27.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu27.icache.ReadReq.mshrMissLatency::cpu27.inst      6160500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu27.icache.ReadReq.mshrMissLatency::total      6160500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu27.icache.ReadReq.mshrMissRate::cpu27.inst     0.000082                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu27.icache.ReadReq.mshrMissRate::total     0.000082                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu27.icache.ReadReq.avgMshrMissLatency::cpu27.inst       102675                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu27.icache.ReadReq.avgMshrMissLatency::total       102675                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu27.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.icache.tags.tagsInUse          55.977993                       # Average ticks per tags in use ((Tick/Count))
system.cpu27.icache.tags.totalRefs             727293                       # Total number of references to valid blocks. (Count)
system.cpu27.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu27.icache.tags.avgRefs         12121.550000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu27.icache.tags.warmupTick         362528000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu27.icache.tags.occupancies::cpu27.inst    55.977993                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu27.icache.tags.avgOccs::cpu27.inst     0.109332                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu27.icache.tags.avgOccs::total      0.109332                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu27.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu27.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu27.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu27.icache.tags.tagAccesses          1454674                       # Number of tag accesses (Count)
system.cpu27.icache.tags.dataAccesses         1454674                       # Number of data accesses (Count)
system.cpu27.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu27.iew.squashCycles                     163                       # Number of cycles IEW is squashing (Cycle)
system.cpu27.iew.blockCycles                   148370                       # Number of cycles IEW is blocking (Cycle)
system.cpu27.iew.unblockCycles                6665623                       # Number of cycles IEW is unblocking (Cycle)
system.cpu27.iew.dispatchedInsts             17686186                       # Number of instructions dispatched to IQ (Count)
system.cpu27.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu27.iew.dispLoadInsts                1853627                       # Number of dispatched load instructions (Count)
system.cpu27.iew.dispStoreInsts                625777                       # Number of dispatched store instructions (Count)
system.cpu27.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu27.iew.iqFullEvents                     739                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu27.iew.lsqFullEvents                6661469                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu27.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu27.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu27.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu27.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu27.iew.instsToCommit               17682910                       # Cumulative count of insts sent to commit (Count)
system.cpu27.iew.writebackCount              17682821                       # Cumulative count of insts written-back (Count)
system.cpu27.iew.producerInst                12982428                       # Number of instructions producing a value (Count)
system.cpu27.iew.consumerInst                17811630                       # Number of instructions consuming a value (Count)
system.cpu27.iew.wbRate                      0.339666                       # Insts written-back per cycle ((Count/Cycle))
system.cpu27.iew.wbFanout                    0.728874                       # Average fanout of values written-back ((Count/Count))
system.cpu27.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu27.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu27.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu27.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu27.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu27.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu27.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu27.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu27.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu27.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu27.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu27.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu27.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu27.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu27.lsq0.squashedLoads                  1549                       # Number of loads squashed (Count)
system.cpu27.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu27.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu27.lsq0.squashedStores                  419                       # Number of stores squashed (Count)
system.cpu27.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu27.lsq0.blockedByCache                12628                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu27.lsq0.loadToUse::samples          1852070                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::mean           76.225973                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::stdev         210.695548                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::0-9              1315022     71.00%     71.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::10-19               5896      0.32%     71.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::20-29              79091      4.27%     75.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::30-39              61947      3.34%     78.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::40-49              33022      1.78%     80.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::50-59              23347      1.26%     81.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::60-69              22639      1.22%     83.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::70-79              17453      0.94%     84.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::80-89              12635      0.68%     84.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::90-99              13192      0.71%     85.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::100-109            12495      0.67%     86.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::110-119             9542      0.52%     86.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::120-129            10098      0.55%     87.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::130-139             9789      0.53%     87.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::140-149             7956      0.43%     88.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::150-159             6886      0.37%     88.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::160-169             5243      0.28%     88.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::170-179             3520      0.19%     89.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::180-189             2971      0.16%     89.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::190-199             2873      0.16%     89.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::200-209             2414      0.13%     89.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::210-219             2001      0.11%     89.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::220-229             1953      0.11%     89.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::230-239             1711      0.09%     89.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::240-249             1459      0.08%     89.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::250-259             1452      0.08%     89.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::260-269             1723      0.09%     90.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::270-279             2476      0.13%     90.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::280-289             2954      0.16%     90.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::290-299             3140      0.17%     90.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::overflows         175170      9.46%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::max_value           5536                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::total            1852070                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.mmu.dtb.rdAccesses               1853442                       # TLB accesses on read requests (Count)
system.cpu27.mmu.dtb.wrAccesses                625504                       # TLB accesses on write requests (Count)
system.cpu27.mmu.dtb.rdMisses                    1701                       # TLB misses on read requests (Count)
system.cpu27.mmu.dtb.wrMisses                    1188                       # TLB misses on write requests (Count)
system.cpu27.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu27.mmu.itb.wrAccesses                727319                       # TLB accesses on write requests (Count)
system.cpu27.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu27.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu27.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu27.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu27.power_state.ticksClkGated::mean  10916492250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu27.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu27.power_state.ticksClkGated::min_value  10916492250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu27.power_state.ticksClkGated::max_value  10916492250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu27.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu27.power_state.pwrStateResidencyTicks::ON  13377331250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.power_state.pwrStateResidencyTicks::CLK_GATED  10916492250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.rename.squashCycles                  163                       # Number of cycles rename is squashing (Cycle)
system.cpu27.rename.idleCycles                 684214                       # Number of cycles rename is idle (Cycle)
system.cpu27.rename.blockCycles               8665382                       # Number of cycles rename is blocking (Cycle)
system.cpu27.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu27.rename.runCycles                 2806130                       # Number of cycles rename is running (Cycle)
system.cpu27.rename.unblockCycles            39887563                       # Number of cycles rename is unblocking (Cycle)
system.cpu27.rename.renamedInsts             17686945                       # Number of instructions processed by rename (Count)
system.cpu27.rename.ROBFullEvents               66833                       # Number of times rename has blocked due to ROB full (Count)
system.cpu27.rename.IQFullEvents               838858                       # Number of times rename has blocked due to IQ full (Count)
system.cpu27.rename.LQFullEvents                43273                       # Number of times rename has blocked due to LQ full (Count)
system.cpu27.rename.SQFullEvents             39657351                       # Number of times rename has blocked due to SQ full (Count)
system.cpu27.rename.renamedOperands          32278441                       # Number of destination operands rename has renamed (Count)
system.cpu27.rename.lookups                  59483988                       # Number of register rename lookups that rename has made (Count)
system.cpu27.rename.intLookups               16649659                       # Number of integer rename lookups (Count)
system.cpu27.rename.fpLookups                 3187944                       # Number of floating rename lookups (Count)
system.cpu27.rename.committedMaps            32251258                       # Number of HB maps that are committed (Count)
system.cpu27.rename.undoneMaps                  27054                       # Number of HB maps that are undone due to squashing (Count)
system.cpu27.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu27.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu27.rename.skidInsts                 1935705                       # count of insts added to the skid buffer (Count)
system.cpu27.rob.reads                       69457849                       # The number of ROB reads (Count)
system.cpu27.rob.writes                      35370847                       # The number of ROB writes (Count)
system.cpu27.thread_0.numInsts               10217781                       # Number of Instructions committed (Count)
system.cpu27.thread_0.numOps                 17671145                       # Number of Ops committed (Count)
system.cpu27.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu28.numCycles                       52052322                       # Number of cpu cycles simulated (Cycle)
system.cpu28.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu28.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu28.instsAdded                      17022254                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu28.nonSpecInstsAdded                    181                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu28.instsIssued                     17034829                       # Number of instructions issued (Count)
system.cpu28.squashedInstsIssued                   77                       # Number of squashed instructions issued (Count)
system.cpu28.squashedInstsExamined              15301                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu28.squashedOperandsExamined           15678                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu28.squashedNonSpecRemoved                52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu28.numIssuedDist::samples          52034125                       # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::mean             0.327378                       # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::stdev            1.256837                       # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::0                47682953     91.64%     91.64% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::1                  876978      1.69%     93.32% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::2                  719399      1.38%     94.71% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::3                  416651      0.80%     95.51% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::4                  229632      0.44%     95.95% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::5                  991047      1.90%     97.85% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::6                  232608      0.45%     98.30% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::7                  879167      1.69%     99.99% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::8                    5690      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::total            52034125                       # Number of insts issued each cycle (Count)
system.cpu28.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::IntAlu                  2155      7.90%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::IntMult                    0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::IntDiv                     0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatAdd                   0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatCmp                   0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatCvt                   0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatMult                  0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatMultAcc               0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatDiv                   0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatMisc                  0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatSqrt                  0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdAdd                    0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdAddAcc                 0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdAlu                    0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdCmp                    0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdCvt                    0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdMisc                   0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdMult                   0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdMultAcc                0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdShift                  0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdShiftAcc               0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdDiv                    0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdSqrt                   0      0.00%      7.90% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatAdd           11547     42.34%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatAlu               0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatCmp               0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatCvt               0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatDiv               0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatMisc              0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatMult              0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatMultAcc            0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatSqrt              0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdReduceAdd              0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdReduceAlu              0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdReduceCmp              0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdAes                    0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdAesMix                 0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdSha1Hash               0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdSha1Hash2              0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdSha256Hash             0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdSha256Hash2            0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdShaSigma2              0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdShaSigma3              0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdPredAlu                0      0.00%     50.25% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::MemRead                  166      0.61%     50.86% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::MemWrite                  33      0.12%     50.98% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatMemRead            3117     11.43%     62.41% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatMemWrite          10251     37.59%    100.00% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu28.statIssuedInstType_0::No_OpClass          154      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::IntAlu     13783296     80.91%     80.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::IntMult           18      0.00%     80.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::IntDiv          204      0.00%     80.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatAdd       281300      1.65%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatCmp            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatCvt            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatMult            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatDiv            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatMisc            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatSqrt            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdAdd            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdAlu            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdCmp            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdCvt            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdMisc            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdMult            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdShift            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdDiv            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdSqrt            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatAdd       281250      1.65%     84.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatMult       250002      1.47%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdAes            0      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdAesMix            0      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::MemRead      1017098      5.97%     91.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::MemWrite        31786      0.19%     91.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatMemRead       795957      4.67%     96.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatMemWrite       593764      3.49%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::total     17034829                       # Number of instructions issued per FU type, per thread (Count)
system.cpu28.issueRate                       0.327264                       # Inst issue rate ((Count/Cycle))
system.cpu28.fuBusy                             27269                       # FU busy when requested (Count)
system.cpu28.fuBusyRate                      0.001601                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu28.intInstQueueReads               80701607                       # Number of integer instruction queue reads (Count)
system.cpu28.intInstQueueWrites              14349597                       # Number of integer instruction queue writes (Count)
system.cpu28.intInstQueueWakeupAccesses      14331273                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu28.fpInstQueueReads                 5429522                       # Number of floating instruction queue reads (Count)
system.cpu28.fpInstQueueWrites                2688142                       # Number of floating instruction queue writes (Count)
system.cpu28.fpInstQueueWakeupAccesses        2687612                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu28.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu28.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu28.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu28.intAluAccesses                  14334726                       # Number of integer alu accesses (Count)
system.cpu28.fpAluAccesses                    2727218                       # Number of floating point alu accesses (Count)
system.cpu28.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu28.numInsts                        17034553                       # Number of executed instructions (Count)
system.cpu28.numLoadInsts                     1813013                       # Number of load instructions executed (Count)
system.cpu28.numSquashedInsts                     276                       # Number of squashed instructions skipped in execute (Count)
system.cpu28.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu28.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu28.numRefs                          2438540                       # Number of memory reference insts executed (Count)
system.cpu28.numBranches                      2294017                       # Number of branches executed (Count)
system.cpu28.numStoreInsts                     625527                       # Number of stores executed (Count)
system.cpu28.numRate                         0.327258                       # Inst execution rate ((Count/Cycle))
system.cpu28.timesIdled                            78                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu28.idleCycles                         18197                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu28.quiesceCycles                    1456787                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu28.committedInsts                   9830406                       # Number of Instructions Simulated (Count)
system.cpu28.committedOps                    17007067                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu28.cpi                             5.295033                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu28.totalCpi                        5.295033                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu28.ipc                             0.188856                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu28.totalIpc                        0.188856                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu28.intRegfileReads                 16065196                       # Number of integer regfile reads (Count)
system.cpu28.intRegfileWrites                 8696659                       # Number of integer regfile writes (Count)
system.cpu28.fpRegfileReads                   3187572                       # Number of floating regfile reads (Count)
system.cpu28.fpRegfileWrites                  2093848                       # Number of floating regfile writes (Count)
system.cpu28.ccRegfileReads                  11468887                       # number of cc regfile reads (Count)
system.cpu28.ccRegfileWrites                  7143703                       # number of cc regfile writes (Count)
system.cpu28.miscRegfileReads                 7277564                       # number of misc regfile reads (Count)
system.cpu28.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu28.MemDepUnit__0.insertedLoads      1798349                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__0.insertedStores       625814                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__0.conflictingLoads        31833                       # Number of conflicting loads. (Count)
system.cpu28.MemDepUnit__0.conflictingStores        31498                       # Number of conflicting stores. (Count)
system.cpu28.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu28.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu28.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu28.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu28.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu28.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu28.branchPred.lookups               2295667                       # Number of BP lookups (Count)
system.cpu28.branchPred.condPredicted         2294665                       # Number of conditional branches predicted (Count)
system.cpu28.branchPred.condIncorrect             188                       # Number of conditional branches incorrect (Count)
system.cpu28.branchPred.BTBLookups            1278898                       # Number of BTB lookups (Count)
system.cpu28.branchPred.BTBHits               1278826                       # Number of BTB hits (Count)
system.cpu28.branchPred.BTBHitRatio          0.999944                       # BTB Hit Ratio (Ratio)
system.cpu28.branchPred.RASUsed                   202                       # Number of times the RAS was used to get a target. (Count)
system.cpu28.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu28.branchPred.indirectLookups           339                       # Number of indirect predictor lookups. (Count)
system.cpu28.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu28.branchPred.indirectMisses            303                       # Number of indirect misses. (Count)
system.cpu28.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu28.commit.commitSquashedInsts         13627                       # The number of squashed insts skipped by commit (Count)
system.cpu28.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu28.commit.branchMispredicts             146                       # The number of times a branch was mispredicted (Count)
system.cpu28.commit.numCommittedDist::samples     52032295                       # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::mean     0.326856                       # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::stdev     1.313099                       # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::0      48100025     92.44%     92.44% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::1        865917      1.66%     94.11% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::2        168318      0.32%     94.43% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::3        471409      0.91%     95.34% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::4        341519      0.66%     95.99% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::5        882733      1.70%     97.69% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::6         67334      0.13%     97.82% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::7        873778      1.68%     99.50% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::8        261262      0.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::total     52032295                       # Number of insts commited each cycle (Count)
system.cpu28.commit.instsCommitted            9830406                       # Number of instructions committed (Count)
system.cpu28.commit.opsCommitted             17007067                       # Number of ops (including micro ops) committed (Count)
system.cpu28.commit.memRefs                   2422094                       # Number of memory references committed (Count)
system.cpu28.commit.loads                     1796732                       # Number of loads committed (Count)
system.cpu28.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu28.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu28.commit.branches                  2292516                       # Number of branches committed (Count)
system.cpu28.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu28.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu28.commit.integer                  14679736                       # Number of committed integer instructions. (Count)
system.cpu28.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu28.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::IntAlu     13772207     80.98%     80.98% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::IntMult           18      0.00%     80.98% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::IntDiv          198      0.00%     80.98% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatAdd       281260      1.65%     82.63% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatCmp            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatCvt            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatMult            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatDiv            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatMisc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatSqrt            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdAdd            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdAlu            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdCmp            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdCvt            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdMisc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdMult            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdShift            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdDiv            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdSqrt            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatAdd       281250      1.65%     84.29% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatMult       250000      1.47%     85.76% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdAes            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdAesMix            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::MemRead      1015464      5.97%     91.73% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::MemWrite        31604      0.19%     91.91% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatMemRead       781268      4.59%     96.51% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatMemWrite       593758      3.49%    100.00% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::total     17007067                       # Class of committed instruction (Count)
system.cpu28.commit.commitEligibleSamples       261262                       # number cycles where commit BW limit reached (Cycle)
system.cpu28.dcache.demandHits::cpu28.data      1834335                       # number of demand (read+write) hits (Count)
system.cpu28.dcache.demandHits::total         1834335                       # number of demand (read+write) hits (Count)
system.cpu28.dcache.overallHits::cpu28.data      1834335                       # number of overall hits (Count)
system.cpu28.dcache.overallHits::total        1834335                       # number of overall hits (Count)
system.cpu28.dcache.demandMisses::cpu28.data       589009                       # number of demand (read+write) misses (Count)
system.cpu28.dcache.demandMisses::total        589009                       # number of demand (read+write) misses (Count)
system.cpu28.dcache.overallMisses::cpu28.data       589009                       # number of overall misses (Count)
system.cpu28.dcache.overallMisses::total       589009                       # number of overall misses (Count)
system.cpu28.dcache.demandMissLatency::cpu28.data  43996287495                       # number of demand (read+write) miss ticks (Tick)
system.cpu28.dcache.demandMissLatency::total  43996287495                       # number of demand (read+write) miss ticks (Tick)
system.cpu28.dcache.overallMissLatency::cpu28.data  43996287495                       # number of overall miss ticks (Tick)
system.cpu28.dcache.overallMissLatency::total  43996287495                       # number of overall miss ticks (Tick)
system.cpu28.dcache.demandAccesses::cpu28.data      2423344                       # number of demand (read+write) accesses (Count)
system.cpu28.dcache.demandAccesses::total      2423344                       # number of demand (read+write) accesses (Count)
system.cpu28.dcache.overallAccesses::cpu28.data      2423344                       # number of overall (read+write) accesses (Count)
system.cpu28.dcache.overallAccesses::total      2423344                       # number of overall (read+write) accesses (Count)
system.cpu28.dcache.demandMissRate::cpu28.data     0.243056                       # miss rate for demand accesses (Ratio)
system.cpu28.dcache.demandMissRate::total     0.243056                       # miss rate for demand accesses (Ratio)
system.cpu28.dcache.overallMissRate::cpu28.data     0.243056                       # miss rate for overall accesses (Ratio)
system.cpu28.dcache.overallMissRate::total     0.243056                       # miss rate for overall accesses (Ratio)
system.cpu28.dcache.demandAvgMissLatency::cpu28.data 74695.441827                       # average overall miss latency in ticks ((Tick/Count))
system.cpu28.dcache.demandAvgMissLatency::total 74695.441827                       # average overall miss latency in ticks ((Tick/Count))
system.cpu28.dcache.overallAvgMissLatency::cpu28.data 74695.441827                       # average overall miss latency ((Tick/Count))
system.cpu28.dcache.overallAvgMissLatency::total 74695.441827                       # average overall miss latency ((Tick/Count))
system.cpu28.dcache.blockedCycles::no_mshrs      4131238                       # number of cycles access was blocked (Cycle)
system.cpu28.dcache.blockedCycles::no_targets         7074                       # number of cycles access was blocked (Cycle)
system.cpu28.dcache.blockedCauses::no_mshrs        34060                       # number of times access was blocked (Count)
system.cpu28.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu28.dcache.avgBlocked::no_mshrs   121.292954                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.dcache.avgBlocked::no_targets          262                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.dcache.writebacks::writebacks        78046                       # number of writebacks (Count)
system.cpu28.dcache.writebacks::total           78046                       # number of writebacks (Count)
system.cpu28.dcache.demandMshrHits::cpu28.data       416759                       # number of demand (read+write) MSHR hits (Count)
system.cpu28.dcache.demandMshrHits::total       416759                       # number of demand (read+write) MSHR hits (Count)
system.cpu28.dcache.overallMshrHits::cpu28.data       416759                       # number of overall MSHR hits (Count)
system.cpu28.dcache.overallMshrHits::total       416759                       # number of overall MSHR hits (Count)
system.cpu28.dcache.demandMshrMisses::cpu28.data       172250                       # number of demand (read+write) MSHR misses (Count)
system.cpu28.dcache.demandMshrMisses::total       172250                       # number of demand (read+write) MSHR misses (Count)
system.cpu28.dcache.overallMshrMisses::cpu28.data       172250                       # number of overall MSHR misses (Count)
system.cpu28.dcache.overallMshrMisses::total       172250                       # number of overall MSHR misses (Count)
system.cpu28.dcache.demandMshrMissLatency::cpu28.data  28106553245                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu28.dcache.demandMshrMissLatency::total  28106553245                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu28.dcache.overallMshrMissLatency::cpu28.data  28106553245                       # number of overall MSHR miss ticks (Tick)
system.cpu28.dcache.overallMshrMissLatency::total  28106553245                       # number of overall MSHR miss ticks (Tick)
system.cpu28.dcache.demandMshrMissRate::cpu28.data     0.071079                       # mshr miss ratio for demand accesses (Ratio)
system.cpu28.dcache.demandMshrMissRate::total     0.071079                       # mshr miss ratio for demand accesses (Ratio)
system.cpu28.dcache.overallMshrMissRate::cpu28.data     0.071079                       # mshr miss ratio for overall accesses (Ratio)
system.cpu28.dcache.overallMshrMissRate::total     0.071079                       # mshr miss ratio for overall accesses (Ratio)
system.cpu28.dcache.demandAvgMshrMissLatency::cpu28.data 163173.023193                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.dcache.demandAvgMshrMissLatency::total 163173.023193                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.dcache.overallAvgMshrMissLatency::cpu28.data 163173.023193                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.dcache.overallAvgMshrMissLatency::total 163173.023193                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.dcache.replacements               171096                       # number of replacements (Count)
system.cpu28.dcache.LockedRMWReadReq.hits::cpu28.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu28.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu28.dcache.LockedRMWReadReq.misses::cpu28.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu28.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu28.dcache.LockedRMWReadReq.missLatency::cpu28.data      2382500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu28.dcache.LockedRMWReadReq.missLatency::total      2382500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu28.dcache.LockedRMWReadReq.accesses::cpu28.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu28.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu28.dcache.LockedRMWReadReq.missRate::cpu28.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu28.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu28.dcache.LockedRMWReadReq.avgMissLatency::cpu28.data 56726.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu28.dcache.LockedRMWReadReq.avgMissLatency::total 56726.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu28.dcache.LockedRMWReadReq.mshrMisses::cpu28.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu28.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu28.dcache.LockedRMWReadReq.mshrMissLatency::cpu28.data      4815250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu28.dcache.LockedRMWReadReq.mshrMissLatency::total      4815250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu28.dcache.LockedRMWReadReq.mshrMissRate::cpu28.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu28.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu28.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu28.data 114648.809524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu28.dcache.LockedRMWReadReq.avgMshrMissLatency::total 114648.809524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu28.dcache.LockedRMWWriteReq.hits::cpu28.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu28.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu28.dcache.LockedRMWWriteReq.accesses::cpu28.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu28.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu28.dcache.ReadReq.hits::cpu28.data      1283284                       # number of ReadReq hits (Count)
system.cpu28.dcache.ReadReq.hits::total       1283284                       # number of ReadReq hits (Count)
system.cpu28.dcache.ReadReq.misses::cpu28.data       514741                       # number of ReadReq misses (Count)
system.cpu28.dcache.ReadReq.misses::total       514741                       # number of ReadReq misses (Count)
system.cpu28.dcache.ReadReq.missLatency::cpu28.data  32364323000                       # number of ReadReq miss ticks (Tick)
system.cpu28.dcache.ReadReq.missLatency::total  32364323000                       # number of ReadReq miss ticks (Tick)
system.cpu28.dcache.ReadReq.accesses::cpu28.data      1798025                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu28.dcache.ReadReq.accesses::total      1798025                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu28.dcache.ReadReq.missRate::cpu28.data     0.286281                       # miss rate for ReadReq accesses (Ratio)
system.cpu28.dcache.ReadReq.missRate::total     0.286281                       # miss rate for ReadReq accesses (Ratio)
system.cpu28.dcache.ReadReq.avgMissLatency::cpu28.data 62874.966245                       # average ReadReq miss latency ((Tick/Count))
system.cpu28.dcache.ReadReq.avgMissLatency::total 62874.966245                       # average ReadReq miss latency ((Tick/Count))
system.cpu28.dcache.ReadReq.mshrHits::cpu28.data       416759                       # number of ReadReq MSHR hits (Count)
system.cpu28.dcache.ReadReq.mshrHits::total       416759                       # number of ReadReq MSHR hits (Count)
system.cpu28.dcache.ReadReq.mshrMisses::cpu28.data        97982                       # number of ReadReq MSHR misses (Count)
system.cpu28.dcache.ReadReq.mshrMisses::total        97982                       # number of ReadReq MSHR misses (Count)
system.cpu28.dcache.ReadReq.mshrMissLatency::cpu28.data  16511722750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu28.dcache.ReadReq.mshrMissLatency::total  16511722750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu28.dcache.ReadReq.mshrMissRate::cpu28.data     0.054494                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu28.dcache.ReadReq.mshrMissRate::total     0.054494                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu28.dcache.ReadReq.avgMshrMissLatency::cpu28.data 168517.919108                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu28.dcache.ReadReq.avgMshrMissLatency::total 168517.919108                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu28.dcache.WriteReq.hits::cpu28.data       551051                       # number of WriteReq hits (Count)
system.cpu28.dcache.WriteReq.hits::total       551051                       # number of WriteReq hits (Count)
system.cpu28.dcache.WriteReq.misses::cpu28.data        74268                       # number of WriteReq misses (Count)
system.cpu28.dcache.WriteReq.misses::total        74268                       # number of WriteReq misses (Count)
system.cpu28.dcache.WriteReq.missLatency::cpu28.data  11631964495                       # number of WriteReq miss ticks (Tick)
system.cpu28.dcache.WriteReq.missLatency::total  11631964495                       # number of WriteReq miss ticks (Tick)
system.cpu28.dcache.WriteReq.accesses::cpu28.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu28.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu28.dcache.WriteReq.missRate::cpu28.data     0.118768                       # miss rate for WriteReq accesses (Ratio)
system.cpu28.dcache.WriteReq.missRate::total     0.118768                       # miss rate for WriteReq accesses (Ratio)
system.cpu28.dcache.WriteReq.avgMissLatency::cpu28.data 156621.485633                       # average WriteReq miss latency ((Tick/Count))
system.cpu28.dcache.WriteReq.avgMissLatency::total 156621.485633                       # average WriteReq miss latency ((Tick/Count))
system.cpu28.dcache.WriteReq.mshrMisses::cpu28.data        74268                       # number of WriteReq MSHR misses (Count)
system.cpu28.dcache.WriteReq.mshrMisses::total        74268                       # number of WriteReq MSHR misses (Count)
system.cpu28.dcache.WriteReq.mshrMissLatency::cpu28.data  11594830495                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu28.dcache.WriteReq.mshrMissLatency::total  11594830495                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu28.dcache.WriteReq.mshrMissRate::cpu28.data     0.118768                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu28.dcache.WriteReq.mshrMissRate::total     0.118768                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu28.dcache.WriteReq.avgMshrMissLatency::cpu28.data 156121.485633                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu28.dcache.WriteReq.avgMshrMissLatency::total 156121.485633                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu28.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.dcache.tags.tagsInUse        1004.400726                       # Average ticks per tags in use ((Tick/Count))
system.cpu28.dcache.tags.totalRefs            2006672                       # Total number of references to valid blocks. (Count)
system.cpu28.dcache.tags.sampledRefs           172269                       # Sample count of references to valid blocks. (Count)
system.cpu28.dcache.tags.avgRefs            11.648480                       # Average number of references to valid blocks. ((Count/Count))
system.cpu28.dcache.tags.warmupTick         364283000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu28.dcache.tags.occupancies::cpu28.data  1004.400726                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu28.dcache.tags.avgOccs::cpu28.data     0.980860                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu28.dcache.tags.avgOccs::total      0.980860                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu28.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu28.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu28.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu28.dcache.tags.tagAccesses          5019129                       # Number of tag accesses (Count)
system.cpu28.dcache.tags.dataAccesses         5019129                       # Number of data accesses (Count)
system.cpu28.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.decode.idleCycles                 473933                       # Number of cycles decode is idle (Cycle)
system.cpu28.decode.blockedCycles            48774833                       # Number of cycles decode is blocked (Cycle)
system.cpu28.decode.runCycles                 2384796                       # Number of cycles decode is running (Cycle)
system.cpu28.decode.unblockCycles              400392                       # Number of cycles decode is unblocking (Cycle)
system.cpu28.decode.squashCycles                  171                       # Number of cycles decode is squashing (Cycle)
system.cpu28.decode.branchResolved            1278599                       # Number of times decode resolved a branch (Count)
system.cpu28.decode.branchMispred                  43                       # Number of times decode detected a branch misprediction (Count)
system.cpu28.decode.decodedInsts             17023875                       # Number of instructions handled by decode (Count)
system.cpu28.decode.squashedInsts                 239                       # Number of squashed instructions handled by decode (Count)
system.cpu28.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu28.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu28.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu28.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu28.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu28.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu28.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu28.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu28.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu28.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu28.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu28.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu28.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.fetch.icacheStallCycles           629130                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu28.fetch.insts                      9841397                       # Number of instructions fetch has processed (Count)
system.cpu28.fetch.branches                   2295667                       # Number of branches that fetch encountered (Count)
system.cpu28.fetch.predictedBranches          1279064                       # Number of branches that fetch has predicted taken (Count)
system.cpu28.fetch.cycles                    51404701                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu28.fetch.squashCycles                   426                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu28.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu28.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu28.fetch.cacheLines                  625467                       # Number of cache lines fetched (Count)
system.cpu28.fetch.icacheSquashes                  57                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu28.fetch.nisnDist::samples         52034125                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::mean            0.327243                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::stdev           1.441920                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::0               48952292     94.08%     94.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::1                 324533      0.62%     94.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::2                  71383      0.14%     94.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::3                 198083      0.38%     95.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::4                 907571      1.74%     96.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::5                  33387      0.06%     97.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::6                  49357      0.09%     97.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::7                 107240      0.21%     97.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::8                1390279      2.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::total           52034125                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.branchRate                0.044103                       # Number of branch fetches per cycle (Ratio)
system.cpu28.fetch.rate                      0.189067                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu28.icache.demandHits::cpu28.inst       625387                       # number of demand (read+write) hits (Count)
system.cpu28.icache.demandHits::total          625387                       # number of demand (read+write) hits (Count)
system.cpu28.icache.overallHits::cpu28.inst       625387                       # number of overall hits (Count)
system.cpu28.icache.overallHits::total         625387                       # number of overall hits (Count)
system.cpu28.icache.demandMisses::cpu28.inst           80                       # number of demand (read+write) misses (Count)
system.cpu28.icache.demandMisses::total            80                       # number of demand (read+write) misses (Count)
system.cpu28.icache.overallMisses::cpu28.inst           80                       # number of overall misses (Count)
system.cpu28.icache.overallMisses::total           80                       # number of overall misses (Count)
system.cpu28.icache.demandMissLatency::cpu28.inst      8526750                       # number of demand (read+write) miss ticks (Tick)
system.cpu28.icache.demandMissLatency::total      8526750                       # number of demand (read+write) miss ticks (Tick)
system.cpu28.icache.overallMissLatency::cpu28.inst      8526750                       # number of overall miss ticks (Tick)
system.cpu28.icache.overallMissLatency::total      8526750                       # number of overall miss ticks (Tick)
system.cpu28.icache.demandAccesses::cpu28.inst       625467                       # number of demand (read+write) accesses (Count)
system.cpu28.icache.demandAccesses::total       625467                       # number of demand (read+write) accesses (Count)
system.cpu28.icache.overallAccesses::cpu28.inst       625467                       # number of overall (read+write) accesses (Count)
system.cpu28.icache.overallAccesses::total       625467                       # number of overall (read+write) accesses (Count)
system.cpu28.icache.demandMissRate::cpu28.inst     0.000128                       # miss rate for demand accesses (Ratio)
system.cpu28.icache.demandMissRate::total     0.000128                       # miss rate for demand accesses (Ratio)
system.cpu28.icache.overallMissRate::cpu28.inst     0.000128                       # miss rate for overall accesses (Ratio)
system.cpu28.icache.overallMissRate::total     0.000128                       # miss rate for overall accesses (Ratio)
system.cpu28.icache.demandAvgMissLatency::cpu28.inst 106584.375000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu28.icache.demandAvgMissLatency::total 106584.375000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu28.icache.overallAvgMissLatency::cpu28.inst 106584.375000                       # average overall miss latency ((Tick/Count))
system.cpu28.icache.overallAvgMissLatency::total 106584.375000                       # average overall miss latency ((Tick/Count))
system.cpu28.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu28.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu28.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu28.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu28.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.icache.demandMshrHits::cpu28.inst           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu28.icache.demandMshrHits::total           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu28.icache.overallMshrHits::cpu28.inst           13                       # number of overall MSHR hits (Count)
system.cpu28.icache.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
system.cpu28.icache.demandMshrMisses::cpu28.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu28.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu28.icache.overallMshrMisses::cpu28.inst           67                       # number of overall MSHR misses (Count)
system.cpu28.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu28.icache.demandMshrMissLatency::cpu28.inst      7256000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu28.icache.demandMshrMissLatency::total      7256000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu28.icache.overallMshrMissLatency::cpu28.inst      7256000                       # number of overall MSHR miss ticks (Tick)
system.cpu28.icache.overallMshrMissLatency::total      7256000                       # number of overall MSHR miss ticks (Tick)
system.cpu28.icache.demandMshrMissRate::cpu28.inst     0.000107                       # mshr miss ratio for demand accesses (Ratio)
system.cpu28.icache.demandMshrMissRate::total     0.000107                       # mshr miss ratio for demand accesses (Ratio)
system.cpu28.icache.overallMshrMissRate::cpu28.inst     0.000107                       # mshr miss ratio for overall accesses (Ratio)
system.cpu28.icache.overallMshrMissRate::total     0.000107                       # mshr miss ratio for overall accesses (Ratio)
system.cpu28.icache.demandAvgMshrMissLatency::cpu28.inst 108298.507463                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.icache.demandAvgMshrMissLatency::total 108298.507463                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.icache.overallAvgMshrMissLatency::cpu28.inst 108298.507463                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.icache.overallAvgMshrMissLatency::total 108298.507463                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.icache.replacements                    0                       # number of replacements (Count)
system.cpu28.icache.ReadReq.hits::cpu28.inst       625387                       # number of ReadReq hits (Count)
system.cpu28.icache.ReadReq.hits::total        625387                       # number of ReadReq hits (Count)
system.cpu28.icache.ReadReq.misses::cpu28.inst           80                       # number of ReadReq misses (Count)
system.cpu28.icache.ReadReq.misses::total           80                       # number of ReadReq misses (Count)
system.cpu28.icache.ReadReq.missLatency::cpu28.inst      8526750                       # number of ReadReq miss ticks (Tick)
system.cpu28.icache.ReadReq.missLatency::total      8526750                       # number of ReadReq miss ticks (Tick)
system.cpu28.icache.ReadReq.accesses::cpu28.inst       625467                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu28.icache.ReadReq.accesses::total       625467                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu28.icache.ReadReq.missRate::cpu28.inst     0.000128                       # miss rate for ReadReq accesses (Ratio)
system.cpu28.icache.ReadReq.missRate::total     0.000128                       # miss rate for ReadReq accesses (Ratio)
system.cpu28.icache.ReadReq.avgMissLatency::cpu28.inst 106584.375000                       # average ReadReq miss latency ((Tick/Count))
system.cpu28.icache.ReadReq.avgMissLatency::total 106584.375000                       # average ReadReq miss latency ((Tick/Count))
system.cpu28.icache.ReadReq.mshrHits::cpu28.inst           13                       # number of ReadReq MSHR hits (Count)
system.cpu28.icache.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
system.cpu28.icache.ReadReq.mshrMisses::cpu28.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu28.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu28.icache.ReadReq.mshrMissLatency::cpu28.inst      7256000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu28.icache.ReadReq.mshrMissLatency::total      7256000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu28.icache.ReadReq.mshrMissRate::cpu28.inst     0.000107                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu28.icache.ReadReq.mshrMissRate::total     0.000107                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu28.icache.ReadReq.avgMshrMissLatency::cpu28.inst 108298.507463                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu28.icache.ReadReq.avgMshrMissLatency::total 108298.507463                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu28.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.icache.tags.tagsInUse          59.376403                       # Average ticks per tags in use ((Tick/Count))
system.cpu28.icache.tags.totalRefs             625454                       # Total number of references to valid blocks. (Count)
system.cpu28.icache.tags.sampledRefs               67                       # Sample count of references to valid blocks. (Count)
system.cpu28.icache.tags.avgRefs          9335.134328                       # Average number of references to valid blocks. ((Count/Count))
system.cpu28.icache.tags.warmupTick         364264000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu28.icache.tags.occupancies::cpu28.inst    59.376403                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu28.icache.tags.avgOccs::cpu28.inst     0.115970                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu28.icache.tags.avgOccs::total      0.115970                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu28.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu28.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu28.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu28.icache.tags.tagAccesses          1251001                       # Number of tag accesses (Count)
system.cpu28.icache.tags.dataAccesses         1251001                       # Number of data accesses (Count)
system.cpu28.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu28.iew.squashCycles                     171                       # Number of cycles IEW is squashing (Cycle)
system.cpu28.iew.blockCycles                   148107                       # Number of cycles IEW is blocking (Cycle)
system.cpu28.iew.unblockCycles                7647338                       # Number of cycles IEW is unblocking (Cycle)
system.cpu28.iew.dispatchedInsts             17022435                       # Number of instructions dispatched to IQ (Count)
system.cpu28.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu28.iew.dispLoadInsts                1798349                       # Number of dispatched load instructions (Count)
system.cpu28.iew.dispStoreInsts                625814                       # Number of dispatched store instructions (Count)
system.cpu28.iew.dispNonSpecInsts                  61                       # Number of dispatched non-speculative instructions (Count)
system.cpu28.iew.iqFullEvents                     749                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu28.iew.lsqFullEvents                7642242                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu28.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu28.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu28.iew.predictedNotTakenIncorrect          123                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu28.iew.branchMispredicts                264                       # Number of branch mispredicts detected at execute (Count)
system.cpu28.iew.instsToCommit               17018981                       # Cumulative count of insts sent to commit (Count)
system.cpu28.iew.writebackCount              17018885                       # Cumulative count of insts written-back (Count)
system.cpu28.iew.producerInst                12458209                       # Number of instructions producing a value (Count)
system.cpu28.iew.consumerInst                17145365                       # Number of instructions consuming a value (Count)
system.cpu28.iew.wbRate                      0.326957                       # Insts written-back per cycle ((Count/Cycle))
system.cpu28.iew.wbFanout                    0.726623                       # Average fanout of values written-back ((Count/Count))
system.cpu28.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu28.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu28.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu28.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu28.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu28.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu28.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu28.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu28.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu28.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu28.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu28.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu28.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu28.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu28.lsq0.squashedLoads                  1609                       # Number of loads squashed (Count)
system.cpu28.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu28.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu28.lsq0.squashedStores                  452                       # Number of stores squashed (Count)
system.cpu28.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu28.lsq0.blockedByCache                11543                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu28.lsq0.loadToUse::samples          1796732                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::mean           75.928078                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::stdev         214.929883                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::0-9              1267537     70.55%     70.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::10-19               5745      0.32%     70.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::20-29              78041      4.34%     75.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::30-39              64813      3.61%     78.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::40-49              34554      1.92%     80.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::50-59              23728      1.32%     82.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::60-69              22228      1.24%     83.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::70-79              17591      0.98%     84.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::80-89              12780      0.71%     84.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::90-99              13490      0.75%     85.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::100-109            12744      0.71%     86.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::110-119             9335      0.52%     86.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::120-129             9614      0.54%     87.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::130-139             9568      0.53%     88.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::140-149             7845      0.44%     88.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::150-159             6632      0.37%     88.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::160-169             4881      0.27%     89.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::170-179             3113      0.17%     89.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::180-189             2668      0.15%     89.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::190-199             2785      0.16%     89.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::200-209             2266      0.13%     89.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::210-219             1786      0.10%     89.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::220-229             1729      0.10%     89.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::230-239             1555      0.09%     90.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::240-249             1315      0.07%     90.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::250-259             1286      0.07%     90.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::260-269             1525      0.08%     90.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::270-279             2322      0.13%     90.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::280-289             2726      0.15%     90.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::290-299             2918      0.16%     90.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::overflows         167612      9.33%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::max_value           5423                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::total            1796732                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.mmu.dtb.rdAccesses               1798125                       # TLB accesses on read requests (Count)
system.cpu28.mmu.dtb.wrAccesses                625527                       # TLB accesses on write requests (Count)
system.cpu28.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu28.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu28.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu28.mmu.itb.wrAccesses                625479                       # TLB accesses on write requests (Count)
system.cpu28.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu28.mmu.itb.wrMisses                      25                       # TLB misses on write requests (Count)
system.cpu28.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu28.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu28.power_state.ticksClkGated::mean  10916546250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu28.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu28.power_state.ticksClkGated::min_value  10916546250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu28.power_state.ticksClkGated::max_value  10916546250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu28.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu28.power_state.pwrStateResidencyTicks::ON  13377277250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.power_state.pwrStateResidencyTicks::CLK_GATED  10916546250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.rename.squashCycles                  171                       # Number of cycles rename is squashing (Cycle)
system.cpu28.rename.idleCycles                 593942                       # Number of cycles rename is idle (Cycle)
system.cpu28.rename.blockCycles               9659755                       # Number of cycles rename is blocking (Cycle)
system.cpu28.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu28.rename.runCycles                 2647919                       # Number of cycles rename is running (Cycle)
system.cpu28.rename.unblockCycles            39132059                       # Number of cycles rename is unblocking (Cycle)
system.cpu28.rename.renamedInsts             17023125                       # Number of instructions processed by rename (Count)
system.cpu28.rename.ROBFullEvents               66696                       # Number of times rename has blocked due to ROB full (Count)
system.cpu28.rename.IQFullEvents               781637                       # Number of times rename has blocked due to IQ full (Count)
system.cpu28.rename.LQFullEvents                85503                       # Number of times rename has blocked due to LQ full (Count)
system.cpu28.rename.SQFullEvents             38863381                       # Number of times rename has blocked due to SQ full (Count)
system.cpu28.rename.renamedOperands          30950498                       # Number of destination operands rename has renamed (Count)
system.cpu28.rename.lookups                  57160213                       # Number of register rename lookups that rename has made (Count)
system.cpu28.rename.intLookups               16041244                       # Number of integer rename lookups (Count)
system.cpu28.rename.fpLookups                 3187859                       # Number of floating rename lookups (Count)
system.cpu28.rename.committedMaps            30923093                       # Number of HB maps that are committed (Count)
system.cpu28.rename.undoneMaps                  27276                       # Number of HB maps that are undone due to squashing (Count)
system.cpu28.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu28.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu28.rename.skidInsts                 2010032                       # count of insts added to the skid buffer (Count)
system.cpu28.rob.reads                       68791441                       # The number of ROB reads (Count)
system.cpu28.rob.writes                      34043406                       # The number of ROB writes (Count)
system.cpu28.thread_0.numInsts                9830406                       # Number of Instructions committed (Count)
system.cpu28.thread_0.numOps                 17007067                       # Number of Ops committed (Count)
system.cpu28.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu29.numCycles                       52044462                       # Number of cpu cycles simulated (Cycle)
system.cpu29.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu29.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu29.instsAdded                      16224549                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu29.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu29.instsIssued                     16239287                       # Number of instructions issued (Count)
system.cpu29.squashedInstsIssued                   88                       # Number of squashed instructions issued (Count)
system.cpu29.squashedInstsExamined              14788                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu29.squashedOperandsExamined           14476                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu29.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu29.numIssuedDist::samples          52028035                       # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::mean             0.312126                       # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::stdev            1.235234                       # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::0                47949700     92.16%     92.16% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::1                  812026      1.56%     93.72% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::2                  629816      1.21%     94.93% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::3                  355993      0.68%     95.62% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::4                  229569      0.44%     96.06% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::5                 1008501      1.94%     98.00% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::6                  162734      0.31%     98.31% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::7                  875103      1.68%     99.99% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::8                    4593      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::total            52028035                       # Number of insts issued each cycle (Count)
system.cpu29.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::IntAlu                  2172      8.65%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::IntMult                    0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::IntDiv                     0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatAdd                   0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatCmp                   0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatCvt                   0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatMult                  0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatMultAcc               0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatDiv                   0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatMisc                  0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatSqrt                  0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdAdd                    0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdAddAcc                 0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdAlu                    0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdCmp                    0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdCvt                    0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdMisc                   0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdMult                   0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdMultAcc                0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdShift                  0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdShiftAcc               0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdDiv                    0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdSqrt                   0      0.00%      8.65% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatAdd           11732     46.74%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatAlu               0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatCmp               0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatCvt               0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatDiv               0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatMisc              0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatMult              0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatMultAcc            0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatSqrt              0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdReduceAdd              0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdReduceAlu              0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdReduceCmp              0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatReduceAdd            0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatReduceCmp            0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdAes                    0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdAesMix                 0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdSha1Hash               0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdSha1Hash2              0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdSha256Hash             0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdSha256Hash2            0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdShaSigma2              0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdShaSigma3              0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdPredAlu                0      0.00%     55.39% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::MemRead                  173      0.69%     56.08% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::MemWrite                  34      0.14%     56.21% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatMemRead            2444      9.74%     65.95% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatMemWrite           8548     34.05%    100.00% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu29.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::IntAlu     13052366     80.38%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::IntMult           18      0.00%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::IntDiv          204      0.00%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatAdd       281285      1.73%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatCmp            0      0.00%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatCvt            0      0.00%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatMult            0      0.00%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatDiv            0      0.00%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatMisc            0      0.00%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatSqrt            0      0.00%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdAdd            0      0.00%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdAlu            0      0.00%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdCmp            0      0.00%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdCvt            0      0.00%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdMisc            0      0.00%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdMult            0      0.00%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdShift            0      0.00%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdDiv            0      0.00%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdSqrt            0      0.00%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatAdd       281250      1.73%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatMult       250000      1.54%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdAes            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdAesMix            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::MemRead       950629      5.85%     91.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::MemWrite        31760      0.20%     91.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatMemRead       797861      4.91%     96.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatMemWrite       593764      3.66%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::total     16239287                       # Number of instructions issued per FU type, per thread (Count)
system.cpu29.issueRate                       0.312027                       # Inst issue rate ((Count/Cycle))
system.cpu29.fuBusy                             25103                       # FU busy when requested (Count)
system.cpu29.fuBusyRate                      0.001546                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu29.intInstQueueReads               79100732                       # Number of integer instruction queue reads (Count)
system.cpu29.intInstQueueWrites              13551689                       # Number of integer instruction queue writes (Count)
system.cpu29.intInstQueueWakeupAccesses      13533911                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu29.fpInstQueueReads                 5431068                       # Number of floating instruction queue reads (Count)
system.cpu29.fpInstQueueWrites                2687826                       # Number of floating instruction queue writes (Count)
system.cpu29.fpInstQueueWakeupAccesses        2687581                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu29.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu29.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu29.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu29.intAluAccesses                  13537344                       # Number of integer alu accesses (Count)
system.cpu29.fpAluAccesses                    2726896                       # Number of floating point alu accesses (Count)
system.cpu29.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu29.numInsts                        16239046                       # Number of executed instructions (Count)
system.cpu29.numLoadInsts                     1748460                       # Number of load instructions executed (Count)
system.cpu29.numSquashedInsts                     241                       # Number of squashed instructions skipped in execute (Count)
system.cpu29.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu29.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu29.numRefs                          2373963                       # Number of memory reference insts executed (Count)
system.cpu29.numBranches                      2161148                       # Number of branches executed (Count)
system.cpu29.numStoreInsts                     625503                       # Number of stores executed (Count)
system.cpu29.numRate                         0.312023                       # Inst execution rate ((Count/Cycle))
system.cpu29.timesIdled                            70                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu29.idleCycles                         16427                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu29.quiesceCycles                    1464195                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu29.committedInsts                   9365370                       # Number of Instructions Simulated (Count)
system.cpu29.committedOps                    16209869                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu29.cpi                             5.557118                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu29.totalCpi                        5.557118                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu29.ipc                             0.179949                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu29.totalIpc                        0.179949                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu29.intRegfileReads                 15338123                       # Number of integer regfile reads (Count)
system.cpu29.intRegfileWrites                 8231468                       # Number of integer regfile writes (Count)
system.cpu29.fpRegfileReads                   3187536                       # Number of floating regfile reads (Count)
system.cpu29.fpRegfileWrites                  2093817                       # Number of floating regfile writes (Count)
system.cpu29.ccRegfileReads                  10804659                       # number of cc regfile reads (Count)
system.cpu29.ccRegfileWrites                  6745155                       # number of cc regfile writes (Count)
system.cpu29.miscRegfileReads                 6947206                       # number of misc regfile reads (Count)
system.cpu29.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu29.MemDepUnit__0.insertedLoads      1731808                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__0.insertedStores       625744                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__0.conflictingLoads        31830                       # Number of conflicting loads. (Count)
system.cpu29.MemDepUnit__0.conflictingStores        31496                       # Number of conflicting stores. (Count)
system.cpu29.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu29.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu29.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu29.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu29.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu29.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu29.branchPred.lookups               2162730                       # Number of BP lookups (Count)
system.cpu29.branchPred.condPredicted         2161776                       # Number of conditional branches predicted (Count)
system.cpu29.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu29.branchPred.BTBLookups            1212433                       # Number of BTB lookups (Count)
system.cpu29.branchPred.BTBHits               1212367                       # Number of BTB hits (Count)
system.cpu29.branchPred.BTBHitRatio          0.999946                       # BTB Hit Ratio (Ratio)
system.cpu29.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu29.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu29.branchPred.indirectLookups           322                       # Number of indirect predictor lookups. (Count)
system.cpu29.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu29.branchPred.indirectMisses            286                       # Number of indirect misses. (Count)
system.cpu29.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu29.commit.commitSquashedInsts         13134                       # The number of squashed insts skipped by commit (Count)
system.cpu29.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu29.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu29.commit.numCommittedDist::samples     52026284                       # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::mean     0.311571                       # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::stdev     1.299933                       # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::0      48429926     93.09%     93.09% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::1        737278      1.42%     94.50% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::2        157272      0.30%     94.81% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::3        337270      0.65%     95.46% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::4        279906      0.54%     95.99% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::5        881998      1.70%     97.69% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::6         66897      0.13%     97.82% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::7        870655      1.67%     99.49% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::8        265082      0.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::total     52026284                       # Number of insts commited each cycle (Count)
system.cpu29.commit.instsCommitted            9365370                       # Number of instructions committed (Count)
system.cpu29.commit.opsCommitted             16209869                       # Number of ops (including micro ops) committed (Count)
system.cpu29.commit.memRefs                   2355655                       # Number of memory references committed (Count)
system.cpu29.commit.loads                     1730297                       # Number of loads committed (Count)
system.cpu29.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu29.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu29.commit.branches                  2159652                       # Number of branches committed (Count)
system.cpu29.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu29.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu29.commit.integer                  13948971                       # Number of committed integer instructions. (Count)
system.cpu29.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu29.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::IntAlu     13041447     80.45%     80.45% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::IntMult           18      0.00%     80.45% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::IntDiv          198      0.00%     80.46% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatAdd       281260      1.74%     82.19% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatCmp            0      0.00%     82.19% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatCvt            0      0.00%     82.19% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatMult            0      0.00%     82.19% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.19% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatDiv            0      0.00%     82.19% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatMisc            0      0.00%     82.19% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatSqrt            0      0.00%     82.19% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdAdd            0      0.00%     82.19% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.19% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdAlu            0      0.00%     82.19% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdCmp            0      0.00%     82.19% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdCvt            0      0.00%     82.19% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdMisc            0      0.00%     82.19% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdMult            0      0.00%     82.19% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.19% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdShift            0      0.00%     82.19% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.19% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdDiv            0      0.00%     82.19% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdSqrt            0      0.00%     82.19% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatAdd       281250      1.74%     83.93% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.93% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.93% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.93% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.93% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.93% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatMult       250000      1.54%     85.47% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.47% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.47% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.47% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.47% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.47% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.47% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.47% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdAes            0      0.00%     85.47% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdAesMix            0      0.00%     85.47% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.47% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.47% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.47% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.47% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.47% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.47% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.47% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::MemRead       949029      5.85%     91.32% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::MemWrite        31600      0.19%     91.52% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatMemRead       781268      4.82%     96.34% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatMemWrite       593758      3.66%    100.00% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::total     16209869                       # Class of committed instruction (Count)
system.cpu29.commit.commitEligibleSamples       265082                       # number cycles where commit BW limit reached (Cycle)
system.cpu29.dcache.demandHits::cpu29.data      1771324                       # number of demand (read+write) hits (Count)
system.cpu29.dcache.demandHits::total         1771324                       # number of demand (read+write) hits (Count)
system.cpu29.dcache.overallHits::cpu29.data      1771324                       # number of overall hits (Count)
system.cpu29.dcache.overallHits::total        1771324                       # number of overall hits (Count)
system.cpu29.dcache.demandMisses::cpu29.data       585525                       # number of demand (read+write) misses (Count)
system.cpu29.dcache.demandMisses::total        585525                       # number of demand (read+write) misses (Count)
system.cpu29.dcache.overallMisses::cpu29.data       585525                       # number of overall misses (Count)
system.cpu29.dcache.overallMisses::total       585525                       # number of overall misses (Count)
system.cpu29.dcache.demandMissLatency::cpu29.data  45152045495                       # number of demand (read+write) miss ticks (Tick)
system.cpu29.dcache.demandMissLatency::total  45152045495                       # number of demand (read+write) miss ticks (Tick)
system.cpu29.dcache.overallMissLatency::cpu29.data  45152045495                       # number of overall miss ticks (Tick)
system.cpu29.dcache.overallMissLatency::total  45152045495                       # number of overall miss ticks (Tick)
system.cpu29.dcache.demandAccesses::cpu29.data      2356849                       # number of demand (read+write) accesses (Count)
system.cpu29.dcache.demandAccesses::total      2356849                       # number of demand (read+write) accesses (Count)
system.cpu29.dcache.overallAccesses::cpu29.data      2356849                       # number of overall (read+write) accesses (Count)
system.cpu29.dcache.overallAccesses::total      2356849                       # number of overall (read+write) accesses (Count)
system.cpu29.dcache.demandMissRate::cpu29.data     0.248436                       # miss rate for demand accesses (Ratio)
system.cpu29.dcache.demandMissRate::total     0.248436                       # miss rate for demand accesses (Ratio)
system.cpu29.dcache.overallMissRate::cpu29.data     0.248436                       # miss rate for overall accesses (Ratio)
system.cpu29.dcache.overallMissRate::total     0.248436                       # miss rate for overall accesses (Ratio)
system.cpu29.dcache.demandAvgMissLatency::cpu29.data 77113.779079                       # average overall miss latency in ticks ((Tick/Count))
system.cpu29.dcache.demandAvgMissLatency::total 77113.779079                       # average overall miss latency in ticks ((Tick/Count))
system.cpu29.dcache.overallAvgMissLatency::cpu29.data 77113.779079                       # average overall miss latency ((Tick/Count))
system.cpu29.dcache.overallAvgMissLatency::total 77113.779079                       # average overall miss latency ((Tick/Count))
system.cpu29.dcache.blockedCycles::no_mshrs      4610523                       # number of cycles access was blocked (Cycle)
system.cpu29.dcache.blockedCycles::no_targets         7209                       # number of cycles access was blocked (Cycle)
system.cpu29.dcache.blockedCauses::no_mshrs        34970                       # number of times access was blocked (Count)
system.cpu29.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu29.dcache.avgBlocked::no_mshrs   131.842236                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.dcache.avgBlocked::no_targets          267                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.dcache.writebacks::writebacks        78041                       # number of writebacks (Count)
system.cpu29.dcache.writebacks::total           78041                       # number of writebacks (Count)
system.cpu29.dcache.demandMshrHits::cpu29.data       413277                       # number of demand (read+write) MSHR hits (Count)
system.cpu29.dcache.demandMshrHits::total       413277                       # number of demand (read+write) MSHR hits (Count)
system.cpu29.dcache.overallMshrHits::cpu29.data       413277                       # number of overall MSHR hits (Count)
system.cpu29.dcache.overallMshrHits::total       413277                       # number of overall MSHR hits (Count)
system.cpu29.dcache.demandMshrMisses::cpu29.data       172248                       # number of demand (read+write) MSHR misses (Count)
system.cpu29.dcache.demandMshrMisses::total       172248                       # number of demand (read+write) MSHR misses (Count)
system.cpu29.dcache.overallMshrMisses::cpu29.data       172248                       # number of overall MSHR misses (Count)
system.cpu29.dcache.overallMshrMisses::total       172248                       # number of overall MSHR misses (Count)
system.cpu29.dcache.demandMshrMissLatency::cpu29.data  28347588745                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu29.dcache.demandMshrMissLatency::total  28347588745                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu29.dcache.overallMshrMissLatency::cpu29.data  28347588745                       # number of overall MSHR miss ticks (Tick)
system.cpu29.dcache.overallMshrMissLatency::total  28347588745                       # number of overall MSHR miss ticks (Tick)
system.cpu29.dcache.demandMshrMissRate::cpu29.data     0.073084                       # mshr miss ratio for demand accesses (Ratio)
system.cpu29.dcache.demandMshrMissRate::total     0.073084                       # mshr miss ratio for demand accesses (Ratio)
system.cpu29.dcache.overallMshrMissRate::cpu29.data     0.073084                       # mshr miss ratio for overall accesses (Ratio)
system.cpu29.dcache.overallMshrMissRate::total     0.073084                       # mshr miss ratio for overall accesses (Ratio)
system.cpu29.dcache.demandAvgMshrMissLatency::cpu29.data 164574.269338                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.dcache.demandAvgMshrMissLatency::total 164574.269338                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.dcache.overallAvgMshrMissLatency::cpu29.data 164574.269338                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.dcache.overallAvgMshrMissLatency::total 164574.269338                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.dcache.replacements               171106                       # number of replacements (Count)
system.cpu29.dcache.LockedRMWReadReq.hits::cpu29.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu29.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu29.dcache.LockedRMWReadReq.misses::cpu29.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu29.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu29.dcache.LockedRMWReadReq.missLatency::cpu29.data      2266250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu29.dcache.LockedRMWReadReq.missLatency::total      2266250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu29.dcache.LockedRMWReadReq.accesses::cpu29.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu29.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu29.dcache.LockedRMWReadReq.missRate::cpu29.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu29.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu29.dcache.LockedRMWReadReq.avgMissLatency::cpu29.data 53958.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu29.dcache.LockedRMWReadReq.avgMissLatency::total 53958.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu29.dcache.LockedRMWReadReq.mshrMisses::cpu29.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu29.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu29.dcache.LockedRMWReadReq.mshrMissLatency::cpu29.data      4576750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu29.dcache.LockedRMWReadReq.mshrMissLatency::total      4576750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu29.dcache.LockedRMWReadReq.mshrMissRate::cpu29.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu29.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu29.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu29.data 108970.238095                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu29.dcache.LockedRMWReadReq.avgMshrMissLatency::total 108970.238095                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu29.dcache.LockedRMWWriteReq.hits::cpu29.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu29.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu29.dcache.LockedRMWWriteReq.accesses::cpu29.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu29.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu29.dcache.ReadReq.hits::cpu29.data      1220275                       # number of ReadReq hits (Count)
system.cpu29.dcache.ReadReq.hits::total       1220275                       # number of ReadReq hits (Count)
system.cpu29.dcache.ReadReq.misses::cpu29.data       511259                       # number of ReadReq misses (Count)
system.cpu29.dcache.ReadReq.misses::total       511259                       # number of ReadReq misses (Count)
system.cpu29.dcache.ReadReq.missLatency::cpu29.data  33435929750                       # number of ReadReq miss ticks (Tick)
system.cpu29.dcache.ReadReq.missLatency::total  33435929750                       # number of ReadReq miss ticks (Tick)
system.cpu29.dcache.ReadReq.accesses::cpu29.data      1731534                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu29.dcache.ReadReq.accesses::total      1731534                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu29.dcache.ReadReq.missRate::cpu29.data     0.295264                       # miss rate for ReadReq accesses (Ratio)
system.cpu29.dcache.ReadReq.missRate::total     0.295264                       # miss rate for ReadReq accesses (Ratio)
system.cpu29.dcache.ReadReq.avgMissLatency::cpu29.data 65399.200307                       # average ReadReq miss latency ((Tick/Count))
system.cpu29.dcache.ReadReq.avgMissLatency::total 65399.200307                       # average ReadReq miss latency ((Tick/Count))
system.cpu29.dcache.ReadReq.mshrHits::cpu29.data       413277                       # number of ReadReq MSHR hits (Count)
system.cpu29.dcache.ReadReq.mshrHits::total       413277                       # number of ReadReq MSHR hits (Count)
system.cpu29.dcache.ReadReq.mshrMisses::cpu29.data        97982                       # number of ReadReq MSHR misses (Count)
system.cpu29.dcache.ReadReq.mshrMisses::total        97982                       # number of ReadReq MSHR misses (Count)
system.cpu29.dcache.ReadReq.mshrMissLatency::cpu29.data  16668606000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu29.dcache.ReadReq.mshrMissLatency::total  16668606000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu29.dcache.ReadReq.mshrMissRate::cpu29.data     0.056587                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu29.dcache.ReadReq.mshrMissRate::total     0.056587                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu29.dcache.ReadReq.avgMshrMissLatency::cpu29.data 170119.062685                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu29.dcache.ReadReq.avgMshrMissLatency::total 170119.062685                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu29.dcache.WriteReq.hits::cpu29.data       551049                       # number of WriteReq hits (Count)
system.cpu29.dcache.WriteReq.hits::total       551049                       # number of WriteReq hits (Count)
system.cpu29.dcache.WriteReq.misses::cpu29.data        74266                       # number of WriteReq misses (Count)
system.cpu29.dcache.WriteReq.misses::total        74266                       # number of WriteReq misses (Count)
system.cpu29.dcache.WriteReq.missLatency::cpu29.data  11716115745                       # number of WriteReq miss ticks (Tick)
system.cpu29.dcache.WriteReq.missLatency::total  11716115745                       # number of WriteReq miss ticks (Tick)
system.cpu29.dcache.WriteReq.accesses::cpu29.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu29.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu29.dcache.WriteReq.missRate::cpu29.data     0.118766                       # miss rate for WriteReq accesses (Ratio)
system.cpu29.dcache.WriteReq.missRate::total     0.118766                       # miss rate for WriteReq accesses (Ratio)
system.cpu29.dcache.WriteReq.avgMissLatency::cpu29.data 157758.809482                       # average WriteReq miss latency ((Tick/Count))
system.cpu29.dcache.WriteReq.avgMissLatency::total 157758.809482                       # average WriteReq miss latency ((Tick/Count))
system.cpu29.dcache.WriteReq.mshrMisses::cpu29.data        74266                       # number of WriteReq MSHR misses (Count)
system.cpu29.dcache.WriteReq.mshrMisses::total        74266                       # number of WriteReq MSHR misses (Count)
system.cpu29.dcache.WriteReq.mshrMissLatency::cpu29.data  11678982745                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu29.dcache.WriteReq.mshrMissLatency::total  11678982745                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu29.dcache.WriteReq.mshrMissRate::cpu29.data     0.118766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu29.dcache.WriteReq.mshrMissRate::total     0.118766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu29.dcache.WriteReq.avgMshrMissLatency::cpu29.data 157258.809482                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu29.dcache.WriteReq.avgMshrMissLatency::total 157258.809482                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu29.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.dcache.tags.tagsInUse        1004.517207                       # Average ticks per tags in use ((Tick/Count))
system.cpu29.dcache.tags.totalRefs            1943659                       # Total number of references to valid blocks. (Count)
system.cpu29.dcache.tags.sampledRefs           172268                       # Sample count of references to valid blocks. (Count)
system.cpu29.dcache.tags.avgRefs            11.282763                       # Average number of references to valid blocks. ((Count/Count))
system.cpu29.dcache.tags.warmupTick         366135000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu29.dcache.tags.occupancies::cpu29.data  1004.517207                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu29.dcache.tags.avgOccs::cpu29.data     0.980974                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu29.dcache.tags.avgOccs::total      0.980974                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu29.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu29.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu29.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu29.dcache.tags.tagAccesses          4886138                       # Number of tag accesses (Count)
system.cpu29.dcache.tags.dataAccesses         4886138                       # Number of data accesses (Count)
system.cpu29.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.decode.idleCycles                 340455                       # Number of cycles decode is idle (Cycle)
system.cpu29.decode.blockedCycles            49100341                       # Number of cycles decode is blocked (Cycle)
system.cpu29.decode.runCycles                 2192360                       # Number of cycles decode is running (Cycle)
system.cpu29.decode.unblockCycles              394716                       # Number of cycles decode is unblocking (Cycle)
system.cpu29.decode.squashCycles                  163                       # Number of cycles decode is squashing (Cycle)
system.cpu29.decode.branchResolved            1212138                       # Number of times decode resolved a branch (Count)
system.cpu29.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu29.decode.decodedInsts             16226082                       # Number of instructions handled by decode (Count)
system.cpu29.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu29.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu29.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu29.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu29.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu29.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu29.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu29.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu29.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu29.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu29.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu29.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu29.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu29.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.fetch.icacheStallCycles           499023                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu29.fetch.insts                      9376056                       # Number of instructions fetch has processed (Count)
system.cpu29.fetch.branches                   2162730                       # Number of branches that fetch encountered (Count)
system.cpu29.fetch.predictedBranches          1212601                       # Number of branches that fetch has predicted taken (Count)
system.cpu29.fetch.cycles                    51528731                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu29.fetch.squashCycles                   400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu29.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu29.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu29.fetch.cacheLines                  495133                       # Number of cache lines fetched (Count)
system.cpu29.fetch.icacheSquashes                  50                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu29.fetch.nisnDist::samples         52028035                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::mean            0.311947                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::stdev           1.413091                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::0               49142893     94.45%     94.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::1                 264339      0.51%     94.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::2                  78048      0.15%     95.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::3                 126684      0.24%     95.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::4                 901519      1.73%     97.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::5                  30663      0.06%     97.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::6                  46331      0.09%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::7                 108356      0.21%     97.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::8                1329202      2.55%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::total           52028035                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.branchRate                0.041555                       # Number of branch fetches per cycle (Ratio)
system.cpu29.fetch.rate                      0.180155                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu29.icache.demandHits::cpu29.inst       495059                       # number of demand (read+write) hits (Count)
system.cpu29.icache.demandHits::total          495059                       # number of demand (read+write) hits (Count)
system.cpu29.icache.overallHits::cpu29.inst       495059                       # number of overall hits (Count)
system.cpu29.icache.overallHits::total         495059                       # number of overall hits (Count)
system.cpu29.icache.demandMisses::cpu29.inst           74                       # number of demand (read+write) misses (Count)
system.cpu29.icache.demandMisses::total            74                       # number of demand (read+write) misses (Count)
system.cpu29.icache.overallMisses::cpu29.inst           74                       # number of overall misses (Count)
system.cpu29.icache.overallMisses::total           74                       # number of overall misses (Count)
system.cpu29.icache.demandMissLatency::cpu29.inst      7704750                       # number of demand (read+write) miss ticks (Tick)
system.cpu29.icache.demandMissLatency::total      7704750                       # number of demand (read+write) miss ticks (Tick)
system.cpu29.icache.overallMissLatency::cpu29.inst      7704750                       # number of overall miss ticks (Tick)
system.cpu29.icache.overallMissLatency::total      7704750                       # number of overall miss ticks (Tick)
system.cpu29.icache.demandAccesses::cpu29.inst       495133                       # number of demand (read+write) accesses (Count)
system.cpu29.icache.demandAccesses::total       495133                       # number of demand (read+write) accesses (Count)
system.cpu29.icache.overallAccesses::cpu29.inst       495133                       # number of overall (read+write) accesses (Count)
system.cpu29.icache.overallAccesses::total       495133                       # number of overall (read+write) accesses (Count)
system.cpu29.icache.demandMissRate::cpu29.inst     0.000149                       # miss rate for demand accesses (Ratio)
system.cpu29.icache.demandMissRate::total     0.000149                       # miss rate for demand accesses (Ratio)
system.cpu29.icache.overallMissRate::cpu29.inst     0.000149                       # miss rate for overall accesses (Ratio)
system.cpu29.icache.overallMissRate::total     0.000149                       # miss rate for overall accesses (Ratio)
system.cpu29.icache.demandAvgMissLatency::cpu29.inst 104118.243243                       # average overall miss latency in ticks ((Tick/Count))
system.cpu29.icache.demandAvgMissLatency::total 104118.243243                       # average overall miss latency in ticks ((Tick/Count))
system.cpu29.icache.overallAvgMissLatency::cpu29.inst 104118.243243                       # average overall miss latency ((Tick/Count))
system.cpu29.icache.overallAvgMissLatency::total 104118.243243                       # average overall miss latency ((Tick/Count))
system.cpu29.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu29.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu29.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu29.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu29.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.icache.demandMshrHits::cpu29.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu29.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu29.icache.overallMshrHits::cpu29.inst           14                       # number of overall MSHR hits (Count)
system.cpu29.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu29.icache.demandMshrMisses::cpu29.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu29.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu29.icache.overallMshrMisses::cpu29.inst           60                       # number of overall MSHR misses (Count)
system.cpu29.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu29.icache.demandMshrMissLatency::cpu29.inst      6550500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu29.icache.demandMshrMissLatency::total      6550500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu29.icache.overallMshrMissLatency::cpu29.inst      6550500                       # number of overall MSHR miss ticks (Tick)
system.cpu29.icache.overallMshrMissLatency::total      6550500                       # number of overall MSHR miss ticks (Tick)
system.cpu29.icache.demandMshrMissRate::cpu29.inst     0.000121                       # mshr miss ratio for demand accesses (Ratio)
system.cpu29.icache.demandMshrMissRate::total     0.000121                       # mshr miss ratio for demand accesses (Ratio)
system.cpu29.icache.overallMshrMissRate::cpu29.inst     0.000121                       # mshr miss ratio for overall accesses (Ratio)
system.cpu29.icache.overallMshrMissRate::total     0.000121                       # mshr miss ratio for overall accesses (Ratio)
system.cpu29.icache.demandAvgMshrMissLatency::cpu29.inst       109175                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.icache.demandAvgMshrMissLatency::total       109175                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.icache.overallAvgMshrMissLatency::cpu29.inst       109175                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.icache.overallAvgMshrMissLatency::total       109175                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.icache.replacements                    0                       # number of replacements (Count)
system.cpu29.icache.ReadReq.hits::cpu29.inst       495059                       # number of ReadReq hits (Count)
system.cpu29.icache.ReadReq.hits::total        495059                       # number of ReadReq hits (Count)
system.cpu29.icache.ReadReq.misses::cpu29.inst           74                       # number of ReadReq misses (Count)
system.cpu29.icache.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cpu29.icache.ReadReq.missLatency::cpu29.inst      7704750                       # number of ReadReq miss ticks (Tick)
system.cpu29.icache.ReadReq.missLatency::total      7704750                       # number of ReadReq miss ticks (Tick)
system.cpu29.icache.ReadReq.accesses::cpu29.inst       495133                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu29.icache.ReadReq.accesses::total       495133                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu29.icache.ReadReq.missRate::cpu29.inst     0.000149                       # miss rate for ReadReq accesses (Ratio)
system.cpu29.icache.ReadReq.missRate::total     0.000149                       # miss rate for ReadReq accesses (Ratio)
system.cpu29.icache.ReadReq.avgMissLatency::cpu29.inst 104118.243243                       # average ReadReq miss latency ((Tick/Count))
system.cpu29.icache.ReadReq.avgMissLatency::total 104118.243243                       # average ReadReq miss latency ((Tick/Count))
system.cpu29.icache.ReadReq.mshrHits::cpu29.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu29.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu29.icache.ReadReq.mshrMisses::cpu29.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu29.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu29.icache.ReadReq.mshrMissLatency::cpu29.inst      6550500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu29.icache.ReadReq.mshrMissLatency::total      6550500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu29.icache.ReadReq.mshrMissRate::cpu29.inst     0.000121                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu29.icache.ReadReq.mshrMissRate::total     0.000121                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu29.icache.ReadReq.avgMshrMissLatency::cpu29.inst       109175                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu29.icache.ReadReq.avgMshrMissLatency::total       109175                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu29.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.icache.tags.tagsInUse          55.973969                       # Average ticks per tags in use ((Tick/Count))
system.cpu29.icache.tags.totalRefs             495119                       # Total number of references to valid blocks. (Count)
system.cpu29.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu29.icache.tags.avgRefs          8251.983333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu29.icache.tags.warmupTick         366116000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu29.icache.tags.occupancies::cpu29.inst    55.973969                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu29.icache.tags.avgOccs::cpu29.inst     0.109324                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu29.icache.tags.avgOccs::total      0.109324                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu29.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu29.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu29.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu29.icache.tags.tagAccesses           990326                       # Number of tag accesses (Count)
system.cpu29.icache.tags.dataAccesses          990326                       # Number of data accesses (Count)
system.cpu29.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu29.iew.squashCycles                     163                       # Number of cycles IEW is squashing (Cycle)
system.cpu29.iew.blockCycles                   131411                       # Number of cycles IEW is blocking (Cycle)
system.cpu29.iew.unblockCycles                7462894                       # Number of cycles IEW is unblocking (Cycle)
system.cpu29.iew.dispatchedInsts             16224724                       # Number of instructions dispatched to IQ (Count)
system.cpu29.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu29.iew.dispLoadInsts                1731808                       # Number of dispatched load instructions (Count)
system.cpu29.iew.dispStoreInsts                625744                       # Number of dispatched store instructions (Count)
system.cpu29.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu29.iew.iqFullEvents                     643                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu29.iew.lsqFullEvents                7458555                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu29.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu29.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu29.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu29.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu29.iew.instsToCommit               16221580                       # Cumulative count of insts sent to commit (Count)
system.cpu29.iew.writebackCount              16221492                       # Cumulative count of insts written-back (Count)
system.cpu29.iew.producerInst                11875965                       # Number of instructions producing a value (Count)
system.cpu29.iew.consumerInst                16443406                       # Number of instructions consuming a value (Count)
system.cpu29.iew.wbRate                      0.311685                       # Insts written-back per cycle ((Count/Cycle))
system.cpu29.iew.wbFanout                    0.722233                       # Average fanout of values written-back ((Count/Count))
system.cpu29.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu29.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu29.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu29.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu29.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu29.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu29.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu29.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu29.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu29.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu29.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu29.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu29.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu29.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu29.lsq0.squashedLoads                  1503                       # Number of loads squashed (Count)
system.cpu29.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu29.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu29.lsq0.squashedStores                  386                       # Number of stores squashed (Count)
system.cpu29.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu29.lsq0.blockedByCache                11898                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu29.lsq0.loadToUse::samples          1730297                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::mean           81.525023                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::stdev         226.423413                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::0-9              1203354     69.55%     69.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::10-19               5940      0.34%     69.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::20-29              77155      4.46%     74.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::30-39              65553      3.79%     78.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::40-49              33433      1.93%     80.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::50-59              22696      1.31%     81.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::60-69              21261      1.23%     82.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::70-79              16142      0.93%     83.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::80-89              12014      0.69%     84.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::90-99              12944      0.75%     84.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::100-109            12012      0.69%     85.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::110-119             9379      0.54%     86.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::120-129             8684      0.50%     86.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::130-139             8596      0.50%     87.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::140-149             7267      0.42%     87.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::150-159             6515      0.38%     88.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::160-169             4880      0.28%     88.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::170-179             3233      0.19%     88.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::180-189             2773      0.16%     88.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::190-199             2822      0.16%     88.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::200-209             2390      0.14%     88.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::210-219             1959      0.11%     89.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::220-229             1847      0.11%     89.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::230-239             1607      0.09%     89.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::240-249             1391      0.08%     89.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::250-259             1367      0.08%     89.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::260-269             1663      0.10%     89.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::270-279             2505      0.14%     89.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::280-289             3228      0.19%     89.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::290-299             3242      0.19%     90.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::overflows         172445      9.97%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::max_value           6084                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::total            1730297                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.mmu.dtb.rdAccesses               1731633                       # TLB accesses on read requests (Count)
system.cpu29.mmu.dtb.wrAccesses                625503                       # TLB accesses on write requests (Count)
system.cpu29.mmu.dtb.rdMisses                    1693                       # TLB misses on read requests (Count)
system.cpu29.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu29.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu29.mmu.itb.wrAccesses                495145                       # TLB accesses on write requests (Count)
system.cpu29.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu29.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu29.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu29.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu29.power_state.ticksClkGated::mean  10916659250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu29.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu29.power_state.ticksClkGated::min_value  10916659250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu29.power_state.ticksClkGated::max_value  10916659250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu29.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu29.power_state.pwrStateResidencyTicks::ON  13377164250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.power_state.pwrStateResidencyTicks::CLK_GATED  10916659250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.rename.squashCycles                  163                       # Number of cycles rename is squashing (Cycle)
system.cpu29.rename.idleCycles                 460517                       # Number of cycles rename is idle (Cycle)
system.cpu29.rename.blockCycles               9571243                       # Number of cycles rename is blocking (Cycle)
system.cpu29.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu29.rename.runCycles                 2447971                       # Number of cycles rename is running (Cycle)
system.cpu29.rename.unblockCycles            39547862                       # Number of cycles rename is unblocking (Cycle)
system.cpu29.rename.renamedInsts             16225387                       # Number of instructions processed by rename (Count)
system.cpu29.rename.ROBFullEvents               66776                       # Number of times rename has blocked due to ROB full (Count)
system.cpu29.rename.IQFullEvents              1036775                       # Number of times rename has blocked due to IQ full (Count)
system.cpu29.rename.LQFullEvents               108808                       # Number of times rename has blocked due to LQ full (Count)
system.cpu29.rename.SQFullEvents             39256368                       # Number of times rename has blocked due to SQ full (Count)
system.cpu29.rename.renamedOperands          29355547                       # Number of destination operands rename has renamed (Count)
system.cpu29.rename.lookups                  54368704                       # Number of register rename lookups that rename has made (Count)
system.cpu29.rename.intLookups               15309889                       # Number of integer rename lookups (Count)
system.cpu29.rename.fpLookups                 3187699                       # Number of floating rename lookups (Count)
system.cpu29.rename.committedMaps            29328706                       # Number of HB maps that are committed (Count)
system.cpu29.rename.undoneMaps                  26712                       # Number of HB maps that are undone due to squashing (Count)
system.cpu29.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu29.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu29.rename.skidInsts                 1962653                       # count of insts added to the skid buffer (Count)
system.cpu29.rob.reads                       67983932                       # The number of ROB reads (Count)
system.cpu29.rob.writes                      32447945                       # The number of ROB writes (Count)
system.cpu29.thread_0.numInsts                9365370                       # Number of Instructions committed (Count)
system.cpu29.thread_0.numOps                 16209869                       # Number of Ops committed (Count)
system.cpu29.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu3.numCycles                        52239254                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       17653167                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     200                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      17669013                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                    78                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined               16554                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            17844                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 59                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples           52210160                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.338421                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.288613                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 47836268     91.62%     91.62% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                   844414      1.62%     93.24% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                   664302      1.27%     94.51% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   377081      0.72%     95.23% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   225162      0.43%     95.67% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  1089184      2.09%     97.75% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   202680      0.39%     98.14% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   966448      1.85%     99.99% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                     4621      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total             52210160                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   2184      7.68%      7.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     1      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     2      0.01%      7.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      7.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            11854     41.67%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     49.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   151      0.53%     49.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                   26      0.09%     49.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead             3746     13.17%     63.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           10481     36.85%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          169      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     14360702     81.28%     81.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           18      0.00%     81.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          222      0.00%     81.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       281313      1.59%     82.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     82.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt           16      0.00%     82.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     82.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     82.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     82.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     82.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd           21      0.00%     82.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu           48      0.00%     82.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     82.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt           50      0.00%     82.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc           20      0.00%     82.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     82.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            5      0.00%     82.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     82.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     82.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd       281250      1.59%     84.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult       250002      1.41%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead      1069644      6.05%     91.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite        31919      0.18%     92.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead       799797      4.53%     96.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite       593817      3.36%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      17669013                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.338232                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                              28445                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.001610                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                82137856                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               14980904                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       14961479                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                  5438853                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                 2689021                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses         2687936                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   14964827                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                     2732462                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         17668729                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      1869400                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      284                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           2495112                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       2398858                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                      625712                       # Number of stores executed (Count)
system.cpu3.numRate                          0.338227                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                            140                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          29094                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1270887                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   10197503                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     17636746                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              5.122750                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         5.122750                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.195208                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.195208                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  16651316                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                  9064824                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                    3187978                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                   2094090                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   11993484                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                   7458399                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                  7543831                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       1851122                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores       626035                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads        31830                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores        31500                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                2400589                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          2399602                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              233                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             1331319                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                1331189                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999902                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    211                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            305                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                38                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             267                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           29                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts          14912                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              178                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples     52208101                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.337816                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.346351                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0       48287635     92.49%     92.49% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1         788100      1.51%     94.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         160535      0.31%     94.31% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         397663      0.76%     95.07% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         314021      0.60%     95.67% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         968809      1.86%     97.53% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          68954      0.13%     97.66% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         958338      1.84%     99.49% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         264046      0.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total     52208101                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            10197503                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              17636746                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    2474870                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      1849361                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   2397325                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                   2687717                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   15257011                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass           49      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     14348999     81.36%     81.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           18      0.00%     81.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          213      0.00%     81.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       281269      1.59%     82.95% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     82.95% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt           16      0.00%     82.96% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     82.96% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.96% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     82.96% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     82.96% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     82.96% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd           12      0.00%     82.96% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.96% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu           14      0.00%     82.96% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     82.96% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt           24      0.00%     82.96% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc           12      0.00%     82.96% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     82.96% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.96% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     82.96% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.96% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     82.96% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     82.96% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd       281250      1.59%     84.55% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.55% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.55% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.55% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.55% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.55% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult       250000      1.42%     85.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     85.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     85.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead      1068035      6.06%     92.02% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite        31715      0.18%     92.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead       781326      4.43%     96.63% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite       593794      3.37%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     17636746                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       264046                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu03.data      1887074                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          1887074                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu03.data      1887074                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         1887074                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu03.data       589123                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total         589123                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu03.data       589123                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total        589123                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu03.data  46082628995                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total  46082628995                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu03.data  46082628995                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total  46082628995                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu03.data      2476197                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      2476197                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu03.data      2476197                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      2476197                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu03.data     0.237914                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.237914                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu03.data     0.237914                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.237914                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu03.data 78222.423832                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 78222.423832                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu03.data 78222.423832                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 78222.423832                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs      4585752                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets        10295                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs        34921                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs    131.317889                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets   381.296296                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks        78062                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total            78062                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu03.data       416828                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total       416828                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu03.data       416828                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total       416828                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu03.data       172295                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       172295                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu03.data       172295                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       172295                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu03.data  28370556745                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  28370556745                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu03.data  28370556745                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  28370556745                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu03.data     0.069580                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.069580                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu03.data     0.069580                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.069580                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu03.data 164662.681709                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 164662.681709                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu03.data 164662.681709                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 164662.681709                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                171165                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu03.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu03.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu03.data      2540000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      2540000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu03.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu03.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu03.data 60476.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 60476.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu03.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu03.data      5135750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      5135750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu03.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu03.data 122279.761905                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 122279.761905                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu03.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu03.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu03.data      1335878                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total        1335878                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu03.data       514854                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total       514854                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu03.data  34426163500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total  34426163500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu03.data      1850732                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      1850732                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu03.data     0.278189                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.278189                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu03.data 66865.875569                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 66865.875569                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu03.data       416828                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total       416828                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu03.data        98026                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total        98026                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu03.data  16751225750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  16751225750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu03.data     0.052966                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.052966                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu03.data 170885.538021                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 170885.538021                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu03.data       551196                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total        551196                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu03.data        74269                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        74269                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu03.data  11656465495                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  11656465495                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu03.data       625465                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total       625465                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu03.data     0.118742                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.118742                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu03.data 156949.272173                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 156949.272173                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu03.data        74269                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total        74269                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu03.data  11619330995                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  11619330995                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu03.data     0.118742                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.118742                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu03.data 156449.272173                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 156449.272173                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1005.015412                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             2059458                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            172331                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             11.950595                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          317808000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu03.data  1005.015412                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu03.data     0.981460                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.981460                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses           5124901                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses          5124901                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                  406214                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles             48947223                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  2462946                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles               393573                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   204                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             1330970                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   56                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              17655040                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  316                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles            565902                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      10209509                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    2400589                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           1331438                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                     51643919                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    518                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                   557961                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   82                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples          52210160                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.338236                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.466231                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                49054293     93.96%     93.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  292338      0.56%     94.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                   80720      0.15%     94.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  157270      0.30%     94.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  994209      1.90%     96.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                   32157      0.06%     96.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                   42749      0.08%     97.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  111719      0.21%     97.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 1444705      2.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total            52210160                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.045954                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.195437                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu03.inst       557812                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total           557812                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu03.inst       557812                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total          557812                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu03.inst          149                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            149                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu03.inst          149                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           149                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu03.inst     13629000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     13629000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu03.inst     13629000                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     13629000                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu03.inst       557961                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total       557961                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu03.inst       557961                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total       557961                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu03.inst     0.000267                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000267                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu03.inst     0.000267                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000267                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu03.inst 91469.798658                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 91469.798658                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu03.inst 91469.798658                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 91469.798658                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs          123                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs     61.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu03.inst           25                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           25                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu03.inst           25                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           25                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu03.inst          124                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          124                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu03.inst          124                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          124                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu03.inst     12300000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total     12300000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu03.inst     12300000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total     12300000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu03.inst     0.000222                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000222                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu03.inst     0.000222                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000222                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu03.inst 99193.548387                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 99193.548387                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu03.inst 99193.548387                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 99193.548387                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     1                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu03.inst       557812                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total         557812                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu03.inst          149                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          149                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu03.inst     13629000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     13629000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu03.inst       557961                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total       557961                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu03.inst     0.000267                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000267                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu03.inst 91469.798658                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 91469.798658                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu03.inst           25                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           25                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu03.inst          124                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          124                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu03.inst     12300000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total     12300000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu03.inst     0.000222                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000222                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu03.inst 99193.548387                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 99193.548387                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          117.686279                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs              557936                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               124                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs           4499.483871                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          317789000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu03.inst   117.686279                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu03.inst     0.229856                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.229856                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          123                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          123                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.240234                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           1116046                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          1116046                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      204                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                    156598                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                 7240311                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              17653367                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 1851122                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                 626035                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   73                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                      807                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                 7235181                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           144                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          145                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 289                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                17649509                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               17649415                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 12939216                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 17834263                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.337857                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.725526                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         65                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                   1753                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                   526                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 12333                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           1849361                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            78.753041                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          222.831729                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               1319681     71.36%     71.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                5691      0.31%     71.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29               76202      4.12%     75.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39               62032      3.35%     79.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49               31735      1.72%     80.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59               21850      1.18%     82.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               21638      1.17%     83.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               16748      0.91%     84.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               12166      0.66%     84.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               12904      0.70%     85.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             12119      0.66%     86.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119              9383      0.51%     86.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129              9325      0.50%     87.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139              9602      0.52%     87.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149              8079      0.44%     88.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159              7097      0.38%     88.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169              4864      0.26%     88.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179              3254      0.18%     88.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189              2974      0.16%     89.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199              3058      0.17%     89.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209              2351      0.13%     89.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219              1847      0.10%     89.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229              1852      0.10%     89.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239              1681      0.09%     89.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249              1507      0.08%     89.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259              1475      0.08%     89.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269              1667      0.09%     89.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279              2600      0.14%     90.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289              3256      0.18%     90.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299              3417      0.18%     90.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          177306      9.59%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            5528                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             1849361                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                1850848                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                 625712                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     1695                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                 557970                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  10916288250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  10916288250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  10916288250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  13377535250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  10916288250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   204                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                  525965                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                9365446                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles           718                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  2719544                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles             39598283                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              17654297                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                66912                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                682911                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                121033                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents              39293497                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           32211945                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   59369213                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                16620883                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                  3188703                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             32181800                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   30016                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  1973348                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                        69595427                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       35305566                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                10197503                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  17636746                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu30.numCycles                       52037586                       # Number of cpu cycles simulated (Cycle)
system.cpu30.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu30.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu30.instsAdded                      16422159                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu30.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu30.instsIssued                     16438675                       # Number of instructions issued (Count)
system.cpu30.squashedInstsIssued                   76                       # Number of squashed instructions issued (Count)
system.cpu30.squashedInstsExamined              14962                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu30.squashedOperandsExamined           14822                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu30.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu30.numIssuedDist::samples          52021023                       # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::mean             0.316001                       # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::stdev            1.240552                       # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::0                47867291     92.02%     92.02% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::1                  830730      1.60%     93.61% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::2                  662925      1.27%     94.89% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::3                  369706      0.71%     95.60% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::4                  233069      0.45%     96.05% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::5                  990286      1.90%     97.95% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::6                  185610      0.36%     98.31% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::7                  875637      1.68%     99.99% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::8                    5769      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::total            52021023                       # Number of insts issued each cycle (Count)
system.cpu30.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::IntAlu                  2178      8.29%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::IntMult                    0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::IntDiv                     0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatAdd                   0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatCmp                   0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatCvt                   0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatMult                  0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatMultAcc               0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatDiv                   0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatMisc                  0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatSqrt                  0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdAdd                    0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdAddAcc                 0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdAlu                    0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdCmp                    0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdCvt                    0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdMisc                   0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdMult                   0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdMultAcc                0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdShift                  0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdShiftAcc               0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdDiv                    0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdSqrt                   0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatAdd           11389     43.36%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatAlu               0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatCmp               0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatCvt               0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatDiv               0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatMisc              0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatMult              0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatMultAcc            0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatSqrt              0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdReduceAdd              0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdReduceAlu              0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdReduceCmp              0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatReduceAdd            0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatReduceCmp            0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdAes                    0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdAesMix                 0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdSha1Hash               0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdSha1Hash2              0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdSha256Hash             0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdSha256Hash2            0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdShaSigma2              0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdShaSigma3              0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdPredAlu                0      0.00%     51.65% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::MemRead                  169      0.64%     52.30% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::MemWrite                  34      0.13%     52.43% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatMemRead            2262      8.61%     61.04% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatMemWrite          10233     38.96%    100.00% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu30.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::IntAlu     13233400     80.50%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::IntMult           18      0.00%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::IntDiv          204      0.00%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatAdd       281298      1.71%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatCmp            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatCvt            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatMult            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatDiv            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatMisc            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatSqrt            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdAdd            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdAlu            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdCmp            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdCvt            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdMisc            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdMult            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdShift            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdDiv            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdSqrt            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatAdd       281251      1.71%     83.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatMult       250001      1.52%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdAes            0      0.00%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdAesMix            0      0.00%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::MemRead       967040      5.88%     91.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::MemWrite        31762      0.19%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatMemRead       799786      4.87%     96.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatMemWrite       593765      3.61%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::total     16438675                       # Number of instructions issued per FU type, per thread (Count)
system.cpu30.issueRate                       0.315900                       # Inst issue rate ((Count/Cycle))
system.cpu30.fuBusy                             26265                       # FU busy when requested (Count)
system.cpu30.fuBusyRate                      0.001598                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu30.intInstQueueReads               79488571                       # Number of integer instruction queue reads (Count)
system.cpu30.intInstQueueWrites              13749168                       # Number of integer instruction queue writes (Count)
system.cpu30.intInstQueueWakeupAccesses      13731370                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu30.fpInstQueueReads                 5436143                       # Number of floating instruction queue reads (Count)
system.cpu30.fpInstQueueWrites                2688132                       # Number of floating instruction queue writes (Count)
system.cpu30.fpInstQueueWakeupAccesses        2687608                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu30.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu30.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu30.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu30.intAluAccesses                  13734776                       # Number of integer alu accesses (Count)
system.cpu30.fpAluAccesses                    2730014                       # Number of floating point alu accesses (Count)
system.cpu30.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu30.numInsts                        16438409                       # Number of executed instructions (Count)
system.cpu30.numLoadInsts                     1766791                       # Number of load instructions executed (Count)
system.cpu30.numSquashedInsts                     266                       # Number of squashed instructions skipped in execute (Count)
system.cpu30.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu30.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu30.numRefs                          2392295                       # Number of memory reference insts executed (Count)
system.cpu30.numBranches                      2194060                       # Number of branches executed (Count)
system.cpu30.numStoreInsts                     625504                       # Number of stores executed (Count)
system.cpu30.numRate                         0.315895                       # Inst execution rate ((Count/Cycle))
system.cpu30.timesIdled                            67                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu30.idleCycles                         16563                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu30.quiesceCycles                    1470887                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu30.committedInsts                   9480541                       # Number of Instructions Simulated (Count)
system.cpu30.committedOps                    16407305                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu30.cpi                             5.488884                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu30.totalCpi                        5.488884                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu30.ipc                             0.182186                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu30.totalIpc                        0.182186                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu30.intRegfileReads                 15522917                       # Number of integer regfile reads (Count)
system.cpu30.intRegfileWrites                 8346647                       # Number of integer regfile writes (Count)
system.cpu30.fpRegfileReads                   3187574                       # Number of floating regfile reads (Count)
system.cpu30.fpRegfileWrites                  2093846                       # Number of floating regfile writes (Count)
system.cpu30.ccRegfileReads                  10969213                       # number of cc regfile reads (Count)
system.cpu30.ccRegfileWrites                  6843895                       # number of cc regfile writes (Count)
system.cpu30.miscRegfileReads                 7031364                       # number of misc regfile reads (Count)
system.cpu30.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu30.MemDepUnit__0.insertedLoads      1748305                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__0.insertedStores       625774                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__0.conflictingLoads        31830                       # Number of conflicting loads. (Count)
system.cpu30.MemDepUnit__0.conflictingStores        31491                       # Number of conflicting stores. (Count)
system.cpu30.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu30.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu30.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu30.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu30.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu30.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu30.branchPred.lookups               2195645                       # Number of BP lookups (Count)
system.cpu30.branchPred.condPredicted         2194692                       # Number of conditional branches predicted (Count)
system.cpu30.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu30.branchPred.BTBLookups            1228895                       # Number of BTB lookups (Count)
system.cpu30.branchPred.BTBHits               1228831                       # Number of BTB hits (Count)
system.cpu30.branchPred.BTBHitRatio          0.999948                       # BTB Hit Ratio (Ratio)
system.cpu30.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu30.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu30.branchPred.indirectLookups           322                       # Number of indirect predictor lookups. (Count)
system.cpu30.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu30.branchPred.indirectMisses            286                       # Number of indirect misses. (Count)
system.cpu30.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu30.commit.commitSquashedInsts         13288                       # The number of squashed insts skipped by commit (Count)
system.cpu30.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu30.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu30.commit.numCommittedDist::samples     52019252                       # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::mean     0.315408                       # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::stdev     1.301790                       # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::0      48327164     92.90%     92.90% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::1        770507      1.48%     94.38% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::2        169465      0.33%     94.71% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::3        378854      0.73%     95.44% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::4        295238      0.57%     96.01% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::5        879434      1.69%     97.70% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::6         67680      0.13%     97.83% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::7        870176      1.67%     99.50% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::8        260734      0.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::total     52019252                       # Number of insts commited each cycle (Count)
system.cpu30.commit.instsCommitted            9480541                       # Number of instructions committed (Count)
system.cpu30.commit.opsCommitted             16407305                       # Number of ops (including micro ops) committed (Count)
system.cpu30.commit.memRefs                   2372108                       # Number of memory references committed (Count)
system.cpu30.commit.loads                     1746750                       # Number of loads committed (Count)
system.cpu30.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu30.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu30.commit.branches                  2192558                       # Number of branches committed (Count)
system.cpu30.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu30.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu30.commit.integer                  14129954                       # Number of committed integer instructions. (Count)
system.cpu30.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu30.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::IntAlu     13222430     80.59%     80.59% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::IntMult           18      0.00%     80.59% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::IntDiv          198      0.00%     80.59% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatAdd       281260      1.71%     82.30% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatCmp            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatCvt            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatMult            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatDiv            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatMisc            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatSqrt            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdAdd            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdAlu            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdCmp            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdCvt            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdMisc            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdMult            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdShift            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdDiv            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdSqrt            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatAdd       281250      1.71%     84.02% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.02% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.02% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.02% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.02% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.02% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatMult       250000      1.52%     85.54% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdAes            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdAesMix            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::MemRead       965482      5.88%     91.43% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::MemWrite        31600      0.19%     91.62% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatMemRead       781268      4.76%     96.38% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatMemWrite       593758      3.62%    100.00% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::total     16407305                       # Class of committed instruction (Count)
system.cpu30.commit.commitEligibleSamples       260734                       # number cycles where commit BW limit reached (Cycle)
system.cpu30.dcache.demandHits::cpu30.data      1790419                       # number of demand (read+write) hits (Count)
system.cpu30.dcache.demandHits::total         1790419                       # number of demand (read+write) hits (Count)
system.cpu30.dcache.overallHits::cpu30.data      1790419                       # number of overall hits (Count)
system.cpu30.dcache.overallHits::total        1790419                       # number of overall hits (Count)
system.cpu30.dcache.demandMisses::cpu30.data       582920                       # number of demand (read+write) misses (Count)
system.cpu30.dcache.demandMisses::total        582920                       # number of demand (read+write) misses (Count)
system.cpu30.dcache.overallMisses::cpu30.data       582920                       # number of overall misses (Count)
system.cpu30.dcache.overallMisses::total       582920                       # number of overall misses (Count)
system.cpu30.dcache.demandMissLatency::cpu30.data  45315828996                       # number of demand (read+write) miss ticks (Tick)
system.cpu30.dcache.demandMissLatency::total  45315828996                       # number of demand (read+write) miss ticks (Tick)
system.cpu30.dcache.overallMissLatency::cpu30.data  45315828996                       # number of overall miss ticks (Tick)
system.cpu30.dcache.overallMissLatency::total  45315828996                       # number of overall miss ticks (Tick)
system.cpu30.dcache.demandAccesses::cpu30.data      2373339                       # number of demand (read+write) accesses (Count)
system.cpu30.dcache.demandAccesses::total      2373339                       # number of demand (read+write) accesses (Count)
system.cpu30.dcache.overallAccesses::cpu30.data      2373339                       # number of overall (read+write) accesses (Count)
system.cpu30.dcache.overallAccesses::total      2373339                       # number of overall (read+write) accesses (Count)
system.cpu30.dcache.demandMissRate::cpu30.data     0.245612                       # miss rate for demand accesses (Ratio)
system.cpu30.dcache.demandMissRate::total     0.245612                       # miss rate for demand accesses (Ratio)
system.cpu30.dcache.overallMissRate::cpu30.data     0.245612                       # miss rate for overall accesses (Ratio)
system.cpu30.dcache.overallMissRate::total     0.245612                       # miss rate for overall accesses (Ratio)
system.cpu30.dcache.demandAvgMissLatency::cpu30.data 77739.362170                       # average overall miss latency in ticks ((Tick/Count))
system.cpu30.dcache.demandAvgMissLatency::total 77739.362170                       # average overall miss latency in ticks ((Tick/Count))
system.cpu30.dcache.overallAvgMissLatency::cpu30.data 77739.362170                       # average overall miss latency ((Tick/Count))
system.cpu30.dcache.overallAvgMissLatency::total 77739.362170                       # average overall miss latency ((Tick/Count))
system.cpu30.dcache.blockedCycles::no_mshrs      4366559                       # number of cycles access was blocked (Cycle)
system.cpu30.dcache.blockedCycles::no_targets         6953                       # number of cycles access was blocked (Cycle)
system.cpu30.dcache.blockedCauses::no_mshrs        34265                       # number of times access was blocked (Count)
system.cpu30.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu30.dcache.avgBlocked::no_mshrs   127.434963                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.dcache.avgBlocked::no_targets   257.518519                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.dcache.writebacks::writebacks        78043                       # number of writebacks (Count)
system.cpu30.dcache.writebacks::total           78043                       # number of writebacks (Count)
system.cpu30.dcache.demandMshrHits::cpu30.data       410696                       # number of demand (read+write) MSHR hits (Count)
system.cpu30.dcache.demandMshrHits::total       410696                       # number of demand (read+write) MSHR hits (Count)
system.cpu30.dcache.overallMshrHits::cpu30.data       410696                       # number of overall MSHR hits (Count)
system.cpu30.dcache.overallMshrHits::total       410696                       # number of overall MSHR hits (Count)
system.cpu30.dcache.demandMshrMisses::cpu30.data       172224                       # number of demand (read+write) MSHR misses (Count)
system.cpu30.dcache.demandMshrMisses::total       172224                       # number of demand (read+write) MSHR misses (Count)
system.cpu30.dcache.overallMshrMisses::cpu30.data       172224                       # number of overall MSHR misses (Count)
system.cpu30.dcache.overallMshrMisses::total       172224                       # number of overall MSHR misses (Count)
system.cpu30.dcache.demandMshrMissLatency::cpu30.data  28280654996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu30.dcache.demandMshrMissLatency::total  28280654996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu30.dcache.overallMshrMissLatency::cpu30.data  28280654996                       # number of overall MSHR miss ticks (Tick)
system.cpu30.dcache.overallMshrMissLatency::total  28280654996                       # number of overall MSHR miss ticks (Tick)
system.cpu30.dcache.demandMshrMissRate::cpu30.data     0.072566                       # mshr miss ratio for demand accesses (Ratio)
system.cpu30.dcache.demandMshrMissRate::total     0.072566                       # mshr miss ratio for demand accesses (Ratio)
system.cpu30.dcache.overallMshrMissRate::cpu30.data     0.072566                       # mshr miss ratio for overall accesses (Ratio)
system.cpu30.dcache.overallMshrMissRate::total     0.072566                       # mshr miss ratio for overall accesses (Ratio)
system.cpu30.dcache.demandAvgMshrMissLatency::cpu30.data 164208.559759                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.dcache.demandAvgMshrMissLatency::total 164208.559759                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.dcache.overallAvgMshrMissLatency::cpu30.data 164208.559759                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.dcache.overallAvgMshrMissLatency::total 164208.559759                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.dcache.replacements               171082                       # number of replacements (Count)
system.cpu30.dcache.LockedRMWReadReq.hits::cpu30.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu30.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu30.dcache.LockedRMWReadReq.misses::cpu30.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu30.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu30.dcache.LockedRMWReadReq.missLatency::cpu30.data      1830500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu30.dcache.LockedRMWReadReq.missLatency::total      1830500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu30.dcache.LockedRMWReadReq.accesses::cpu30.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu30.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu30.dcache.LockedRMWReadReq.missRate::cpu30.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu30.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu30.dcache.LockedRMWReadReq.avgMissLatency::cpu30.data 43583.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu30.dcache.LockedRMWReadReq.avgMissLatency::total 43583.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu30.dcache.LockedRMWReadReq.mshrMisses::cpu30.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu30.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu30.dcache.LockedRMWReadReq.mshrMissLatency::cpu30.data      3704500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu30.dcache.LockedRMWReadReq.mshrMissLatency::total      3704500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu30.dcache.LockedRMWReadReq.mshrMissRate::cpu30.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu30.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu30.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu30.data 88202.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu30.dcache.LockedRMWReadReq.avgMshrMissLatency::total 88202.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu30.dcache.LockedRMWWriteReq.hits::cpu30.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu30.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu30.dcache.LockedRMWWriteReq.accesses::cpu30.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu30.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu30.dcache.ReadReq.hits::cpu30.data      1239369                       # number of ReadReq hits (Count)
system.cpu30.dcache.ReadReq.hits::total       1239369                       # number of ReadReq hits (Count)
system.cpu30.dcache.ReadReq.misses::cpu30.data       508655                       # number of ReadReq misses (Count)
system.cpu30.dcache.ReadReq.misses::total       508655                       # number of ReadReq misses (Count)
system.cpu30.dcache.ReadReq.missLatency::cpu30.data  33648504500                       # number of ReadReq miss ticks (Tick)
system.cpu30.dcache.ReadReq.missLatency::total  33648504500                       # number of ReadReq miss ticks (Tick)
system.cpu30.dcache.ReadReq.accesses::cpu30.data      1748024                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu30.dcache.ReadReq.accesses::total      1748024                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu30.dcache.ReadReq.missRate::cpu30.data     0.290989                       # miss rate for ReadReq accesses (Ratio)
system.cpu30.dcache.ReadReq.missRate::total     0.290989                       # miss rate for ReadReq accesses (Ratio)
system.cpu30.dcache.ReadReq.avgMissLatency::cpu30.data 66151.919277                       # average ReadReq miss latency ((Tick/Count))
system.cpu30.dcache.ReadReq.avgMissLatency::total 66151.919277                       # average ReadReq miss latency ((Tick/Count))
system.cpu30.dcache.ReadReq.mshrHits::cpu30.data       410696                       # number of ReadReq MSHR hits (Count)
system.cpu30.dcache.ReadReq.mshrHits::total       410696                       # number of ReadReq MSHR hits (Count)
system.cpu30.dcache.ReadReq.mshrMisses::cpu30.data        97959                       # number of ReadReq MSHR misses (Count)
system.cpu30.dcache.ReadReq.mshrMisses::total        97959                       # number of ReadReq MSHR misses (Count)
system.cpu30.dcache.ReadReq.mshrMissLatency::cpu30.data  16650463000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu30.dcache.ReadReq.mshrMissLatency::total  16650463000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu30.dcache.ReadReq.mshrMissRate::cpu30.data     0.056040                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu30.dcache.ReadReq.mshrMissRate::total     0.056040                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu30.dcache.ReadReq.avgMshrMissLatency::cpu30.data 169973.795159                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu30.dcache.ReadReq.avgMshrMissLatency::total 169973.795159                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu30.dcache.WriteReq.hits::cpu30.data       551050                       # number of WriteReq hits (Count)
system.cpu30.dcache.WriteReq.hits::total       551050                       # number of WriteReq hits (Count)
system.cpu30.dcache.WriteReq.misses::cpu30.data        74265                       # number of WriteReq misses (Count)
system.cpu30.dcache.WriteReq.misses::total        74265                       # number of WriteReq misses (Count)
system.cpu30.dcache.WriteReq.missLatency::cpu30.data  11667324496                       # number of WriteReq miss ticks (Tick)
system.cpu30.dcache.WriteReq.missLatency::total  11667324496                       # number of WriteReq miss ticks (Tick)
system.cpu30.dcache.WriteReq.accesses::cpu30.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu30.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu30.dcache.WriteReq.missRate::cpu30.data     0.118764                       # miss rate for WriteReq accesses (Ratio)
system.cpu30.dcache.WriteReq.missRate::total     0.118764                       # miss rate for WriteReq accesses (Ratio)
system.cpu30.dcache.WriteReq.avgMissLatency::cpu30.data 157103.945277                       # average WriteReq miss latency ((Tick/Count))
system.cpu30.dcache.WriteReq.avgMissLatency::total 157103.945277                       # average WriteReq miss latency ((Tick/Count))
system.cpu30.dcache.WriteReq.mshrMisses::cpu30.data        74265                       # number of WriteReq MSHR misses (Count)
system.cpu30.dcache.WriteReq.mshrMisses::total        74265                       # number of WriteReq MSHR misses (Count)
system.cpu30.dcache.WriteReq.mshrMissLatency::cpu30.data  11630191996                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu30.dcache.WriteReq.mshrMissLatency::total  11630191996                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu30.dcache.WriteReq.mshrMissRate::cpu30.data     0.118764                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu30.dcache.WriteReq.mshrMissRate::total     0.118764                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu30.dcache.WriteReq.avgMshrMissLatency::cpu30.data 156603.945277                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu30.dcache.WriteReq.avgMshrMissLatency::total 156603.945277                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu30.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.dcache.tags.tagsInUse        1004.518054                       # Average ticks per tags in use ((Tick/Count))
system.cpu30.dcache.tags.totalRefs            1962729                       # Total number of references to valid blocks. (Count)
system.cpu30.dcache.tags.sampledRefs           172245                       # Sample count of references to valid blocks. (Count)
system.cpu30.dcache.tags.avgRefs            11.394984                       # Average number of references to valid blocks. ((Count/Count))
system.cpu30.dcache.tags.warmupTick         367808000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu30.dcache.tags.occupancies::cpu30.data  1004.518054                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu30.dcache.tags.avgOccs::cpu30.data     0.980975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu30.dcache.tags.avgOccs::total      0.980975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu30.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu30.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu30.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu30.dcache.tags.tagAccesses          4919095                       # Number of tag accesses (Count)
system.cpu30.dcache.tags.dataAccesses         4919095                       # Number of data accesses (Count)
system.cpu30.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.decode.idleCycles                 380022                       # Number of cycles decode is idle (Cycle)
system.cpu30.decode.blockedCycles            49002054                       # Number of cycles decode is blocked (Cycle)
system.cpu30.decode.runCycles                 2239785                       # Number of cycles decode is running (Cycle)
system.cpu30.decode.unblockCycles              398998                       # Number of cycles decode is unblocking (Cycle)
system.cpu30.decode.squashCycles                  164                       # Number of cycles decode is squashing (Cycle)
system.cpu30.decode.branchResolved            1228597                       # Number of times decode resolved a branch (Count)
system.cpu30.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu30.decode.decodedInsts             16423711                       # Number of instructions handled by decode (Count)
system.cpu30.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu30.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu30.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu30.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu30.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu30.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu30.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu30.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu30.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu30.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu30.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu30.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu30.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu30.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.fetch.icacheStallCycles           536122                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu30.fetch.insts                      9491290                       # Number of instructions fetch has processed (Count)
system.cpu30.fetch.branches                   2195645                       # Number of branches that fetch encountered (Count)
system.cpu30.fetch.predictedBranches          1229065                       # Number of branches that fetch has predicted taken (Count)
system.cpu30.fetch.cycles                    51484619                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu30.fetch.squashCycles                   402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu30.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu30.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu30.fetch.cacheLines                  532589                       # Number of cache lines fetched (Count)
system.cpu30.fetch.icacheSquashes                  57                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu30.fetch.nisnDist::samples         52021023                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::mean            0.315786                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::stdev           1.419444                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::0               49082929     94.35%     94.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::1                 279631      0.54%     94.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::2                  71834      0.14%     95.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::3                 153154      0.29%     95.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::4                 903828      1.74%     97.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::5                  35400      0.07%     97.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::6                  50095      0.10%     97.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::7                 101340      0.19%     97.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::8                1342812      2.58%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::total           52021023                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.branchRate                0.042193                       # Number of branch fetches per cycle (Ratio)
system.cpu30.fetch.rate                      0.182393                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu30.icache.demandHits::cpu30.inst       532515                       # number of demand (read+write) hits (Count)
system.cpu30.icache.demandHits::total          532515                       # number of demand (read+write) hits (Count)
system.cpu30.icache.overallHits::cpu30.inst       532515                       # number of overall hits (Count)
system.cpu30.icache.overallHits::total         532515                       # number of overall hits (Count)
system.cpu30.icache.demandMisses::cpu30.inst           74                       # number of demand (read+write) misses (Count)
system.cpu30.icache.demandMisses::total            74                       # number of demand (read+write) misses (Count)
system.cpu30.icache.overallMisses::cpu30.inst           74                       # number of overall misses (Count)
system.cpu30.icache.overallMisses::total           74                       # number of overall misses (Count)
system.cpu30.icache.demandMissLatency::cpu30.inst      7518000                       # number of demand (read+write) miss ticks (Tick)
system.cpu30.icache.demandMissLatency::total      7518000                       # number of demand (read+write) miss ticks (Tick)
system.cpu30.icache.overallMissLatency::cpu30.inst      7518000                       # number of overall miss ticks (Tick)
system.cpu30.icache.overallMissLatency::total      7518000                       # number of overall miss ticks (Tick)
system.cpu30.icache.demandAccesses::cpu30.inst       532589                       # number of demand (read+write) accesses (Count)
system.cpu30.icache.demandAccesses::total       532589                       # number of demand (read+write) accesses (Count)
system.cpu30.icache.overallAccesses::cpu30.inst       532589                       # number of overall (read+write) accesses (Count)
system.cpu30.icache.overallAccesses::total       532589                       # number of overall (read+write) accesses (Count)
system.cpu30.icache.demandMissRate::cpu30.inst     0.000139                       # miss rate for demand accesses (Ratio)
system.cpu30.icache.demandMissRate::total     0.000139                       # miss rate for demand accesses (Ratio)
system.cpu30.icache.overallMissRate::cpu30.inst     0.000139                       # miss rate for overall accesses (Ratio)
system.cpu30.icache.overallMissRate::total     0.000139                       # miss rate for overall accesses (Ratio)
system.cpu30.icache.demandAvgMissLatency::cpu30.inst 101594.594595                       # average overall miss latency in ticks ((Tick/Count))
system.cpu30.icache.demandAvgMissLatency::total 101594.594595                       # average overall miss latency in ticks ((Tick/Count))
system.cpu30.icache.overallAvgMissLatency::cpu30.inst 101594.594595                       # average overall miss latency ((Tick/Count))
system.cpu30.icache.overallAvgMissLatency::total 101594.594595                       # average overall miss latency ((Tick/Count))
system.cpu30.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu30.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu30.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu30.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu30.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.icache.demandMshrHits::cpu30.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu30.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu30.icache.overallMshrHits::cpu30.inst           14                       # number of overall MSHR hits (Count)
system.cpu30.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu30.icache.demandMshrMisses::cpu30.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu30.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu30.icache.overallMshrMisses::cpu30.inst           60                       # number of overall MSHR misses (Count)
system.cpu30.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu30.icache.demandMshrMissLatency::cpu30.inst      6476250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu30.icache.demandMshrMissLatency::total      6476250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu30.icache.overallMshrMissLatency::cpu30.inst      6476250                       # number of overall MSHR miss ticks (Tick)
system.cpu30.icache.overallMshrMissLatency::total      6476250                       # number of overall MSHR miss ticks (Tick)
system.cpu30.icache.demandMshrMissRate::cpu30.inst     0.000113                       # mshr miss ratio for demand accesses (Ratio)
system.cpu30.icache.demandMshrMissRate::total     0.000113                       # mshr miss ratio for demand accesses (Ratio)
system.cpu30.icache.overallMshrMissRate::cpu30.inst     0.000113                       # mshr miss ratio for overall accesses (Ratio)
system.cpu30.icache.overallMshrMissRate::total     0.000113                       # mshr miss ratio for overall accesses (Ratio)
system.cpu30.icache.demandAvgMshrMissLatency::cpu30.inst 107937.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.icache.demandAvgMshrMissLatency::total 107937.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.icache.overallAvgMshrMissLatency::cpu30.inst 107937.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.icache.overallAvgMshrMissLatency::total 107937.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.icache.replacements                    0                       # number of replacements (Count)
system.cpu30.icache.ReadReq.hits::cpu30.inst       532515                       # number of ReadReq hits (Count)
system.cpu30.icache.ReadReq.hits::total        532515                       # number of ReadReq hits (Count)
system.cpu30.icache.ReadReq.misses::cpu30.inst           74                       # number of ReadReq misses (Count)
system.cpu30.icache.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cpu30.icache.ReadReq.missLatency::cpu30.inst      7518000                       # number of ReadReq miss ticks (Tick)
system.cpu30.icache.ReadReq.missLatency::total      7518000                       # number of ReadReq miss ticks (Tick)
system.cpu30.icache.ReadReq.accesses::cpu30.inst       532589                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu30.icache.ReadReq.accesses::total       532589                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu30.icache.ReadReq.missRate::cpu30.inst     0.000139                       # miss rate for ReadReq accesses (Ratio)
system.cpu30.icache.ReadReq.missRate::total     0.000139                       # miss rate for ReadReq accesses (Ratio)
system.cpu30.icache.ReadReq.avgMissLatency::cpu30.inst 101594.594595                       # average ReadReq miss latency ((Tick/Count))
system.cpu30.icache.ReadReq.avgMissLatency::total 101594.594595                       # average ReadReq miss latency ((Tick/Count))
system.cpu30.icache.ReadReq.mshrHits::cpu30.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu30.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu30.icache.ReadReq.mshrMisses::cpu30.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu30.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu30.icache.ReadReq.mshrMissLatency::cpu30.inst      6476250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu30.icache.ReadReq.mshrMissLatency::total      6476250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu30.icache.ReadReq.mshrMissRate::cpu30.inst     0.000113                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu30.icache.ReadReq.mshrMissRate::total     0.000113                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu30.icache.ReadReq.avgMshrMissLatency::cpu30.inst 107937.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu30.icache.ReadReq.avgMshrMissLatency::total 107937.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu30.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.icache.tags.tagsInUse          55.972108                       # Average ticks per tags in use ((Tick/Count))
system.cpu30.icache.tags.totalRefs             532575                       # Total number of references to valid blocks. (Count)
system.cpu30.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu30.icache.tags.avgRefs          8876.250000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu30.icache.tags.warmupTick         367789000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu30.icache.tags.occupancies::cpu30.inst    55.972108                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu30.icache.tags.avgOccs::cpu30.inst     0.109321                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu30.icache.tags.avgOccs::total      0.109321                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu30.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu30.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu30.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu30.icache.tags.tagAccesses          1065238                       # Number of tag accesses (Count)
system.cpu30.icache.tags.dataAccesses         1065238                       # Number of data accesses (Count)
system.cpu30.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu30.iew.squashCycles                     164                       # Number of cycles IEW is squashing (Cycle)
system.cpu30.iew.blockCycles                   159032                       # Number of cycles IEW is blocking (Cycle)
system.cpu30.iew.unblockCycles                5655235                       # Number of cycles IEW is unblocking (Cycle)
system.cpu30.iew.dispatchedInsts             16422334                       # Number of instructions dispatched to IQ (Count)
system.cpu30.iew.dispSquashedInsts                  7                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu30.iew.dispLoadInsts                1748305                       # Number of dispatched load instructions (Count)
system.cpu30.iew.dispStoreInsts                625774                       # Number of dispatched store instructions (Count)
system.cpu30.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu30.iew.iqFullEvents                     707                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu30.iew.lsqFullEvents                5651189                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu30.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu30.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu30.iew.predictedNotTakenIncorrect          117                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu30.iew.branchMispredicts                259                       # Number of branch mispredicts detected at execute (Count)
system.cpu30.iew.instsToCommit               16419068                       # Cumulative count of insts sent to commit (Count)
system.cpu30.iew.writebackCount              16418978                       # Cumulative count of insts written-back (Count)
system.cpu30.iew.producerInst                12007463                       # Number of instructions producing a value (Count)
system.cpu30.iew.consumerInst                16586004                       # Number of instructions consuming a value (Count)
system.cpu30.iew.wbRate                      0.315522                       # Insts written-back per cycle ((Count/Cycle))
system.cpu30.iew.wbFanout                    0.723952                       # Average fanout of values written-back ((Count/Count))
system.cpu30.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu30.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu30.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu30.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu30.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu30.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu30.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu30.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu30.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu30.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu30.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu30.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu30.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu30.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu30.lsq0.squashedLoads                  1547                       # Number of loads squashed (Count)
system.cpu30.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu30.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu30.lsq0.squashedStores                  416                       # Number of stores squashed (Count)
system.cpu30.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu30.lsq0.blockedByCache                11900                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu30.lsq0.loadToUse::samples          1746750                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::mean           81.547070                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::stdev         228.102311                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::0-9              1223065     70.02%     70.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::10-19               5989      0.34%     70.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::20-29              76006      4.35%     74.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::30-39              63450      3.63%     78.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::40-49              32967      1.89%     80.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::50-59              22133      1.27%     81.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::60-69              21306      1.22%     82.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::70-79              16658      0.95%     83.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::80-89              12369      0.71%     84.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::90-99              13028      0.75%     85.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::100-109            12037      0.69%     85.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::110-119             8938      0.51%     86.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::120-129             9064      0.52%     86.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::130-139             8991      0.51%     87.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::140-149             7157      0.41%     87.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::150-159             6856      0.39%     88.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::160-169             4874      0.28%     88.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::170-179             3076      0.18%     88.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::180-189             2679      0.15%     88.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::190-199             2676      0.15%     88.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::200-209             2203      0.13%     89.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::210-219             1662      0.10%     89.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::220-229             1671      0.10%     89.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::230-239             1526      0.09%     89.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::240-249             1314      0.08%     89.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::250-259             1324      0.08%     89.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::260-269             1675      0.10%     89.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::270-279             2572      0.15%     89.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::280-289             3134      0.18%     89.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::290-299             3184      0.18%     90.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::overflows         173166      9.91%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::max_value           4430                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::total            1746750                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.mmu.dtb.rdAccesses               1748122                       # TLB accesses on read requests (Count)
system.cpu30.mmu.dtb.wrAccesses                625504                       # TLB accesses on write requests (Count)
system.cpu30.mmu.dtb.rdMisses                    1693                       # TLB misses on read requests (Count)
system.cpu30.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu30.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu30.mmu.itb.wrAccesses                532601                       # TLB accesses on write requests (Count)
system.cpu30.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu30.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu30.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu30.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu30.power_state.ticksClkGated::mean  10916705250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu30.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu30.power_state.ticksClkGated::min_value  10916705250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu30.power_state.ticksClkGated::max_value  10916705250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu30.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu30.power_state.pwrStateResidencyTicks::ON  13377118250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.power_state.pwrStateResidencyTicks::CLK_GATED  10916705250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.rename.squashCycles                  164                       # Number of cycles rename is squashing (Cycle)
system.cpu30.rename.idleCycles                 501100                       # Number of cycles rename is idle (Cycle)
system.cpu30.rename.blockCycles               7793188                       # Number of cycles rename is blocking (Cycle)
system.cpu30.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu30.rename.runCycles                 2501125                       # Number of cycles rename is running (Cycle)
system.cpu30.rename.unblockCycles            41225167                       # Number of cycles rename is unblocking (Cycle)
system.cpu30.rename.renamedInsts             16423085                       # Number of instructions processed by rename (Count)
system.cpu30.rename.ROBFullEvents               66830                       # Number of times rename has blocked due to ROB full (Count)
system.cpu30.rename.IQFullEvents              1115964                       # Number of times rename has blocked due to IQ full (Count)
system.cpu30.rename.LQFullEvents               181187                       # Number of times rename has blocked due to LQ full (Count)
system.cpu30.rename.SQFullEvents             40859827                       # Number of times rename has blocked due to SQ full (Count)
system.cpu30.rename.renamedOperands          29750739                       # Number of destination operands rename has renamed (Count)
system.cpu30.rename.lookups                  55060492                       # Number of register rename lookups that rename has made (Count)
system.cpu30.rename.intLookups               15491112                       # Number of integer rename lookups (Count)
system.cpu30.rename.fpLookups                 3187945                       # Number of floating rename lookups (Count)
system.cpu30.rename.committedMaps            29723578                       # Number of HB maps that are committed (Count)
system.cpu30.rename.undoneMaps                  27032                       # Number of HB maps that are undone due to squashing (Count)
system.cpu30.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu30.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu30.rename.skidInsts                 2007117                       # count of insts added to the skid buffer (Count)
system.cpu30.rob.reads                       68178838                       # The number of ROB reads (Count)
system.cpu30.rob.writes                      32843145                       # The number of ROB writes (Count)
system.cpu30.thread_0.numInsts                9480541                       # Number of Instructions committed (Count)
system.cpu30.thread_0.numOps                 16407305                       # Number of Ops committed (Count)
system.cpu30.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu31.numCycles                       52030762                       # Number of cpu cycles simulated (Cycle)
system.cpu31.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu31.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu31.instsAdded                      16828990                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu31.nonSpecInstsAdded                    180                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu31.instsIssued                     16843844                       # Number of instructions issued (Count)
system.cpu31.squashedInstsIssued                   75                       # Number of squashed instructions issued (Count)
system.cpu31.squashedInstsExamined              14808                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu31.squashedOperandsExamined           14986                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu31.squashedNonSpecRemoved                51                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu31.numIssuedDist::samples          52017114                       # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::mean             0.323814                       # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::stdev            1.253038                       # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::0                47737075     91.77%     91.77% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::1                  871377      1.68%     93.45% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::2                  685473      1.32%     94.76% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::3                  396203      0.76%     95.53% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::4                  216951      0.42%     95.94% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::5                 1000120      1.92%     97.87% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::6                  230412      0.44%     98.31% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::7                  873988      1.68%     99.99% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::8                    5515      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::total            52017114                       # Number of insts issued each cycle (Count)
system.cpu31.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::IntAlu                  2084      7.62%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::IntMult                    0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::IntDiv                     0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatAdd                   0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatCmp                   0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatCvt                   0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatMult                  0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatMultAcc               0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatDiv                   0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatMisc                  0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatSqrt                  0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdAdd                    0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdAddAcc                 0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdAlu                    0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdCmp                    0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdCvt                    0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdMisc                   0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdMult                   0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdMultAcc                0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdShift                  0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdShiftAcc               0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdDiv                    0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdSqrt                   0      0.00%      7.62% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatAdd           12019     43.93%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatAlu               0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatCmp               0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatCvt               0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatDiv               0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatMisc              0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatMult              0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatMultAcc            0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatSqrt              0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdReduceAdd              0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdReduceAlu              0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdReduceCmp              0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatReduceAdd            0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatReduceCmp            0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdAes                    0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdAesMix                 0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdSha1Hash               0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdSha1Hash2              0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdSha256Hash             0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdSha256Hash2            0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdShaSigma2              0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdShaSigma3              0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdPredAlu                0      0.00%     51.55% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::MemRead                  165      0.60%     52.15% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::MemWrite                  37      0.14%     52.29% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatMemRead            2515      9.19%     61.48% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatMemWrite          10537     38.52%    100.00% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu31.statIssuedInstType_0::No_OpClass          137      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::IntAlu     13606275     80.78%     80.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::IntMult           18      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::IntDiv          204      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatAdd       281300      1.67%     82.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatCmp            0      0.00%     82.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatCvt            0      0.00%     82.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatMult            0      0.00%     82.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatDiv            0      0.00%     82.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatMisc            0      0.00%     82.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatSqrt            0      0.00%     82.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdAdd            0      0.00%     82.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdAlu            0      0.00%     82.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdCmp            0      0.00%     82.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdCvt            0      0.00%     82.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdMisc            0      0.00%     82.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdMult            0      0.00%     82.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdShift            0      0.00%     82.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdDiv            0      0.00%     82.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdSqrt            0      0.00%     82.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatAdd       281250      1.67%     84.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatMult       250002      1.48%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdAes            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdAesMix            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::MemRead      1000921      5.94%     91.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::MemWrite        31766      0.19%     91.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatMemRead       798207      4.74%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatMemWrite       593764      3.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::total     16843844                       # Number of instructions issued per FU type, per thread (Count)
system.cpu31.issueRate                       0.323729                       # Inst issue rate ((Count/Cycle))
system.cpu31.fuBusy                             27357                       # FU busy when requested (Count)
system.cpu31.fuBusyRate                      0.001624                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu31.intInstQueueReads               80298062                       # Number of integer instruction queue reads (Count)
system.cpu31.intInstQueueWrites              14155859                       # Number of integer instruction queue writes (Count)
system.cpu31.intInstQueueWakeupAccesses      14138152                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu31.fpInstQueueReads                 5434172                       # Number of floating instruction queue reads (Count)
system.cpu31.fpInstQueueWrites                2688122                       # Number of floating instruction queue writes (Count)
system.cpu31.fpInstQueueWakeupAccesses        2687602                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu31.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu31.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu31.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu31.intAluAccesses                  14141442                       # Number of integer alu accesses (Count)
system.cpu31.fpAluAccesses                    2729622                       # Number of floating point alu accesses (Count)
system.cpu31.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu31.numInsts                        16843561                       # Number of executed instructions (Count)
system.cpu31.numLoadInsts                     1799091                       # Number of load instructions executed (Count)
system.cpu31.numSquashedInsts                     283                       # Number of squashed instructions skipped in execute (Count)
system.cpu31.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu31.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu31.numRefs                          2424593                       # Number of memory reference insts executed (Count)
system.cpu31.numBranches                      2261843                       # Number of branches executed (Count)
system.cpu31.numStoreInsts                     625502                       # Number of stores executed (Count)
system.cpu31.numRate                         0.323723                       # Inst execution rate ((Count/Cycle))
system.cpu31.timesIdled                            79                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu31.idleCycles                         13648                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu31.quiesceCycles                    1478259                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu31.committedInsts                   9717955                       # Number of Instructions Simulated (Count)
system.cpu31.committedOps                    16814295                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu31.cpi                             5.354086                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu31.totalCpi                        5.354086                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu31.ipc                             0.186773                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu31.totalIpc                        0.186773                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu31.intRegfileReads                 15892650                       # Number of integer regfile reads (Count)
system.cpu31.intRegfileWrites                 8583967                       # Number of integer regfile writes (Count)
system.cpu31.fpRegfileReads                   3187557                       # Number of floating regfile reads (Count)
system.cpu31.fpRegfileWrites                  2093843                       # Number of floating regfile writes (Count)
system.cpu31.ccRegfileReads                  11308239                       # number of cc regfile reads (Count)
system.cpu31.ccRegfileWrites                  7047303                       # number of cc regfile writes (Count)
system.cpu31.miscRegfileReads                 7199223                       # number of misc regfile reads (Count)
system.cpu31.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu31.MemDepUnit__0.insertedLoads      1782225                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__0.insertedStores       625785                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__0.conflictingLoads        31836                       # Number of conflicting loads. (Count)
system.cpu31.MemDepUnit__0.conflictingStores        31500                       # Number of conflicting stores. (Count)
system.cpu31.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu31.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu31.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu31.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu31.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu31.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu31.branchPred.lookups               2263411                       # Number of BP lookups (Count)
system.cpu31.branchPred.condPredicted         2262480                       # Number of conditional branches predicted (Count)
system.cpu31.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu31.branchPred.BTBLookups            1262769                       # Number of BTB lookups (Count)
system.cpu31.branchPred.BTBHits               1262701                       # Number of BTB hits (Count)
system.cpu31.branchPred.BTBHitRatio          0.999946                       # BTB Hit Ratio (Ratio)
system.cpu31.branchPred.RASUsed                   200                       # Number of times the RAS was used to get a target. (Count)
system.cpu31.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu31.branchPred.indirectLookups           305                       # Number of indirect predictor lookups. (Count)
system.cpu31.branchPred.indirectHits               37                       # Number of indirect target hits. (Count)
system.cpu31.branchPred.indirectMisses            268                       # Number of indirect misses. (Count)
system.cpu31.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu31.commit.commitSquashedInsts         13210                       # The number of squashed insts skipped by commit (Count)
system.cpu31.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu31.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu31.commit.numCommittedDist::samples     52015358                       # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::mean     0.323256                       # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::stdev     1.309743                       # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::0      48162000     92.59%     92.59% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::1        836302      1.61%     94.20% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::2        155015      0.30%     94.50% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::3        449970      0.87%     95.36% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::4        340682      0.65%     96.02% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::5        873748      1.68%     97.70% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::6         66130      0.13%     97.82% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::7        862283      1.66%     99.48% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::8        269228      0.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::total     52015358                       # Number of insts commited each cycle (Count)
system.cpu31.commit.instsCommitted            9717955                       # Number of instructions committed (Count)
system.cpu31.commit.opsCommitted             16814295                       # Number of ops (including micro ops) committed (Count)
system.cpu31.commit.memRefs                   2406025                       # Number of memory references committed (Count)
system.cpu31.commit.loads                     1780665                       # Number of loads committed (Count)
system.cpu31.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu31.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu31.commit.branches                  2260388                       # Number of branches committed (Count)
system.cpu31.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu31.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu31.commit.integer                  14503028                       # Number of committed integer instructions. (Count)
system.cpu31.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu31.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::IntAlu     13595504     80.86%     80.86% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::IntMult           18      0.00%     80.86% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::IntDiv          198      0.00%     80.86% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatAdd       281260      1.67%     82.53% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatCmp            0      0.00%     82.53% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatCvt            0      0.00%     82.53% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatMult            0      0.00%     82.53% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.53% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatDiv            0      0.00%     82.53% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatMisc            0      0.00%     82.53% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatSqrt            0      0.00%     82.53% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdAdd            0      0.00%     82.53% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.53% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdAlu            0      0.00%     82.53% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdCmp            0      0.00%     82.53% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdCvt            0      0.00%     82.53% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdMisc            0      0.00%     82.53% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdMult            0      0.00%     82.53% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.53% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdShift            0      0.00%     82.53% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.53% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdDiv            0      0.00%     82.53% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdSqrt            0      0.00%     82.53% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatAdd       281250      1.67%     84.20% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatMult       250000      1.49%     85.69% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdAes            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdAesMix            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.69% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::MemRead       999397      5.94%     91.63% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::MemWrite        31602      0.19%     91.82% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatMemRead       781268      4.65%     96.47% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatMemWrite       593758      3.53%    100.00% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::total     16814295                       # Class of committed instruction (Count)
system.cpu31.commit.commitEligibleSamples       269228                       # number cycles where commit BW limit reached (Cycle)
system.cpu31.dcache.demandHits::cpu31.data      1807398                       # number of demand (read+write) hits (Count)
system.cpu31.dcache.demandHits::total         1807398                       # number of demand (read+write) hits (Count)
system.cpu31.dcache.overallHits::cpu31.data      1807398                       # number of overall hits (Count)
system.cpu31.dcache.overallHits::total        1807398                       # number of overall hits (Count)
system.cpu31.dcache.demandMisses::cpu31.data       599844                       # number of demand (read+write) misses (Count)
system.cpu31.dcache.demandMisses::total        599844                       # number of demand (read+write) misses (Count)
system.cpu31.dcache.overallMisses::cpu31.data       599844                       # number of overall misses (Count)
system.cpu31.dcache.overallMisses::total       599844                       # number of overall misses (Count)
system.cpu31.dcache.demandMissLatency::cpu31.data  46400547997                       # number of demand (read+write) miss ticks (Tick)
system.cpu31.dcache.demandMissLatency::total  46400547997                       # number of demand (read+write) miss ticks (Tick)
system.cpu31.dcache.overallMissLatency::cpu31.data  46400547997                       # number of overall miss ticks (Tick)
system.cpu31.dcache.overallMissLatency::total  46400547997                       # number of overall miss ticks (Tick)
system.cpu31.dcache.demandAccesses::cpu31.data      2407242                       # number of demand (read+write) accesses (Count)
system.cpu31.dcache.demandAccesses::total      2407242                       # number of demand (read+write) accesses (Count)
system.cpu31.dcache.overallAccesses::cpu31.data      2407242                       # number of overall (read+write) accesses (Count)
system.cpu31.dcache.overallAccesses::total      2407242                       # number of overall (read+write) accesses (Count)
system.cpu31.dcache.demandMissRate::cpu31.data     0.249183                       # miss rate for demand accesses (Ratio)
system.cpu31.dcache.demandMissRate::total     0.249183                       # miss rate for demand accesses (Ratio)
system.cpu31.dcache.overallMissRate::cpu31.data     0.249183                       # miss rate for overall accesses (Ratio)
system.cpu31.dcache.overallMissRate::total     0.249183                       # miss rate for overall accesses (Ratio)
system.cpu31.dcache.demandAvgMissLatency::cpu31.data 77354.358795                       # average overall miss latency in ticks ((Tick/Count))
system.cpu31.dcache.demandAvgMissLatency::total 77354.358795                       # average overall miss latency in ticks ((Tick/Count))
system.cpu31.dcache.overallAvgMissLatency::cpu31.data 77354.358795                       # average overall miss latency ((Tick/Count))
system.cpu31.dcache.overallAvgMissLatency::total 77354.358795                       # average overall miss latency ((Tick/Count))
system.cpu31.dcache.blockedCycles::no_mshrs      4769231                       # number of cycles access was blocked (Cycle)
system.cpu31.dcache.blockedCycles::no_targets         6820                       # number of cycles access was blocked (Cycle)
system.cpu31.dcache.blockedCauses::no_mshrs        36002                       # number of times access was blocked (Count)
system.cpu31.dcache.blockedCauses::no_targets           25                       # number of times access was blocked (Count)
system.cpu31.dcache.avgBlocked::no_mshrs   132.471279                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.dcache.avgBlocked::no_targets   272.800000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.dcache.writebacks::writebacks        78040                       # number of writebacks (Count)
system.cpu31.dcache.writebacks::total           78040                       # number of writebacks (Count)
system.cpu31.dcache.demandMshrHits::cpu31.data       427618                       # number of demand (read+write) MSHR hits (Count)
system.cpu31.dcache.demandMshrHits::total       427618                       # number of demand (read+write) MSHR hits (Count)
system.cpu31.dcache.overallMshrHits::cpu31.data       427618                       # number of overall MSHR hits (Count)
system.cpu31.dcache.overallMshrHits::total       427618                       # number of overall MSHR hits (Count)
system.cpu31.dcache.demandMshrMisses::cpu31.data       172226                       # number of demand (read+write) MSHR misses (Count)
system.cpu31.dcache.demandMshrMisses::total       172226                       # number of demand (read+write) MSHR misses (Count)
system.cpu31.dcache.overallMshrMisses::cpu31.data       172226                       # number of overall MSHR misses (Count)
system.cpu31.dcache.overallMshrMisses::total       172226                       # number of overall MSHR misses (Count)
system.cpu31.dcache.demandMshrMissLatency::cpu31.data  28459632497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu31.dcache.demandMshrMissLatency::total  28459632497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu31.dcache.overallMshrMissLatency::cpu31.data  28459632497                       # number of overall MSHR miss ticks (Tick)
system.cpu31.dcache.overallMshrMissLatency::total  28459632497                       # number of overall MSHR miss ticks (Tick)
system.cpu31.dcache.demandMshrMissRate::cpu31.data     0.071545                       # mshr miss ratio for demand accesses (Ratio)
system.cpu31.dcache.demandMshrMissRate::total     0.071545                       # mshr miss ratio for demand accesses (Ratio)
system.cpu31.dcache.overallMshrMissRate::cpu31.data     0.071545                       # mshr miss ratio for overall accesses (Ratio)
system.cpu31.dcache.overallMshrMissRate::total     0.071545                       # mshr miss ratio for overall accesses (Ratio)
system.cpu31.dcache.demandAvgMshrMissLatency::cpu31.data 165245.854267                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.dcache.demandAvgMshrMissLatency::total 165245.854267                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.dcache.overallAvgMshrMissLatency::cpu31.data 165245.854267                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.dcache.overallAvgMshrMissLatency::total 165245.854267                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.dcache.replacements               171086                       # number of replacements (Count)
system.cpu31.dcache.LockedRMWReadReq.hits::cpu31.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu31.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu31.dcache.LockedRMWReadReq.misses::cpu31.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu31.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu31.dcache.LockedRMWReadReq.missLatency::cpu31.data      2284250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu31.dcache.LockedRMWReadReq.missLatency::total      2284250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu31.dcache.LockedRMWReadReq.accesses::cpu31.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu31.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu31.dcache.LockedRMWReadReq.missRate::cpu31.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu31.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu31.dcache.LockedRMWReadReq.avgMissLatency::cpu31.data 54386.904762                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu31.dcache.LockedRMWReadReq.avgMissLatency::total 54386.904762                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu31.dcache.LockedRMWReadReq.mshrMisses::cpu31.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu31.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu31.dcache.LockedRMWReadReq.mshrMissLatency::cpu31.data      4612000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu31.dcache.LockedRMWReadReq.mshrMissLatency::total      4612000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu31.dcache.LockedRMWReadReq.mshrMissRate::cpu31.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu31.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu31.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu31.data 109809.523810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu31.dcache.LockedRMWReadReq.avgMshrMissLatency::total 109809.523810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu31.dcache.LockedRMWWriteReq.hits::cpu31.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu31.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu31.dcache.LockedRMWWriteReq.accesses::cpu31.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu31.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu31.dcache.ReadReq.hits::cpu31.data      1256348                       # number of ReadReq hits (Count)
system.cpu31.dcache.ReadReq.hits::total       1256348                       # number of ReadReq hits (Count)
system.cpu31.dcache.ReadReq.misses::cpu31.data       525577                       # number of ReadReq misses (Count)
system.cpu31.dcache.ReadReq.misses::total       525577                       # number of ReadReq misses (Count)
system.cpu31.dcache.ReadReq.missLatency::cpu31.data  34748987500                       # number of ReadReq miss ticks (Tick)
system.cpu31.dcache.ReadReq.missLatency::total  34748987500                       # number of ReadReq miss ticks (Tick)
system.cpu31.dcache.ReadReq.accesses::cpu31.data      1781925                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu31.dcache.ReadReq.accesses::total      1781925                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu31.dcache.ReadReq.missRate::cpu31.data     0.294949                       # miss rate for ReadReq accesses (Ratio)
system.cpu31.dcache.ReadReq.missRate::total     0.294949                       # miss rate for ReadReq accesses (Ratio)
system.cpu31.dcache.ReadReq.avgMissLatency::cpu31.data 66115.883115                       # average ReadReq miss latency ((Tick/Count))
system.cpu31.dcache.ReadReq.avgMissLatency::total 66115.883115                       # average ReadReq miss latency ((Tick/Count))
system.cpu31.dcache.ReadReq.mshrHits::cpu31.data       427618                       # number of ReadReq MSHR hits (Count)
system.cpu31.dcache.ReadReq.mshrHits::total       427618                       # number of ReadReq MSHR hits (Count)
system.cpu31.dcache.ReadReq.mshrMisses::cpu31.data        97959                       # number of ReadReq MSHR misses (Count)
system.cpu31.dcache.ReadReq.mshrMisses::total        97959                       # number of ReadReq MSHR misses (Count)
system.cpu31.dcache.ReadReq.mshrMissLatency::cpu31.data  16845205500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu31.dcache.ReadReq.mshrMissLatency::total  16845205500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu31.dcache.ReadReq.mshrMissRate::cpu31.data     0.054974                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu31.dcache.ReadReq.mshrMissRate::total     0.054974                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu31.dcache.ReadReq.avgMshrMissLatency::cpu31.data 171961.795241                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu31.dcache.ReadReq.avgMshrMissLatency::total 171961.795241                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu31.dcache.WriteReq.hits::cpu31.data       551050                       # number of WriteReq hits (Count)
system.cpu31.dcache.WriteReq.hits::total       551050                       # number of WriteReq hits (Count)
system.cpu31.dcache.WriteReq.misses::cpu31.data        74267                       # number of WriteReq misses (Count)
system.cpu31.dcache.WriteReq.misses::total        74267                       # number of WriteReq misses (Count)
system.cpu31.dcache.WriteReq.missLatency::cpu31.data  11651560497                       # number of WriteReq miss ticks (Tick)
system.cpu31.dcache.WriteReq.missLatency::total  11651560497                       # number of WriteReq miss ticks (Tick)
system.cpu31.dcache.WriteReq.accesses::cpu31.data       625317                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu31.dcache.WriteReq.accesses::total       625317                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu31.dcache.WriteReq.missRate::cpu31.data     0.118767                       # miss rate for WriteReq accesses (Ratio)
system.cpu31.dcache.WriteReq.missRate::total     0.118767                       # miss rate for WriteReq accesses (Ratio)
system.cpu31.dcache.WriteReq.avgMissLatency::cpu31.data 156887.453337                       # average WriteReq miss latency ((Tick/Count))
system.cpu31.dcache.WriteReq.avgMissLatency::total 156887.453337                       # average WriteReq miss latency ((Tick/Count))
system.cpu31.dcache.WriteReq.mshrMisses::cpu31.data        74267                       # number of WriteReq MSHR misses (Count)
system.cpu31.dcache.WriteReq.mshrMisses::total        74267                       # number of WriteReq MSHR misses (Count)
system.cpu31.dcache.WriteReq.mshrMissLatency::cpu31.data  11614426997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu31.dcache.WriteReq.mshrMissLatency::total  11614426997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu31.dcache.WriteReq.mshrMissRate::cpu31.data     0.118767                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu31.dcache.WriteReq.mshrMissRate::total     0.118767                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu31.dcache.WriteReq.avgMshrMissLatency::cpu31.data 156387.453337                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu31.dcache.WriteReq.avgMshrMissLatency::total 156387.453337                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu31.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.dcache.tags.tagsInUse        1004.436650                       # Average ticks per tags in use ((Tick/Count))
system.cpu31.dcache.tags.totalRefs            1979721                       # Total number of references to valid blocks. (Count)
system.cpu31.dcache.tags.sampledRefs           172245                       # Sample count of references to valid blocks. (Count)
system.cpu31.dcache.tags.avgRefs            11.493634                       # Average number of references to valid blocks. ((Count/Count))
system.cpu31.dcache.tags.warmupTick         369651000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu31.dcache.tags.occupancies::cpu31.data  1004.436650                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu31.dcache.tags.avgOccs::cpu31.data     0.980895                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu31.dcache.tags.avgOccs::total      0.980895                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu31.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu31.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu31.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu31.dcache.tags.tagAccesses          4986901                       # Number of tag accesses (Count)
system.cpu31.dcache.tags.dataAccesses         4986901                       # Number of data accesses (Count)
system.cpu31.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.decode.idleCycles                 448377                       # Number of cycles decode is idle (Cycle)
system.cpu31.decode.blockedCycles            48822347                       # Number of cycles decode is blocked (Cycle)
system.cpu31.decode.runCycles                 2370299                       # Number of cycles decode is running (Cycle)
system.cpu31.decode.unblockCycles              375927                       # Number of cycles decode is unblocking (Cycle)
system.cpu31.decode.squashCycles                  164                       # Number of cycles decode is squashing (Cycle)
system.cpu31.decode.branchResolved            1262481                       # Number of times decode resolved a branch (Count)
system.cpu31.decode.branchMispred                  37                       # Number of times decode detected a branch misprediction (Count)
system.cpu31.decode.decodedInsts             16830621                       # Number of instructions handled by decode (Count)
system.cpu31.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu31.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu31.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu31.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu31.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu31.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu31.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu31.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu31.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu31.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu31.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu31.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu31.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu31.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.fetch.icacheStallCycles           615893                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu31.fetch.insts                      9728574                       # Number of instructions fetch has processed (Count)
system.cpu31.fetch.branches                   2263411                       # Number of branches that fetch encountered (Count)
system.cpu31.fetch.predictedBranches          1262938                       # Number of branches that fetch has predicted taken (Count)
system.cpu31.fetch.cycles                    51401013                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu31.fetch.squashCycles                   402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu31.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu31.fetch.pendingTrapStallCycles            5                       # Number of stall cycles due to pending traps (Cycle)
system.cpu31.fetch.cacheLines                  611977                       # Number of cache lines fetched (Count)
system.cpu31.fetch.icacheSquashes                  62                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu31.fetch.nisnDist::samples         52017114                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::mean            0.323630                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::stdev           1.437031                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::0               48976008     94.15%     94.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::1                 330799      0.64%     94.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::2                  75071      0.14%     94.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::3                 178132      0.34%     95.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::4                 892363      1.72%     96.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::5                  27350      0.05%     97.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::6                  36696      0.07%     97.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::7                 112994      0.22%     97.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::8                1387701      2.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::total           52017114                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.branchRate                0.043501                       # Number of branch fetches per cycle (Ratio)
system.cpu31.fetch.rate                      0.186977                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu31.icache.demandHits::cpu31.inst       611896                       # number of demand (read+write) hits (Count)
system.cpu31.icache.demandHits::total          611896                       # number of demand (read+write) hits (Count)
system.cpu31.icache.overallHits::cpu31.inst       611896                       # number of overall hits (Count)
system.cpu31.icache.overallHits::total         611896                       # number of overall hits (Count)
system.cpu31.icache.demandMisses::cpu31.inst           81                       # number of demand (read+write) misses (Count)
system.cpu31.icache.demandMisses::total            81                       # number of demand (read+write) misses (Count)
system.cpu31.icache.overallMisses::cpu31.inst           81                       # number of overall misses (Count)
system.cpu31.icache.overallMisses::total           81                       # number of overall misses (Count)
system.cpu31.icache.demandMissLatency::cpu31.inst      7306750                       # number of demand (read+write) miss ticks (Tick)
system.cpu31.icache.demandMissLatency::total      7306750                       # number of demand (read+write) miss ticks (Tick)
system.cpu31.icache.overallMissLatency::cpu31.inst      7306750                       # number of overall miss ticks (Tick)
system.cpu31.icache.overallMissLatency::total      7306750                       # number of overall miss ticks (Tick)
system.cpu31.icache.demandAccesses::cpu31.inst       611977                       # number of demand (read+write) accesses (Count)
system.cpu31.icache.demandAccesses::total       611977                       # number of demand (read+write) accesses (Count)
system.cpu31.icache.overallAccesses::cpu31.inst       611977                       # number of overall (read+write) accesses (Count)
system.cpu31.icache.overallAccesses::total       611977                       # number of overall (read+write) accesses (Count)
system.cpu31.icache.demandMissRate::cpu31.inst     0.000132                       # miss rate for demand accesses (Ratio)
system.cpu31.icache.demandMissRate::total     0.000132                       # miss rate for demand accesses (Ratio)
system.cpu31.icache.overallMissRate::cpu31.inst     0.000132                       # miss rate for overall accesses (Ratio)
system.cpu31.icache.overallMissRate::total     0.000132                       # miss rate for overall accesses (Ratio)
system.cpu31.icache.demandAvgMissLatency::cpu31.inst 90206.790123                       # average overall miss latency in ticks ((Tick/Count))
system.cpu31.icache.demandAvgMissLatency::total 90206.790123                       # average overall miss latency in ticks ((Tick/Count))
system.cpu31.icache.overallAvgMissLatency::cpu31.inst 90206.790123                       # average overall miss latency ((Tick/Count))
system.cpu31.icache.overallAvgMissLatency::total 90206.790123                       # average overall miss latency ((Tick/Count))
system.cpu31.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu31.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu31.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu31.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu31.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.icache.demandMshrHits::cpu31.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu31.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu31.icache.overallMshrHits::cpu31.inst           21                       # number of overall MSHR hits (Count)
system.cpu31.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu31.icache.demandMshrMisses::cpu31.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu31.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu31.icache.overallMshrMisses::cpu31.inst           60                       # number of overall MSHR misses (Count)
system.cpu31.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu31.icache.demandMshrMissLatency::cpu31.inst      5805500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu31.icache.demandMshrMissLatency::total      5805500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu31.icache.overallMshrMissLatency::cpu31.inst      5805500                       # number of overall MSHR miss ticks (Tick)
system.cpu31.icache.overallMshrMissLatency::total      5805500                       # number of overall MSHR miss ticks (Tick)
system.cpu31.icache.demandMshrMissRate::cpu31.inst     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu31.icache.demandMshrMissRate::total     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu31.icache.overallMshrMissRate::cpu31.inst     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu31.icache.overallMshrMissRate::total     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu31.icache.demandAvgMshrMissLatency::cpu31.inst 96758.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.icache.demandAvgMshrMissLatency::total 96758.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.icache.overallAvgMshrMissLatency::cpu31.inst 96758.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.icache.overallAvgMshrMissLatency::total 96758.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.icache.replacements                    0                       # number of replacements (Count)
system.cpu31.icache.ReadReq.hits::cpu31.inst       611896                       # number of ReadReq hits (Count)
system.cpu31.icache.ReadReq.hits::total        611896                       # number of ReadReq hits (Count)
system.cpu31.icache.ReadReq.misses::cpu31.inst           81                       # number of ReadReq misses (Count)
system.cpu31.icache.ReadReq.misses::total           81                       # number of ReadReq misses (Count)
system.cpu31.icache.ReadReq.missLatency::cpu31.inst      7306750                       # number of ReadReq miss ticks (Tick)
system.cpu31.icache.ReadReq.missLatency::total      7306750                       # number of ReadReq miss ticks (Tick)
system.cpu31.icache.ReadReq.accesses::cpu31.inst       611977                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu31.icache.ReadReq.accesses::total       611977                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu31.icache.ReadReq.missRate::cpu31.inst     0.000132                       # miss rate for ReadReq accesses (Ratio)
system.cpu31.icache.ReadReq.missRate::total     0.000132                       # miss rate for ReadReq accesses (Ratio)
system.cpu31.icache.ReadReq.avgMissLatency::cpu31.inst 90206.790123                       # average ReadReq miss latency ((Tick/Count))
system.cpu31.icache.ReadReq.avgMissLatency::total 90206.790123                       # average ReadReq miss latency ((Tick/Count))
system.cpu31.icache.ReadReq.mshrHits::cpu31.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu31.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu31.icache.ReadReq.mshrMisses::cpu31.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu31.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu31.icache.ReadReq.mshrMissLatency::cpu31.inst      5805500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu31.icache.ReadReq.mshrMissLatency::total      5805500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu31.icache.ReadReq.mshrMissRate::cpu31.inst     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu31.icache.ReadReq.mshrMissRate::total     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu31.icache.ReadReq.avgMshrMissLatency::cpu31.inst 96758.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu31.icache.ReadReq.avgMshrMissLatency::total 96758.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu31.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.icache.tags.tagsInUse          56.505571                       # Average ticks per tags in use ((Tick/Count))
system.cpu31.icache.tags.totalRefs             611956                       # Total number of references to valid blocks. (Count)
system.cpu31.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu31.icache.tags.avgRefs         10199.266667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu31.icache.tags.warmupTick         369632000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu31.icache.tags.occupancies::cpu31.inst    56.505571                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu31.icache.tags.avgOccs::cpu31.inst     0.110362                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu31.icache.tags.avgOccs::total      0.110362                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu31.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu31.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu31.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu31.icache.tags.tagAccesses          1224014                       # Number of tag accesses (Count)
system.cpu31.icache.tags.dataAccesses         1224014                       # Number of data accesses (Count)
system.cpu31.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu31.iew.squashCycles                     164                       # Number of cycles IEW is squashing (Cycle)
system.cpu31.iew.blockCycles                   134305                       # Number of cycles IEW is blocking (Cycle)
system.cpu31.iew.unblockCycles                6674330                       # Number of cycles IEW is unblocking (Cycle)
system.cpu31.iew.dispatchedInsts             16829170                       # Number of instructions dispatched to IQ (Count)
system.cpu31.iew.dispSquashedInsts                  7                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu31.iew.dispLoadInsts                1782225                       # Number of dispatched load instructions (Count)
system.cpu31.iew.dispStoreInsts                625785                       # Number of dispatched store instructions (Count)
system.cpu31.iew.dispNonSpecInsts                  61                       # Number of dispatched non-speculative instructions (Count)
system.cpu31.iew.iqFullEvents                     640                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu31.iew.lsqFullEvents                6670305                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu31.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu31.iew.predictedTakenIncorrect          139                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu31.iew.predictedNotTakenIncorrect          109                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu31.iew.branchMispredicts                248                       # Number of branch mispredicts detected at execute (Count)
system.cpu31.iew.instsToCommit               16825849                       # Cumulative count of insts sent to commit (Count)
system.cpu31.iew.writebackCount              16825754                       # Cumulative count of insts written-back (Count)
system.cpu31.iew.producerInst                12337375                       # Number of instructions producing a value (Count)
system.cpu31.iew.consumerInst                17008160                       # Number of instructions consuming a value (Count)
system.cpu31.iew.wbRate                      0.323381                       # Insts written-back per cycle ((Count/Cycle))
system.cpu31.iew.wbFanout                    0.725380                       # Average fanout of values written-back ((Count/Count))
system.cpu31.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu31.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu31.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu31.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu31.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu31.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu31.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu31.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu31.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu31.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu31.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu31.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu31.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu31.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu31.lsq0.squashedLoads                  1552                       # Number of loads squashed (Count)
system.cpu31.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu31.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu31.lsq0.squashedStores                  425                       # Number of stores squashed (Count)
system.cpu31.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu31.lsq0.blockedByCache                12793                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu31.lsq0.loadToUse::samples          1780665                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::mean           82.115648                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::stdev         220.452034                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::0-9              1239985     69.64%     69.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::10-19               5687      0.32%     69.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::20-29              78338      4.40%     74.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::30-39              61359      3.45%     77.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::40-49              31775      1.78%     79.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::50-59              22590      1.27%     80.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::60-69              21899      1.23%     82.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::70-79              17048      0.96%     83.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::80-89              12546      0.70%     83.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::90-99              13298      0.75%     84.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::100-109            12703      0.71%     85.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::110-119             9802      0.55%     85.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::120-129             9807      0.55%     86.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::130-139             9725      0.55%     86.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::140-149             7979      0.45%     87.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::150-159             6829      0.38%     87.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::160-169             5282      0.30%     87.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::170-179             3516      0.20%     88.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::180-189             3235      0.18%     88.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::190-199             3174      0.18%     88.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::200-209             2586      0.15%     88.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::210-219             2188      0.12%     88.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::220-229             2128      0.12%     88.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::230-239             1842      0.10%     89.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::240-249             1651      0.09%     89.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::250-259             1616      0.09%     89.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::260-269             1908      0.11%     89.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::270-279             2703      0.15%     89.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::280-289             3135      0.18%     89.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::290-299             3434      0.19%     89.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::overflows         180897     10.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::max_value           4353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::total            1780665                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.mmu.dtb.rdAccesses               1782023                       # TLB accesses on read requests (Count)
system.cpu31.mmu.dtb.wrAccesses                625502                       # TLB accesses on write requests (Count)
system.cpu31.mmu.dtb.rdMisses                    1693                       # TLB misses on read requests (Count)
system.cpu31.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu31.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu31.mmu.itb.wrAccesses                611979                       # TLB accesses on write requests (Count)
system.cpu31.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu31.mmu.itb.wrMisses                      14                       # TLB misses on write requests (Count)
system.cpu31.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu31.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu31.power_state.ticksClkGated::mean  10916568250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu31.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu31.power_state.ticksClkGated::min_value  10916568250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu31.power_state.ticksClkGated::max_value  10916568250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu31.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu31.power_state.pwrStateResidencyTicks::ON  13377255250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.power_state.pwrStateResidencyTicks::CLK_GATED  10916568250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.rename.squashCycles                  164                       # Number of cycles rename is squashing (Cycle)
system.cpu31.rename.idleCycles                 568431                       # Number of cycles rename is idle (Cycle)
system.cpu31.rename.blockCycles               8725279                       # Number of cycles rename is blocking (Cycle)
system.cpu31.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu31.rename.runCycles                 2609246                       # Number of cycles rename is running (Cycle)
system.cpu31.rename.unblockCycles            40113715                       # Number of cycles rename is unblocking (Cycle)
system.cpu31.rename.renamedInsts             16829990                       # Number of instructions processed by rename (Count)
system.cpu31.rename.ROBFullEvents               66831                       # Number of times rename has blocked due to ROB full (Count)
system.cpu31.rename.IQFullEvents               899454                       # Number of times rename has blocked due to IQ full (Count)
system.cpu31.rename.LQFullEvents                21283                       # Number of times rename has blocked due to LQ full (Count)
system.cpu31.rename.SQFullEvents             39908478                       # Number of times rename has blocked due to SQ full (Count)
system.cpu31.rename.renamedOperands          30564544                       # Number of destination operands rename has renamed (Count)
system.cpu31.rename.lookups                  56484698                       # Number of register rename lookups that rename has made (Count)
system.cpu31.rename.intLookups               15864239                       # Number of integer rename lookups (Count)
system.cpu31.rename.fpLookups                 3187920                       # Number of floating rename lookups (Count)
system.cpu31.rename.committedMaps            30537560                       # Number of HB maps that are committed (Count)
system.cpu31.rename.undoneMaps                  26855                       # Number of HB maps that are undone due to squashing (Count)
system.cpu31.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu31.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu31.rename.skidInsts                 1917381                       # count of insts added to the skid buffer (Count)
system.cpu31.rob.reads                       68573362                       # The number of ROB reads (Count)
system.cpu31.rob.writes                      33656954                       # The number of ROB writes (Count)
system.cpu31.thread_0.numInsts                9717955                       # Number of Instructions committed (Count)
system.cpu31.thread_0.numOps                 16814295                       # Number of Ops committed (Count)
system.cpu31.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu4.numCycles                        52230142                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       18053035                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     178                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      18068128                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                    79                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined               15041                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            14956                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 49                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples           52211056                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.346059                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.300857                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                 47717477     91.39%     91.39% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                   873420      1.67%     93.07% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                   698541      1.34%     94.40% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                   402649      0.77%     95.18% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                   210141      0.40%     95.58% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                  1087306      2.08%     97.66% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   242897      0.47%     98.13% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                   973797      1.87%     99.99% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                     4828      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total             52211056                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   2180      7.72%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      7.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd            12304     43.55%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     51.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                   172      0.61%     51.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                   36      0.13%     52.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead             2796      9.90%     61.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           10765     38.10%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass          149      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     14728337     81.52%     81.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           18      0.00%     81.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          204      0.00%     81.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd       281298      1.56%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd       281250      1.56%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult       250003      1.38%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead      1102971      6.10%     92.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite        31763      0.18%     92.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead       798368      4.42%     96.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite       593767      3.29%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      18068128                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.345933                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                              28253                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.001564                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads                82940336                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               15380091                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       15362208                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                  5435308                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                 2688166                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses         2687621                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   15365647                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                     2730585                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         18067856                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                      1901303                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      272                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                           2526807                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       2465864                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                      625504                       # Number of stores executed (Count)
system.cpu4.numRate                          0.345928                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             71                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                          19086                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                     1279483                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                   10431841                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     18038105                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              5.006800                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         5.006800                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.199728                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.199728                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  17015038                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                  9297975                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                    3187579                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                   2093862                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                   12328213                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                   7659297                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                  7709481                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads       1884217                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores       625783                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads        31837                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores        31499                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                2467460                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          2466506                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect              177                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             1364801                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                1364737                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999953                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                    199                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            320                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             284                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts          13367                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              140                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples     52209283                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.345496                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.355138                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0       48137731     92.20%     92.20% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1         847829      1.62%     93.83% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         163045      0.31%     94.14% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         450633      0.86%     95.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         338570      0.65%     95.65% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         972288      1.86%     97.51% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6          67571      0.13%     97.64% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         961787      1.84%     99.48% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8         269829      0.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total     52209283                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            10431841                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              18038105                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    2508008                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      1882650                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   2464358                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                   2687536                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   15624854                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     14717330     81.59%     81.59% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           18      0.00%     81.59% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          198      0.00%     81.59% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd       281260      1.56%     83.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd       281250      1.56%     84.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult       250000      1.39%     86.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead      1101382      6.11%     92.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite        31600      0.18%     92.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead       781268      4.33%     96.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite       593758      3.29%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     18038105                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples       269829                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu04.data      1907212                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          1907212                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu04.data      1907212                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         1907212                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu04.data       602030                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total         602030                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu04.data       602030                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total        602030                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu04.data  46349124250                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total  46349124250                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu04.data  46349124250                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total  46349124250                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu04.data      2509242                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total      2509242                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu04.data      2509242                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total      2509242                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu04.data     0.239925                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.239925                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu04.data     0.239925                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.239925                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu04.data 76988.064133                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 76988.064133                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu04.data 76988.064133                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 76988.064133                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs      4788984                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets         9532                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs        36453                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs    131.374208                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets   353.037037                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks        78046                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total            78046                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu04.data       429813                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total       429813                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu04.data       429813                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total       429813                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu04.data       172217                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       172217                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu04.data       172217                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       172217                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu04.data  28424893500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total  28424893500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu04.data  28424893500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total  28424893500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu04.data     0.068633                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.068633                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu04.data     0.068633                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.068633                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu04.data 165052.773536                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 165052.773536                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu04.data 165052.773536                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 165052.773536                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                171083                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu04.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu04.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu04.data      2412750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total      2412750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu04.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu04.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu04.data 57446.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 57446.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu04.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu04.data      4869000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      4869000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu04.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu04.data 115928.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 115928.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu04.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu04.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu04.data      1356144                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total        1356144                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu04.data       527783                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total       527783                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu04.data  34708343500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total  34708343500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu04.data      1883927                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      1883927                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu04.data     0.280150                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.280150                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu04.data 65762.526455                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 65762.526455                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu04.data       429813                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total       429813                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu04.data        97970                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total        97970                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu04.data  16821236250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total  16821236250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu04.data     0.052003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.052003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu04.data 171697.828417                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 171697.828417                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu04.data       551068                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total        551068                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu04.data        74247                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu04.data  11640780750                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  11640780750                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu04.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu04.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu04.data 156784.526648                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 156784.526648                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu04.data        74247                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total        74247                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu04.data  11603657250                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  11603657250                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu04.data     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu04.data 156284.526648                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 156284.526648                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1004.431823                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs             2079516                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            172256                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs             12.072241                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          319957000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu04.data  1004.431823                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu04.data     0.980890                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.980890                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses           5190912                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses          5190912                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                  450732                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles             48806717                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  2584154                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles               369289                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                   164                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             1364501                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   37                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              18054598                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  223                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles            621807                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      10442670                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    2467460                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           1364972                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                     51588954                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                    402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles           92                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                   618444                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                   54                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples          52211056                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.345874                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            1.481902                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                48960072     93.77%     93.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  335188      0.64%     94.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                   69553      0.13%     94.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                  183999      0.35%     94.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  997003      1.91%     96.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                   32919      0.06%     96.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                   37656      0.07%     96.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  103697      0.20%     97.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 1490969      2.86%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total            52211056                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.047242                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.199936                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu04.inst       618371                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total           618371                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu04.inst       618371                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total          618371                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu04.inst           73                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total             73                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu04.inst           73                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total            73                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu04.inst      8137250                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total      8137250                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu04.inst      8137250                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total      8137250                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu04.inst       618444                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total       618444                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu04.inst       618444                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total       618444                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu04.inst     0.000118                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000118                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu04.inst     0.000118                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000118                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu04.inst 111469.178082                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 111469.178082                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu04.inst 111469.178082                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 111469.178082                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.demandMshrHits::cpu04.inst           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu04.inst           13                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu04.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu04.inst           60                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu04.inst      7099750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total      7099750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu04.inst      7099750                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total      7099750                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu04.inst     0.000097                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000097                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu04.inst     0.000097                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000097                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu04.inst 118329.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 118329.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu04.inst 118329.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 118329.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     0                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu04.inst       618371                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total         618371                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu04.inst           73                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total           73                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu04.inst      8137250                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total      8137250                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu04.inst       618444                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total       618444                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu04.inst     0.000118                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000118                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu04.inst 111469.178082                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 111469.178082                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu04.inst           13                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu04.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu04.inst      7099750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total      7099750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu04.inst     0.000097                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000097                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu04.inst 118329.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 118329.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           56.027317                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs              618431                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          10307.183333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          319938000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu04.inst    56.027317                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu04.inst     0.109428                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.109428                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses           1236948                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses          1236948                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                      164                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                    136598                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                 7485024                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              18053213                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                   2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 1884217                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                 625783                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   60                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                      663                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                 7480298                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 260                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                18049915                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               18049829                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 13240029                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 18199696                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.345583                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.727486                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                   1559                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                   425                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                 12982                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           1882650                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean            77.649971                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          214.111863                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               1340290     71.19%     71.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19                5684      0.30%     71.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29               78163      4.15%     75.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39               62356      3.31%     78.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49               31917      1.70%     80.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59               22348      1.19%     81.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69               21645      1.15%     82.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79               17243      0.92%     83.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89               12424      0.66%     84.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99               13074      0.69%     85.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109             12817      0.68%     85.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119             10140      0.54%     86.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129              9919      0.53%     87.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139              9571      0.51%     87.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149              8079      0.43%     87.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159              7162      0.38%     88.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169              5438      0.29%     88.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179              3625      0.19%     88.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189              3180      0.17%     88.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199              3158      0.17%     89.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209              2670      0.14%     89.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219              2297      0.12%     89.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229              2244      0.12%     89.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239              1959      0.10%     89.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249              1558      0.08%     89.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259              1588      0.08%     89.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269              1736      0.09%     89.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279              2753      0.15%     90.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289              3391      0.18%     90.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299              3582      0.19%     90.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows          180639      9.59%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            5285                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             1882650                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                1884029                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                 625504                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     1676                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                 618457                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       25                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean  10916417250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value  10916417250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  10916417250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  13377406250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED  10916417250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                   164                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                  578254                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles                9512834                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  2809095                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles             39310430                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              18053879                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                66914                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                787562                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                 22923                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents              39097571                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands           33012325                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   60768265                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                16986013                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                  3187884                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             32985178                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                   27018                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  1982067                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                        69990653                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       36104905                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                10431841                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  18038105                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                        52223014                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       18289393                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     178                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      18301761                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                    79                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined               14891                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            14617                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 49                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples           52202061                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.350595                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.304399                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                 47610105     91.20%     91.20% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                   904716      1.73%     92.94% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                   711724      1.36%     94.30% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   436300      0.84%     95.14% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   228768      0.44%     95.57% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                  1089900      2.09%     97.66% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   249399      0.48%     98.14% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   965461      1.85%     99.99% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                     5688      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total             52202061                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                   2180      8.60%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      8.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd            11661     45.98%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     54.58% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                   173      0.68%     55.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                   34      0.13%     55.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead             3002     11.84%     67.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite            8309     32.77%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     14945114     81.66%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           18      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          204      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       281285      1.54%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            0      0.00%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd       281250      1.54%     84.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult       250000      1.37%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead      1122703      6.13%     92.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite        31763      0.17%     92.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead       795510      4.35%     96.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite       593764      3.24%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      18301761                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.350454                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                              25359                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.001386                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                83404396                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               15616603                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       15598719                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                  5426625                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                 2687862                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses         2687586                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   15602173                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                     2724797                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         18301512                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                      1918183                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      249                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                           2543687                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       2505281                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                      625504                       # Number of stores executed (Count)
system.cpu5.numRate                          0.350449                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             73                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                          20953                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                     1286919                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                   10569804                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     18274613                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                              4.940774                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                         4.940774                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.202397                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.202397                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  17226163                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                  9435947                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                    3187544                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                   2093822                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                   12525299                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                   7777537                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                  7805197                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads       1903882                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores       625756                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads        31830                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores        31502                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                2506881                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          2505923                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             1384507                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                1384441                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999952                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                    199                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            322                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             286                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts          13232                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              139                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples     52200300                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.350086                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.356380                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0       48003686     91.96%     91.96% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1         905747      1.74%     93.70% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         159862      0.31%     94.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         508743      0.97%     94.98% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         363273      0.70%     95.67% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         970672      1.86%     97.53% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6          64921      0.12%     97.66% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         960233      1.84%     99.50% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         263163      0.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total     52200300                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted            10569804                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              18274613                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    2527717                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      1902359                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   2503776                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                   2687536                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   15841653                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     14934129     81.72%     81.72% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           18      0.00%     81.72% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          198      0.00%     81.72% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       281260      1.54%     83.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     83.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     83.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     83.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     83.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     83.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     83.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     83.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            0      0.00%     83.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     83.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     83.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     83.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     83.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     83.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     83.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd       281250      1.54%     84.80% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.80% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.80% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.80% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.80% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.80% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult       250000      1.37%     86.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead      1121091      6.13%     92.30% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite        31600      0.17%     92.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead       781268      4.28%     96.75% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite       593758      3.25%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     18274613                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       263163                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu05.data      1951815                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          1951815                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu05.data      1951815                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         1951815                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu05.data       577099                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total         577099                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu05.data       577099                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total        577099                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu05.data  43224360995                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total  43224360995                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu05.data  43224360995                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total  43224360995                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu05.data      2528914                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total      2528914                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu05.data      2528914                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total      2528914                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu05.data     0.228200                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.228200                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu05.data     0.228200                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.228200                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu05.data 74899.386405                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 74899.386405                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu05.data 74899.386405                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 74899.386405                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs      4069072                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets         9224                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs        33654                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs    120.909015                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets   341.629630                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks        78041                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total            78041                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu05.data       404872                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total       404872                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu05.data       404872                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total       404872                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu05.data       172227                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       172227                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu05.data       172227                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       172227                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu05.data  27966544495                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total  27966544495                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu05.data  27966544495                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total  27966544495                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu05.data     0.068103                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.068103                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu05.data     0.068103                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.068103                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu05.data 162381.882603                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 162381.882603                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu05.data 162381.882603                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 162381.882603                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                171104                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu05.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu05.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu05.data      2222250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total      2222250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu05.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu05.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu05.data 52910.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 52910.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu05.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu05.data      4488750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      4488750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu05.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu05.data       106875                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total       106875                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu05.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu05.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu05.data      1400747                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total        1400747                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu05.data       502852                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total       502852                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu05.data  31607540000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total  31607540000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu05.data      1903599                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      1903599                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu05.data     0.264159                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.264159                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu05.data 62856.546260                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 62856.546260                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu05.data       404872                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total       404872                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu05.data        97980                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total        97980                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu05.data  16386847000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  16386847000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu05.data     0.051471                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.051471                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu05.data 167246.856501                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 167246.856501                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu05.data       551068                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total        551068                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu05.data        74247                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu05.data  11616820995                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  11616820995                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu05.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu05.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu05.data 156461.823306                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 156461.823306                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu05.data        74247                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total        74247                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu05.data  11579697495                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  11579697495                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu05.data     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu05.data 155961.823306                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 155961.823306                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1004.548176                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs             2124129                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            172266                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs             12.330518                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          321816000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu05.data  1004.548176                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu05.data     0.981004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.981004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses           5230266                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses          5230266                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                  503803                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles             48683623                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  2632600                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles               381872                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                   163                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             1384204                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   38                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              18290940                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  223                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles            664954                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      10580626                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    2506881                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           1384676                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                     51536830                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                    400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                   661741                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   49                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples          52202061                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.350464                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            1.489137                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                48889980     93.66%     93.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  346564      0.66%     94.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                   72480      0.14%     94.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  214408      0.41%     94.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  993148      1.90%     96.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                   31631      0.06%     96.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                   48786      0.09%     96.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  103758      0.20%     97.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 1501306      2.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total            52202061                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.048003                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.202605                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu05.inst       661668                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total           661668                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu05.inst       661668                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total          661668                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu05.inst           73                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total             73                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu05.inst           73                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total            73                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu05.inst      8756750                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total      8756750                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu05.inst      8756750                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total      8756750                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu05.inst       661741                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total       661741                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu05.inst       661741                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total       661741                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu05.inst     0.000110                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000110                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu05.inst     0.000110                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000110                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu05.inst 119955.479452                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 119955.479452                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu05.inst 119955.479452                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 119955.479452                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.demandMshrHits::cpu05.inst           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu05.inst           13                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu05.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu05.inst           60                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu05.inst      7706500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total      7706500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu05.inst      7706500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total      7706500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu05.inst     0.000091                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000091                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu05.inst     0.000091                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000091                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu05.inst 128441.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 128441.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu05.inst 128441.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 128441.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     0                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu05.inst       661668                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total         661668                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu05.inst           73                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total           73                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu05.inst      8756750                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total      8756750                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu05.inst       661741                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total       661741                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu05.inst     0.000110                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000110                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu05.inst 119955.479452                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 119955.479452                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu05.inst           13                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu05.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu05.inst      7706500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total      7706500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu05.inst     0.000091                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000091                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu05.inst 128441.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 128441.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           56.022974                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs              661728                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          11028.800000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          321797000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu05.inst    56.022974                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu05.inst     0.109420                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.109420                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses           1323542                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses          1323542                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                      163                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                    131996                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                 7944730                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              18289571                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 1903882                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                 625756                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   60                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                      608                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                 7939697                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 257                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                18286390                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               18286305                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 13422420                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 18426655                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.350158                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.728424                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                   1515                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                   398                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                 11550                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           1902359                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean            70.137807                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          201.208135                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               1384043     72.75%     72.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19                5594      0.29%     73.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29               77214      4.06%     77.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39               64712      3.40%     80.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49               32998      1.73%     82.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59               22963      1.21%     83.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69               21324      1.12%     84.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79               16831      0.88%     85.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89               12105      0.64%     86.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99               12818      0.67%     86.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109             12052      0.63%     87.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119              9251      0.49%     87.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129              9010      0.47%     88.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139              8766      0.46%     88.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149              7207      0.38%     89.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159              6279      0.33%     89.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169              4593      0.24%     89.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179              3073      0.16%     89.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189              2651      0.14%     90.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199              2762      0.15%     90.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209              2165      0.11%     90.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219              1703      0.09%     90.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229              1780      0.09%     90.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239              1604      0.08%     90.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249              1251      0.07%     90.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259              1251      0.07%     90.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269              1459      0.08%     90.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279              2289      0.12%     90.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289              2813      0.15%     91.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299              3047      0.16%     91.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows          166751      8.77%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            5688                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             1902359                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                1903701                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                 625504                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     1676                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                 661753                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean  10916340250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value  10916340250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  10916340250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  13377483250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  10916340250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                   163                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                  631592                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles                9878166                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles           295                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  2875732                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles             38816113                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              18290242                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                78472                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                682784                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                 32542                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents              38600999                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands           33485177                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   61595629                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                17202689                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                  3187722                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             33458194                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                   26854                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  1971656                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                        70224709                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       36577639                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                10569804                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  18274613                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                        52214738                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       18948575                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     178                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      18962479                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                    78                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined               15081                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            15050                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 49                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples           52194624                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.363303                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.321545                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                 47390331     90.80%     90.80% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                   944212      1.81%     92.60% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                   778455      1.49%     94.10% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                   491950      0.94%     95.04% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                   225623      0.43%     95.47% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                  1076018      2.06%     97.53% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   318075      0.61%     98.14% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   965205      1.85%     99.99% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                     4755      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total             52194624                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   2178      8.29%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      8.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd            11377     43.29%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                   168      0.64%     52.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                   34      0.13%     52.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead             1956      7.44%     59.79% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           10566     40.21%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     15549227     82.00%     82.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           18      0.00%     82.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          204      0.00%     82.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       281300      1.48%     83.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     83.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     83.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     83.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     83.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     83.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     83.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     83.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            0      0.00%     83.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     83.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     83.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     83.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     83.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     83.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     83.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     83.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd       281251      1.48%     84.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult       250002      1.32%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead      1177560      6.21%     92.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite        31761      0.17%     92.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead       797240      4.20%     96.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite       593766      3.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      18962479                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.363163                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                              26279                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.001386                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                84714857                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               16275652                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       16257717                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                  5431082                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                 2688186                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses         2687621                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   16261117                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                     2727491                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         18962206                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                      1974766                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      273                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                           2600269                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       2615114                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                      625503                       # Number of stores executed (Count)
system.cpu6.numRate                          0.363158                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             68                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                          20114                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                     1294919                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                   10954216                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     18933605                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                              4.766634                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                         4.766634                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.209792                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.209792                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  17833634                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                  9820362                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                    3187585                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                   2093860                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                   13074468                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                   8107045                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                  8081446                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads       1958845                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores       625786                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads        31831                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores        31497                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                2616719                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          2615762                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             1439429                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                1439363                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999954                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                    199                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            322                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             286                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts          13407                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              139                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples     52192839                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.362763                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.366821                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0       47717841     91.43%     91.43% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        1015458      1.95%     93.37% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         165024      0.32%     93.69% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         620748      1.19%     94.88% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         418474      0.80%     95.68% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         967444      1.85%     97.53% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6          64786      0.12%     97.66% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         958489      1.84%     99.49% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8         264575      0.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total     52192839                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted            10954216                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              18933605                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    2582633                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      1957275                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   2613608                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                   2687536                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   16445729                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     15538205     82.07%     82.07% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           18      0.00%     82.07% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          198      0.00%     82.07% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       281260      1.49%     83.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     83.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     83.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     83.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     83.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     83.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     83.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     83.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            0      0.00%     83.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     83.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     83.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     83.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     83.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     83.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     83.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd       281250      1.49%     85.04% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult       250000      1.32%     86.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     86.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     86.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead      1176007      6.21%     92.57% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite        31600      0.17%     92.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead       781268      4.13%     96.86% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite       593758      3.14%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     18933605                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples       264575                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu06.data      2002608                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          2002608                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu06.data      2002608                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         2002608                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu06.data       581266                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total         581266                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu06.data       581266                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total        581266                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu06.data  43573762250                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total  43573762250                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu06.data  43573762250                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total  43573762250                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu06.data      2583874                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total      2583874                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu06.data      2583874                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total      2583874                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu06.data     0.224959                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.224959                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu06.data     0.224959                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.224959                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu06.data 74963.548960                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 74963.548960                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu06.data 74963.548960                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 74963.548960                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs      3980730                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets         9604                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs        33087                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs    120.310998                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets   355.703704                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks        78040                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total            78040                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu06.data       409060                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total       409060                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu06.data       409060                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total       409060                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu06.data       172206                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       172206                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu06.data       172206                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       172206                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu06.data  27882189500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total  27882189500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu06.data  27882189500                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total  27882189500                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu06.data     0.066646                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.066646                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu06.data     0.066646                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.066646                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu06.data 161911.835244                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 161911.835244                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu06.data 161911.835244                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 161911.835244                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                171083                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu06.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu06.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu06.data      2453750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total      2453750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu06.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu06.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu06.data 58422.619048                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 58422.619048                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu06.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu06.data      4951000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total      4951000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu06.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu06.data 117880.952381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 117880.952381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu06.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu06.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu06.data      1451539                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total        1451539                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu06.data       507020                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total       507020                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu06.data  32045117250                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total  32045117250                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu06.data      1958559                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      1958559                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu06.data     0.258874                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.258874                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu06.data 63202.866258                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 63202.866258                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu06.data       409060                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total       409060                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu06.data        97960                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total        97960                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu06.data  16390667500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total  16390667500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu06.data     0.050016                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.050016                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu06.data 167320.003062                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 167320.003062                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu06.data       551069                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total        551069                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu06.data        74246                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total        74246                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu06.data  11528645000                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  11528645000                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu06.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu06.data     0.118734                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.118734                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu06.data 155276.311182                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 155276.311182                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu06.data        74246                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total        74246                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu06.data  11491522000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  11491522000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu06.data     0.118734                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.118734                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu06.data 154776.311182                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 154776.311182                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1004.540943                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs             2174900                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            172246                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs             12.626708                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          323816000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu06.data  1004.540943                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu06.data     0.980997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.980997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses           5340166                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses          5340166                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                  619065                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles             48392796                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  2796908                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles               385691                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                   164                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             1439124                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   38                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              18950137                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  223                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles            781183                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      10965105                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    2616719                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           1439598                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                     51413163                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                    402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                   778234                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   51                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples          52194624                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.363142                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            1.512081                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                48713047     93.33%     93.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  405740      0.78%     94.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                   75415      0.14%     94.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  271035      0.52%     94.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  988737      1.89%     96.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                   32609      0.06%     96.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                   46355      0.09%     96.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  105216      0.20%     97.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 1556470      2.98%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total            52194624                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.050115                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.210000                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu06.inst       778161                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total           778161                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu06.inst       778161                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total          778161                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu06.inst           73                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total             73                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu06.inst           73                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total            73                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu06.inst      8142250                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total      8142250                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu06.inst      8142250                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total      8142250                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu06.inst       778234                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total       778234                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu06.inst       778234                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total       778234                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu06.inst     0.000094                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000094                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu06.inst     0.000094                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000094                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu06.inst 111537.671233                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 111537.671233                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu06.inst 111537.671233                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 111537.671233                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.demandMshrHits::cpu06.inst           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu06.inst           13                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu06.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu06.inst           60                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu06.inst      7236500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total      7236500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu06.inst      7236500                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total      7236500                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu06.inst     0.000077                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000077                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu06.inst     0.000077                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000077                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu06.inst 120608.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 120608.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu06.inst 120608.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 120608.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     0                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu06.inst       778161                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total         778161                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu06.inst           73                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total           73                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu06.inst      8142250                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total      8142250                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu06.inst       778234                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total       778234                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu06.inst     0.000094                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000094                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu06.inst 111537.671233                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 111537.671233                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu06.inst           13                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu06.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu06.inst      7236500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total      7236500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu06.inst     0.000077                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000077                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu06.inst 120608.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 120608.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           56.020837                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs              778221                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          12970.350000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          323797000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu06.inst    56.020837                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu06.inst     0.109416                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.109416                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses           1556528                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses          1556528                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                      164                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                    165038                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                 6168435                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              18948753                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 1958845                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                 625786                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   60                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                      740                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                 6164197                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 257                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                18945426                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               18945338                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 13912876                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 19009034                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.362835                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.731909                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                   1562                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                   428                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                 11545                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           1957275                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            69.450874                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          201.366800                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               1435747     73.35%     73.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19                5984      0.31%     73.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29               77073      3.94%     77.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39               63923      3.27%     80.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49               32298      1.65%     82.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59               22869      1.17%     83.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69               21752      1.11%     84.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79               16752      0.86%     85.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89               12659      0.65%     86.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99               13013      0.66%     86.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109             11751      0.60%     87.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119              9478      0.48%     88.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129              9166      0.47%     88.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139              8719      0.45%     88.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149              7024      0.36%     89.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159              6129      0.31%     89.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169              4610      0.24%     89.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179              2965      0.15%     90.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189              2612      0.13%     90.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199              2521      0.13%     90.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209              1983      0.10%     90.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219              1786      0.09%     90.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229              1747      0.09%     90.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239              1528      0.08%     90.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249              1258      0.06%     90.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259              1289      0.07%     90.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269              1608      0.08%     90.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279              2368      0.12%     90.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289              3030      0.15%     91.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299              3193      0.16%     91.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows          170440      8.71%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            5076                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             1957275                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                1958657                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                 625503                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     1676                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                 778246                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean  10916409250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value  10916409250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  10916409250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  13377414250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED  10916409250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                   164                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                  742354                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                8151681                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  3042163                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles             40257983                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              18949516                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                66769                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents               1031606                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                 50949                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents              40019704                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands           34803498                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   63902917                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                17807046                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                  3187977                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             34776178                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                   27191                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  1974162                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                        70875003                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       37895997                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                10954216                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  18933605                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                        52207814                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       17419449                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     194                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      17431539                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                    75                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined               15895                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            17629                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 65                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples           52185382                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.334031                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.283842                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                 47897927     91.78%     91.78% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                   821406      1.57%     93.36% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                   647325      1.24%     94.60% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                   353198      0.68%     95.28% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                   216783      0.42%     95.69% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                  1081122      2.07%     97.76% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   195391      0.37%     98.14% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   967039      1.85%     99.99% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                     5191      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total             52185382                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   2106      7.68%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      7.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd            11325     41.31%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     48.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                   143      0.52%     49.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                   29      0.11%     49.62% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead             3774     13.77%     63.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           10039     36.62%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass          154      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     14147059     81.16%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           18      0.00%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          204      0.00%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       281304      1.61%     82.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     82.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     82.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     82.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     82.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     82.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     82.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     82.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            0      0.00%     82.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     82.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     82.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     82.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     82.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     82.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     82.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     82.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd       281250      1.61%     84.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult       250000      1.43%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead      1050086      6.02%     91.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite        31787      0.18%     92.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead       795913      4.57%     96.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite       593764      3.41%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      17431539                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.333888                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                              27416                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.001573                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                81646294                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               14747319                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       14728064                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                  5429657                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                 2688222                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses         2687603                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   14731403                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                     2727398                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         17431236                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                      1845954                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      303                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                           2471478                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       2360102                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                      625524                       # Number of stores executed (Count)
system.cpu7.numRate                          0.333882                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             83                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                          22432                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                     1302071                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                   10061768                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     17403681                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                              5.188732                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                         5.188732                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.192725                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.192725                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  16428614                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                  8928236                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                    3187554                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                   2093841                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                   11799293                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                   7341945                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                  7442742                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads       1831496                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores       625879                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads        31863                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores        31529                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                2361860                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          2360844                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect              194                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             1312012                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                1311913                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999925                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                    209                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            330                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                37                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             293                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts          14221                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              153                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples     52183469                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.333509                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.340765                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0       48334869     92.62%     92.62% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1         769647      1.47%     94.10% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         158450      0.30%     94.40% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         374186      0.72%     95.12% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         300327      0.58%     95.70% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         963286      1.85%     97.54% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6          66173      0.13%     97.67% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         952448      1.83%     99.49% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8         264083      0.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total     52183469                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted            10061768                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              17403681                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    2455151                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      1829785                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   2358616                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                   2687536                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   15043299                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass           39      0.00%      0.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     14135765     81.22%     81.22% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           18      0.00%     81.22% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          198      0.00%     81.22% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       281260      1.62%     82.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     82.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     82.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     82.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     82.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     82.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     82.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     82.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            0      0.00%     82.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     82.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     82.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     82.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     82.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     82.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     82.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     82.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd       281250      1.62%     84.46% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.46% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.46% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.46% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.46% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.46% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult       250000      1.44%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead      1048517      6.02%     91.92% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite        31608      0.18%     92.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead       781268      4.49%     96.59% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite       593758      3.41%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     17403681                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples       264083                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu07.data      1886039                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          1886039                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu07.data      1886039                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         1886039                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu07.data       570361                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total         570361                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu07.data       570361                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total        570361                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu07.data  44198260997                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total  44198260997                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu07.data  44198260997                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total  44198260997                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu07.data      2456400                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total      2456400                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu07.data      2456400                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total      2456400                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu07.data     0.232194                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.232194                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu07.data     0.232194                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.232194                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu07.data 77491.730671                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 77491.730671                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu07.data 77491.730671                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 77491.730671                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs      4215363                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets        12354                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs        32351                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs    130.300856                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets   457.555556                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks        78042                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total            78042                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu07.data       398144                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total       398144                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu07.data       398144                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total       398144                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu07.data       172217                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       172217                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu07.data       172217                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       172217                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu07.data  28148778497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total  28148778497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu07.data  28148778497                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total  28148778497                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu07.data     0.070110                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.070110                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu07.data     0.070110                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.070110                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu07.data 163449.476515                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 163449.476515                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu07.data 163449.476515                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 163449.476515                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                171090                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu07.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu07.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu07.data      2511750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total      2511750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu07.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu07.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu07.data 59803.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 59803.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu07.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu07.data      5088250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total      5088250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu07.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu07.data 121148.809524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 121148.809524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu07.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu07.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu07.data      1334967                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total        1334967                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu07.data       496110                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total       496110                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu07.data  32511743500                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total  32511743500                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu07.data      1831077                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      1831077                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu07.data     0.270939                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.270939                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu07.data 65533.336357                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 65533.336357                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu07.data       398143                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total       398143                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu07.data        97967                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total        97967                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu07.data  16499405750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total  16499405750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu07.data     0.053502                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.053502                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu07.data 168417.995345                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 168417.995345                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu07.data       551072                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total        551072                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu07.data        74251                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total        74251                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu07.data  11686517497                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  11686517497                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu07.data       625323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total       625323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu07.data     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu07.data 157392.055285                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 157392.055285                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrHits::cpu07.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu7.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu7.dcache.WriteReq.mshrMisses::cpu07.data        74250                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total        74250                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu07.data  11649372747                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  11649372747                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu07.data     0.118739                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.118739                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu07.data 156893.909051                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 156893.909051                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1004.396614                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs             2058343                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            172255                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs             11.949395                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          325604000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu07.data  1004.396614                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu07.data     0.980856                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.980856                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses           5085227                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses          5085227                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                  369960                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles             49010993                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  2420900                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles               383349                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                   180                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             1311668                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   42                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              17421268                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  247                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles            534471                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      10073338                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    2361860                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           1312159                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                     51650613                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                    442                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                   531129                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                   58                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples          52185382                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.333915                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            1.458626                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                49083449     94.06%     94.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  284473      0.55%     94.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                   76231      0.15%     94.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  140115      0.27%     95.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  988481      1.89%     96.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                   32725      0.06%     96.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                   39353      0.08%     97.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  109922      0.21%     97.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 1430633      2.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total            52185382                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.045240                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.192947                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu07.inst       531047                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total           531047                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu07.inst       531047                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total          531047                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu07.inst           82                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total             82                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu07.inst           82                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total            82                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu07.inst      9246000                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total      9246000                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu07.inst      9246000                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total      9246000                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu07.inst       531129                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total       531129                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu07.inst       531129                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total       531129                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu07.inst     0.000154                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000154                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu07.inst     0.000154                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000154                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu07.inst 112756.097561                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 112756.097561                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu07.inst 112756.097561                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 112756.097561                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.demandMshrHits::cpu07.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu07.inst           15                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu07.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu07.inst           67                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu07.inst      8047500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total      8047500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu07.inst      8047500                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total      8047500                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu07.inst     0.000126                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000126                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu07.inst     0.000126                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000126                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu07.inst 120111.940299                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 120111.940299                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu07.inst 120111.940299                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 120111.940299                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     0                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu07.inst       531047                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total         531047                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu07.inst           82                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total           82                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu07.inst      9246000                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total      9246000                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu07.inst       531129                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total       531129                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu07.inst     0.000154                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000154                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu07.inst 112756.097561                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 112756.097561                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu07.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu07.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu07.inst      8047500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total      8047500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu07.inst     0.000126                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000126                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu07.inst 120111.940299                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 120111.940299                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           61.180615                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs              531114                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                67                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs           7927.074627                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          325585000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu07.inst    61.180615                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu07.inst     0.119493                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.119493                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses           1062325                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses          1062325                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                      180                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                    136664                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                 7399048                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              17419643                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 1831496                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                 625879                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   65                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                      684                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                 7393995                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           140                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          129                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 269                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                17415764                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               17415667                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 12774892                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 17627451                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.333584                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.724716                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         38                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                   1703                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                   513                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                 10911                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           1829785                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean            74.950010                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          216.708405                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               1319026     72.09%     72.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19                5554      0.30%     72.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29               77954      4.26%     76.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39               60697      3.32%     79.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49               32199      1.76%     81.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59               21623      1.18%     82.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69               20196      1.10%     84.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79               15774      0.86%     84.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89               11113      0.61%     85.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99               11976      0.65%     86.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109             11451      0.63%     86.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119              8781      0.48%     87.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129              8720      0.48%     87.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139              8746      0.48%     88.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149              7594      0.42%     88.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159              6485      0.35%     88.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169              4718      0.26%     89.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179              2968      0.16%     89.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189              2593      0.14%     89.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199              2587      0.14%     89.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209              2117      0.12%     89.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219              1883      0.10%     89.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229              1674      0.09%     89.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239              1518      0.08%     90.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249              1314      0.07%     90.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259              1253      0.07%     90.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269              1526      0.08%     90.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279              2308      0.13%     90.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289              3143      0.17%     90.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299              3143      0.17%     90.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows          169151      9.24%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            6310                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             1829785                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                1831176                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                 625524                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     1677                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                 531141                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       25                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean  10916352250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value  10916352250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  10916352250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  13377471250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED  10916352250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                   180                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                  492857                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                9423853                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  2664312                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles             39603901                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              17420561                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents                66671                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                546519                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                113940                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents              39302938                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands           31744907                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   58550779                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                16405767                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                  3187981                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             31716312                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                   28466                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  1964550                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                        69336989                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       34837905                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                10061768                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  17403681                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                        52199430                       # Number of cpu cycles simulated (Cycle)
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                       17331011                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                     187                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                      17348416                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                    79                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined               15472                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined            16021                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                 58                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples           52177973                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              0.332485                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.280748                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                 47907739     91.82%     91.82% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                   815234      1.56%     93.38% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                   649344      1.24%     94.62% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                   359211      0.69%     95.31% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                   213564      0.41%     95.72% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                  1065663      2.04%     97.76% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                   201076      0.39%     98.15% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                   961302      1.84%     99.99% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                     4840      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total             52177973                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                   2144      7.57%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                     0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                     0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                   0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%      7.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd            12405     43.79%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     51.36% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                   161      0.57%     51.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                   33      0.12%     52.04% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead             3435     12.13%     64.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite           10150     35.83%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass          155      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu     14066250     81.08%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult           18      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv          204      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd       281300      1.62%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd       281250      1.62%     84.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult       250000      1.44%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead      1042817      6.01%     91.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite        31787      0.18%     91.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead       800871      4.62%     96.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite       593764      3.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total      17348416                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        0.332349                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                              28328                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.001633                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads                81462787                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites               14658495                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses       14639945                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                  5440425                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                 2688178                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses         2687609                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                   14643383                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                     2733206                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numInsts                         17348139                       # Number of executed instructions (Count)
system.cpu8.numLoadInsts                      1843650                       # Number of load instructions executed (Count)
system.cpu8.numSquashedInsts                      277                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu8.numRefs                           2469177                       # Number of memory reference insts executed (Count)
system.cpu8.numBranches                       2345458                       # Number of branches executed (Count)
system.cpu8.numStoreInsts                      625527                       # Number of stores executed (Count)
system.cpu8.numRate                          0.332343                       # Inst execution rate ((Count/Cycle))
system.cpu8.timesIdled                             81                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                          21457                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.quiesceCycles                     1309943                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu8.committedInsts                   10010418                       # Number of Instructions Simulated (Count)
system.cpu8.committedOps                     17315659                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.cpi                              5.214511                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu8.totalCpi                         5.214511                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu8.ipc                              0.191773                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu8.totalIpc                         0.191773                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu8.intRegfileReads                  16357950                       # Number of integer regfile reads (Count)
system.cpu8.intRegfileWrites                  8876736                       # Number of integer regfile writes (Count)
system.cpu8.fpRegfileReads                    3187568                       # Number of floating regfile reads (Count)
system.cpu8.fpRegfileWrites                   2093845                       # Number of floating regfile writes (Count)
system.cpu8.ccRegfileReads                   11726062                       # number of cc regfile reads (Count)
system.cpu8.ccRegfileWrites                   7298003                       # number of cc regfile writes (Count)
system.cpu8.miscRegfileReads                  7411086                       # number of misc regfile reads (Count)
system.cpu8.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu8.MemDepUnit__0.insertedLoads       1824094                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores       625831                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads        31837                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores        31510                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups                2347129                       # Number of BP lookups (Count)
system.cpu8.branchPred.condPredicted          2346120                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condIncorrect              189                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.BTBLookups             1304630                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBHits                1304558                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.999945                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.RASUsed                    204                       # Number of times the RAS was used to get a target. (Count)
system.cpu8.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu8.branchPred.indirectLookups            339                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses             303                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu8.commit.commitSquashedInsts          13798                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts              147                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples     52176123                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     0.331869                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     1.339428                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0       48356706     92.68%     92.68% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1         761920      1.46%     94.14% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2         163388      0.31%     94.45% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3         361111      0.69%     95.15% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4         291960      0.56%     95.70% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5         957883      1.84%     97.54% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6          65568      0.13%     97.67% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7         947729      1.82%     99.48% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8         269858      0.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total     52176123                       # Number of insts commited each cycle (Count)
system.cpu8.commit.instsCommitted            10010418                       # Number of instructions committed (Count)
system.cpu8.commit.opsCommitted              17315659                       # Number of ops (including micro ops) committed (Count)
system.cpu8.commit.memRefs                    2447810                       # Number of memory references committed (Count)
system.cpu8.commit.loads                      1822448                       # Number of loads committed (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu8.commit.branches                   2343948                       # Number of branches committed (Count)
system.cpu8.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu8.commit.floating                   2687536                       # Number of committed floating point instructions. (Count)
system.cpu8.commit.integer                   14962612                       # Number of committed integer instructions. (Count)
system.cpu8.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu     14055083     81.17%     81.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult           18      0.00%     81.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv          198      0.00%     81.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd       281260      1.62%     82.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     82.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd       281250      1.62%     84.42% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.42% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.42% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.42% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.42% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.42% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult       250000      1.44%     85.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead      1041180      6.01%     91.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite        31604      0.18%     92.06% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead       781268      4.51%     96.57% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite       593758      3.43%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total     17315659                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples       269858                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.dcache.demandHits::cpu08.data      1863405                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.demandHits::total          1863405                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.overallHits::cpu08.data      1863405                       # number of overall hits (Count)
system.cpu8.dcache.overallHits::total         1863405                       # number of overall hits (Count)
system.cpu8.dcache.demandMisses::cpu08.data       585664                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.demandMisses::total         585664                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.overallMisses::cpu08.data       585664                       # number of overall misses (Count)
system.cpu8.dcache.overallMisses::total        585664                       # number of overall misses (Count)
system.cpu8.dcache.demandMissLatency::cpu08.data  46384119994                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dcache.demandMissLatency::total  46384119994                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dcache.overallMissLatency::cpu08.data  46384119994                       # number of overall miss ticks (Tick)
system.cpu8.dcache.overallMissLatency::total  46384119994                       # number of overall miss ticks (Tick)
system.cpu8.dcache.demandAccesses::cpu08.data      2449069                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.demandAccesses::total      2449069                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::cpu08.data      2449069                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::total      2449069                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.demandMissRate::cpu08.data     0.239137                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.demandMissRate::total     0.239137                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.overallMissRate::cpu08.data     0.239137                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.overallMissRate::total     0.239137                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.demandAvgMissLatency::cpu08.data 79199.199531                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.dcache.demandAvgMissLatency::total 79199.199531                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.dcache.overallAvgMissLatency::cpu08.data 79199.199531                       # average overall miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMissLatency::total 79199.199531                       # average overall miss latency ((Tick/Count))
system.cpu8.dcache.blockedCycles::no_mshrs      4745700                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCycles::no_targets         9885                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCauses::no_mshrs        35263                       # number of times access was blocked (Count)
system.cpu8.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu8.dcache.avgBlocked::no_mshrs    134.580155                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.avgBlocked::no_targets   366.111111                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.writebacks::writebacks        78042                       # number of writebacks (Count)
system.cpu8.dcache.writebacks::total            78042                       # number of writebacks (Count)
system.cpu8.dcache.demandMshrHits::cpu08.data       413432                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.dcache.demandMshrHits::total       413432                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.dcache.overallMshrHits::cpu08.data       413432                       # number of overall MSHR hits (Count)
system.cpu8.dcache.overallMshrHits::total       413432                       # number of overall MSHR hits (Count)
system.cpu8.dcache.demandMshrMisses::cpu08.data       172232                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dcache.demandMshrMisses::total       172232                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dcache.overallMshrMisses::cpu08.data       172232                       # number of overall MSHR misses (Count)
system.cpu8.dcache.overallMshrMisses::total       172232                       # number of overall MSHR misses (Count)
system.cpu8.dcache.demandMshrMissLatency::cpu08.data  28380535494                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dcache.demandMshrMissLatency::total  28380535494                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dcache.overallMshrMissLatency::cpu08.data  28380535494                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dcache.overallMshrMissLatency::total  28380535494                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dcache.demandMshrMissRate::cpu08.data     0.070325                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dcache.demandMshrMissRate::total     0.070325                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dcache.overallMshrMissRate::cpu08.data     0.070325                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dcache.overallMshrMissRate::total     0.070325                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dcache.demandAvgMshrMissLatency::cpu08.data 164780.850794                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.demandAvgMshrMissLatency::total 164780.850794                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMshrMissLatency::cpu08.data 164780.850794                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMshrMissLatency::total 164780.850794                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.replacements                171095                       # number of replacements (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::cpu08.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::cpu08.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.missLatency::cpu08.data      2599500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.missLatency::total      2599500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.accesses::cpu08.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.missRate::cpu08.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.avgMissLatency::cpu08.data 61892.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.avgMissLatency::total 61892.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.mshrMisses::cpu08.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu8.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu8.dcache.LockedRMWReadReq.mshrMissLatency::cpu08.data      5252250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.mshrMissLatency::total      5252250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.mshrMissRate::cpu08.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu08.data 125053.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.avgMshrMissLatency::total 125053.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWWriteReq.hits::cpu08.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::cpu08.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.hits::cpu08.data      1312335                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.hits::total        1312335                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.misses::cpu08.data       511415                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.misses::total       511415                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.missLatency::cpu08.data  34699603000                       # number of ReadReq miss ticks (Tick)
system.cpu8.dcache.ReadReq.missLatency::total  34699603000                       # number of ReadReq miss ticks (Tick)
system.cpu8.dcache.ReadReq.accesses::cpu08.data      1823750                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.accesses::total      1823750                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.missRate::cpu08.data     0.280419                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.missRate::total     0.280419                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.avgMissLatency::cpu08.data 67850.186248                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.avgMissLatency::total 67850.186248                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.mshrHits::cpu08.data       413432                       # number of ReadReq MSHR hits (Count)
system.cpu8.dcache.ReadReq.mshrHits::total       413432                       # number of ReadReq MSHR hits (Count)
system.cpu8.dcache.ReadReq.mshrMisses::cpu08.data        97983                       # number of ReadReq MSHR misses (Count)
system.cpu8.dcache.ReadReq.mshrMisses::total        97983                       # number of ReadReq MSHR misses (Count)
system.cpu8.dcache.ReadReq.mshrMissLatency::cpu08.data  16733143000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.ReadReq.mshrMissLatency::total  16733143000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.ReadReq.mshrMissRate::cpu08.data     0.053726                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.mshrMissRate::total     0.053726                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.avgMshrMissLatency::cpu08.data 170775.981548                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.avgMshrMissLatency::total 170775.981548                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.hits::cpu08.data       551070                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.hits::total        551070                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.misses::cpu08.data        74249                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.misses::total        74249                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.missLatency::cpu08.data  11684516994                       # number of WriteReq miss ticks (Tick)
system.cpu8.dcache.WriteReq.missLatency::total  11684516994                       # number of WriteReq miss ticks (Tick)
system.cpu8.dcache.WriteReq.accesses::cpu08.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.missRate::cpu08.data     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.missRate::total     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.avgMissLatency::cpu08.data 157369.351695                       # average WriteReq miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.avgMissLatency::total 157369.351695                       # average WriteReq miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.mshrMisses::cpu08.data        74249                       # number of WriteReq MSHR misses (Count)
system.cpu8.dcache.WriteReq.mshrMisses::total        74249                       # number of WriteReq MSHR misses (Count)
system.cpu8.dcache.WriteReq.mshrMissLatency::cpu08.data  11647392494                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu8.dcache.WriteReq.mshrMissLatency::total  11647392494                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu8.dcache.WriteReq.mshrMissRate::cpu08.data     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.mshrMissRate::total     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.avgMshrMissLatency::cpu08.data 156869.351695                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.avgMshrMissLatency::total 156869.351695                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dcache.tags.tagsInUse         1004.536708                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dcache.tags.totalRefs             2035724                       # Total number of references to valid blocks. (Count)
system.cpu8.dcache.tags.sampledRefs            172270                       # Sample count of references to valid blocks. (Count)
system.cpu8.dcache.tags.avgRefs             11.817055                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dcache.tags.warmupTick          327572000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dcache.tags.occupancies::cpu08.data  1004.536708                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dcache.tags.avgOccs::cpu08.data     0.980993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.avgOccs::total       0.980993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu8.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.dcache.tags.tagAccesses           5070580                       # Number of tag accesses (Count)
system.cpu8.dcache.tags.dataAccesses          5070580                       # Number of data accesses (Count)
system.cpu8.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.decode.idleCycles                  358947                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles             49031854                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                  2417209                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles               369791                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                   172                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved             1304318                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                   43                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts              17332632                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                  239                       # Number of squashed instructions handled by decode (Count)
system.cpu8.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.fetch.icacheStallCycles            529351                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu8.fetch.insts                      10021554                       # Number of instructions fetch has processed (Count)
system.cpu8.fetch.branches                    2347129                       # Number of branches that fetch encountered (Count)
system.cpu8.fetch.predictedBranches           1304798                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                     51648331                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                    428                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.cacheLines                   526075                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                   54                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples          52177973                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             0.332261                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            1.455599                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                49094968     94.09%     94.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                  284239      0.54%     94.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                   71227      0.14%     94.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                  138581      0.27%     95.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                  982111      1.88%     96.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                   32706      0.06%     96.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                   41540      0.08%     97.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::7                  107762      0.21%     97.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::8                 1424839      2.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total            52177973                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.branchRate                 0.044965                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetch.rate                       0.191986                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.icache.demandHits::cpu08.inst       525995                       # number of demand (read+write) hits (Count)
system.cpu8.icache.demandHits::total           525995                       # number of demand (read+write) hits (Count)
system.cpu8.icache.overallHits::cpu08.inst       525995                       # number of overall hits (Count)
system.cpu8.icache.overallHits::total          525995                       # number of overall hits (Count)
system.cpu8.icache.demandMisses::cpu08.inst           80                       # number of demand (read+write) misses (Count)
system.cpu8.icache.demandMisses::total             80                       # number of demand (read+write) misses (Count)
system.cpu8.icache.overallMisses::cpu08.inst           80                       # number of overall misses (Count)
system.cpu8.icache.overallMisses::total            80                       # number of overall misses (Count)
system.cpu8.icache.demandMissLatency::cpu08.inst      8812750                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.icache.demandMissLatency::total      8812750                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.icache.overallMissLatency::cpu08.inst      8812750                       # number of overall miss ticks (Tick)
system.cpu8.icache.overallMissLatency::total      8812750                       # number of overall miss ticks (Tick)
system.cpu8.icache.demandAccesses::cpu08.inst       526075                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.demandAccesses::total       526075                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::cpu08.inst       526075                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::total       526075                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.demandMissRate::cpu08.inst     0.000152                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.demandMissRate::total     0.000152                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.overallMissRate::cpu08.inst     0.000152                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.overallMissRate::total     0.000152                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.demandAvgMissLatency::cpu08.inst 110159.375000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.icache.demandAvgMissLatency::total 110159.375000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.icache.overallAvgMissLatency::cpu08.inst 110159.375000                       # average overall miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMissLatency::total 110159.375000                       # average overall miss latency ((Tick/Count))
system.cpu8.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.demandMshrHits::cpu08.inst           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.icache.demandMshrHits::total           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.icache.overallMshrHits::cpu08.inst           13                       # number of overall MSHR hits (Count)
system.cpu8.icache.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
system.cpu8.icache.demandMshrMisses::cpu08.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.icache.overallMshrMisses::cpu08.inst           67                       # number of overall MSHR misses (Count)
system.cpu8.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu8.icache.demandMshrMissLatency::cpu08.inst      7822500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.icache.demandMshrMissLatency::total      7822500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.icache.overallMshrMissLatency::cpu08.inst      7822500                       # number of overall MSHR miss ticks (Tick)
system.cpu8.icache.overallMshrMissLatency::total      7822500                       # number of overall MSHR miss ticks (Tick)
system.cpu8.icache.demandMshrMissRate::cpu08.inst     0.000127                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.icache.demandMshrMissRate::total     0.000127                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.icache.overallMshrMissRate::cpu08.inst     0.000127                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.icache.overallMshrMissRate::total     0.000127                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.icache.demandAvgMshrMissLatency::cpu08.inst 116753.731343                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.demandAvgMshrMissLatency::total 116753.731343                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMshrMissLatency::cpu08.inst 116753.731343                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMshrMissLatency::total 116753.731343                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.replacements                     0                       # number of replacements (Count)
system.cpu8.icache.ReadReq.hits::cpu08.inst       525995                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.hits::total         525995                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.misses::cpu08.inst           80                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.misses::total           80                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.missLatency::cpu08.inst      8812750                       # number of ReadReq miss ticks (Tick)
system.cpu8.icache.ReadReq.missLatency::total      8812750                       # number of ReadReq miss ticks (Tick)
system.cpu8.icache.ReadReq.accesses::cpu08.inst       526075                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.accesses::total       526075                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.missRate::cpu08.inst     0.000152                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.missRate::total     0.000152                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.avgMissLatency::cpu08.inst 110159.375000                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.avgMissLatency::total 110159.375000                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.mshrHits::cpu08.inst           13                       # number of ReadReq MSHR hits (Count)
system.cpu8.icache.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
system.cpu8.icache.ReadReq.mshrMisses::cpu08.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu8.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu8.icache.ReadReq.mshrMissLatency::cpu08.inst      7822500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.icache.ReadReq.mshrMissLatency::total      7822500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.icache.ReadReq.mshrMissRate::cpu08.inst     0.000127                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.mshrMissRate::total     0.000127                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.avgMshrMissLatency::cpu08.inst 116753.731343                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.avgMshrMissLatency::total 116753.731343                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.icache.tags.tagsInUse           59.819983                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.icache.tags.totalRefs              526062                       # Total number of references to valid blocks. (Count)
system.cpu8.icache.tags.sampledRefs                67                       # Sample count of references to valid blocks. (Count)
system.cpu8.icache.tags.avgRefs           7851.671642                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.icache.tags.warmupTick          327553000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.icache.tags.occupancies::cpu08.inst    59.819983                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.icache.tags.avgOccs::cpu08.inst     0.116836                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.avgOccs::total       0.116836                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu8.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.icache.tags.tagAccesses           1052217                       # Number of tag accesses (Count)
system.cpu8.icache.tags.dataAccesses          1052217                       # Number of data accesses (Count)
system.cpu8.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                      172                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                    167393                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                 7235031                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts              17331198                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                 1824094                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                 625831                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                   63                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                      762                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                 7230581                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect          123                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts                 265                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                17327648                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount               17327554                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                 12701826                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                 17525541                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       0.331949                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.724761                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu8.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                   1638                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                   469                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                 12711                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples           1822448                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean            80.694705                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev          227.067413                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9               1296465     71.14%     71.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19                5924      0.33%     71.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29               73927      4.06%     75.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39               60179      3.30%     78.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49               31415      1.72%     80.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59               21696      1.19%     81.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69               21057      1.16%     82.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79               16534      0.91%     83.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89               11933      0.65%     84.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99               12892      0.71%     85.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109             12084      0.66%     85.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119              9376      0.51%     86.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129              9210      0.51%     86.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139              9491      0.52%     87.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149              8059      0.44%     87.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159              7007      0.38%     88.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169              4745      0.26%     88.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179              3183      0.17%     88.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189              2885      0.16%     88.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199              2793      0.15%     88.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209              2293      0.13%     89.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219              2108      0.12%     89.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229              2054      0.11%     89.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239              1798      0.10%     89.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249              1479      0.08%     89.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259              1474      0.08%     89.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269              1769      0.10%     89.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279              2414      0.13%     89.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289              3231      0.18%     89.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299              3237      0.18%     90.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows          179736      9.86%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            4707                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total             1822448                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                1823852                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                 625527                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                     1696                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                 526087                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                       25                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu8.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::mean  10916480250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::min_value  10916480250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::max_value  10916480250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON  13377343250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::CLK_GATED  10916480250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                   172                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                  487578                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles                9409017                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                  2641613                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles             39639314                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts              17331893                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents                67315                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents                720912                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents                147338                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents              39299944                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.renamedOperands           31567909                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                   58240766                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                16324311                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                  3187887                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps             31540277                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                   27503                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                  1976129                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                        69235436                       # The number of ROB reads (Count)
system.cpu8.rob.writes                       34660952                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                10010418                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                  17315659                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                        52192154                       # Number of cpu cycles simulated (Cycle)
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                       17942914                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                     187                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                      17964197                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                    76                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined               15303                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined            15638                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                 58                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples           52169192                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              0.344345                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             1.293649                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                 47674752     91.38%     91.38% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                   867915      1.66%     93.05% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                   708311      1.36%     94.41% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                   409114      0.78%     95.19% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                   240512      0.46%     95.65% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                  1079389      2.07%     97.72% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                   235836      0.45%     98.17% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                   948595      1.82%     99.99% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                     4768      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total             52169192                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                   2144      7.42%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                     0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                     0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                   0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%      7.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd            12086     41.83%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                   161      0.56%     49.81% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                   33      0.11%     49.92% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead             4295     14.87%     64.79% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite           10174     35.21%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass          155      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu     14627277     81.42%     81.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult           18      0.00%     81.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv          204      0.00%     81.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd       281288      1.57%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd       281250      1.57%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult       250000      1.39%     85.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     85.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     85.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead      1093821      6.09%     92.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite        31788      0.18%     92.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead       804632      4.48%     96.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite       593764      3.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total      17964197                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        0.344193                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                              28893                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.001608                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                82678098                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites               15270521                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses       15252000                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                  5448457                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                 2687886                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses         2687589                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                   15255429                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                     2737506                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numInsts                         17963933                       # Number of executed instructions (Count)
system.cpu9.numLoadInsts                      1898415                       # Number of load instructions executed (Count)
system.cpu9.numSquashedInsts                      264                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu9.numRefs                           2523942                       # Number of memory reference insts executed (Count)
system.cpu9.numBranches                       2447467                       # Number of branches executed (Count)
system.cpu9.numStoreInsts                      625527                       # Number of stores executed (Count)
system.cpu9.numRate                          0.344188                       # Inst execution rate ((Count/Cycle))
system.cpu9.timesIdled                             76                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                          22962                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.quiesceCycles                     1317147                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu9.committedInsts                   10367460                       # Number of Instructions Simulated (Count)
system.cpu9.committedOps                     17927731                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.cpi                              5.034228                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu9.totalCpi                         5.034228                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu9.ipc                              0.198640                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu9.totalIpc                         0.198640                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu9.intRegfileReads                  16926525                       # Number of integer regfile reads (Count)
system.cpu9.intRegfileWrites                  9233768                       # Number of integer regfile writes (Count)
system.cpu9.fpRegfileReads                    3187546                       # Number of floating regfile reads (Count)
system.cpu9.fpRegfileWrites                   2093825                       # Number of floating regfile writes (Count)
system.cpu9.ccRegfileReads                   12236107                       # number of cc regfile reads (Count)
system.cpu9.ccRegfileWrites                   7604021                       # number of cc regfile writes (Count)
system.cpu9.miscRegfileReads                  7669870                       # number of misc regfile reads (Count)
system.cpu9.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu9.MemDepUnit__0.insertedLoads       1875057                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores       625802                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads        31837                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores        31510                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups                2449137                       # Number of BP lookups (Count)
system.cpu9.branchPred.condPredicted          2448128                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condIncorrect              189                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.BTBLookups             1355633                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBHits                1355561                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.999947                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.RASUsed                    204                       # Number of times the RAS was used to get a target. (Count)
system.cpu9.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu9.branchPred.indirectLookups            339                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses             303                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu9.commit.commitSquashedInsts          13639                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts              147                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples     52167359                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     0.343658                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     1.348944                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0       48088436     92.18%     92.18% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1         869243      1.67%     93.85% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2         153087      0.29%     94.14% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3         471737      0.90%     95.05% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4         348987      0.67%     95.71% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5         955131      1.83%     97.54% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6          68468      0.13%     97.68% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7         943468      1.81%     99.48% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8         268802      0.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total     52167359                       # Number of insts commited each cycle (Count)
system.cpu9.commit.instsCommitted            10367460                       # Number of instructions committed (Count)
system.cpu9.commit.opsCommitted              17927731                       # Number of ops (including micro ops) committed (Count)
system.cpu9.commit.memRefs                    2498816                       # Number of memory references committed (Count)
system.cpu9.commit.loads                      1873454                       # Number of loads committed (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu9.commit.branches                   2445960                       # Number of branches committed (Count)
system.cpu9.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu9.commit.floating                   2687536                       # Number of committed floating point instructions. (Count)
system.cpu9.commit.integer                   15523678                       # Number of committed integer instructions. (Count)
system.cpu9.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu     14616149     81.53%     81.53% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult           18      0.00%     81.53% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv          198      0.00%     81.53% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd       281260      1.57%     83.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     83.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt            0      0.00%     83.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     83.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     83.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     83.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     83.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd            0      0.00%     83.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu            0      0.00%     83.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     83.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt            0      0.00%     83.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc            0      0.00%     83.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     83.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift            0      0.00%     83.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     83.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     83.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd       281250      1.57%     84.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult       250000      1.39%     86.06% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.06% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.06% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.06% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.06% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.06% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.06% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.06% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     86.06% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     86.06% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.06% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.06% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.06% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.06% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.06% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.06% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.06% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead      1092186      6.09%     92.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite        31604      0.18%     92.33% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead       781268      4.36%     96.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite       593758      3.31%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total     17927731                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples       268802                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.dcache.demandHits::cpu09.data      1909200                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.demandHits::total          1909200                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.overallHits::cpu09.data      1909200                       # number of overall hits (Count)
system.cpu9.dcache.overallHits::total         1909200                       # number of overall hits (Count)
system.cpu9.dcache.demandMisses::cpu09.data       590831                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.demandMisses::total         590831                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.overallMisses::cpu09.data       590831                       # number of overall misses (Count)
system.cpu9.dcache.overallMisses::total        590831                       # number of overall misses (Count)
system.cpu9.dcache.demandMissLatency::cpu09.data  46878960733                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.dcache.demandMissLatency::total  46878960733                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.dcache.overallMissLatency::cpu09.data  46878960733                       # number of overall miss ticks (Tick)
system.cpu9.dcache.overallMissLatency::total  46878960733                       # number of overall miss ticks (Tick)
system.cpu9.dcache.demandAccesses::cpu09.data      2500031                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.demandAccesses::total      2500031                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::cpu09.data      2500031                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::total      2500031                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.demandMissRate::cpu09.data     0.236329                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.demandMissRate::total     0.236329                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.overallMissRate::cpu09.data     0.236329                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.overallMissRate::total     0.236329                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.demandAvgMissLatency::cpu09.data 79344.111485                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.dcache.demandAvgMissLatency::total 79344.111485                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.dcache.overallAvgMissLatency::cpu09.data 79344.111485                       # average overall miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMissLatency::total 79344.111485                       # average overall miss latency ((Tick/Count))
system.cpu9.dcache.blockedCycles::no_mshrs      4801981                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCycles::no_targets         9813                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCauses::no_mshrs        35298                       # number of times access was blocked (Count)
system.cpu9.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu9.dcache.avgBlocked::no_mshrs    136.041164                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.avgBlocked::no_targets   363.444444                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.writebacks::writebacks        78045                       # number of writebacks (Count)
system.cpu9.dcache.writebacks::total            78045                       # number of writebacks (Count)
system.cpu9.dcache.demandMshrHits::cpu09.data       418596                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.dcache.demandMshrHits::total       418596                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.dcache.overallMshrHits::cpu09.data       418596                       # number of overall MSHR hits (Count)
system.cpu9.dcache.overallMshrHits::total       418596                       # number of overall MSHR hits (Count)
system.cpu9.dcache.demandMshrMisses::cpu09.data       172235                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.dcache.demandMshrMisses::total       172235                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.dcache.overallMshrMisses::cpu09.data       172235                       # number of overall MSHR misses (Count)
system.cpu9.dcache.overallMshrMisses::total       172235                       # number of overall MSHR misses (Count)
system.cpu9.dcache.demandMshrMissLatency::cpu09.data  28343835983                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.dcache.demandMshrMissLatency::total  28343835983                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.dcache.overallMshrMissLatency::cpu09.data  28343835983                       # number of overall MSHR miss ticks (Tick)
system.cpu9.dcache.overallMshrMissLatency::total  28343835983                       # number of overall MSHR miss ticks (Tick)
system.cpu9.dcache.demandMshrMissRate::cpu09.data     0.068893                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.dcache.demandMshrMissRate::total     0.068893                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.dcache.overallMshrMissRate::cpu09.data     0.068893                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.dcache.overallMshrMissRate::total     0.068893                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.dcache.demandAvgMshrMissLatency::cpu09.data 164564.902505                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.demandAvgMshrMissLatency::total 164564.902505                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMshrMissLatency::cpu09.data 164564.902505                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMshrMissLatency::total 164564.902505                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.replacements                171111                       # number of replacements (Count)
system.cpu9.dcache.LockedRMWReadReq.hits::cpu09.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu9.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu9.dcache.LockedRMWReadReq.misses::cpu09.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu9.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu9.dcache.LockedRMWReadReq.missLatency::cpu09.data      2436000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.missLatency::total      2436000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.accesses::cpu09.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWReadReq.missRate::cpu09.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.avgMissLatency::cpu09.data        58000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.avgMissLatency::total        58000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.mshrMisses::cpu09.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu9.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu9.dcache.LockedRMWReadReq.mshrMissLatency::cpu09.data      4925250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.mshrMissLatency::total      4925250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.mshrMissRate::cpu09.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu09.data 117267.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.avgMshrMissLatency::total 117267.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWWriteReq.hits::cpu09.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu9.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu9.dcache.LockedRMWWriteReq.accesses::cpu09.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.hits::cpu09.data      1358130                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.hits::total        1358130                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.misses::cpu09.data       516582                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.misses::total       516582                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.missLatency::cpu09.data  35285427500                       # number of ReadReq miss ticks (Tick)
system.cpu9.dcache.ReadReq.missLatency::total  35285427500                       # number of ReadReq miss ticks (Tick)
system.cpu9.dcache.ReadReq.accesses::cpu09.data      1874712                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.accesses::total      1874712                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.missRate::cpu09.data     0.275553                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.missRate::total     0.275553                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.avgMissLatency::cpu09.data 68305.569106                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.avgMissLatency::total 68305.569106                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.mshrHits::cpu09.data       418596                       # number of ReadReq MSHR hits (Count)
system.cpu9.dcache.ReadReq.mshrHits::total       418596                       # number of ReadReq MSHR hits (Count)
system.cpu9.dcache.ReadReq.mshrMisses::cpu09.data        97986                       # number of ReadReq MSHR misses (Count)
system.cpu9.dcache.ReadReq.mshrMisses::total        97986                       # number of ReadReq MSHR misses (Count)
system.cpu9.dcache.ReadReq.mshrMissLatency::cpu09.data  16787427250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.ReadReq.mshrMissLatency::total  16787427250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.ReadReq.mshrMissRate::cpu09.data     0.052267                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.mshrMissRate::total     0.052267                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.avgMshrMissLatency::cpu09.data 171324.753026                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.avgMshrMissLatency::total 171324.753026                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.hits::cpu09.data       551070                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.hits::total        551070                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.misses::cpu09.data        74249                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.misses::total        74249                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.missLatency::cpu09.data  11593533233                       # number of WriteReq miss ticks (Tick)
system.cpu9.dcache.WriteReq.missLatency::total  11593533233                       # number of WriteReq miss ticks (Tick)
system.cpu9.dcache.WriteReq.accesses::cpu09.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.missRate::cpu09.data     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.missRate::total     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.avgMissLatency::cpu09.data 156143.964673                       # average WriteReq miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.avgMissLatency::total 156143.964673                       # average WriteReq miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.mshrMisses::cpu09.data        74249                       # number of WriteReq MSHR misses (Count)
system.cpu9.dcache.WriteReq.mshrMisses::total        74249                       # number of WriteReq MSHR misses (Count)
system.cpu9.dcache.WriteReq.mshrMissLatency::cpu09.data  11556408733                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu9.dcache.WriteReq.mshrMissLatency::total  11556408733                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu9.dcache.WriteReq.mshrMissRate::cpu09.data     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.mshrMissRate::total     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.avgMshrMissLatency::cpu09.data 155643.964673                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.avgMshrMissLatency::total 155643.964673                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dcache.tags.tagsInUse         1004.496664                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dcache.tags.totalRefs             2081522                       # Total number of references to valid blocks. (Count)
system.cpu9.dcache.tags.sampledRefs            172273                       # Sample count of references to valid blocks. (Count)
system.cpu9.dcache.tags.avgRefs             12.082694                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dcache.tags.warmupTick          329377000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dcache.tags.occupancies::cpu09.data  1004.496664                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.dcache.tags.avgOccs::cpu09.data     0.980954                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.avgOccs::total       0.980954                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu9.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu9.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.dcache.tags.tagAccesses           5172507                       # Number of tag accesses (Count)
system.cpu9.dcache.tags.dataAccesses          5172507                       # Number of data accesses (Count)
system.cpu9.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.decode.idleCycles                  478347                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles             48747447                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                  2551098                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles               392128                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                   172                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved             1355317                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                   43                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts              17944558                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                  239                       # Number of squashed instructions handled by decode (Count)
system.cpu9.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.fetch.icacheStallCycles            637761                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu9.fetch.insts                      10378590                       # Number of instructions fetch has processed (Count)
system.cpu9.fetch.branches                    2449137                       # Number of branches that fetch encountered (Count)
system.cpu9.fetch.predictedBranches           1355801                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                     51531140                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                    428                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.cacheLines                   634578                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                   52                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples          52169192                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             0.344049                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            1.477142                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                48927652     93.79%     93.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                  331325      0.64%     94.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                   86625      0.17%     94.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                  191571      0.37%     94.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                  974830      1.87%     96.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                   29057      0.06%     96.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                   41365      0.08%     96.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::7                  117477      0.23%     97.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::8                 1469290      2.82%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total            52169192                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.branchRate                 0.046925                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetch.rate                       0.198853                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.icache.demandHits::cpu09.inst       634498                       # number of demand (read+write) hits (Count)
system.cpu9.icache.demandHits::total           634498                       # number of demand (read+write) hits (Count)
system.cpu9.icache.overallHits::cpu09.inst       634498                       # number of overall hits (Count)
system.cpu9.icache.overallHits::total          634498                       # number of overall hits (Count)
system.cpu9.icache.demandMisses::cpu09.inst           80                       # number of demand (read+write) misses (Count)
system.cpu9.icache.demandMisses::total             80                       # number of demand (read+write) misses (Count)
system.cpu9.icache.overallMisses::cpu09.inst           80                       # number of overall misses (Count)
system.cpu9.icache.overallMisses::total            80                       # number of overall misses (Count)
system.cpu9.icache.demandMissLatency::cpu09.inst      9599250                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.icache.demandMissLatency::total      9599250                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.icache.overallMissLatency::cpu09.inst      9599250                       # number of overall miss ticks (Tick)
system.cpu9.icache.overallMissLatency::total      9599250                       # number of overall miss ticks (Tick)
system.cpu9.icache.demandAccesses::cpu09.inst       634578                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.demandAccesses::total       634578                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::cpu09.inst       634578                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::total       634578                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.demandMissRate::cpu09.inst     0.000126                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.demandMissRate::total     0.000126                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.overallMissRate::cpu09.inst     0.000126                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.overallMissRate::total     0.000126                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.demandAvgMissLatency::cpu09.inst 119990.625000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.icache.demandAvgMissLatency::total 119990.625000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.icache.overallAvgMissLatency::cpu09.inst 119990.625000                       # average overall miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMissLatency::total 119990.625000                       # average overall miss latency ((Tick/Count))
system.cpu9.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.demandMshrHits::cpu09.inst           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.icache.demandMshrHits::total           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.icache.overallMshrHits::cpu09.inst           13                       # number of overall MSHR hits (Count)
system.cpu9.icache.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
system.cpu9.icache.demandMshrMisses::cpu09.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.icache.overallMshrMisses::cpu09.inst           67                       # number of overall MSHR misses (Count)
system.cpu9.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu9.icache.demandMshrMissLatency::cpu09.inst      8191500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.icache.demandMshrMissLatency::total      8191500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.icache.overallMshrMissLatency::cpu09.inst      8191500                       # number of overall MSHR miss ticks (Tick)
system.cpu9.icache.overallMshrMissLatency::total      8191500                       # number of overall MSHR miss ticks (Tick)
system.cpu9.icache.demandMshrMissRate::cpu09.inst     0.000106                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.icache.demandMshrMissRate::total     0.000106                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.icache.overallMshrMissRate::cpu09.inst     0.000106                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.icache.overallMshrMissRate::total     0.000106                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.icache.demandAvgMshrMissLatency::cpu09.inst 122261.194030                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.demandAvgMshrMissLatency::total 122261.194030                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMshrMissLatency::cpu09.inst 122261.194030                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMshrMissLatency::total 122261.194030                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.replacements                     0                       # number of replacements (Count)
system.cpu9.icache.ReadReq.hits::cpu09.inst       634498                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.hits::total         634498                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.misses::cpu09.inst           80                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.misses::total           80                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.missLatency::cpu09.inst      9599250                       # number of ReadReq miss ticks (Tick)
system.cpu9.icache.ReadReq.missLatency::total      9599250                       # number of ReadReq miss ticks (Tick)
system.cpu9.icache.ReadReq.accesses::cpu09.inst       634578                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.accesses::total       634578                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.missRate::cpu09.inst     0.000126                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.missRate::total     0.000126                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.avgMissLatency::cpu09.inst 119990.625000                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.avgMissLatency::total 119990.625000                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.mshrHits::cpu09.inst           13                       # number of ReadReq MSHR hits (Count)
system.cpu9.icache.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
system.cpu9.icache.ReadReq.mshrMisses::cpu09.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu9.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu9.icache.ReadReq.mshrMissLatency::cpu09.inst      8191500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.icache.ReadReq.mshrMissLatency::total      8191500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.icache.ReadReq.mshrMissRate::cpu09.inst     0.000106                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.mshrMissRate::total     0.000106                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.avgMshrMissLatency::cpu09.inst 122261.194030                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.avgMshrMissLatency::total 122261.194030                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.icache.tags.tagsInUse           59.990958                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.icache.tags.totalRefs              634565                       # Total number of references to valid blocks. (Count)
system.cpu9.icache.tags.sampledRefs                67                       # Sample count of references to valid blocks. (Count)
system.cpu9.icache.tags.avgRefs           9471.119403                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.icache.tags.warmupTick          329358000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.icache.tags.occupancies::cpu09.inst    59.990958                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.icache.tags.avgOccs::cpu09.inst     0.117170                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.avgOccs::total       0.117170                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu9.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu9.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.icache.tags.tagAccesses           1269223                       # Number of tag accesses (Count)
system.cpu9.icache.tags.dataAccesses          1269223                       # Number of data accesses (Count)
system.cpu9.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                      172                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                    241613                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                 7713124                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts              17943101                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                 1875057                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                 625802                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                   63                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                      900                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                 7707903                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect          123                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts                 265                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                17939683                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount               17939589                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                 13150578                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                 18081414                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       0.343722                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.727298                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu9.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                   1595                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                   440                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                 12793                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples           1873454                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean            80.357924                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev          230.452938                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9               1342014     71.63%     71.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19                5748      0.31%     71.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29               74666      3.99%     75.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39               62743      3.35%     79.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49               31479      1.68%     80.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59               21618      1.15%     82.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69               20621      1.10%     83.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79               16016      0.85%     84.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89               11756      0.63%     84.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99               12957      0.69%     85.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109             12167      0.65%     86.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119              9368      0.50%     86.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129              9509      0.51%     87.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139              9560      0.51%     87.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149              7943      0.42%     87.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159              7119      0.38%     88.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169              5338      0.28%     88.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179              3351      0.18%     88.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189              2880      0.15%     88.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199              2820      0.15%     89.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209              2500      0.13%     89.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219              2017      0.11%     89.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229              1920      0.10%     89.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239              1809      0.10%     89.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249              1459      0.08%     89.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259              1368      0.07%     89.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269              1706      0.09%     89.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279              2584      0.14%     89.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289              3162      0.17%     90.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299              3320      0.18%     90.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows          181936      9.71%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value            6166                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total             1873454                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                1874812                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                 625527                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                     1695                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                 634590                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                       25                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu9.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::mean  10916498250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::min_value  10916498250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::max_value  10916498250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON  13377325250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::CLK_GATED  10916498250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                   172                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                  597956                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles                9882251                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                  2804772                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles             38883762                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts              17943815                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents                70845                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents                865254                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.LQFullEvents                183396                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents              38513935                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.renamedOperands           32791866                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                   60382561                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                16885247                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                  3187720                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps             32764421                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                   27316                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                  1962652                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                        69839641                       # The number of ROB reads (Count)
system.cpu9.rob.writes                       35884761                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                10367460                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                  17927731                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_writebacks::samples   1252595.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu00.inst::samples      1290.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu00.data::samples    275691.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu01.inst::samples        60.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu01.data::samples     86082.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu02.inst::samples        62.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu02.data::samples     86070.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu03.inst::samples        60.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu03.data::samples     85982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu04.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu04.data::samples     86020.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu05.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu05.data::samples     85972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu06.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu06.data::samples     86020.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu07.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu07.data::samples     86066.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu08.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu08.data::samples     86030.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu09.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu09.data::samples     86028.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu10.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu10.data::samples     85936.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu11.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu11.data::samples     86032.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu12.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu12.data::samples     85964.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu13.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu13.data::samples     86030.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu14.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu14.data::samples     86058.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu15.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu15.data::samples     85992.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu16.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu16.data::samples     86022.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu17.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu17.data::samples     85992.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu18.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu18.data::samples     86022.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu19.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu19.data::samples     85934.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu20.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu20.data::samples     86058.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu21.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu21.data::samples     86022.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu22.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu22.data::samples     86030.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu23.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu23.data::samples     86026.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu24.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu24.data::samples     85992.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu25.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu25.data::samples     86022.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu26.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu26.data::samples     85970.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu27.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu27.data::samples     86058.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu28.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu28.data::samples     85974.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu29.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu29.data::samples     86022.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu30.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu30.data::samples     86022.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu31.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu31.data::samples     85988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.022006661000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds        76182                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds        76182                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            3047349                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState           1188051                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                    1472340                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                    626311                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                  2944680                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                 1252622                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                   197                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                   27                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                     19.61                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     36.24                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                    12268                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                    12346                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5              2944680                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5             1252622                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                  39755                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                  40624                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                  43821                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                  45480                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                  50782                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                  52853                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                  27917                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                  29705                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                  34061                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                  35931                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                 38357                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                 40215                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                 41659                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                 43645                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                 43866                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                 46156                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                 46237                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                 48179                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                 48479                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                 51113                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                 52848                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                 55826                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                 58114                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                 61334                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                 64506                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                 68485                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                 71393                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                 74953                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                 77719                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                 80980                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                 82847                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                 85510                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                 85975                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                 87006                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                 86062                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                 85462                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                 82673                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                 80563                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                 77216                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                 73786                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                 67874                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                 62992                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                 57457                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                 52361                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                 46422                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                 41735                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                 37075                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                 32764                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                 28209                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                 24833                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                 21724                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                 18968                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                 16192                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                 14090                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                 11981                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                 10344                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                  8923                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                  7704                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                  6629                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                  5728                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                  4853                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                  4368                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                 10618                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                  8546                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                  1285                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                  1591                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                  2173                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                  2829                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                  4059                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                  5539                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                  6548                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                  6492                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                  5749                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                  5442                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                  5870                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                  6276                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                  6699                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                  7298                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                  7835                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                  8382                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                  9012                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                 10134                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                  8526                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                  7355                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                  7333                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                  7361                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                  7558                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                  7729                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                  9917                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                 12067                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                 15406                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                 18228                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                 22879                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                 27136                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                 35011                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                 42376                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                 52095                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                 60786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                 68288                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                 74568                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                 78527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                 81689                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                 82769                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                100198                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                 90260                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                 64195                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                 52256                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                 37628                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                 25972                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                 18127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                 12500                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                 12863                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                  7764                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples        76182                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     38.650560                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean    30.443087                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev   665.251399                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-4095        76178     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::4096-8191            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::180224-184319            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total        76182                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples        76182                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     16.441863                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    16.321629                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     2.539893                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16           72589     95.28%     95.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17             355      0.47%     95.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18             428      0.56%     96.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19             270      0.35%     96.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20             266      0.35%     97.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21             172      0.23%     97.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22             202      0.27%     97.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::23             109      0.14%     97.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24             157      0.21%     97.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::25             114      0.15%     98.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::26             121      0.16%     98.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::27              94      0.12%     98.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::28             135      0.18%     98.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::29              58      0.08%     98.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::30             128      0.17%     98.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::31              49      0.06%     98.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::32             264      0.35%     99.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::33              67      0.09%     99.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::34             142      0.19%     99.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::35              54      0.07%     99.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::36             122      0.16%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::37              52      0.07%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::38              65      0.09%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::39              29      0.04%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::40              50      0.07%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::41              14      0.02%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::42              19      0.02%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::43              14      0.02%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::44              15      0.02%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::45               5      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::46               4      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::47               2      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::48              11      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::49               2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::50               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::51               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::54               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::63               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total        76182                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                   6304                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys               94229760                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            40083904                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             3878753791.06133747                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             1649962756.99459171                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  24293649750                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     11575.84                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu00.inst        41280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu00.data      8822112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu01.inst         1920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu01.data      2754624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu02.inst         1984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu02.data      2754240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu03.inst         1920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu03.data      2751424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu04.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu04.data      2752640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu05.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu05.data      2751104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu06.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu06.data      2752640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu07.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu07.data      2754112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu08.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu08.data      2752960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu09.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu09.data      2752896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu10.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu10.data      2749952                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu11.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu11.data      2753024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu12.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu12.data      2750848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu13.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu13.data      2752960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu14.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu14.data      2753856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu15.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu15.data      2751744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu16.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu16.data      2752704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu17.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu17.data      2751744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu18.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu18.data      2752704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu19.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu19.data      2749888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu20.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu20.data      2753856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu21.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu21.data      2752704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu22.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu22.data      2752960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu23.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu23.data      2752832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu24.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu24.data      2751744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu25.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu25.data      2752704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu26.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu26.data      2751040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu27.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu27.data      2753856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu28.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu28.data      2751168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu29.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu29.data      2752704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu30.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu30.data      2752704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu31.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu31.data      2751616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     40082368                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu00.inst 1699197.328901315341                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu00.data 363142178.916381776333                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu01.inst 79032.433902386751                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu01.data 113387832.919754281640                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu02.inst 81666.848365799655                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu02.data 113372026.432973802090                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu03.inst 79032.433902386751                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu03.data 113256112.196583628654                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu04.inst 39516.216951193375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu04.data 113306166.071388483047                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu05.inst 39516.216951193375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu05.data 113242940.124266564846                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu06.inst 39516.216951193375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu06.data 113306166.071388483047                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu07.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu07.data 113366757.604046970606                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu08.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu08.data 113319338.143705546856                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu09.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu09.data 113316703.729242131114                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu10.inst 42150.631414606272                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu10.data 113195520.663925141096                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu11.inst 42150.631414606272                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu11.data 113321972.558168962598                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu12.inst 39516.216951193375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu12.data 113232402.466412916780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu13.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu13.data 113319338.143705546856                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu14.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu14.data 113356219.946193322539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu15.inst 42150.631414606272                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu15.data 113269284.268900692463                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu16.inst 39516.216951193375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu16.data 113308800.485851898789                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu17.inst 42150.631414606272                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu17.data 113269284.268900692463                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu18.inst 39516.216951193375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu18.data 113308800.485851898789                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu19.inst 39516.216951193375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu19.data 113192886.249461725354                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu20.inst 39516.216951193375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu20.data 113356219.946193322539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu21.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu21.data 113308800.485851898789                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu22.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu22.data 113319338.143705546856                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu23.inst 42150.631414606272                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu23.data 113314069.314778715372                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu24.inst 42150.631414606272                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu24.data 113269284.268900692463                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu25.inst 39516.216951193375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu25.data 113308800.485851898789                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu26.inst 39516.216951193375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu26.data 113240305.709803164005                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu27.inst 39516.216951193375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu27.data 113356219.946193322539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu28.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu28.data 113245574.538729980588                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu29.inst 39516.216951193375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu29.data 113308800.485851898789                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu30.inst 39516.216951193375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu30.data 113308800.485851898789                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu31.inst 39516.216951193375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu31.data 113264015.439973875880                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 1649899531.047469854355                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu00.inst         1394                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu00.data       275744                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu01.inst           66                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu01.data        86084                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu02.inst           68                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu02.data        86072                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu03.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu03.data        85984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu04.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu04.data        86022                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu05.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu05.data        85974                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu06.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu06.data        86022                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu07.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu07.data        86068                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu08.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu08.data        86032                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu09.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu09.data        86030                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu10.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu10.data        85938                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu11.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu11.data        86034                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu12.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu12.data        85964                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu13.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu13.data        86030                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu14.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu14.data        86058                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu15.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu15.data        85992                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu16.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu16.data        86022                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu17.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu17.data        85992                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu18.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu18.data        86022                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu19.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu19.data        85934                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu20.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu20.data        86058                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu21.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu21.data        86022                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu22.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu22.data        86030                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu23.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu23.data        86026                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu24.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu24.data        85992                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu25.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu25.data        86022                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu26.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu26.data        85970                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu27.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu27.data        86060                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu28.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu28.data        85974                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu29.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu29.data        86022                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu30.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu30.data        86022                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu31.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu31.data        85988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks      1252622                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu00.inst     50531754                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu00.data  18520574110                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu01.inst      2991000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu01.data  10838429328                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu02.inst      4114000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu02.data  10993931584                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu03.inst      4287002                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu03.data  10997994548                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu04.inst      2188002                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu04.data  11023978828                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu05.inst      2840000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu05.data  10741465320                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu06.inst      2164000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu06.data  10707245596                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu07.inst      2325002                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu07.data  10902663072                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu08.inst      2299502                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu08.data  11041313066                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu09.inst      2329002                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu09.data  11019340300                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu10.inst      2298002                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu10.data  10706277084                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu11.inst      1888002                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu11.data  10735583818                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu12.inst      1775502                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu12.data  10824660314                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu13.inst      1974002                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu13.data  11031223583                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu14.inst      1859002                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu14.data  10958920776                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu15.inst      2257500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu15.data  10968777320                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu16.inst      1870002                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu16.data  10846712044                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu17.inst      1983000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu17.data  10711899056                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu18.inst      1758502                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu18.data  10880546035                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu19.inst      2386002                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu19.data  11069141534                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu20.inst      1797502                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu20.data  10960942806                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu21.inst      1988500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu21.data  10729846810                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu22.inst      2539002                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu22.data  10734414082                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu23.inst      2177500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu23.data  10875348316                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu24.inst      1778000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu24.data  11043011332                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu25.inst      1691000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu25.data  10950509800                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu26.inst      1774000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu26.data  10914545556                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu27.inst      1637500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu27.data  10905540832                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu28.inst      1852000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu28.data  10904732046                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu29.inst      1828000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu29.data  10987333576                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu30.inst      1722000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu30.data  10981766032                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu31.inst      1591000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu31.data  11029861580                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 905942642887                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu00.inst     36249.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu00.data     67165.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu01.inst     45318.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu01.data    125905.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu02.inst     60500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu02.data    127729.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu03.inst     66984.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu03.data    127907.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu04.inst     72933.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu04.data    128153.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu05.inst     94666.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu05.data    124938.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu06.inst     72133.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu06.data    124471.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu07.inst     68382.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu07.data    126674.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu08.inst     67632.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu08.data    128339.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu09.inst     68500.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu09.data    128087.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu10.inst     71812.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu10.data    124581.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu11.inst     59000.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu11.data    124783.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu12.inst     59183.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu12.data    125920.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu13.inst     58058.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu13.data    128225.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu14.inst     54676.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu14.data    127343.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu15.inst     70546.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu15.data    127555.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu16.inst     62333.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu16.data    126092.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu17.inst     61968.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu17.data    124568.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu18.inst     58616.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu18.data    126485.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu19.inst     79533.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu19.data    128809.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu20.inst     59916.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu20.data    127366.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu21.inst     58485.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu21.data    124733.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu22.inst     74676.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu22.data    124775.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu23.inst     68046.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu23.data    126419.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu24.inst     55562.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu24.data    128419.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu25.inst     56366.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu25.data    127298.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu26.inst     59133.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu26.data    126957.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu27.inst     54583.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu27.data    126720.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu28.inst     54470.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu28.data    126837.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu29.inst     60933.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu29.data    127727.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu30.inst     57400.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu30.data    127662.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu31.inst     53033.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu31.data    128272.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks    723237.05                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu00.inst        44608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu00.data      8823808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu01.inst         2112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu01.data      2754688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu02.inst         2176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu02.data      2754304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu03.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu03.data      2751488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu04.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu04.data      2752704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu05.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu05.data      2751168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu06.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu06.data      2752704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu07.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu07.data      2754176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu08.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu08.data      2753024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu09.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu09.data      2752960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu10.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu10.data      2750016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu11.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu11.data      2753088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu12.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu12.data      2750848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu13.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu13.data      2752960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu14.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu14.data      2753856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu15.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu15.data      2751744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu16.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu16.data      2752704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu17.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu17.data      2751744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu18.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu18.data      2752704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu19.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu19.data      2749888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu20.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu20.data      2753856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu21.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu21.data      2752704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu22.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu22.data      2752960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu23.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu23.data      2752832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu24.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu24.data      2751744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu25.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu25.data      2752704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu26.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu26.data      2751040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu27.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu27.data      2753920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu28.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu28.data      2751168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu29.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu29.data      2752704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu30.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu30.data      2752704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu31.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu31.data      2751616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total      94229760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu00.inst        44608                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu01.inst         2112                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu02.inst         2176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu03.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu04.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu05.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu06.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu07.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu08.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu09.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu10.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu11.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu12.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu13.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu14.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu15.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu16.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu17.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu18.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu19.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu20.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu21.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu22.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu23.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu24.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu25.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu26.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu27.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu28.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu29.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu30.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu31.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        79232                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     40049344                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     40049344                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu00.inst          697                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu00.data       137872                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu01.inst           33                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu01.data        43042                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu02.inst           34                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu02.data        43036                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu03.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu03.data        42992                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu04.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu04.data        43011                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu05.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu05.data        42987                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu06.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu06.data        43011                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu07.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu07.data        43034                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu08.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu08.data        43016                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu09.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu09.data        43015                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu10.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu10.data        42969                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu11.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu11.data        43017                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu12.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu12.data        42982                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu13.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu13.data        43015                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu14.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu14.data        43029                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu15.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu15.data        42996                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu16.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu16.data        43011                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu17.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu17.data        42996                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu18.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu18.data        43011                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu19.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu19.data        42967                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu20.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu20.data        43029                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu21.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu21.data        43011                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu22.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu22.data        43015                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu23.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu23.data        43013                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu24.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu24.data        42996                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu25.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu25.data        43011                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu26.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu26.data        42985                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu27.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu27.data        43030                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu28.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu28.data        42987                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu29.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu29.data        43011                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu30.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu30.data        43011                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu31.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu31.data        42994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total        1472340                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks       625771                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total        625771                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu00.inst      1836187                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu00.data    363211991                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu01.inst        86936                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu01.data    113390467                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu02.inst        89570                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu02.data    113374661                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu03.inst        84301                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu03.data    113258747                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu04.inst        39516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu04.data    113308800                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu05.inst        39516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu05.data    113245575                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu06.inst        39516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu06.data    113308800                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu07.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu07.data    113369392                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu08.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu08.data    113321973                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu09.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu09.data    113319338                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu10.inst        42151                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu10.data    113198155                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu11.inst        42151                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu11.data    113324607                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu12.inst        39516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu12.data    113232402                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu13.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu13.data    113319338                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu14.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu14.data    113356220                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu15.inst        42151                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu15.data    113269284                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu16.inst        39516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu16.data    113308800                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu17.inst        42151                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu17.data    113269284                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu18.inst        39516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu18.data    113308800                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu19.inst        39516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu19.data    113192886                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu20.inst        39516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu20.data    113356220                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu21.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu21.data    113308800                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu22.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu22.data    113319338                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu23.inst        42151                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu23.data    113314069                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu24.inst        42151                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu24.data    113269284                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu25.inst        39516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu25.data    113308800                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu26.inst        39516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu26.data    113240306                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu27.inst        39516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu27.data    113358854                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu28.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu28.data    113245575                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu29.inst        39516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu29.data    113308800                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu30.inst        39516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu30.data    113308800                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu31.inst        39516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu31.data    113264015                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total       3878753791                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu00.inst      1836187                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu01.inst        86936                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu02.inst        89570                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu03.inst        84301                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu04.inst        39516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu05.inst        39516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu06.inst        39516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu07.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu08.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu09.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu10.inst        42151                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu11.inst        42151                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu12.inst        39516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu13.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu14.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu15.inst        42151                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu16.inst        39516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu17.inst        42151                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu18.inst        39516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu19.inst        39516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu20.inst        39516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu21.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu22.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu23.inst        42151                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu24.inst        42151                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu25.inst        39516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu26.inst        39516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu27.inst        39516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu28.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu29.inst        39516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu30.inst        39516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu31.inst        39516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total      3261405                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks   1648540173                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total      1648540173                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks   1648540173                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu00.inst      1836187                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu00.data    363211991                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu01.inst        86936                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu01.data    113390467                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu02.inst        89570                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu02.data    113374661                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu03.inst        84301                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu03.data    113258747                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu04.inst        39516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu04.data    113308800                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu05.inst        39516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu05.data    113245575                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu06.inst        39516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu06.data    113308800                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu07.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu07.data    113369392                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu08.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu08.data    113321973                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu09.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu09.data    113319338                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu10.inst        42151                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu10.data    113198155                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu11.inst        42151                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu11.data    113324607                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu12.inst        39516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu12.data    113232402                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu13.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu13.data    113319338                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu14.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu14.data    113356220                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu15.inst        42151                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu15.data    113269284                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu16.inst        39516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu16.data    113308800                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu17.inst        42151                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu17.data    113269284                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu18.inst        39516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu18.data    113308800                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu19.inst        39516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu19.data    113192886                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu20.inst        39516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu20.data    113356220                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu21.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu21.data    113308800                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu22.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu22.data    113319338                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu23.inst        42151                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu23.data    113314069                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu24.inst        42151                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu24.data    113269284                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu25.inst        39516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu25.data    113308800                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu26.inst        39516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu26.data    113240306                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu27.inst        39516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu27.data    113358854                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu28.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu28.data    113245575                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu29.inst        39516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu29.data    113308800                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu30.inst        39516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu30.data    113308800                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu31.inst        39516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu31.data    113264015                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      5527293964                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts             2944483                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts            1252574                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0       184600                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1       183852                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2       183935                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3       183962                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4       184638                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5       184040                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6       184750                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7       184551                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8       184140                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9       183614                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10       183825                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11       183720                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12       183828                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13       183602                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14       183820                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15       183606                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0        78258                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1        78136                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2        78260                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3        78160                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4        78672                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5        78215                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6        78882                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7        78701                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8        78422                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9        78118                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10        78250                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11        78080                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12        78228                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13        78006                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14        78138                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15        78048                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat           297767364868                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat           5888966000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat      356657024868                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat              101127.21                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat         121127.21                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits            1454901                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits            788011                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           49.41                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          62.91                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples      1954143                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean    68.728710                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    66.553497                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev    19.791871                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-63        69849      3.57%      3.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::64-127      1717661     87.90%     91.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-191       165319      8.46%     99.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::192-255          981      0.05%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-319          232      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::320-383           38      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-447           26      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::448-511           13      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-575           24      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total      1954143                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead             94223456                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten          40082368                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW            3878.494301                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW            1649.899531                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                  34.55                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead              24.24                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite             10.31                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              53.44                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE   9264786013                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   1375220000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  13653817487                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples   1251046.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu00.inst::samples      1255.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu00.data::samples    274952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu01.inst::samples        52.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu01.data::samples     86110.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu02.inst::samples        54.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu02.data::samples     86102.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu03.inst::samples        52.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu03.data::samples     86062.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu04.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu04.data::samples     86060.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu05.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu05.data::samples     86024.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu06.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu06.data::samples     86096.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu07.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu07.data::samples     85972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu08.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu08.data::samples     86060.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu09.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu09.data::samples     86012.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu10.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu10.data::samples     86058.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu11.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu11.data::samples     86058.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu12.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu12.data::samples     86060.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu13.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu13.data::samples     86096.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu14.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu14.data::samples     85972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu15.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu15.data::samples     86058.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu16.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu16.data::samples     85990.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu17.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu17.data::samples     86058.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu18.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu18.data::samples     86094.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu19.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu19.data::samples     86060.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu20.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu20.data::samples     86058.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu21.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu21.data::samples     86026.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu22.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu22.data::samples     86060.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu23.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu23.data::samples     85970.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu24.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu24.data::samples     86058.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu25.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu25.data::samples     86044.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu26.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu26.data::samples     86058.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu27.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu27.data::samples     86058.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu28.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu28.data::samples     86026.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu29.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu29.data::samples     86058.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu30.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu30.data::samples     85970.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu31.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu31.data::samples     86094.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.022010541000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds        76068                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds        76068                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            3050711                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState           1187260                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                    1472431                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                    625535                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                  2944862                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                 1251070                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                   175                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                   24                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                     19.63                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     39.68                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                    11977                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                    21319                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5              2944862                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5             1251070                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                  39672                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                  40625                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                  44614                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                  46302                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                  51904                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                  53946                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                  28952                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                  30896                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                  35041                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                  36911                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                 39215                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                 41097                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                 42753                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                 44792                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                 44833                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                 47215                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                 47626                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                 49788                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                 50157                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                 52579                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                 54287                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                 57289                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                 59298                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                 62689                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                 65459                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                 68682                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                 71317                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                 74431                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                 76420                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                 79066                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                 80703                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                 82990                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                 83065                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                 84103                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                 83683                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                 83110                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                 79500                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                 77280                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                 74106                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                 70792                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                 65507                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                 61241                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                 56369                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                 51613                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                 46147                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                 42082                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                 37815                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                 33954                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                 29250                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                 25742                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                 22660                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                 19819                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                 17004                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                 14803                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                 12667                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                 11181                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                  9641                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                  8287                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                  7042                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                  6051                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                  5131                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                  4519                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                 10509                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                  8465                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                  1396                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                  1713                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                  2265                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                  2893                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                  4226                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                  5831                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                  6992                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                  6829                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                  6103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                  5794                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                  6289                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                  6738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                  7403                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                  7909                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                  8540                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                  9229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                  9913                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                 11155                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                  9242                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                  8144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                  8058                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                  7997                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                  8267                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                  8522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                 11016                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                 12859                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                 16381                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                 18647                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                 24200                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                 27458                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                 37917                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                 43049                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                 55201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                 60957                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                 69126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                 73565                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                 78239                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                 80730                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                 81766                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                104404                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                 81359                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                 60000                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                 49954                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                 33090                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                 23740                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                 15494                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                 11014                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                 12508                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                  6909                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples        76068                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     38.711193                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev   672.479344                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-4095        76062     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::4096-8191            5      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::184320-188415            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total        76068                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples        76068                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     16.446167                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    16.327148                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     2.517559                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16-17        72680     95.55%     95.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18-19          772      1.01%     96.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20-21          494      0.65%     97.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22-23          328      0.43%     97.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24-25          261      0.34%     97.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::26-27          243      0.32%     98.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::28-29          186      0.24%     98.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::30-31          175      0.23%     98.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::32-33          344      0.45%     99.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::34-35          195      0.26%     99.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::36-37          152      0.20%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::38-39          111      0.15%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::40-41           66      0.09%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::42-43           24      0.03%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::44-45           22      0.03%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::46-47            6      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::48-49            6      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::50-51            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::52-53            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::70-71            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total        76068                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                   5600                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys               94235584                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            40034240                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             3878993522.77750778                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             1647918451.37098336                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  24293024000                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     11579.32                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu00.inst        40160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu00.data      8798464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu01.inst         1664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu01.data      2755520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu02.inst         1728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu02.data      2755264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu03.inst         1664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu03.data      2753984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu04.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu04.data      2753920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu05.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu05.data      2752768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu06.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu06.data      2755072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu07.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu07.data      2751104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu08.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu08.data      2753920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu09.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu09.data      2752384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu10.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu10.data      2753856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu11.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu11.data      2753856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu12.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu12.data      2753920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu13.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu13.data      2755072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu14.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu14.data      2751104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu15.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu15.data      2753856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu16.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu16.data      2751680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu17.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu17.data      2753856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu18.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu18.data      2755008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu19.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu19.data      2753920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu20.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu20.data      2753856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu21.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu21.data      2752832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu22.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu22.data      2753920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu23.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu23.data      2751040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu24.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu24.data      2753856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu25.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu25.data      2753408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu26.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu26.data      2753856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu27.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu27.data      2753856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu28.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu28.data      2752832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu29.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu29.data      2753856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu30.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu30.data      2751040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu31.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu31.data      2755008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     40032864                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu00.inst 1653095.075791589683                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu00.data 362168762.772150695324                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu01.inst 68494.776048735192                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu01.data 113424714.722242057323                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu02.inst 71129.190512148081                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu02.data 113414177.064388409257                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu03.inst 68494.776048735192                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu03.data 113361488.775120154023                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu04.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu04.data 113358854.360656738281                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu05.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu05.data 113311434.900315299630                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu06.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu06.data 113406273.820998176932                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu07.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu07.data 113242940.124266564846                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu08.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu08.data 113358854.360656738281                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu09.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu09.data 113295628.413534834981                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu10.inst 39516.216951193375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu10.data 113356219.946193322539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu11.inst 39516.216951193375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu11.data 113356219.946193322539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu12.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu12.data 113358854.360656738281                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu13.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu13.data 113406273.820998176932                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu14.inst 39516.216951193375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu14.data 113242940.124266564846                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu15.inst 39516.216951193375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu15.data 113356219.946193322539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu16.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu16.data 113266649.854437291622                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu17.inst 39516.216951193375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu17.data 113356219.946193322539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu18.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu18.data 113403639.406534761190                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu19.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu19.data 113358854.360656738281                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu20.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu20.data 113356219.946193322539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu21.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu21.data 113314069.314778715372                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu22.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu22.data 113358854.360656738281                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu23.inst 39516.216951193375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu23.data 113240305.709803164005                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu24.inst 39516.216951193375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu24.data 113356219.946193322539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu25.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu25.data 113337779.044949427247                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu26.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu26.data 113356219.946193322539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu27.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu27.data 113356219.946193322539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu28.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu28.data 113314069.314778715372                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu29.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu29.data 113356219.946193322539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu30.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu30.data 113240305.709803164005                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu31.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu31.data 113403639.406534761190                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 1647861811.460020065308                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu00.inst         1354                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu00.data       274994                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu01.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu01.data        86110                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu02.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu02.data        86102                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu03.inst           62                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu03.data        86062                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu04.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu04.data        86060                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu05.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu05.data        86024                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu06.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu06.data        86096                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu07.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu07.data        85972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu08.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu08.data        86060                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu09.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu09.data        86012                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu10.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu10.data        86058                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu11.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu11.data        86058                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu12.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu12.data        86060                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu13.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu13.data        86096                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu14.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu14.data        85972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu15.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu15.data        86058                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu16.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu16.data        85990                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu17.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu17.data        86058                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu18.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu18.data        86094                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu19.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu19.data        86060                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu20.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu20.data        86058                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu21.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu21.data        86026                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu22.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu22.data        86060                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu23.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu23.data        85970                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu24.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu24.data        86058                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu25.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu25.data        86044                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu26.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu26.data        86058                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu27.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu27.data        86058                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu28.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu28.data        86026                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu29.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu29.data        86058                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu30.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu30.data        85970                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu31.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu31.data        86094                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks      1251070                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu00.inst     48327500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu00.data  18556812368                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu01.inst      2492504                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu01.data  10860507866                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu02.inst      3326506                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu02.data  10998531862                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu03.inst      3033502                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu03.data  10918963126                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu04.inst      2116000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu04.data  10972498386                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu05.inst      2120500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu05.data  10752970122                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu06.inst      2110500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu06.data  10683716373                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu07.inst      2806000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu07.data  10849488346                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu08.inst      2290000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu08.data  10934153868                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu09.inst      2386500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu09.data  10908573104                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu10.inst      2246998                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu10.data  10760165909                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu11.inst      2178000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu11.data  10771202380                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu12.inst      2097500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu12.data  10805774836                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu13.inst      2703500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu13.data  10973045851                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu14.inst      2192000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu14.data  10921788554                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu15.inst      2288000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu15.data  10974164126                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu16.inst      2207498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu16.data  10792404590                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu17.inst      1776000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu17.data  10664063112                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu18.inst      2165500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu18.data  10833309350                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu19.inst      1970000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu19.data  10916828076                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu20.inst      2137000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu20.data  10879104108                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu21.inst      1886498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu21.data  10738289108                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu22.inst      2812498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu22.data  10630318617                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu23.inst      1792498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu23.data  10786575875                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu24.inst      1812500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu24.data  10972900104                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu25.inst      1612000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu25.data  10946132600                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu26.inst      1734000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu26.data  10892793137                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu27.inst      1784000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu27.data  10896687862                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu28.inst      2049500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu28.data  10827107321                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu29.inst      1837500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu29.data  10953891110                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu30.inst      1682000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu30.data  10922295833                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu31.inst      1455000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu31.data  11000536618                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 986722918351                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu00.inst     35692.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu00.data     67480.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu01.inst     38945.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu01.data    126123.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu02.inst     51976.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu02.data    127738.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu03.inst     48927.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu03.data    126873.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu04.inst     75571.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu04.data    127498.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu05.inst     75732.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu05.data    124999.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu06.inst     75375.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu06.data    124090.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu07.inst     82529.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu07.data    126197.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu08.inst     67352.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu08.data    127052.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu09.inst     70191.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu09.data    126826.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu10.inst     74899.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu10.data    125033.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu11.inst     72600.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu11.data    125162.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu12.inst     74910.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu12.data    125560.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu13.inst     79514.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu13.data    127451.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu14.inst     68500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu14.data    127038.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu15.inst     76266.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu15.data    127520.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu16.inst     78839.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu16.data    125507.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu17.inst     59200.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu17.data    123917.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu18.inst     77339.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu18.data    125831.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu19.inst     70357.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu19.data    126851.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu20.inst     76321.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu20.data    126415.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu21.inst     55485.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu21.data    124826.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu22.inst     82720.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu22.data    123522.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu23.inst     59749.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu23.data    125469.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu24.inst     60416.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu24.data    127505.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu25.inst     57571.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu25.data    127215.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu26.inst     61928.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu26.data    126575.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu27.inst     63714.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu27.data    126620.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu28.inst     60279.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu28.data    125858.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu29.inst     65625.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu29.data    127284.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu30.inst     60071.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu30.data    127047.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu31.inst     51964.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu31.data    127773.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks    788703.20                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu00.inst        43328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu00.data      8799808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu01.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu01.data      2755520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu02.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu02.data      2755264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu03.inst         1984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu03.data      2753984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu04.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu04.data      2753920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu05.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu05.data      2752768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu06.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu06.data      2755072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu07.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu07.data      2751104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu08.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu08.data      2753920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu09.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu09.data      2752384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu10.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu10.data      2753856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu11.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu11.data      2753856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu12.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu12.data      2753920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu13.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu13.data      2755072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu14.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu14.data      2751104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu15.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu15.data      2753856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu16.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu16.data      2751680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu17.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu17.data      2753856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu18.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu18.data      2755008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu19.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu19.data      2753920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu20.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu20.data      2753856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu21.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu21.data      2752832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu22.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu22.data      2753920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu23.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu23.data      2751040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu24.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu24.data      2753856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu25.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu25.data      2753408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu26.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu26.data      2753856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu27.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu27.data      2753856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu28.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu28.data      2752832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu29.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu29.data      2753856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu30.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu30.data      2751040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu31.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu31.data      2755008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total      94235584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu00.inst        43328                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu01.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu02.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu03.inst         1984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu04.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu05.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu06.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu07.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu08.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu09.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu10.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu11.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu12.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu13.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu14.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu15.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu16.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu17.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu18.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu19.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu20.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu21.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu22.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu23.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu24.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu25.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu26.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu27.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu28.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu29.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu30.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu31.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        76352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     40000448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     40000448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu00.inst          677                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu00.data       137497                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu01.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu01.data        43055                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu02.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu02.data        43051                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu03.inst           31                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu03.data        43031                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu04.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu04.data        43030                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu05.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu05.data        43012                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu06.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu06.data        43048                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu07.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu07.data        42986                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu08.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu08.data        43030                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu09.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu09.data        43006                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu10.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu10.data        43029                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu11.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu11.data        43029                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu12.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu12.data        43030                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu13.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu13.data        43048                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu14.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu14.data        42986                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu15.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu15.data        43029                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu16.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu16.data        42995                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu17.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu17.data        43029                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu18.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu18.data        43047                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu19.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu19.data        43030                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu20.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu20.data        43029                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu21.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu21.data        43013                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu22.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu22.data        43030                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu23.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu23.data        42985                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu24.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu24.data        43029                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu25.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu25.data        43022                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu26.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu26.data        43029                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu27.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu27.data        43029                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu28.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu28.data        43013                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu29.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu29.data        43029                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu30.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu30.data        42985                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu31.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu31.data        43047                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total        1472431                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks       625007                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total        625007                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu00.inst      1783499                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu00.data    362224085                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu01.inst        84301                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu01.data    113424715                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu02.inst        84301                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu02.data    113414177                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu03.inst        81667                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu03.data    113361489                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu04.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu04.data    113358854                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu05.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu05.data    113311435                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu06.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu06.data    113406274                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu07.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu07.data    113242940                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu08.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu08.data    113358854                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu09.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu09.data    113295628                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu10.inst        39516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu10.data    113356220                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu11.inst        39516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu11.data    113356220                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu12.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu12.data    113358854                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu13.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu13.data    113406274                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu14.inst        42151                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu14.data    113242940                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu15.inst        39516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu15.data    113356220                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu16.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu16.data    113266650                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu17.inst        39516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu17.data    113356220                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu18.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu18.data    113403639                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu19.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu19.data    113358854                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu20.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu20.data    113356220                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu21.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu21.data    113314069                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu22.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu22.data    113358854                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu23.inst        39516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu23.data    113240306                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu24.inst        39516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu24.data    113356220                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu25.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu25.data    113337779                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu26.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu26.data    113356220                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu27.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu27.data    113356220                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu28.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu28.data    113314069                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu29.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu29.data    113356220                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu30.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu30.data    113240306                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu31.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu31.data    113403639                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total       3878993523                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu00.inst      1783499                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu01.inst        84301                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu02.inst        84301                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu03.inst        81667                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu04.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu05.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu06.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu07.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu08.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu09.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu10.inst        39516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu11.inst        39516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu12.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu13.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu14.inst        42151                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu15.inst        39516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu16.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu17.inst        39516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu18.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu19.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu20.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu21.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu22.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu23.inst        39516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu24.inst        39516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu25.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu26.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu27.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu28.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu29.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu30.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu31.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total      3142856                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks   1646527481                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total      1646527481                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks   1646527481                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu00.inst      1783499                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu00.data    362224085                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu01.inst        84301                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu01.data    113424715                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu02.inst        84301                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu02.data    113414177                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu03.inst        81667                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu03.data    113361489                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu04.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu04.data    113358854                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu05.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu05.data    113311435                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu06.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu06.data    113406274                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu07.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu07.data    113242940                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu08.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu08.data    113358854                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu09.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu09.data    113295628                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu10.inst        39516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu10.data    113356220                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu11.inst        39516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu11.data    113356220                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu12.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu12.data    113358854                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu13.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu13.data    113406274                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu14.inst        42151                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu14.data    113242940                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu15.inst        39516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu15.data    113356220                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu16.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu16.data    113266650                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu17.inst        39516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu17.data    113356220                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu18.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu18.data    113403639                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu19.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu19.data    113358854                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu20.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu20.data    113356220                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu21.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu21.data    113314069                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu22.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu22.data    113358854                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu23.inst        39516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu23.data    113240306                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu24.inst        39516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu24.data    113356220                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu25.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu25.data    113337779                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu26.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu26.data    113356220                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu27.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu27.data    113356220                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu28.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu28.data    113314069                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu29.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu29.data    113356220                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu30.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu30.data    113240306                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu31.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu31.data    113403639                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      5525521003                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts             2944687                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts            1251027                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0       184281                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1       183679                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2       183826                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3       183761                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4       184361                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5       184038                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6       186775                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7       184564                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8       183938                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9       183547                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10       183688                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11       183662                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12       183720                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13       183592                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14       183683                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15       183572                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0        78102                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1        78090                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2        78132                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3        78116                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4        78488                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5        78218                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6        78620                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7        78689                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8        78226                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9        78058                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10        78092                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11        78088                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12        78050                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13        77994                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14        78040                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15        78024                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat           296517284000                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat           5889374000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat      355411024000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat              100695.69                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat         120695.69                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits            1455453                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits            782853                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           49.43                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          62.58                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples      1957407                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean    68.592181                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    66.399528                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev    19.889820                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-63        74756      3.82%      3.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::64-127      1719476     87.84%     91.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-191       161832      8.27%     99.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::192-255          951      0.05%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-319          211      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::320-383           42      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-447           40      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::448-511           21      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-575           78      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total      1957407                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead             94229984                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten          40032864                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW            3878.763012                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW            1647.861811                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                  34.54                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead              24.24                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite             10.30                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              53.35                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE   9251927272                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   1375220000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  13666676228                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_writebacks::samples   1253089.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu00.inst::samples      1216.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu00.data::samples    276259.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu01.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu01.data::samples     86092.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu02.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu02.data::samples     86038.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu03.inst::samples        60.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu03.data::samples     86124.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu04.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu04.data::samples     86060.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu05.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu05.data::samples     86128.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu06.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu06.data::samples     86094.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu07.inst::samples        38.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu07.data::samples     86066.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu08.inst::samples        38.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu08.data::samples     86096.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu09.inst::samples        38.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu09.data::samples     86064.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu10.inst::samples        36.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu10.data::samples     86125.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu11.inst::samples        36.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu11.data::samples     86048.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu12.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu12.data::samples     86086.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu13.inst::samples        38.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu13.data::samples     86034.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu14.inst::samples        36.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu14.data::samples     86086.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu15.inst::samples        36.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu15.data::samples     86093.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu16.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu16.data::samples     86049.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu17.inst::samples        36.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu17.data::samples     86100.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu18.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu18.data::samples     85986.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu19.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu19.data::samples     86058.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu20.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu20.data::samples     85998.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu21.inst::samples        38.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu21.data::samples     86060.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu22.inst::samples        38.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu22.data::samples     86062.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu23.inst::samples        36.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu23.data::samples     86062.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu24.inst::samples        36.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu24.data::samples     86094.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu25.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu25.data::samples     86020.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu26.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu26.data::samples     86056.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu27.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu27.data::samples     85966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu28.inst::samples        38.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu28.data::samples     86058.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu29.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu29.data::samples     86014.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu30.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu30.data::samples     86090.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu31.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu31.data::samples     86054.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.022003153000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds        76145                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds        76145                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState            3055182                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState           1189393                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                    1473562                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                    626582                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                  2947124                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                 1253164                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                   506                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                   75                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                     19.39                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                     38.77                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                    10311                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                    16564                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5              2947124                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5             1253164                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                  40465                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                  41480                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                  44992                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                  46733                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                  52478                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                  54641                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                  29852                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                  31945                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                  36216                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                  38182                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                 40495                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                 42436                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                 44211                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                 46244                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                 46440                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                 48778                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                 49021                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                 51396                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                 51968                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                 54439                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                 56405                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                 59412                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                 61779                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                 64845                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                 67532                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                 70907                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                 73761                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                 77145                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                 79138                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                 81828                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                 83399                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                 85430                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::32                 84767                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::33                 85374                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::34                 84077                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::35                 82693                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::36                 79088                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::37                 76568                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::38                 72632                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::39                 68929                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::40                 63170                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::41                 58378                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::42                 53228                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::43                 48894                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::44                 43355                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::45                 38728                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::46                 34440                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::47                 30712                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::48                 26289                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::49                 23318                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::50                 20312                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::51                 17786                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::52                 15118                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::53                 13269                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::54                 11238                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::55                  9605                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::56                  8261                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::57                  7091                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::58                  5972                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::59                  5113                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::60                  4291                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::61                  3797                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::62                  8923                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::63                  7209                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                  1462                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                  1777                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                  2411                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                  3051                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                  4338                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                  5953                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                  7296                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                  7191                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                  6420                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                  6174                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                  6694                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                  7146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                  7741                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                  8354                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                  9064                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                  9593                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                 10323                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                 11722                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                  9640                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                  8476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                  8394                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                  8511                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                  8648                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                  8929                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                 10687                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                 13130                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                 16246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                 18933                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                 23173                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                 27497                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                 33893                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                 42221                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                 50443                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                 60525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                 66820                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                 73141                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                 77092                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                 80083                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                 80833                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                 93715                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                 92406                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                 64154                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                 50979                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                 37809                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                 24293                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                 16648                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                 10675                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                 11803                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                  6567                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.rdPerTurnAround::samples        76145                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::mean     38.697196                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::stdev   671.190984                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::0-4095        76141     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::4096-8191            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::184320-188415            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::total        76145                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.wrPerTurnAround::samples        76145                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::mean     16.456209                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::gmean    16.336730                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::stdev     2.509653                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::16           72191     94.81%     94.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::17             403      0.53%     95.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::18             510      0.67%     96.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::19             315      0.41%     96.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::20             309      0.41%     96.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::21             219      0.29%     97.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::22             209      0.27%     97.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::23             152      0.20%     97.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::24             179      0.24%     97.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::25              88      0.12%     97.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::26             160      0.21%     98.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::27              78      0.10%     98.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::28             164      0.22%     98.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::29              63      0.08%     98.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::30             158      0.21%     98.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::31              46      0.06%     98.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::32             272      0.36%     99.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::33              70      0.09%     99.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::34             155      0.20%     99.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::35              44      0.06%     99.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::36             119      0.16%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::37              30      0.04%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::38              67      0.09%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::39              21      0.03%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::40              51      0.07%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::41               9      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::42              21      0.03%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::43               6      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::44              20      0.03%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::45               4      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::46               6      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::48               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::49               2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::50               2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::52               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::total        76145                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.bytesReadWrQ                  16192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys               94307968                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys            40101248                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             3881973045.53562784                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             1650676683.31417656                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                  24293820000                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                     11567.69                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::cpu00.inst        38912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu00.data      8840288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu01.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu01.data      2754944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu02.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu02.data      2753216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu03.inst         1920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu03.data      2755968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu04.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu04.data      2753920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu05.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu05.data      2756096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu06.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu06.data      2755008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu07.inst         1216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu07.data      2754112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu08.inst         1216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu08.data      2755072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu09.inst         1216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu09.data      2754048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu10.inst         1152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu10.data      2756000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu11.inst         1152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu11.data      2753536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu12.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu12.data      2754752                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu13.inst         1216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu13.data      2753088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu14.inst         1152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu14.data      2754752                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu15.inst         1152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu15.data      2754976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu16.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu16.data      2753568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu17.inst         1152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu17.data      2755200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu18.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu18.data      2751552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu19.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu19.data      2753856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu20.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu20.data      2751936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu21.inst         1216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu21.data      2753920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu22.inst         1216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu22.data      2753984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu23.inst         1152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu23.data      2753984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu24.inst         1152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu24.data      2755008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu25.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu25.data      2752640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu26.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu26.data      2753792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu27.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu27.data      2750912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu28.inst         1216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu28.data      2753856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu29.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu29.data      2752448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu30.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu30.data      2754880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu31.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu31.data      2753728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorWriteBytes::writebacks     40097856                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls2.requestorReadRate::cpu00.inst 1601723.993755038362                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu00.data 363890352.623991072178                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu01.inst 84301.262829212545                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu01.data 113401004.992071345448                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu02.inst 84301.262829212545                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu02.data 113329875.801559194922                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu03.inst 79032.433902386751                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu03.data 113443155.623485952616                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu04.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu04.data 113358854.360656738281                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu05.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu05.data 113448424.452412769198                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu06.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu06.data 113403639.406534761190                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu07.inst 50053.874804844949                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu07.data 113366757.604046970606                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu08.inst 50053.874804844949                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu08.data 113406273.820998176932                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu09.inst 50053.874804844949                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu09.data 113364123.189583569765                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu10.inst 47419.460341432052                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu10.data 113444472.830717653036                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu11.inst 47419.460341432052                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu11.data 113343047.873876258731                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu12.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu12.data 113393101.748681098223                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu13.inst 50053.874804844949                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu13.data 113324606.972632363439                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu14.inst 47419.460341432052                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu14.data 113393101.748681098223                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu15.inst 47419.460341432052                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu15.data 113402322.199303045869                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu16.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu16.data 113344365.081107974052                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu17.inst 47419.460341432052                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu17.data 113411542.649924993515                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu18.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu18.data 113261381.025510460138                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu19.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu19.data 113356219.946193322539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu20.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu20.data 113277187.512290939689                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu21.inst 50053.874804844949                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu21.data 113358854.360656738281                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu22.inst 50053.874804844949                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu22.data 113361488.775120154023                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu23.inst 47419.460341432052                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu23.data 113361488.775120154023                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu24.inst 47419.460341432052                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu24.data 113403639.406534761190                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu25.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu25.data 113306166.071388483047                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu26.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu26.data 113353585.531729906797                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu27.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu27.data 113235036.880876332521                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu28.inst 50053.874804844949                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu28.data 113356219.946193322539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu29.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu29.data 113298262.827998235822                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu30.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu30.data 113398370.577607929707                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu31.inst 44785.045878019162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu31.data 113350951.117266505957                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorWriteRate::writebacks 1650537059.347615718842                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::cpu00.inst         1362                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu00.data       276312                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu01.inst           66                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu01.data        86092                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu02.inst           66                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu02.data        86038                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu03.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu03.data        86124                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu04.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu04.data        86060                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu05.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu05.data        86128                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu06.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu06.data        86094                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu07.inst           38                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu07.data        86066                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu08.inst           38                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu08.data        86096                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu09.inst           38                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu09.data        86064                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu10.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu10.data        86132                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu11.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu11.data        86052                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu12.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu12.data        86094                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu13.inst           38                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu13.data        86050                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu14.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu14.data        86096                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu15.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu15.data        86096                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu16.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu16.data        86062                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu17.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu17.data        86138                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu18.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu18.data        86008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu19.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu19.data        86092                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu20.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu20.data        86028                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu21.inst           38                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu21.data        86098                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu22.inst           38                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu22.data        86098                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu23.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu23.data        86100                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu24.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu24.data        86096                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu25.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu25.data        86020                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu26.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu26.data        86056                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu27.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu27.data        85966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu28.inst           38                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu28.data        86058                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu29.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu29.data        86014                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu30.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu30.data        86090                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu31.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu31.data        86054                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::writebacks      1253164                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::cpu00.inst     49777748                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu00.data  18283341482                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu01.inst      3740500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu01.data  10622602964                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu02.inst      4984000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu02.data  10778238964                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu03.inst      5333000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu03.data  10794102208                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu04.inst      3732000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu04.data  10874743996                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu05.inst      4362500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu05.data  10646184242                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu06.inst      4113000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu06.data  10577667738                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu07.inst      4136000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu07.data  10714475216                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu08.inst      4346000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu08.data  10772811454                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu09.inst      4724500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu09.data  10744875442                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu10.inst      4314500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu10.data  10525587248                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu11.inst      3892000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu11.data  10588615484                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu12.inst      3839000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu12.data  10552633212                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu13.inst      4598000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu13.data  10810149710                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu14.inst      3529000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu14.data  10803528948                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu15.inst      4125500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu15.data  10782606992                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu16.inst      4104500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu16.data  10605116740                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu17.inst      2975000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu17.data  10612071988                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu18.inst      3872000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu18.data  10615818206                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu19.inst      2898500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu19.data  10774210956                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu20.inst      1899500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu20.data  10760270250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu21.inst      2713500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu21.data  10696709486                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu22.inst      2862500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu22.data  10591696490                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu23.inst      2513500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu23.data  10652700982                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu24.inst      2291000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu24.data  10808711442                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu25.inst      2318500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu25.data  10803464696                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu26.inst      2828500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu26.data  10823874246                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu27.inst      2941500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu27.data  10666294242                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu28.inst      3662500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu28.data  10605940210                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu29.inst      3141500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu29.data  10797218968                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu30.inst      3337000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu30.data  10738205196                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu31.inst      2249500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu31.data  10797939492                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorWriteTotalLat::writebacks 965994940328                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::cpu00.inst     36547.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu00.data     66169.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu01.inst     56674.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu01.data    123386.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu02.inst     75515.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu02.data    125273.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu03.inst     83328.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu03.data    125332.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu04.inst    109764.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu04.data    126362.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu05.inst    128308.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu05.data    123608.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu06.inst    120970.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu06.data    122861.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu07.inst    108842.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu07.data    124491.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu08.inst    114368.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu08.data    125125.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu09.inst    124328.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu09.data    124847.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu10.inst    119847.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu10.data    122202.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu11.inst    108111.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu11.data    123049.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu12.inst    112911.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu12.data    122571.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu13.inst    121000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu13.data    125626.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu14.inst     98027.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu14.data    125482.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu15.inst    114597.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu15.data    125239.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu16.inst    120720.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu16.data    123226.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu17.inst     82638.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu17.data    123198.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu18.inst    113882.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu18.data    123428.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu19.inst     85250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu19.data    125147.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu20.inst     55867.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu20.data    125078.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu21.inst     71407.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu21.data    124238.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu22.inst     75328.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu22.data    123019.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu23.inst     69819.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu23.data    123724.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu24.inst     63638.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu24.data    125542.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu25.inst     68191.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu25.data    125592.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu26.inst     83191.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu26.data    125777.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu27.inst     86514.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu27.data    124075.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu28.inst     96381.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu28.data    123241.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu29.inst     92397.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu29.data    125528.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu30.inst     98147.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu30.data    124732.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu31.inst     66161.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu31.data    125478.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::writebacks    770844.79                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::cpu00.inst        43584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu00.data      8841984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu01.inst         2112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu01.data      2754944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu02.inst         2112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu02.data      2753216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu03.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu03.data      2755968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu04.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu04.data      2753920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu05.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu05.data      2756096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu06.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu06.data      2755008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu07.inst         1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu07.data      2754112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu08.inst         1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu08.data      2755072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu09.inst         1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu09.data      2754048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu10.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu10.data      2756224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu11.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu11.data      2753664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu12.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu12.data      2755008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu13.inst         1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu13.data      2753600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu14.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu14.data      2755072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu15.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu15.data      2755072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu16.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu16.data      2753984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu17.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu17.data      2756416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu18.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu18.data      2752256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu19.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu19.data      2754944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu20.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu20.data      2752896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu21.inst         1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu21.data      2755136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu22.inst         1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu22.data      2755136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu23.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu23.data      2755200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu24.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu24.data      2755072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu25.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu25.data      2752640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu26.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu26.data      2753792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu27.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu27.data      2750912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu28.inst         1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu28.data      2753856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu29.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu29.data      2752448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu30.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu30.data      2754880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu31.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu31.data      2753728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total      94307968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu00.inst        43584                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu01.inst         2112                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu02.inst         2112                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu03.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu04.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu05.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu06.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu07.inst         1216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu08.inst         1216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu09.inst         1216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu10.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu11.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu12.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu13.inst         1216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu14.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu15.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu16.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu17.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu18.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu19.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu20.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu21.inst         1216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu22.inst         1216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu23.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu24.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu25.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu26.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu27.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu28.inst         1216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu29.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu30.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu31.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::total        81664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::writebacks     40067200                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total     40067200                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::cpu00.inst          681                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu00.data       138156                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu01.inst           33                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu01.data        43046                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu02.inst           33                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu02.data        43019                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu03.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu03.data        43062                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu04.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu04.data        43030                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu05.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu05.data        43064                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu06.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu06.data        43047                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu07.inst           19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu07.data        43033                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu08.inst           19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu08.data        43048                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu09.inst           19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu09.data        43032                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu10.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu10.data        43066                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu11.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu11.data        43026                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu12.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu12.data        43047                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu13.inst           19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu13.data        43025                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu14.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu14.data        43048                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu15.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu15.data        43048                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu16.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu16.data        43031                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu17.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu17.data        43069                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu18.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu18.data        43004                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu19.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu19.data        43046                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu20.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu20.data        43014                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu21.inst           19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu21.data        43049                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu22.inst           19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu22.data        43049                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu23.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu23.data        43050                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu24.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu24.data        43048                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu25.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu25.data        43010                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu26.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu26.data        43028                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu27.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu27.data        42983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu28.inst           19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu28.data        43029                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu29.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu29.data        43007                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu30.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu30.data        43045                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu31.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu31.data        43027                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total        1473562                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::writebacks       626050                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total        626050                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::cpu00.inst      1794036                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu00.data    363960165                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu01.inst        86936                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu01.data    113401005                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu02.inst        86936                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu02.data    113329876                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu03.inst        84301                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu03.data    113443156                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu04.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu04.data    113358854                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu05.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu05.data    113448424                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu06.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu06.data    113403639                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu07.inst        50054                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu07.data    113366758                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu08.inst        50054                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu08.data    113406274                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu09.inst        50054                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu09.data    113364123                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu10.inst        47419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu10.data    113453693                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu11.inst        47419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu11.data    113348317                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu12.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu12.data    113403639                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu13.inst        50054                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu13.data    113345682                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu14.inst        47419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu14.data    113406274                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu15.inst        47419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu15.data    113406274                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu16.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu16.data    113361489                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu17.inst        47419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu17.data    113461597                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu18.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu18.data    113290360                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu19.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu19.data    113401005                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu20.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu20.data    113316704                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu21.inst        50054                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu21.data    113408908                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu22.inst        50054                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu22.data    113408908                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu23.inst        47419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu23.data    113411543                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu24.inst        47419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu24.data    113406274                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu25.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu25.data    113306166                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu26.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu26.data    113353586                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu27.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu27.data    113235037                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu28.inst        50054                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu28.data    113356220                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu29.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu29.data    113298263                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu30.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu30.data    113398371                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu31.inst        44785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu31.data    113350951                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total       3881973046                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu00.inst      1794036                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu01.inst        86936                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu02.inst        86936                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu03.inst        84301                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu04.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu05.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu06.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu07.inst        50054                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu08.inst        50054                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu09.inst        50054                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu10.inst        47419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu11.inst        47419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu12.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu13.inst        50054                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu14.inst        47419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu15.inst        47419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu16.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu17.inst        47419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu18.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu19.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu20.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu21.inst        50054                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu22.inst        50054                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu23.inst        47419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu24.inst        47419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu25.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu26.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu27.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu28.inst        50054                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu29.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu30.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu31.inst        44785                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::total      3361513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::writebacks   1649275175                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total      1649275175                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::writebacks   1649275175                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu00.inst      1794036                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu00.data    363960165                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu01.inst        86936                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu01.data    113401005                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu02.inst        86936                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu02.data    113329876                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu03.inst        84301                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu03.data    113443156                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu04.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu04.data    113358854                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu05.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu05.data    113448424                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu06.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu06.data    113403639                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu07.inst        50054                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu07.data    113366758                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu08.inst        50054                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu08.data    113406274                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu09.inst        50054                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu09.data    113364123                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu10.inst        47419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu10.data    113453693                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu11.inst        47419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu11.data    113348317                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu12.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu12.data    113403639                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu13.inst        50054                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu13.data    113345682                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu14.inst        47419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu14.data    113406274                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu15.inst        47419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu15.data    113406274                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu16.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu16.data    113361489                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu17.inst        47419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu17.data    113461597                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu18.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu18.data    113290360                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu19.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu19.data    113401005                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu20.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu20.data    113316704                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu21.inst        50054                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu21.data    113408908                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu22.inst        50054                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu22.data    113408908                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu23.inst        47419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu23.data    113411543                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu24.inst        47419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu24.data    113406274                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu25.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu25.data    113306166                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu26.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu26.data    113353586                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu27.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu27.data    113235037                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu28.inst        50054                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu28.data    113356220                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu29.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu29.data    113298263                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu30.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu30.data    113398371                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu31.inst        44785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu31.data    113350951                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total      5531248220                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts             2946618                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts            1253058                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0       184335                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1       183925                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2       184852                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3       185091                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4       184506                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5       184270                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6       184691                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7       184682                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8       183924                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9       183806                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10       183640                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11       183906                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12       183632                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13       183731                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14       183735                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15       183892                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0        78142                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1        78328                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2        78104                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3        78350                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4        78522                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5        78456                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6        78765                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7        78856                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8        78224                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9        78346                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10        78110                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11        78306                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12        78024                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13        78164                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14        78039                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15        78322                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat           291450205138                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat           5893236000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat      350382565138                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               98910.07                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat         118910.07                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits            1457845                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits            786807                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           49.48                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate          62.79                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples      1955023                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean    68.740642                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean    66.568717                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev    20.011673                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-63        68115      3.48%      3.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::64-127      1720581     88.01%     91.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-191       164917      8.44%     99.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::192-255          941      0.05%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-319          235      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::320-383           53      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-447           33      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::448-511           24      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-575          124      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total      1955023                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead             94291776                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten          40097856                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW            3881.306539                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW            1650.537059                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                  34.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead              24.26                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite             10.32                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              53.45                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE   9212042008                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF   1375220000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT  13706561492                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_writebacks::samples   1252309.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu00.inst::samples      1246.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu00.data::samples    276393.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu01.inst::samples        58.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu01.data::samples     86068.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu02.inst::samples        58.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu02.data::samples     86172.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu03.inst::samples        54.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu03.data::samples     86182.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu04.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu04.data::samples     86062.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu05.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu05.data::samples     86094.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu06.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu06.data::samples     86008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu07.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu07.data::samples     86104.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu08.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu08.data::samples     86046.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu09.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu09.data::samples     86138.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu10.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu10.data::samples     86090.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu11.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu11.data::samples     86061.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu12.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu12.data::samples     86092.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu13.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu13.data::samples     86057.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu14.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu14.data::samples     86094.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu15.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu15.data::samples     86034.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu16.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu16.data::samples     86115.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu17.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu17.data::samples     86013.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu18.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu18.data::samples     86081.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu19.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu19.data::samples     86065.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu20.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu20.data::samples     86039.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu21.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu21.data::samples     86065.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu22.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu22.data::samples     86029.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu23.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu23.data::samples     86061.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu24.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu24.data::samples     86001.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu25.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu25.data::samples     86060.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu26.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu26.data::samples     86060.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu27.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu27.data::samples     86026.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu28.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu28.data::samples     86102.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu29.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu29.data::samples     86062.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu30.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu30.data::samples     86060.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu31.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu31.data::samples     85972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.022003673000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds        76092                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds        76092                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState            3056455                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState           1188041                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                    1473624                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                    626177                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                  2947248                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                 1252354                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                   572                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                   45                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                     19.39                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                     36.88                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                     8949                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                    15533                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5              2947248                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5             1252354                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                  40460                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                  41501                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                  45137                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                  46984                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                  52815                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                  54824                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                  29880                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                  31780                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                  36029                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                  37751                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                 39813                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                 41650                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                 42961                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                 44824                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                 45114                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                 47362                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                 47461                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                 49598                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                 50019                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                 52743                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                 54295                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                 56878                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                 58983                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                 62169                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                 65093                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                 68751                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                 71699                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                 75221                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                 77221                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                 80268                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                 82462                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                 85136                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::32                 84573                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::33                 85560                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::34                 85035                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::35                 84405                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::36                 81036                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::37                 79001                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::38                 75584                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::39                 71926                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::40                 66501                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::41                 62058                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::42                 57123                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::43                 52158                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::44                 46096                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::45                 41470                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::46                 36829                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::47                 32569                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::48                 27869                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::49                 24271                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::50                 20978                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::51                 18100                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::52                 15410                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::53                 13232                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::54                 11206                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::55                  9622                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::56                  8030                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::57                  6779                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::58                  5655                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::59                  4849                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::60                  4017                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::61                  3519                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::62                  7966                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::63                  6367                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                  1449                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                  1742                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                  2314                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                  3027                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                  4306                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                  6044                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                  7259                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                  7091                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                  6191                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                  6051                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                  6555                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                  7091                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                  7709                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                  8352                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                  9075                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                  9707                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                 10304                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                 11631                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                  9919                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                  8657                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                  8532                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                  8392                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                  8585                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                  8723                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                 11101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                 13019                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                 16656                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                 19076                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                 24192                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                 27838                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                 37424                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                 43793                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                 55410                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                 61677                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                 69333                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                 73767                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                 77636                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                 80142                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                 81163                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                101914                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                 82286                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                 59637                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                 49348                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                 33008                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                 23033                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                 14858                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                 10183                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                 10909                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                  6185                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.rdPerTurnAround::samples        76092                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::mean     38.725043                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::stdev   665.584875                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::0-4095        76090    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::4096-8191            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::180224-184319            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::total        76092                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.wrPerTurnAround::samples        76092                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::mean     16.457551                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::gmean    16.335706                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::stdev     2.549480                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::16-17        72595     95.40%     95.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::18-19          817      1.07%     96.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::20-21          511      0.67%     97.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::22-23          338      0.44%     97.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::24-25          266      0.35%     97.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::26-27          219      0.29%     98.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::28-29          218      0.29%     98.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::30-31          192      0.25%     98.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::32-33          353      0.46%     99.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::34-35          199      0.26%     99.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::36-37          148      0.19%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::38-39           96      0.13%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::40-41           56      0.07%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::42-43           42      0.06%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::44-45           25      0.03%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::46-47           13      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::48-49            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::50-51            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::64-65            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::72-73            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::total        76092                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.bytesReadWrQ                  18304                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys               94311936                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys            40075328                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             3882136379.23235941                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             1649609745.45649433                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                  24293673500                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                     11569.51                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::cpu00.inst        39872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu00.data      8844576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu01.inst         1856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu01.data      2754176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu02.inst         1856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu02.data      2757504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu03.inst         1728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu03.data      2757824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu04.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu04.data      2753984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu05.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu05.data      2755008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu06.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu06.data      2752256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu07.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu07.data      2755328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu08.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu08.data      2753472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu09.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu09.data      2756416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu10.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu10.data      2754880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu11.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu11.data      2753952                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu12.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu12.data      2754944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu13.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu13.data      2753824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu14.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu14.data      2755008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu15.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu15.data      2753088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu16.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu16.data      2755680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu17.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu17.data      2752416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu18.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu18.data      2754592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu19.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu19.data      2754080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu20.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu20.data      2753248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu21.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu21.data      2754080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu22.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu22.data      2752928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu23.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu23.data      2753952                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu24.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu24.data      2752032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu25.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu25.data      2753920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu26.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu26.data      2753920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu27.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu27.data      2752832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu28.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu28.data      2755264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu29.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu29.data      2753984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu30.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu30.data      2753920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu31.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu31.data      2751104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorWriteBytes::writebacks     40073216                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls3.requestorReadRate::cpu00.inst 1641240.210706231650                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu00.data 364066858.393039703369                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu01.inst 76398.019438973861                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu01.data 113369392.018510386348                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu02.inst 76398.019438973861                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu02.data 113506381.570607855916                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu03.inst 71129.190512148081                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu03.data 113519553.642924919724                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu04.inst 34247.388024367596                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu04.data 113361488.775120154023                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu05.inst 34247.388024367596                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu05.data 113403639.406534761190                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu06.inst 34247.388024367596                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu06.data 113290359.584608003497                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu07.inst 34247.388024367596                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu07.data 113416811.478851824999                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu08.inst 34247.388024367596                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu08.data 113340413.459412842989                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu09.inst 34247.388024367596                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu09.data 113461596.524729847908                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu10.inst 34247.388024367596                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu10.data 113398370.577607929707                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu11.inst 34247.388024367596                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu11.data 113360171.567888438702                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu12.inst 34247.388024367596                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu12.data 113401004.992071345448                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu13.inst 34247.388024367596                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu13.data 113354902.738961622119                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu14.inst 34247.388024367596                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu14.data 113403639.406534761190                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu15.inst 34247.388024367596                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu15.data 113324606.972632363439                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu16.inst 34247.388024367596                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu16.data 113431300.758400589228                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu17.inst 34247.388024367596                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu17.data 113296945.620766535401                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu18.inst 34247.388024367596                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu18.data 113386515.712522566319                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu19.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu19.data 113365440.396815270185                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu20.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu20.data 113331193.008790895343                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu21.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu21.data 113365440.396815270185                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu22.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu22.data 113318020.936473831534                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu23.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu23.data 113360171.567888438702                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu24.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu24.data 113281139.133986055851                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu25.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu25.data 113358854.360656738281                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu26.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu26.data 113358854.360656738281                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu27.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu27.data 113314069.314778715372                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu28.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu28.data 113414177.064388409257                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu29.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu29.data 113361488.775120154023                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu30.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu30.data 113358854.360656738281                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu31.inst 36881.802487780486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu31.data 113242940.124266564846                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorWriteRate::writebacks 1649522809.779201745987                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::cpu00.inst         1374                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu00.data       276460                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu01.inst           62                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu01.data        86070                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu02.inst           62                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu02.data        86174                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu03.inst           58                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu03.data        86182                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu04.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu04.data        86062                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu05.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu05.data        86096                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu06.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu06.data        86008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu07.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu07.data        86104                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu08.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu08.data        86046                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu09.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu09.data        86138                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu10.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu10.data        86098                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu11.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu11.data        86068                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu12.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu12.data        86096                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu13.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu13.data        86070                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu14.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu14.data        86100                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu15.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu15.data        86048                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu16.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu16.data        86136                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu17.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu17.data        86052                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu18.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu18.data        86098                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu19.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu19.data        86098                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu20.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu20.data        86066                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu21.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu21.data        86102                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu22.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu22.data        86054                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu23.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu23.data        86100                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu24.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu24.data        86002                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu25.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu25.data        86060                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu26.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu26.data        86098                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu27.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu27.data        86026                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu28.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu28.data        86102                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu29.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu29.data        86062                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu30.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu30.data        86060                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu31.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu31.data        85972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::writebacks      1252354                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::cpu00.inst     47986006                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu00.data  18290915998                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu01.inst      2801000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu01.data  10630134734                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu02.inst      2880000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu02.data  10768371750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu03.inst      3212500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu03.data  10820373706                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu04.inst      1804000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu04.data  10809410240                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu05.inst      1731500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu05.data  10588821480                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu06.inst      1807500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu06.data  10607181207                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu07.inst      2135000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu07.data  10663635490                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu08.inst      1856000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu08.data  10849592726                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu09.inst      2041000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu09.data  10804512000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu10.inst      1526500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu10.data  10593003263                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu11.inst      1859000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu11.data  10618121483                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu12.inst      1351000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu12.data  10667769226                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu13.inst      1453000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu13.data  10800424212                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu14.inst      1994000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu14.data  10776826203                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu15.inst      2016500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu15.data  10797088998                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu16.inst      1450000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu16.data  10645668240                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu17.inst      1565000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu17.data  10562163739                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu18.inst      1594000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu18.data  10760487964                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu19.inst      2528000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu19.data  10799404474                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu20.inst      1853500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu20.data  10748307004                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu21.inst      1798500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu21.data  10616577494                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu22.inst      1991500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu22.data  10583833254                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu23.inst      1831500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu23.data  10624098993                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu24.inst      1697500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu24.data  10796740718                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu25.inst      1871500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu25.data  10845701980                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu26.inst      1983500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu26.data  10730774980                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu27.inst      1717500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu27.data  10669810496                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu28.inst      1956000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu28.data  10654910232                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu29.inst      1834500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu29.data  10803796484                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu30.inst      1969000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu30.data  10783670718                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu31.inst      1796000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu31.data  10838609968                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorWriteTotalLat::writebacks 920897952528                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::cpu00.inst     34924.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu00.data     66161.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu01.inst     45177.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu01.data    123505.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu02.inst     46451.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu02.data    124960.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu03.inst     55387.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu03.data    125552.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu04.inst     64428.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu04.data    125600.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu05.inst     61839.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu05.data    122988.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu06.inst     64553.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu06.data    123327.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu07.inst     76250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu07.data    123845.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu08.inst     66285.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu08.data    126090.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu09.inst     72892.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu09.data    125432.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu10.inst     54517.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu10.data    123034.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu11.inst     66392.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu11.data    123368.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu12.inst     48250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu12.data    123905.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu13.inst     51892.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu13.data    125484.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu14.inst     71214.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu14.data    125166.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu15.inst     72017.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu15.data    125477.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu16.inst     51785.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu16.data    123591.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu17.inst     55892.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu17.data    122741.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu18.inst     56928.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu18.data    124979.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu19.inst     90285.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu19.data    125431.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu20.inst     66196.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu20.data    124884.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu21.inst     64232.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu21.data    123302.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu22.inst     71125.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu22.data    122990.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu23.inst     65410.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu23.data    123392.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu24.inst     60625.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu24.data    125540.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu25.inst     66839.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu25.data    126024.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu26.inst     70839.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu26.data    124634.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu27.inst     61339.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu27.data    124030.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu28.inst     69857.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu28.data    123747.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu29.inst     65517.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu29.data    125535.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu30.inst     70321.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu30.data    125304.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu31.inst     64142.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu31.data    126071.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::writebacks    735333.58                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::cpu00.inst        43904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu00.data      8846720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu01.inst         1984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu01.data      2754240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu02.inst         1984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu02.data      2757568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu03.inst         1856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu03.data      2757824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu04.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu04.data      2753984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu05.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu05.data      2755072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu06.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu06.data      2752256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu07.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu07.data      2755328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu08.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu08.data      2753472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu09.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu09.data      2756416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu10.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu10.data      2755136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu11.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu11.data      2754176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu12.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu12.data      2755072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu13.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu13.data      2754240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu14.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu14.data      2755200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu15.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu15.data      2753536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu16.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu16.data      2756352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu17.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu17.data      2753664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu18.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu18.data      2755136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu19.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu19.data      2755136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu20.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu20.data      2754112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu21.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu21.data      2755264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu22.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu22.data      2753728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu23.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu23.data      2755200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu24.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu24.data      2752064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu25.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu25.data      2753920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu26.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu26.data      2755136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu27.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu27.data      2752832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu28.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu28.data      2755264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu29.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu29.data      2753984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu30.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu30.data      2753920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu31.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu31.data      2751104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total      94311872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu00.inst        43904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu01.inst         1984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu02.inst         1984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu03.inst         1856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu04.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu05.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu06.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu07.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu08.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu09.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu10.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu11.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu12.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu13.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu14.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu15.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu16.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu17.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu18.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu19.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu20.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu21.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu22.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu23.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu24.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu25.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu26.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu27.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu28.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu29.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu30.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu31.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::total        74816                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::writebacks     40040832                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total     40040832                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::cpu00.inst          686                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu00.data       138230                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu01.inst           31                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu01.data        43035                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu02.inst           31                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu02.data        43087                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu03.inst           29                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu03.data        43091                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu04.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu04.data        43031                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu05.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu05.data        43048                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu06.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu06.data        43004                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu07.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu07.data        43052                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu08.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu08.data        43023                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu09.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu09.data        43069                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu10.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu10.data        43049                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu11.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu11.data        43034                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu12.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu12.data        43048                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu13.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu13.data        43035                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu14.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu14.data        43050                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu15.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu15.data        43024                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu16.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu16.data        43068                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu17.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu17.data        43026                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu18.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu18.data        43049                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu19.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu19.data        43049                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu20.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu20.data        43033                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu21.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu21.data        43051                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu22.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu22.data        43027                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu23.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu23.data        43050                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu24.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu24.data        43001                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu25.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu25.data        43030                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu26.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu26.data        43049                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu27.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu27.data        43013                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu28.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu28.data        43051                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu29.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu29.data        43031                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu30.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu30.data        43030                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu31.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu31.data        42986                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total        1473623                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::writebacks       625638                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total        625638                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::cpu00.inst      1807208                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu00.data    364155111                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu01.inst        81667                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu01.data    113372026                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu02.inst        81667                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu02.data    113509016                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu03.inst        76398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu03.data    113519554                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu04.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu04.data    113361489                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu05.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu05.data    113406274                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu06.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu06.data    113290360                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu07.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu07.data    113416811                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu08.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu08.data    113340413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu09.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu09.data    113461597                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu10.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu10.data    113408908                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu11.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu11.data    113369392                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu12.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu12.data    113406274                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu13.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu13.data    113372026                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu14.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu14.data    113411543                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu15.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu15.data    113343048                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu16.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu16.data    113458962                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu17.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu17.data    113348317                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu18.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu18.data    113408908                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu19.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu19.data    113408908                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu20.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu20.data    113366758                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu21.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu21.data    113414177                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu22.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu22.data    113350951                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu23.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu23.data    113411543                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu24.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu24.data    113282456                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu25.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu25.data    113358854                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu26.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu26.data    113408908                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu27.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu27.data    113314069                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu28.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu28.data    113414177                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu29.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu29.data    113361489                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu30.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu30.data    113358854                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu31.inst        36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu31.data    113242940                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total       3882133745                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu00.inst      1807208                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu01.inst        81667                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu02.inst        81667                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu03.inst        76398                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu04.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu05.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu06.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu07.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu08.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu09.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu10.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu11.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu12.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu13.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu14.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu15.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu16.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu17.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu18.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu19.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu20.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu21.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu22.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu23.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu24.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu25.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu26.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu27.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu28.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu29.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu30.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu31.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::total      3079631                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::writebacks   1648189796                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total      1648189796                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::writebacks   1648189796                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu00.inst      1807208                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu00.data    364155111                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu01.inst        81667                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu01.data    113372026                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu02.inst        81667                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu02.data    113509016                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu03.inst        76398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu03.data    113519554                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu04.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu04.data    113361489                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu05.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu05.data    113406274                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu06.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu06.data    113290360                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu07.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu07.data    113416811                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu08.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu08.data    113340413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu09.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu09.data    113461597                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu10.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu10.data    113408908                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu11.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu11.data    113369392                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu12.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu12.data    113406274                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu13.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu13.data    113372026                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu14.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu14.data    113411543                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu15.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu15.data    113343048                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu16.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu16.data    113458962                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu17.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu17.data    113348317                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu18.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu18.data    113408908                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu19.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu19.data    113408908                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu20.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu20.data    113366758                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu21.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu21.data    113414177                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu22.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu22.data    113350951                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu23.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu23.data    113411543                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu24.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu24.data    113282456                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu25.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu25.data    113358854                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu26.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu26.data    113408908                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu27.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu27.data    113314069                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu28.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu28.data    113414177                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu29.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu29.data    113361489                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu30.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu30.data    113358854                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu31.inst        36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu31.data    113242940                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total      5530323541                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts             2946676                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts            1252288                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0       184303                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1       186197                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2       183748                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3       184043                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4       184451                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5       184263                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6       184594                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7       184593                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8       184062                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9       183895                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10       183662                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11       183859                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12       183602                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13       183783                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14       183652                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15       183969                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0        78158                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1        78232                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2        78088                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3        78307                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4        78474                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5        78359                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6        78634                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7        78784                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8        78266                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9        78278                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10        78132                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11        78198                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12        78018                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13        78124                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14        78036                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15        78200                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat           291725111460                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat           5893352000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat      350658631460                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               99001.42                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat         119001.42                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits            1457134                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits            781807                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           49.45                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate          62.43                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples      1960021                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean    68.553698                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean    66.400341                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev    19.649895                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-63        72585      3.70%      3.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::64-127      1725509     88.04%     91.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-191       160564      8.19%     99.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::192-255         1000      0.05%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-319          244      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::320-383           48      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-447           24      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::448-511           20      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-575           27      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total      1960021                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead             94293632                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten          40073216                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW            3881.382937                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW            1649.522810                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                  34.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead              24.26                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite             10.31                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              53.32                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE   9197487252                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF   1375220000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT  13721116248                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3519326                       # Transaction distribution (Count)
system.membus.transDist::ReadRespWithInvalidate           11                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2502466                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          2233                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3356466                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               420                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp              296                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2382096                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2382096                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            4878                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3514460                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls0.port         1964                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls1.port         1903                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls2.port         1915                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls3.port         1931                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::total         7713                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls0.port       415508                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls1.port       414510                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls2.port       416428                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls3.port       416639                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::total      1663085                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls0.port           66                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls1.port           66                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls2.port           66                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls3.port           62                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::total          260                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls0.port       128904                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls1.port       128942                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls2.port       129004                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls3.port       128928                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::total       515778                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls0.port           68                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls1.port           65                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls2.port           66                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls3.port           62                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::total          261                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls0.port       128870                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls1.port       128920                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls2.port       128863                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls3.port       129038                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::total       515691                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls0.port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls1.port           63                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls2.port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls3.port           58                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::total          249                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls0.port       128736                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls1.port       128907                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls2.port       128994                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls3.port       129041                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::total       515678                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls0.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls1.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls2.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls0.port       128794                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls1.port       128858                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls2.port       128873                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls3.port       128919                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::total       515444                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls0.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls1.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls2.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls0.port       128710                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls1.port       128853                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls2.port       128985                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls3.port       128936                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::total       515484                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls0.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls1.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls2.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls0.port       128794                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls1.port       128910                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls2.port       128933                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls3.port       128804                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::total       515441                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls0.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls1.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls2.port           38                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::total          134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls0.port       128832                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls1.port       128739                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls2.port       128937                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls3.port       128946                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::total       515454                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls0.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls1.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls2.port           38                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::total          134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls0.port       128828                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls1.port       128873                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls2.port       128936                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls3.port       128849                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::total       515486                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls0.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls1.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls2.port           38                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::total          134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls0.port       128803                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls1.port       128791                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls2.port       128935                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls3.port       128981                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::total       515510                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls0.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls1.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls2.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls0.port       128667                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls1.port       128868                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls2.port       128987                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls3.port       128926                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::total       515448                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls0.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls1.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls2.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls0.port       128807                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls1.port       128859                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls2.port       128865                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls3.port       128924                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::total       515455                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls0.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls1.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls2.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls0.port       128697                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls1.port       128890                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls2.port       128948                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls3.port       128924                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::total       515459                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls0.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls1.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls2.port           38                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::total          134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls0.port       128805                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls1.port       128911                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls2.port       128872                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls3.port       128927                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::total       515515                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls0.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls1.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls2.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::total          130                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls0.port       128824                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls1.port       128741                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls2.port       128953                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls3.port       128939                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::total       515457                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls0.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls1.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls2.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls0.port       128783                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls1.port       128866                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls2.port       128940                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls3.port       128844                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::total       515433                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu16.icache.mem_side_port::system.mem_ctrls0.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu16.icache.mem_side_port::system.mem_ctrls1.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu16.icache.mem_side_port::system.mem_ctrls2.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu16.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu16.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu16.dcache.mem_side_port::system.mem_ctrls0.port       128782                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu16.dcache.mem_side_port::system.mem_ctrls1.port       128756                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu16.dcache.mem_side_port::system.mem_ctrls2.port       128934                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu16.dcache.mem_side_port::system.mem_ctrls3.port       128977                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu16.dcache.mem_side_port::total       515449                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu17.icache.mem_side_port::system.mem_ctrls0.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu17.icache.mem_side_port::system.mem_ctrls1.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu17.icache.mem_side_port::system.mem_ctrls2.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu17.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu17.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu17.dcache.mem_side_port::system.mem_ctrls0.port       128783                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu17.dcache.mem_side_port::system.mem_ctrls1.port       128866                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu17.dcache.mem_side_port::system.mem_ctrls2.port       128992                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu17.dcache.mem_side_port::system.mem_ctrls3.port       128854                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu17.dcache.mem_side_port::total       515495                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu18.icache.mem_side_port::system.mem_ctrls0.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu18.icache.mem_side_port::system.mem_ctrls1.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu18.icache.mem_side_port::system.mem_ctrls2.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu18.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu18.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu18.dcache.mem_side_port::system.mem_ctrls0.port       128792                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu18.dcache.mem_side_port::system.mem_ctrls1.port       128893                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu18.dcache.mem_side_port::system.mem_ctrls2.port       128818                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu18.dcache.mem_side_port::system.mem_ctrls3.port       128936                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu18.dcache.mem_side_port::total       515439                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu19.icache.mem_side_port::system.mem_ctrls0.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu19.icache.mem_side_port::system.mem_ctrls1.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu19.icache.mem_side_port::system.mem_ctrls2.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu19.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu19.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu19.dcache.mem_side_port::system.mem_ctrls0.port       128661                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu19.dcache.mem_side_port::system.mem_ctrls1.port       128888                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu19.dcache.mem_side_port::system.mem_ctrls2.port       128947                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu19.dcache.mem_side_port::system.mem_ctrls3.port       128923                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu19.dcache.mem_side_port::total       515419                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu20.icache.mem_side_port::system.mem_ctrls0.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu20.icache.mem_side_port::system.mem_ctrls1.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu20.icache.mem_side_port::system.mem_ctrls2.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu20.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu20.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu20.dcache.mem_side_port::system.mem_ctrls0.port       128831                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu20.dcache.mem_side_port::system.mem_ctrls1.port       128853                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu20.dcache.mem_side_port::system.mem_ctrls2.port       128839                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu20.dcache.mem_side_port::system.mem_ctrls3.port       128922                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu20.dcache.mem_side_port::total       515445                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu21.icache.mem_side_port::system.mem_ctrls0.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu21.icache.mem_side_port::system.mem_ctrls1.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu21.icache.mem_side_port::system.mem_ctrls2.port           38                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu21.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu21.icache.mem_side_port::total          134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu21.dcache.mem_side_port::system.mem_ctrls0.port       128767                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu21.dcache.mem_side_port::system.mem_ctrls1.port       128852                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu21.dcache.mem_side_port::system.mem_ctrls2.port       128951                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu21.dcache.mem_side_port::system.mem_ctrls3.port       128943                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu21.dcache.mem_side_port::total       515513                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu22.icache.mem_side_port::system.mem_ctrls0.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu22.icache.mem_side_port::system.mem_ctrls1.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu22.icache.mem_side_port::system.mem_ctrls2.port           38                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu22.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu22.icache.mem_side_port::total          134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu22.dcache.mem_side_port::system.mem_ctrls0.port       128803                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu22.dcache.mem_side_port::system.mem_ctrls1.port       128868                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu22.dcache.mem_side_port::system.mem_ctrls2.port       128939                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu22.dcache.mem_side_port::system.mem_ctrls3.port       128854                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu22.dcache.mem_side_port::total       515464                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu23.icache.mem_side_port::system.mem_ctrls0.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu23.icache.mem_side_port::system.mem_ctrls1.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu23.icache.mem_side_port::system.mem_ctrls2.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu23.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu23.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu23.dcache.mem_side_port::system.mem_ctrls0.port       128786                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu23.dcache.mem_side_port::system.mem_ctrls1.port       128733                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu23.dcache.mem_side_port::system.mem_ctrls2.port       128972                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu23.dcache.mem_side_port::system.mem_ctrls3.port       128940                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu23.dcache.mem_side_port::total       515431                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu24.icache.mem_side_port::system.mem_ctrls0.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu24.icache.mem_side_port::system.mem_ctrls1.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu24.icache.mem_side_port::system.mem_ctrls2.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu24.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu24.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu24.dcache.mem_side_port::system.mem_ctrls0.port       128781                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu24.dcache.mem_side_port::system.mem_ctrls1.port       128865                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu24.dcache.mem_side_port::system.mem_ctrls2.port       128978                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu24.dcache.mem_side_port::system.mem_ctrls3.port       128823                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu24.dcache.mem_side_port::total       515447                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu25.icache.mem_side_port::system.mem_ctrls0.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu25.icache.mem_side_port::system.mem_ctrls1.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu25.icache.mem_side_port::system.mem_ctrls2.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu25.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu25.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu25.dcache.mem_side_port::system.mem_ctrls0.port       128794                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu25.dcache.mem_side_port::system.mem_ctrls1.port       128818                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu25.dcache.mem_side_port::system.mem_ctrls2.port       128927                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu25.dcache.mem_side_port::system.mem_ctrls3.port       128920                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu25.dcache.mem_side_port::total       515459                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu26.icache.mem_side_port::system.mem_ctrls0.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu26.icache.mem_side_port::system.mem_ctrls1.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu26.icache.mem_side_port::system.mem_ctrls2.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu26.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu26.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu26.dcache.mem_side_port::system.mem_ctrls0.port       128699                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu26.dcache.mem_side_port::system.mem_ctrls1.port       128866                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu26.dcache.mem_side_port::system.mem_ctrls2.port       128947                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu26.dcache.mem_side_port::system.mem_ctrls3.port       128925                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu26.dcache.mem_side_port::total       515437                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu27.icache.mem_side_port::system.mem_ctrls0.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu27.icache.mem_side_port::system.mem_ctrls1.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu27.icache.mem_side_port::system.mem_ctrls2.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu27.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu27.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu27.dcache.mem_side_port::system.mem_ctrls0.port       128834                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu27.dcache.mem_side_port::system.mem_ctrls1.port       128852                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu27.dcache.mem_side_port::system.mem_ctrls2.port       128812                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu27.dcache.mem_side_port::system.mem_ctrls3.port       128905                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu27.dcache.mem_side_port::total       515403                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu28.icache.mem_side_port::system.mem_ctrls0.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu28.icache.mem_side_port::system.mem_ctrls1.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu28.icache.mem_side_port::system.mem_ctrls2.port           38                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu28.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu28.icache.mem_side_port::total          134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu28.dcache.mem_side_port::system.mem_ctrls0.port       128713                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu28.dcache.mem_side_port::system.mem_ctrls1.port       128853                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu28.dcache.mem_side_port::system.mem_ctrls2.port       128950                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu28.dcache.mem_side_port::system.mem_ctrls3.port       128952                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu28.dcache.mem_side_port::total       515468                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu29.icache.mem_side_port::system.mem_ctrls0.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu29.icache.mem_side_port::system.mem_ctrls1.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu29.icache.mem_side_port::system.mem_ctrls2.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu29.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu29.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu29.dcache.mem_side_port::system.mem_ctrls0.port       128795                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu29.dcache.mem_side_port::system.mem_ctrls1.port       128864                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu29.dcache.mem_side_port::system.mem_ctrls2.port       128873                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu29.dcache.mem_side_port::system.mem_ctrls3.port       128942                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu29.dcache.mem_side_port::total       515474                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu30.icache.mem_side_port::system.mem_ctrls0.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu30.icache.mem_side_port::system.mem_ctrls1.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu30.icache.mem_side_port::system.mem_ctrls2.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu30.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu30.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu30.dcache.mem_side_port::system.mem_ctrls0.port       128784                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu30.dcache.mem_side_port::system.mem_ctrls1.port       128734                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu30.dcache.mem_side_port::system.mem_ctrls2.port       128985                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu30.dcache.mem_side_port::system.mem_ctrls3.port       128916                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu30.dcache.mem_side_port::total       515419                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu31.icache.mem_side_port::system.mem_ctrls0.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu31.icache.mem_side_port::system.mem_ctrls1.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu31.icache.mem_side_port::system.mem_ctrls2.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu31.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu31.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu31.dcache.mem_side_port::system.mem_ctrls0.port       128782                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu31.dcache.mem_side_port::system.mem_ctrls1.port       128903                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu31.dcache.mem_side_port::system.mem_ctrls2.port       128937                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu31.dcache.mem_side_port::system.mem_ctrls3.port       128786                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu31.dcache.mem_side_port::total       515408                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17654975                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls0.port        81024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls1.port        78464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls2.port        78976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls3.port        79616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::total       318080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls0.port     10142144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls1.port     10109888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls2.port     10182848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls3.port     10195456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::total     40630336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls0.port         2112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls1.port         2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls2.port         2112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls3.port         1984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::total         8384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls0.port      4004736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls1.port      4004224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls2.port      4004864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls3.port      4001856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::total     16015680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls0.port         2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls1.port         2112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls2.port         2112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls3.port         1984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::total         8384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls0.port      4004288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls1.port      4003776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls2.port      4001728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls3.port      4006336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::total     16016128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls0.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls1.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls2.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls3.port         1856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::total         8000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls0.port      4000320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls1.port      4002560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls2.port      4005760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls3.port      4006592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::total     16015232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls0.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls1.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls2.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls0.port      4002368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls1.port      4002304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls2.port      4002368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls3.port      4002432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::total     16009472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls0.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls1.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls2.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls0.port      3999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls1.port      4001088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls2.port      4005568                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls3.port      4003456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::total     16009728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls0.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls1.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls2.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls0.port      4002368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls1.port      4003392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls2.port      4004416                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls3.port      3999424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::total     16009600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls0.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls1.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls2.port         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::total         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls0.port      4003840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls1.port      3998144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls2.port      4003712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls3.port      4003712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::total     16009408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls0.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls1.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls2.port         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::total         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls0.port      4002688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls1.port      4002240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls2.port      4004544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls3.port      4000704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::total     16010176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls0.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls1.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls2.port         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::total         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls0.port      4002624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls1.port      3999488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls2.port      4003648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls3.port      4004928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::total     16010688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls0.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls1.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls2.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls0.port      3998400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls1.port      4002176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls2.port      4005760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls3.port      4003456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::total     16009792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls0.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls1.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls2.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls0.port      4002816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls1.port      4002176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls2.port      4002048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls3.port      4002688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::total     16009728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls0.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls1.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls2.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls0.port      3999296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls1.port      4002368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls2.port      4004608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls3.port      4003392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::total     16009664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls0.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls1.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls2.port         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::total         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls0.port      4002624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls1.port      4003392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls2.port      4001920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls3.port      4002624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::total     16010560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls0.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls1.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls2.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::total         4160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls0.port      4003456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls1.port      3998144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls2.port      4004672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls3.port      4003648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::total     16009920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls0.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls1.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls2.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls0.port      4001472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls1.port      4002176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls2.port      4004544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls3.port      4000640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::total     16008832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu16.icache.mem_side_port::system.mem_ctrls0.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu16.icache.mem_side_port::system.mem_ctrls1.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu16.icache.mem_side_port::system.mem_ctrls2.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu16.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu16.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu16.dcache.mem_side_port::system.mem_ctrls0.port      4002304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu16.dcache.mem_side_port::system.mem_ctrls1.port      3998720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu16.dcache.mem_side_port::system.mem_ctrls2.port      4003456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu16.dcache.mem_side_port::system.mem_ctrls3.port      4004736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu16.dcache.mem_side_port::total     16009216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu17.icache.mem_side_port::system.mem_ctrls0.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu17.icache.mem_side_port::system.mem_ctrls1.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu17.icache.mem_side_port::system.mem_ctrls2.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu17.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu17.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu17.dcache.mem_side_port::system.mem_ctrls0.port      4001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu17.dcache.mem_side_port::system.mem_ctrls1.port      4002176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu17.dcache.mem_side_port::system.mem_ctrls2.port      4006080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu17.dcache.mem_side_port::system.mem_ctrls3.port      4000896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu17.dcache.mem_side_port::total     16010560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu18.icache.mem_side_port::system.mem_ctrls0.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu18.icache.mem_side_port::system.mem_ctrls1.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu18.icache.mem_side_port::system.mem_ctrls2.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu18.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu18.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu18.dcache.mem_side_port::system.mem_ctrls0.port      4002368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu18.dcache.mem_side_port::system.mem_ctrls1.port      4003264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu18.dcache.mem_side_port::system.mem_ctrls2.port      4000448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu18.dcache.mem_side_port::system.mem_ctrls3.port      4003520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu18.dcache.mem_side_port::total     16009600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu19.icache.mem_side_port::system.mem_ctrls0.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu19.icache.mem_side_port::system.mem_ctrls1.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu19.icache.mem_side_port::system.mem_ctrls2.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu19.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu19.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu19.dcache.mem_side_port::system.mem_ctrls0.port      3998336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu19.dcache.mem_side_port::system.mem_ctrls1.port      4002240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu19.dcache.mem_side_port::system.mem_ctrls2.port      4004480                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu19.dcache.mem_side_port::system.mem_ctrls3.port      4003584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu19.dcache.mem_side_port::total     16008640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu20.icache.mem_side_port::system.mem_ctrls0.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu20.icache.mem_side_port::system.mem_ctrls1.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu20.icache.mem_side_port::system.mem_ctrls2.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu20.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu20.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu20.dcache.mem_side_port::system.mem_ctrls0.port      4003584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu20.dcache.mem_side_port::system.mem_ctrls1.port      4002240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu20.dcache.mem_side_port::system.mem_ctrls2.port      4001280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu20.dcache.mem_side_port::system.mem_ctrls3.port      4002496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu20.dcache.mem_side_port::total     16009600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu21.icache.mem_side_port::system.mem_ctrls0.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu21.icache.mem_side_port::system.mem_ctrls1.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu21.icache.mem_side_port::system.mem_ctrls2.port         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu21.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu21.icache.mem_side_port::total         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu21.dcache.mem_side_port::system.mem_ctrls0.port      4001152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu21.dcache.mem_side_port::system.mem_ctrls1.port      4001152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu21.dcache.mem_side_port::system.mem_ctrls2.port      4004672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu21.dcache.mem_side_port::system.mem_ctrls3.port      4003776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu21.dcache.mem_side_port::total     16010752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu22.icache.mem_side_port::system.mem_ctrls0.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu22.icache.mem_side_port::system.mem_ctrls1.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu22.icache.mem_side_port::system.mem_ctrls2.port         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu22.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu22.icache.mem_side_port::total         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu22.dcache.mem_side_port::system.mem_ctrls0.port      4002624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu22.dcache.mem_side_port::system.mem_ctrls1.port      4002240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu22.dcache.mem_side_port::system.mem_ctrls2.port      4004608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu22.dcache.mem_side_port::system.mem_ctrls3.port      4000896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu22.dcache.mem_side_port::total     16010368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu23.icache.mem_side_port::system.mem_ctrls0.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu23.icache.mem_side_port::system.mem_ctrls1.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu23.icache.mem_side_port::system.mem_ctrls2.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu23.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu23.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu23.dcache.mem_side_port::system.mem_ctrls0.port      4002432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu23.dcache.mem_side_port::system.mem_ctrls1.port      3998080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu23.dcache.mem_side_port::system.mem_ctrls2.port      4004736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu23.dcache.mem_side_port::system.mem_ctrls3.port      4003584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu23.dcache.mem_side_port::total     16008832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu24.icache.mem_side_port::system.mem_ctrls0.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu24.icache.mem_side_port::system.mem_ctrls1.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu24.icache.mem_side_port::system.mem_ctrls2.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu24.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu24.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu24.dcache.mem_side_port::system.mem_ctrls0.port      4001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu24.dcache.mem_side_port::system.mem_ctrls1.port      4002176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu24.dcache.mem_side_port::system.mem_ctrls2.port      4004544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu24.dcache.mem_side_port::system.mem_ctrls3.port      3999232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu24.dcache.mem_side_port::total     16007360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu25.icache.mem_side_port::system.mem_ctrls0.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu25.icache.mem_side_port::system.mem_ctrls1.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu25.icache.mem_side_port::system.mem_ctrls2.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu25.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu25.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu25.dcache.mem_side_port::system.mem_ctrls0.port      4002368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu25.dcache.mem_side_port::system.mem_ctrls1.port      4000576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu25.dcache.mem_side_port::system.mem_ctrls2.port      4002176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu25.dcache.mem_side_port::system.mem_ctrls3.port      4002368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu25.dcache.mem_side_port::total     16007488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu26.icache.mem_side_port::system.mem_ctrls0.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu26.icache.mem_side_port::system.mem_ctrls1.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu26.icache.mem_side_port::system.mem_ctrls2.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu26.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu26.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu26.dcache.mem_side_port::system.mem_ctrls0.port      3999424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu26.dcache.mem_side_port::system.mem_ctrls1.port      4002176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu26.dcache.mem_side_port::system.mem_ctrls2.port      4003264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu26.dcache.mem_side_port::system.mem_ctrls3.port      4003456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu26.dcache.mem_side_port::total     16008320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu27.icache.mem_side_port::system.mem_ctrls0.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu27.icache.mem_side_port::system.mem_ctrls1.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu27.icache.mem_side_port::system.mem_ctrls2.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu27.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu27.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu27.dcache.mem_side_port::system.mem_ctrls0.port      4003648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu27.dcache.mem_side_port::system.mem_ctrls1.port      4002112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu27.dcache.mem_side_port::system.mem_ctrls2.port      3999104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu27.dcache.mem_side_port::system.mem_ctrls3.port      4001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu27.dcache.mem_side_port::total     16006272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu28.icache.mem_side_port::system.mem_ctrls0.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu28.icache.mem_side_port::system.mem_ctrls1.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu28.icache.mem_side_port::system.mem_ctrls2.port         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu28.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu28.icache.mem_side_port::total         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu28.dcache.mem_side_port::system.mem_ctrls0.port      3999680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu28.dcache.mem_side_port::system.mem_ctrls1.port      4001280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu28.dcache.mem_side_port::system.mem_ctrls2.port      4003520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu28.dcache.mem_side_port::system.mem_ctrls3.port      4003584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu28.dcache.mem_side_port::total     16008064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu29.icache.mem_side_port::system.mem_ctrls0.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu29.icache.mem_side_port::system.mem_ctrls1.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu29.icache.mem_side_port::system.mem_ctrls2.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu29.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu29.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu29.dcache.mem_side_port::system.mem_ctrls0.port      4002368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu29.dcache.mem_side_port::system.mem_ctrls1.port      4002176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu29.dcache.mem_side_port::system.mem_ctrls2.port      4000704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu29.dcache.mem_side_port::system.mem_ctrls3.port      4002368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu29.dcache.mem_side_port::total     16007616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu30.icache.mem_side_port::system.mem_ctrls0.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu30.icache.mem_side_port::system.mem_ctrls1.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu30.icache.mem_side_port::system.mem_ctrls2.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu30.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu30.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu30.dcache.mem_side_port::system.mem_ctrls0.port      4002368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu30.dcache.mem_side_port::system.mem_ctrls1.port      3998080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu30.dcache.mem_side_port::system.mem_ctrls2.port      4004416                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu30.dcache.mem_side_port::system.mem_ctrls3.port      4002432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu30.dcache.mem_side_port::total     16007296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu31.icache.mem_side_port::system.mem_ctrls0.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu31.icache.mem_side_port::system.mem_ctrls1.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu31.icache.mem_side_port::system.mem_ctrls2.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu31.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu31.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu31.dcache.mem_side_port::system.mem_ctrls0.port      4001344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu31.dcache.mem_side_port::system.mem_ctrls1.port      4003456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu31.dcache.mem_side_port::system.mem_ctrls2.port      4003008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu31.dcache.mem_side_port::system.mem_ctrls3.port      3998208                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu31.dcache.mem_side_port::total     16006016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                537385920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             9773                       # Total snoops (Count)
system.membus.snoopTraffic                     606528                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5945359                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.035211                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.824846                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5899953     99.24%     99.24% # Request fanout histogram (Count)
system.membus.snoopFanout::1                    35502      0.60%     99.83% # Request fanout histogram (Count)
system.membus.snoopFanout::2                      529      0.01%     99.84% # Request fanout histogram (Count)
system.membus.snoopFanout::3                      429      0.01%     99.85% # Request fanout histogram (Count)
system.membus.snoopFanout::4                      306      0.01%     99.85% # Request fanout histogram (Count)
system.membus.snoopFanout::5                      313      0.01%     99.86% # Request fanout histogram (Count)
system.membus.snoopFanout::6                      292      0.00%     99.86% # Request fanout histogram (Count)
system.membus.snoopFanout::7                      297      0.00%     99.87% # Request fanout histogram (Count)
system.membus.snoopFanout::8                      290      0.00%     99.87% # Request fanout histogram (Count)
system.membus.snoopFanout::9                      299      0.01%     99.88% # Request fanout histogram (Count)
system.membus.snoopFanout::10                     292      0.00%     99.88% # Request fanout histogram (Count)
system.membus.snoopFanout::11                     274      0.00%     99.89% # Request fanout histogram (Count)
system.membus.snoopFanout::12                     254      0.00%     99.89% # Request fanout histogram (Count)
system.membus.snoopFanout::13                     255      0.00%     99.90% # Request fanout histogram (Count)
system.membus.snoopFanout::14                     261      0.00%     99.90% # Request fanout histogram (Count)
system.membus.snoopFanout::15                     271      0.00%     99.91% # Request fanout histogram (Count)
system.membus.snoopFanout::16                     271      0.00%     99.91% # Request fanout histogram (Count)
system.membus.snoopFanout::17                     270      0.00%     99.92% # Request fanout histogram (Count)
system.membus.snoopFanout::18                     270      0.00%     99.92% # Request fanout histogram (Count)
system.membus.snoopFanout::19                     266      0.00%     99.92% # Request fanout histogram (Count)
system.membus.snoopFanout::20                     271      0.00%     99.93% # Request fanout histogram (Count)
system.membus.snoopFanout::21                     262      0.00%     99.93% # Request fanout histogram (Count)
system.membus.snoopFanout::22                     261      0.00%     99.94% # Request fanout histogram (Count)
system.membus.snoopFanout::23                     264      0.00%     99.94% # Request fanout histogram (Count)
system.membus.snoopFanout::24                     258      0.00%     99.95% # Request fanout histogram (Count)
system.membus.snoopFanout::25                     264      0.00%     99.95% # Request fanout histogram (Count)
system.membus.snoopFanout::26                     265      0.00%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::27                     266      0.00%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::28                     267      0.00%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::29                     261      0.00%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::30                     260      0.00%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::31                    1557      0.03%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::32                       6      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::33                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::34                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::35                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::36                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::37                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::38                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::39                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::40                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::41                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::42                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::43                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::44                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::45                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::46                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::47                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::48                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::49                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::50                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::51                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::52                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::53                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::54                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::55                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::56                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::57                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::58                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::59                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::60                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::61                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::62                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::63                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::64                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::65                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::66                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::67                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::68                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::69                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::70                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::71                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::72                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::73                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::74                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::75                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::76                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::77                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::78                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::79                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::80                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::81                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::82                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::83                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::84                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::85                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::86                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::87                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::88                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::89                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::90                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::91                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::92                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::93                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::94                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::95                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::96                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::97                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::98                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::99                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::100                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::101                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::102                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::103                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::104                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::105                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::106                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::107                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::108                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::109                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::110                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::111                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::112                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::113                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::114                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::115                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::116                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::117                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::118                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::119                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::120                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::121                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::122                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::123                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::124                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::125                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::126                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::127                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::128                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value               35                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5945359                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  24293823500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer64.occupancy         6035427042                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer64.utilization              0.2                       # Layer utilization (Ratio)
system.membus.reqLayer65.occupancy         6040526450                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer65.utilization              0.2                       # Layer utilization (Ratio)
system.membus.reqLayer66.occupancy         6039817323                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer66.utilization              0.2                       # Layer utilization (Ratio)
system.membus.reqLayer67.occupancy         6041991154                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer67.utilization              0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           13821995                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer101.occupancy           324249                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer101.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer102.occupancy        879896294                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer102.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer106.occupancy           363251                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer106.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer107.occupancy        882774838                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer107.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer11.occupancy            705498                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer11.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer111.occupancy           363750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer111.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer112.occupancy        880686608                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer112.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer116.occupancy           342001                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer116.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer117.occupancy        880358083                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer117.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer12.occupancy         880053561                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer12.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer121.occupancy           341500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer121.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer122.occupancy        880135037                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer122.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer126.occupancy           325000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer126.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer127.occupancy        881693858                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer127.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer131.occupancy           323000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer131.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer132.occupancy        879813535                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer132.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer136.occupancy           325749                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer136.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer137.occupancy        880367372                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer137.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer141.occupancy           361500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer141.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer142.occupancy        882306151                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer142.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer146.occupancy           324750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer146.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer147.occupancy        883282310                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer147.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer151.occupancy           325999                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer151.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer152.occupancy        882852139                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer152.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer156.occupancy           325750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer156.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer157.occupancy        880571554                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer157.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer16.occupancy            673497                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer16.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer17.occupancy         882157670                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer17.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         2807815827                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer21.occupancy            326748                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer21.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer22.occupancy         879963745                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer22.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer26.occupancy            323999                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer27.occupancy         882478295                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer27.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer31.occupancy            324500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer31.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer32.occupancy         880807096                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer32.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer36.occupancy            361749                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer36.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer37.occupancy         880211347                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer37.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer41.occupancy            362999                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer41.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer42.occupancy         879940415                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer42.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer46.occupancy            361499                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer46.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer47.occupancy         882353585                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer47.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer51.occupancy            341749                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer51.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer52.occupancy         879518913                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer52.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer56.occupancy            342499                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer56.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer57.occupancy         880950835                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer57.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer6.occupancy             685997                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer61.occupancy            325499                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer61.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer62.occupancy         880931155                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer62.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer66.occupancy            363248                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer66.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer67.occupancy         882645883                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer67.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer7.occupancy          882806849                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer7.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer71.occupancy            351999                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer71.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer72.occupancy         882141632                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer72.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer76.occupancy            341750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer76.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer77.occupancy         880947506                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer77.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer81.occupancy            327000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer81.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer82.occupancy         879480182                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer82.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer86.occupancy            342500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer86.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer87.occupancy         881809297                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer87.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer91.occupancy            325749                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer91.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer92.occupancy         880865219                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer92.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer96.occupancy            326248                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer96.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer97.occupancy         882417634                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer97.utilization             0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11872286                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5925721                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests        47613                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
