Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: fault_checker.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fault_checker.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fault_checker"
Output Format                      : NGC
Target Device                      : xc6vlx75t-3-ff484

---- Source Options
Top Module Name                    : fault_checker
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/brb/lapo2/incRam/D_FF.vhd" into library work
Parsing entity <D_FF>.
Parsing architecture <Behavioral> of entity <d_ff>.
Parsing VHDL file "/home/brb/lapo2/incRam/up_counter.vhd" into library work
Parsing entity <up_counter>.
Parsing architecture <Behavioral> of entity <up_counter>.
Parsing VHDL file "/home/brb/lapo2/incRam/MISR.vhd" into library work
Parsing entity <MISR>.
Parsing architecture <Structural> of entity <misr>.
Parsing VHDL file "/home/brb/lapo2/incRam/golden_control_ROM.vhd" into library work
Parsing entity <golden_control_ROM>.
Parsing architecture <golden_control_ROM_a> of entity <golden_control_rom>.
Parsing VHDL file "/home/brb/lapo2/incRam/golden_bus_ROM.vhd" into library work
Parsing entity <golden_bus_ROM>.
Parsing architecture <golden_bus_ROM_a> of entity <golden_bus_rom>.
Parsing VHDL file "/home/brb/lapo2/incRam/equality_comparator.vhd" into library work
Parsing entity <equality_comparator>.
Parsing architecture <Behavioral> of entity <equality_comparator>.
Parsing VHDL file "/home/brb/lapo2/incRam/down_counter.vhd" into library work
Parsing entity <down_counter>.
Parsing architecture <Behavioral> of entity <down_counter>.
Parsing VHDL file "/home/brb/lapo2/incRam/fault_checker.vhd" into library work
Parsing entity <fault_checker>.
Parsing architecture <Structural> of entity <fault_checker>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <fault_checker> (architecture <Structural>) from library <work>.

Elaborating entity <MISR> (architecture <Structural>) from library <work>.

Elaborating entity <D_FF> (architecture <Behavioral>) from library <work>.

Elaborating entity <golden_bus_ROM> (architecture <golden_bus_ROM_a>) from library <work>.

Elaborating entity <golden_control_ROM> (architecture <golden_control_ROM_a>) from library <work>.

Elaborating entity <down_counter> (architecture <Behavioral>) from library <work>.

Elaborating entity <up_counter> (architecture <Behavioral>) from library <work>.

Elaborating entity <equality_comparator> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fault_checker>.
    Related source file is "/home/brb/lapo2/incRam/fault_checker.vhd".
    Summary:
	no macro.
Unit <fault_checker> synthesized.

Synthesizing Unit <MISR>.
    Related source file is "/home/brb/lapo2/incRam/MISR.vhd".
    Summary:
Unit <MISR> synthesized.

Synthesizing Unit <D_FF>.
    Related source file is "/home/brb/lapo2/incRam/D_FF.vhd".
    Found 1-bit register for signal <int>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_FF> synthesized.

Synthesizing Unit <down_counter>.
    Related source file is "/home/brb/lapo2/incRam/down_counter.vhd".
    Found 6-bit register for signal <count>.
    Found 6-bit subtractor for signal <count[5]_GND_9_o_mux_1_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <down_counter> synthesized.

Synthesizing Unit <up_counter>.
    Related source file is "/home/brb/lapo2/incRam/up_counter.vhd".
    Found 10-bit register for signal <count>.
    Found 10-bit adder for signal <count[9]_count[9]_mux_2_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <up_counter> synthesized.

Synthesizing Unit <equality_comparator>.
    Related source file is "/home/brb/lapo2/incRam/equality_comparator.vhd".
        N = 129
    Found 1-bit register for signal <eq_s>.
    Found 129-bit comparator equal for signal <n0001> created at line 26
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <equality_comparator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 1
 6-bit subtractor                                      : 1
# Registers                                            : 132
 1-bit register                                        : 130
 10-bit register                                       : 1
 6-bit register                                        : 1
# Comparators                                          : 1
 129-bit comparator equal                              : 1
# Xors                                                 : 193
 1-bit xor2                                            : 193

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <golden_bus_ROM.ngc>.
Reading core <golden_control_ROM.ngc>.
Loading core <golden_bus_ROM> for timing and area information for instance <golden_rom_abus>.
Loading core <golden_bus_ROM> for timing and area information for instance <golden_rom_dbus>.
Loading core <golden_control_ROM> for timing and area information for instance <golden_rom_cbus>.

Synthesizing (advanced) Unit <down_counter>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <down_counter> synthesized (advanced).

Synthesizing (advanced) Unit <up_counter>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <up_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 1
 6-bit down counter                                    : 1
# Registers                                            : 130
 Flip-Flops                                            : 130
# Comparators                                          : 1
 129-bit comparator equal                              : 1
# Xors                                                 : 193
 1-bit xor2                                            : 193

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fault_checker> ...

Optimizing unit <MISR> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fault_checker, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 146
 Flip-Flops                                            : 146

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fault_checker.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 265
#      GND                         : 4
#      INV                         : 4
#      LUT1                        : 8
#      LUT2                        : 68
#      LUT3                        : 65
#      LUT4                        : 2
#      LUT5                        : 1
#      LUT6                        : 46
#      MUXCY                       : 53
#      VCC                         : 4
#      XORCY                       : 10
# FlipFlops/Latches                : 146
#      FDC                         : 139
#      FDP                         : 7
# RAMS                             : 5
#      RAMB18E1                    : 1
#      RAMB36E1                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 132
#      IBUF                        : 131
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx75tff484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             146  out of  93120     0%  
 Number of Slice LUTs:                  194  out of  46560     0%  
    Number used as Logic:               194  out of  46560     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    196
   Number with an unused Flip Flop:      50  out of    196    25%  
   Number with an unused LUT:             2  out of    196     1%  
   Number of fully used LUT-FF pairs:   144  out of    196    73%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         133
 Number of bonded IOBs:                 133  out of    240    55%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                5  out of    156     3%  
    Number using Block RAM only:          5
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sos                                | BUFGP                  | 135   |
tc_s(tc_s1:O)                      | NONE(*)(up_cnt/count_0)| 16    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                               | Buffer(FF name)                                                                                                                                        | Load  |
---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
golden_rom_abus/N1(golden_rom_abus/XST_GND:G)| NONE(golden_rom_abus/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 4     |
golden_rom_cbus/N1(golden_rom_cbus/XST_GND:G)| NONE(golden_rom_cbus/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)| 4     |
golden_rom_dbus/N1(golden_rom_dbus/XST_GND:G)| NONE(golden_rom_dbus/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 4     |
---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.229ns (Maximum Frequency: 448.571MHz)
   Minimum input arrival time before clock: 1.493ns
   Maximum output required time after clock: 0.916ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sos'
  Clock period: 1.714ns (frequency: 583.587MHz)
  Total number of paths / destination ports: 988 / 264
-------------------------------------------------------------------------
Delay:               1.714ns (Levels of Logic = 2)
  Source:            dwn_cnt/count_4 (FF)
  Destination:       misr_c/G[0].G0.ff_0/int (FF)
  Source Clock:      sos rising
  Destination Clock: sos rising

  Data Path: dwn_cnt/count_4 to misr_c/G[0].G0.ff_0/int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              4   0.280   0.310  dwn_cnt/count_4 (dwn_cnt/count_4)
     LUT2:I1->O            1   0.053   0.296  misr_c/G[0].G0.ff_0/rst_n_inv_SW0 (N01)
     LUT6:I5->O          129   0.053   0.401  misr_c/G[0].G0.ff_0/rst_n_inv (misr_c/G[0].G0.ff_0/rst_n_inv)
     FDC:CLR                   0.320          misr_c/G[0].G0.ff_0/int
    ----------------------------------------
    Total                      1.714ns (0.706ns logic, 1.008ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tc_s'
  Clock period: 2.229ns (frequency: 448.571MHz)
  Total number of paths / destination ports: 107 / 61
-------------------------------------------------------------------------
Delay:               2.229ns (Levels of Logic = 4)
  Source:            golden_rom_cbus/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAM)
  Destination:       eq_cmp/eq_s (FF)
  Source Clock:      tc_s rising
  Destination Clock: tc_s rising

  Data Path: golden_rom_cbus/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram to eq_cmp/eq_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO0    1   1.591   0.296  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (douta<0>)
     end scope: 'golden_rom_cbus:douta<0>'
     LUT6:I5->O            1   0.053   0.000  eq_cmp/Mcompar_n0001_lut<42> (eq_cmp/Mcompar_n0001_lut<42>)
     MUXCY:S->O            1   0.219   0.000  eq_cmp/Mcompar_n0001_cy<42> (eq_cmp/Mcompar_n0001_cy<42>)
     MUXCY:CI->O           1   0.070   0.000  eq_cmp/eq_s_rstpot_cy (eq_cmp/eq_s_rstpot)
     FDP:D                    -0.012          eq_cmp/eq_s
    ----------------------------------------
    Total                      2.229ns (1.933ns logic, 0.296ns route)
                                       (86.7% logic, 13.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sos'
  Total number of paths / destination ports: 264 / 264
-------------------------------------------------------------------------
Offset:              1.493ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       misr_c/G[0].G0.ff_0/int (FF)
  Destination Clock: sos rising

  Data Path: rst_n to misr_c/G[0].G0.ff_0/int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.003   0.367  rst_n_IBUF (rst_n_IBUF)
     LUT2:I0->O            1   0.053   0.296  misr_c/G[0].G0.ff_0/rst_n_inv_SW0 (N01)
     LUT6:I5->O          129   0.053   0.401  misr_c/G[0].G0.ff_0/rst_n_inv (misr_c/G[0].G0.ff_0/rst_n_inv)
     FDC:CLR                   0.320          misr_c/G[0].G0.ff_0/int
    ----------------------------------------
    Total                      1.493ns (0.429ns logic, 1.064ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tc_s'
  Total number of paths / destination ports: 12 / 11
-------------------------------------------------------------------------
Offset:              1.030ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       up_cnt/count_0 (FF)
  Destination Clock: tc_s rising

  Data Path: rst_n to up_cnt/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.003   0.289  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             16   0.070   0.348  rst_n_inv1_INV_0 (rst_n_inv)
     FDC:CLR                   0.320          up_cnt/count_0
    ----------------------------------------
    Total                      1.030ns (0.393ns logic, 0.637ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tc_s'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.916ns (Levels of Logic = 2)
  Source:            eq_cmp/eq_s (FF)
  Destination:       fault (PAD)
  Source Clock:      tc_s rising

  Data Path: eq_cmp/eq_s to fault
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.280   0.283  eq_cmp/eq_s (eq_cmp/eq_s)
     INV:I->O              1   0.070   0.279  eq_cmp/eq_n1_INV_0 (fault_OBUF)
     OBUF:I->O                 0.003          fault_OBUF (fault)
    ----------------------------------------
    Total                      0.916ns (0.353ns logic, 0.563ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock sos
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sos            |    1.714|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tc_s
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sos            |    2.263|         |         |         |
tc_s           |    2.229|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.83 secs
 
--> 


Total memory usage is 415748 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

