--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.467ns.
--------------------------------------------------------------------------------
Slack:                  6.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.859 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.AQ     Tcko                  0.518   count<3>
                                                       count_0
    SLICE_X11Y129.D1     net (fanout=6)        0.718   count<0>
    SLICE_X11Y129.D      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.266   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.460ns (1.476ns logic, 1.984ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  6.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.198ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.859 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.CQ     Tcko                  0.518   count<3>
                                                       count_2
    SLICE_X11Y129.D4     net (fanout=6)        0.456   count<2>
    SLICE_X11Y129.D      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.266   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (1.476ns logic, 1.722ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  6.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkout (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.175ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.859 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkout to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y129.DQ     Tcko                  0.456   clkout_OBUF
                                                       clkout
    SLICE_X11Y129.D3     net (fanout=1)        0.495   clkout_OBUF
    SLICE_X11Y129.D      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.266   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.175ns (1.414ns logic, 1.761ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  6.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.051ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.859 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.DQ     Tcko                  0.518   count<3>
                                                       count_3
    SLICE_X11Y129.D5     net (fanout=6)        0.309   count<3>
    SLICE_X11Y129.D      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.266   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.051ns (1.476ns logic, 1.575ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  7.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.919ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.859 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.BQ     Tcko                  0.518   count<3>
                                                       count_1
    SLICE_X11Y129.D6     net (fanout=6)        0.177   count<1>
    SLICE_X11Y129.D      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.266   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      2.919ns (1.476ns logic, 1.443ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack:                  7.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.870ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.BQ     Tcko                  0.518   count<3>
                                                       count_1
    SLICE_X10Y128.B4     net (fanout=6)        0.612   count<1>
    SLICE_X10Y128.CMUX   Topbc                 0.879   Result<3>
                                                       Mcount_count_lut<1>_INV_0
                                                       Mcount_count_xor<3>
    SLICE_X10Y129.C1     net (fanout=1)        0.816   Result<2>
    SLICE_X10Y129.CLK    Tas                   0.045   count<3>
                                                       Mcount_count_eqn_21
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.870ns (1.442ns logic, 1.428ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack:                  7.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.864ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.AQ     Tcko                  0.518   count<3>
                                                       count_0
    SLICE_X10Y128.A4     net (fanout=6)        0.640   count<0>
    SLICE_X10Y128.CMUX   Topac                 0.845   Result<3>
                                                       count<0>_rt
                                                       Mcount_count_xor<3>
    SLICE_X10Y129.C1     net (fanout=1)        0.816   Result<2>
    SLICE_X10Y129.CLK    Tas                   0.045   count<3>
                                                       Mcount_count_eqn_21
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.864ns (1.408ns logic, 1.456ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack:                  7.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.528ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.AQ     Tcko                  0.518   count<3>
                                                       count_0
    SLICE_X10Y128.A4     net (fanout=6)        0.640   count<0>
    SLICE_X10Y128.BMUX   Topab                 0.733   Result<3>
                                                       count<0>_rt
                                                       Mcount_count_xor<3>
    SLICE_X10Y129.B4     net (fanout=1)        0.594   Result<1>
    SLICE_X10Y129.CLK    Tas                   0.043   count<3>
                                                       Mcount_count_eqn_11
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.528ns (1.294ns logic, 1.234ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack:                  7.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.520ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.AQ     Tcko                  0.518   count<3>
                                                       count_0
    SLICE_X10Y128.A4     net (fanout=6)        0.640   count<0>
    SLICE_X10Y128.AMUX   Topaa                 0.547   Result<3>
                                                       count<0>_rt
                                                       Mcount_count_xor<3>
    SLICE_X10Y129.A4     net (fanout=1)        0.768   Result<0>
    SLICE_X10Y129.CLK    Tas                   0.047   count<3>
                                                       Mcount_count_eqn_01
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.520ns (1.112ns logic, 1.408ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  7.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.442ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.BQ     Tcko                  0.518   count<3>
                                                       count_1
    SLICE_X10Y128.B4     net (fanout=6)        0.612   count<1>
    SLICE_X10Y128.DMUX   Topbd                 0.950   Result<3>
                                                       Mcount_count_lut<1>_INV_0
                                                       Mcount_count_xor<3>
    SLICE_X10Y129.D6     net (fanout=1)        0.317   Result<3>
    SLICE_X10Y129.CLK    Tas                   0.045   count<3>
                                                       Mcount_count_eqn_31
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      2.442ns (1.513ns logic, 0.929ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack:                  7.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.435ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.AQ     Tcko                  0.518   count<3>
                                                       count_0
    SLICE_X10Y128.A4     net (fanout=6)        0.640   count<0>
    SLICE_X10Y128.DMUX   Topad                 0.915   Result<3>
                                                       count<0>_rt
                                                       Mcount_count_xor<3>
    SLICE_X10Y129.D6     net (fanout=1)        0.317   Result<3>
    SLICE_X10Y129.CLK    Tas                   0.045   count<3>
                                                       Mcount_count_eqn_31
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      2.435ns (1.478ns logic, 0.957ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack:                  7.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.393ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.CQ     Tcko                  0.518   count<3>
                                                       count_2
    SLICE_X10Y128.C5     net (fanout=6)        0.463   count<2>
    SLICE_X10Y128.CMUX   Topcc                 0.551   Result<3>
                                                       Mcount_count_lut<2>_INV_0
                                                       Mcount_count_xor<3>
    SLICE_X10Y129.C1     net (fanout=1)        0.816   Result<2>
    SLICE_X10Y129.CLK    Tas                   0.045   count<3>
                                                       Mcount_count_eqn_21
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.393ns (1.114ns logic, 1.279ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack:                  7.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.303ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.BQ     Tcko                  0.518   count<3>
                                                       count_1
    SLICE_X10Y128.B4     net (fanout=6)        0.612   count<1>
    SLICE_X10Y128.BMUX   Topbb                 0.536   Result<3>
                                                       Mcount_count_lut<1>_INV_0
                                                       Mcount_count_xor<3>
    SLICE_X10Y129.B4     net (fanout=1)        0.594   Result<1>
    SLICE_X10Y129.CLK    Tas                   0.043   count<3>
                                                       Mcount_count_eqn_11
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.303ns (1.097ns logic, 1.206ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack:                  7.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.002ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.CQ     Tcko                  0.518   count<3>
                                                       count_2
    SLICE_X10Y128.C5     net (fanout=6)        0.463   count<2>
    SLICE_X10Y128.DMUX   Topcd                 0.659   Result<3>
                                                       Mcount_count_lut<2>_INV_0
                                                       Mcount_count_xor<3>
    SLICE_X10Y129.D6     net (fanout=1)        0.317   Result<3>
    SLICE_X10Y129.CLK    Tas                   0.045   count<3>
                                                       Mcount_count_eqn_31
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      2.002ns (1.222ns logic, 0.780ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack:                  8.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.915ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.DQ     Tcko                  0.518   count<3>
                                                       count_3
    SLICE_X10Y128.D5     net (fanout=6)        0.473   count<3>
    SLICE_X10Y128.DMUX   Topdd                 0.562   Result<3>
                                                       Mcount_count_lut<3>_INV_0
                                                       Mcount_count_xor<3>
    SLICE_X10Y129.D6     net (fanout=1)        0.317   Result<3>
    SLICE_X10Y129.CLK    Tas                   0.045   count<3>
                                                       Mcount_count_eqn_31
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      1.915ns (1.125ns logic, 0.790ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack:                  8.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.481ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.CQ     Tcko                  0.518   count<3>
                                                       count_2
    SLICE_X10Y129.A1     net (fanout=6)        0.916   count<2>
    SLICE_X10Y129.CLK    Tas                   0.047   count<3>
                                                       Mcount_count_eqn_01
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.481ns (0.565ns logic, 0.916ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  8.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.467ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.CQ     Tcko                  0.518   count<3>
                                                       count_2
    SLICE_X10Y129.B1     net (fanout=6)        0.906   count<2>
    SLICE_X10Y129.CLK    Tas                   0.043   count<3>
                                                       Mcount_count_eqn_11
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.467ns (0.561ns logic, 0.906ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  8.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.CQ     Tcko                  0.518   count<3>
                                                       count_2
    SLICE_X10Y129.D1     net (fanout=6)        0.870   count<2>
    SLICE_X10Y129.CLK    Tas                   0.045   count<3>
                                                       Mcount_count_eqn_31
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      1.433ns (0.563ns logic, 0.870ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  8.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.AQ     Tcko                  0.518   count<3>
                                                       count_0
    SLICE_X10Y129.D2     net (fanout=6)        0.865   count<0>
    SLICE_X10Y129.CLK    Tas                   0.045   count<3>
                                                       Mcount_count_eqn_31
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      1.428ns (0.563ns logic, 0.865ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  8.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.DQ     Tcko                  0.518   count<3>
                                                       count_3
    SLICE_X10Y129.A2     net (fanout=6)        0.858   count<3>
    SLICE_X10Y129.CLK    Tas                   0.047   count<3>
                                                       Mcount_count_eqn_01
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.423ns (0.565ns logic, 0.858ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  8.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.AQ     Tcko                  0.518   count<3>
                                                       count_0
    SLICE_X10Y129.C2     net (fanout=6)        0.851   count<0>
    SLICE_X10Y129.CLK    Tas                   0.045   count<3>
                                                       Mcount_count_eqn_21
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.414ns (0.563ns logic, 0.851ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  8.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.DQ     Tcko                  0.518   count<3>
                                                       count_3
    SLICE_X10Y129.B2     net (fanout=6)        0.850   count<3>
    SLICE_X10Y129.CLK    Tas                   0.043   count<3>
                                                       Mcount_count_eqn_11
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (0.561ns logic, 0.850ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  8.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          clkout (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.328ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.AQ     Tcko                  0.518   count<3>
                                                       count_0
    SLICE_X11Y129.D1     net (fanout=6)        0.718   count<0>
    SLICE_X11Y129.CLK    Tas                   0.092   clkout_OBUF
                                                       clkout_rstpot
                                                       clkout
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (0.610ns logic, 0.718ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack:                  8.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.276ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.BQ     Tcko                  0.518   count<3>
                                                       count_1
    SLICE_X10Y129.D4     net (fanout=6)        0.713   count<1>
    SLICE_X10Y129.CLK    Tas                   0.045   count<3>
                                                       Mcount_count_eqn_31
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      1.276ns (0.563ns logic, 0.713ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  8.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.259ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.BQ     Tcko                  0.518   count<3>
                                                       count_1
    SLICE_X10Y129.C4     net (fanout=6)        0.696   count<1>
    SLICE_X10Y129.CLK    Tas                   0.045   count<3>
                                                       Mcount_count_eqn_21
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.259ns (0.563ns logic, 0.696ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: led_OBUF/CLK
  Logical resource: led/CK
  Location pin: OLOGIC_X1Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: clkout_1/CLK
  Logical resource: clkout_1/CK
  Location pin: OLOGIC_X0Y146.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: clkout_1/SR
  Logical resource: clkout_1/SR
  Location pin: OLOGIC_X0Y146.SR
  Clock network: reset_inv
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: clkout_OBUF/CLK
  Logical resource: clkout/CK
  Location pin: SLICE_X11Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: clkout_OBUF/CLK
  Logical resource: clkout/CK
  Location pin: SLICE_X11Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: clkout_OBUF/CLK
  Logical resource: clkout/CK
  Location pin: SLICE_X11Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<3>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X10Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<3>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X10Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X10Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<3>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X10Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<3>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X10Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X10Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<3>/CLK
  Logical resource: count_2/CK
  Location pin: SLICE_X10Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<3>/CLK
  Logical resource: count_2/CK
  Location pin: SLICE_X10Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_2/CK
  Location pin: SLICE_X10Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<3>/CLK
  Logical resource: count_3/CK
  Location pin: SLICE_X10Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<3>/CLK
  Logical resource: count_3/CK
  Location pin: SLICE_X10Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_3/CK
  Location pin: SLICE_X10Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.467|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 36 paths, 0 nets, and 34 connections

Design statistics:
   Minimum period:   3.467ns{1}   (Maximum frequency: 288.434MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 10 03:36:29 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



