{
  "creator": "Yosys 0.9 (git sha1 1979e0b)",
  "modules": {
    "register_w16_rst": {
      "attributes": {
        "top": 1,
        "src": "verilog_files/register_w16_rst.v:1"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "data_in": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "data_out": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        }
      },
      "cells": {
        "$abc$83$auto$blifparse.cc:371:parse_blif$84": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 36 ]
          }
        },
        "$abc$83$auto$blifparse.cc:371:parse_blif$85": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 3 ],
            "Y": [ 37 ]
          }
        },
        "$abc$83$auto$blifparse.cc:371:parse_blif$86": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 3 ],
            "Y": [ 38 ]
          }
        },
        "$abc$83$auto$blifparse.cc:371:parse_blif$87": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 3 ],
            "Y": [ 39 ]
          }
        },
        "$abc$83$auto$blifparse.cc:371:parse_blif$88": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8 ],
            "B": [ 3 ],
            "Y": [ 40 ]
          }
        },
        "$abc$83$auto$blifparse.cc:371:parse_blif$89": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9 ],
            "B": [ 3 ],
            "Y": [ 41 ]
          }
        },
        "$abc$83$auto$blifparse.cc:371:parse_blif$90": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10 ],
            "B": [ 3 ],
            "Y": [ 42 ]
          }
        },
        "$abc$83$auto$blifparse.cc:371:parse_blif$91": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11 ],
            "B": [ 3 ],
            "Y": [ 43 ]
          }
        },
        "$abc$83$auto$blifparse.cc:371:parse_blif$92": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 12 ],
            "B": [ 3 ],
            "Y": [ 44 ]
          }
        },
        "$abc$83$auto$blifparse.cc:371:parse_blif$93": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 3 ],
            "Y": [ 45 ]
          }
        },
        "$abc$83$auto$blifparse.cc:371:parse_blif$94": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14 ],
            "B": [ 3 ],
            "Y": [ 46 ]
          }
        },
        "$abc$83$auto$blifparse.cc:371:parse_blif$95": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15 ],
            "B": [ 3 ],
            "Y": [ 47 ]
          }
        },
        "$abc$83$auto$blifparse.cc:371:parse_blif$96": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 3 ],
            "Y": [ 48 ]
          }
        },
        "$abc$83$auto$blifparse.cc:371:parse_blif$97": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17 ],
            "B": [ 3 ],
            "Y": [ 49 ]
          }
        },
        "$abc$83$auto$blifparse.cc:371:parse_blif$98": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18 ],
            "B": [ 3 ],
            "Y": [ 50 ]
          }
        },
        "$abc$83$auto$blifparse.cc:371:parse_blif$99": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 3 ],
            "Y": [ 51 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$51": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/register_w16_rst.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 36 ],
            "Q": [ 20 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$52": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/register_w16_rst.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 37 ],
            "Q": [ 21 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$53": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/register_w16_rst.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 38 ],
            "Q": [ 22 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$54": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/register_w16_rst.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 39 ],
            "Q": [ 23 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$55": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/register_w16_rst.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 40 ],
            "Q": [ 24 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$56": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/register_w16_rst.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 41 ],
            "Q": [ 25 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$57": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/register_w16_rst.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 42 ],
            "Q": [ 26 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$58": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/register_w16_rst.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 43 ],
            "Q": [ 27 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$59": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/register_w16_rst.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 44 ],
            "Q": [ 28 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$60": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/register_w16_rst.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 45 ],
            "Q": [ 29 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$61": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/register_w16_rst.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 46 ],
            "Q": [ 30 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$62": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/register_w16_rst.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 47 ],
            "Q": [ 31 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$63": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/register_w16_rst.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 48 ],
            "Q": [ 32 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$64": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/register_w16_rst.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 49 ],
            "Q": [ 33 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$65": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/register_w16_rst.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 50 ],
            "Q": [ 34 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$66": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/register_w16_rst.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 51 ],
            "Q": [ 35 ]
          }
        }
      },
      "netnames": {
        "$0\\data_out[15:0]": {
          "hide_name": 1,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "verilog_files/register_w16_rst.v:8"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog_files/register_w16_rst.v:2"
          }
        },
        "data_in": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "verilog_files/register_w16_rst.v:4"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "verilog_files/register_w16_rst.v:5"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "verilog_files/register_w16_rst.v:3"
          }
        }
      }
    }
  }
}
