-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_8_cost_function\hdlsrc\parallel_8_cost_function\parallel_8_cost_function.vhd
-- Created: 2022-10-18 09:53:50
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: -1
-- Target subsystem base rate: -1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: parallel_8_cost_function
-- Source Path: parallel_8_cost_function
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY parallel_8_cost_function IS
  PORT( IPCORE_CLK                        :   IN    std_logic;  -- ufix1
        IPCORE_RESETN                     :   IN    std_logic;  -- ufix1
        valid_in                          :   IN    std_logic;  -- ufix1
        Prediction                        :   IN    std_logic_vector(575 DOWNTO 0);  -- ufix576
        AXI4_Lite_ACLK                    :   IN    std_logic;  -- ufix1
        AXI4_Lite_ARESETN                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_AWADDR                  :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        AXI4_Lite_AWVALID                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_WDATA                   :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI4_Lite_WSTRB                   :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        AXI4_Lite_WVALID                  :   IN    std_logic;  -- ufix1
        AXI4_Lite_BREADY                  :   IN    std_logic;  -- ufix1
        AXI4_Lite_ARADDR                  :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        AXI4_Lite_ARVALID                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_RREADY                  :   IN    std_logic;  -- ufix1
        done                              :   OUT   std_logic;  -- ufix1
        J                                 :   OUT   std_logic_vector(159 DOWNTO 0);  -- ufix160
        AXI4_Lite_AWREADY                 :   OUT   std_logic;  -- ufix1
        AXI4_Lite_WREADY                  :   OUT   std_logic;  -- ufix1
        AXI4_Lite_BRESP                   :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_Lite_BVALID                  :   OUT   std_logic;  -- ufix1
        AXI4_Lite_ARREADY                 :   OUT   std_logic;  -- ufix1
        AXI4_Lite_RDATA                   :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI4_Lite_RRESP                   :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_Lite_RVALID                  :   OUT   std_logic  -- ufix1
        );
END parallel_8_cost_function;


ARCHITECTURE rtl OF parallel_8_cost_function IS

  -- Component Declarations
  COMPONENT parallel_8_cost_function_reset_sync
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset_in                        :   IN    std_logic;  -- ufix1
          reset_out                       :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT parallel_8_cost_function_axi_lite
    PORT( reset                           :   IN    std_logic;
          AXI4_Lite_ACLK                  :   IN    std_logic;  -- ufix1
          AXI4_Lite_ARESETN               :   IN    std_logic;  -- ufix1
          AXI4_Lite_AWADDR                :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          AXI4_Lite_AWVALID               :   IN    std_logic;  -- ufix1
          AXI4_Lite_WDATA                 :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_Lite_WSTRB                 :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
          AXI4_Lite_WVALID                :   IN    std_logic;  -- ufix1
          AXI4_Lite_BREADY                :   IN    std_logic;  -- ufix1
          AXI4_Lite_ARADDR                :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          AXI4_Lite_ARVALID               :   IN    std_logic;  -- ufix1
          AXI4_Lite_RREADY                :   IN    std_logic;  -- ufix1
          read_ip_timestamp               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_Lite_AWREADY               :   OUT   std_logic;  -- ufix1
          AXI4_Lite_WREADY                :   OUT   std_logic;  -- ufix1
          AXI4_Lite_BRESP                 :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_Lite_BVALID                :   OUT   std_logic;  -- ufix1
          AXI4_Lite_ARREADY               :   OUT   std_logic;  -- ufix1
          AXI4_Lite_RDATA                 :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_Lite_RRESP                 :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_Lite_RVALID                :   OUT   std_logic;  -- ufix1
          write_axi_enable                :   OUT   std_logic;  -- ufix1
          write_id_ref_AXI                :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_iq_ref_AXI                :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_ix_ref_AXI                :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_iy_ref_AXI                :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          reset_internal                  :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  COMPONENT parallel_8_cost_function_dut
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset                           :   IN    std_logic;
          dut_enable                      :   IN    std_logic;  -- ufix1
          valid_in                        :   IN    std_logic;  -- ufix1
          Prediction_0                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_1                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_2                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_3                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_4                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_5                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_6                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_7                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_8                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_9                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_10                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_11                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_12                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_13                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_14                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_15                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_16                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_17                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_18                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_19                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_20                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_21                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_22                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_23                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_24                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_25                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_26                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_27                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_28                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_29                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_30                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_31                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          id_ref_AXI                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          iq_ref_AXI                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          ix_ref_AXI                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          iy_ref_AXI                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          ce_out                          :   OUT   std_logic;  -- ufix1
          done                            :   OUT   std_logic;  -- ufix1
          J_0                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_1                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_2                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_3                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_4                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_5                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_6                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_7                             :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : parallel_8_cost_function_reset_sync
    USE ENTITY work.parallel_8_cost_function_reset_sync(rtl);

  FOR ALL : parallel_8_cost_function_axi_lite
    USE ENTITY work.parallel_8_cost_function_axi_lite(rtl);

  FOR ALL : parallel_8_cost_function_dut
    USE ENTITY work.parallel_8_cost_function_dut(rtl);

  -- Signals
  SIGNAL reset                            : std_logic;
  SIGNAL ip_timestamp                     : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL reset_cm                         : std_logic;  -- ufix1
  SIGNAL reset_internal                   : std_logic;  -- ufix1
  SIGNAL reset_before_sync                : std_logic;  -- ufix1
  SIGNAL AXI4_Lite_BRESP_tmp              : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL AXI4_Lite_RDATA_tmp              : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI4_Lite_RRESP_tmp              : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL write_axi_enable                 : std_logic;  -- ufix1
  SIGNAL write_id_ref_AXI                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_iq_ref_AXI                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_ix_ref_AXI                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_iy_ref_AXI                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Prediction_unsigned              : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice                 : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_0_sig                 : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_1            : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_1               : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_1_sig                 : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_2            : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_2               : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_2_sig                 : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_3            : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_3               : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_3_sig                 : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_4            : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_4               : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_4_sig                 : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_5            : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_5               : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_5_sig                 : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_6            : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_6               : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_6_sig                 : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_7            : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_7               : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_7_sig                 : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_8            : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_8               : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_8_sig                 : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_9            : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_9               : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_9_sig                 : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_10           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_10              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_10_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_11           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_11              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_11_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_12           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_12              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_12_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_13           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_13              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_13_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_14           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_14              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_14_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_15           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_15              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_15_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_16           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_16              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_16_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_17           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_17              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_17_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_18           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_18              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_18_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_19           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_19              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_19_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_20           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_20              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_20_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_21           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_21              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_21_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_22           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_22              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_22_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_23           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_23              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_23_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_24           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_24              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_24_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_25           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_25              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_25_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_26           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_26              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_26_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_27           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_27              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_27_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_28           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_28              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_28_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_29           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_29              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_29_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_30           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_30              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_30_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_unsigned_31           : unsigned(575 DOWNTO 0);  -- ufix576
  SIGNAL Prediction_slice_31              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_31_sig                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL done_sig                         : std_logic;  -- ufix1
  SIGNAL J_0_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_1_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_2_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_3_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_4_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_5_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_6_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_7_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_7_sig_signed                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL J_6_sig_signed                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL J_5_sig_signed                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL J_4_sig_signed                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL J_3_sig_signed                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL J_2_sig_signed                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL J_1_sig_signed                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL J_0_sig_signed                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL J_tmp                            : unsigned(159 DOWNTO 0);  -- ufix160

BEGIN
  u_parallel_8_cost_function_reset_sync_inst : parallel_8_cost_function_reset_sync
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset_in => reset_before_sync,  -- ufix1
              reset_out => reset
              );

  u_parallel_8_cost_function_axi_lite_inst : parallel_8_cost_function_axi_lite
    PORT MAP( reset => reset,
              AXI4_Lite_ACLK => AXI4_Lite_ACLK,  -- ufix1
              AXI4_Lite_ARESETN => AXI4_Lite_ARESETN,  -- ufix1
              AXI4_Lite_AWADDR => AXI4_Lite_AWADDR,  -- ufix16
              AXI4_Lite_AWVALID => AXI4_Lite_AWVALID,  -- ufix1
              AXI4_Lite_WDATA => AXI4_Lite_WDATA,  -- ufix32
              AXI4_Lite_WSTRB => AXI4_Lite_WSTRB,  -- ufix4
              AXI4_Lite_WVALID => AXI4_Lite_WVALID,  -- ufix1
              AXI4_Lite_BREADY => AXI4_Lite_BREADY,  -- ufix1
              AXI4_Lite_ARADDR => AXI4_Lite_ARADDR,  -- ufix16
              AXI4_Lite_ARVALID => AXI4_Lite_ARVALID,  -- ufix1
              AXI4_Lite_RREADY => AXI4_Lite_RREADY,  -- ufix1
              read_ip_timestamp => std_logic_vector(ip_timestamp),  -- ufix32
              AXI4_Lite_AWREADY => AXI4_Lite_AWREADY,  -- ufix1
              AXI4_Lite_WREADY => AXI4_Lite_WREADY,  -- ufix1
              AXI4_Lite_BRESP => AXI4_Lite_BRESP_tmp,  -- ufix2
              AXI4_Lite_BVALID => AXI4_Lite_BVALID,  -- ufix1
              AXI4_Lite_ARREADY => AXI4_Lite_ARREADY,  -- ufix1
              AXI4_Lite_RDATA => AXI4_Lite_RDATA_tmp,  -- ufix32
              AXI4_Lite_RRESP => AXI4_Lite_RRESP_tmp,  -- ufix2
              AXI4_Lite_RVALID => AXI4_Lite_RVALID,  -- ufix1
              write_axi_enable => write_axi_enable,  -- ufix1
              write_id_ref_AXI => write_id_ref_AXI,  -- ufix32
              write_iq_ref_AXI => write_iq_ref_AXI,  -- ufix32
              write_ix_ref_AXI => write_ix_ref_AXI,  -- ufix32
              write_iy_ref_AXI => write_iy_ref_AXI,  -- ufix32
              reset_internal => reset_internal  -- ufix1
              );

  u_parallel_8_cost_function_dut_inst : parallel_8_cost_function_dut
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset => reset,
              dut_enable => write_axi_enable,  -- ufix1
              valid_in => valid_in,  -- ufix1
              Prediction_0 => std_logic_vector(Prediction_0_sig),  -- sfix18_En11
              Prediction_1 => std_logic_vector(Prediction_1_sig),  -- sfix18_En11
              Prediction_2 => std_logic_vector(Prediction_2_sig),  -- sfix18_En11
              Prediction_3 => std_logic_vector(Prediction_3_sig),  -- sfix18_En11
              Prediction_4 => std_logic_vector(Prediction_4_sig),  -- sfix18_En11
              Prediction_5 => std_logic_vector(Prediction_5_sig),  -- sfix18_En11
              Prediction_6 => std_logic_vector(Prediction_6_sig),  -- sfix18_En11
              Prediction_7 => std_logic_vector(Prediction_7_sig),  -- sfix18_En11
              Prediction_8 => std_logic_vector(Prediction_8_sig),  -- sfix18_En11
              Prediction_9 => std_logic_vector(Prediction_9_sig),  -- sfix18_En11
              Prediction_10 => std_logic_vector(Prediction_10_sig),  -- sfix18_En11
              Prediction_11 => std_logic_vector(Prediction_11_sig),  -- sfix18_En11
              Prediction_12 => std_logic_vector(Prediction_12_sig),  -- sfix18_En11
              Prediction_13 => std_logic_vector(Prediction_13_sig),  -- sfix18_En11
              Prediction_14 => std_logic_vector(Prediction_14_sig),  -- sfix18_En11
              Prediction_15 => std_logic_vector(Prediction_15_sig),  -- sfix18_En11
              Prediction_16 => std_logic_vector(Prediction_16_sig),  -- sfix18_En11
              Prediction_17 => std_logic_vector(Prediction_17_sig),  -- sfix18_En11
              Prediction_18 => std_logic_vector(Prediction_18_sig),  -- sfix18_En11
              Prediction_19 => std_logic_vector(Prediction_19_sig),  -- sfix18_En11
              Prediction_20 => std_logic_vector(Prediction_20_sig),  -- sfix18_En11
              Prediction_21 => std_logic_vector(Prediction_21_sig),  -- sfix18_En11
              Prediction_22 => std_logic_vector(Prediction_22_sig),  -- sfix18_En11
              Prediction_23 => std_logic_vector(Prediction_23_sig),  -- sfix18_En11
              Prediction_24 => std_logic_vector(Prediction_24_sig),  -- sfix18_En11
              Prediction_25 => std_logic_vector(Prediction_25_sig),  -- sfix18_En11
              Prediction_26 => std_logic_vector(Prediction_26_sig),  -- sfix18_En11
              Prediction_27 => std_logic_vector(Prediction_27_sig),  -- sfix18_En11
              Prediction_28 => std_logic_vector(Prediction_28_sig),  -- sfix18_En11
              Prediction_29 => std_logic_vector(Prediction_29_sig),  -- sfix18_En11
              Prediction_30 => std_logic_vector(Prediction_30_sig),  -- sfix18_En11
              Prediction_31 => std_logic_vector(Prediction_31_sig),  -- sfix18_En11
              id_ref_AXI => write_id_ref_AXI,  -- ufix32
              iq_ref_AXI => write_iq_ref_AXI,  -- ufix32
              ix_ref_AXI => write_ix_ref_AXI,  -- ufix32
              iy_ref_AXI => write_iy_ref_AXI,  -- ufix32
              ce_out => ce_out_sig,  -- ufix1
              done => done_sig,  -- ufix1
              J_0 => J_0_sig,  -- sfix20_En11
              J_1 => J_1_sig,  -- sfix20_En11
              J_2 => J_2_sig,  -- sfix20_En11
              J_3 => J_3_sig,  -- sfix20_En11
              J_4 => J_4_sig,  -- sfix20_En11
              J_5 => J_5_sig,  -- sfix20_En11
              J_6 => J_6_sig,  -- sfix20_En11
              J_7 => J_7_sig  -- sfix20_En11
              );

  ip_timestamp <= unsigned'(X"83BCAF59");

  reset_cm <=  NOT IPCORE_RESETN;

  reset_before_sync <= reset_cm OR reset_internal;

  Prediction_unsigned <= unsigned(Prediction);

  Prediction_slice <= Prediction_unsigned(17 DOWNTO 0);

  Prediction_0_sig <= signed(Prediction_slice);

  Prediction_unsigned_1 <= unsigned(Prediction);

  Prediction_slice_1 <= Prediction_unsigned_1(35 DOWNTO 18);

  Prediction_1_sig <= signed(Prediction_slice_1);

  Prediction_unsigned_2 <= unsigned(Prediction);

  Prediction_slice_2 <= Prediction_unsigned_2(53 DOWNTO 36);

  Prediction_2_sig <= signed(Prediction_slice_2);

  Prediction_unsigned_3 <= unsigned(Prediction);

  Prediction_slice_3 <= Prediction_unsigned_3(71 DOWNTO 54);

  Prediction_3_sig <= signed(Prediction_slice_3);

  Prediction_unsigned_4 <= unsigned(Prediction);

  Prediction_slice_4 <= Prediction_unsigned_4(89 DOWNTO 72);

  Prediction_4_sig <= signed(Prediction_slice_4);

  Prediction_unsigned_5 <= unsigned(Prediction);

  Prediction_slice_5 <= Prediction_unsigned_5(107 DOWNTO 90);

  Prediction_5_sig <= signed(Prediction_slice_5);

  Prediction_unsigned_6 <= unsigned(Prediction);

  Prediction_slice_6 <= Prediction_unsigned_6(125 DOWNTO 108);

  Prediction_6_sig <= signed(Prediction_slice_6);

  Prediction_unsigned_7 <= unsigned(Prediction);

  Prediction_slice_7 <= Prediction_unsigned_7(143 DOWNTO 126);

  Prediction_7_sig <= signed(Prediction_slice_7);

  Prediction_unsigned_8 <= unsigned(Prediction);

  Prediction_slice_8 <= Prediction_unsigned_8(161 DOWNTO 144);

  Prediction_8_sig <= signed(Prediction_slice_8);

  Prediction_unsigned_9 <= unsigned(Prediction);

  Prediction_slice_9 <= Prediction_unsigned_9(179 DOWNTO 162);

  Prediction_9_sig <= signed(Prediction_slice_9);

  Prediction_unsigned_10 <= unsigned(Prediction);

  Prediction_slice_10 <= Prediction_unsigned_10(197 DOWNTO 180);

  Prediction_10_sig <= signed(Prediction_slice_10);

  Prediction_unsigned_11 <= unsigned(Prediction);

  Prediction_slice_11 <= Prediction_unsigned_11(215 DOWNTO 198);

  Prediction_11_sig <= signed(Prediction_slice_11);

  Prediction_unsigned_12 <= unsigned(Prediction);

  Prediction_slice_12 <= Prediction_unsigned_12(233 DOWNTO 216);

  Prediction_12_sig <= signed(Prediction_slice_12);

  Prediction_unsigned_13 <= unsigned(Prediction);

  Prediction_slice_13 <= Prediction_unsigned_13(251 DOWNTO 234);

  Prediction_13_sig <= signed(Prediction_slice_13);

  Prediction_unsigned_14 <= unsigned(Prediction);

  Prediction_slice_14 <= Prediction_unsigned_14(269 DOWNTO 252);

  Prediction_14_sig <= signed(Prediction_slice_14);

  Prediction_unsigned_15 <= unsigned(Prediction);

  Prediction_slice_15 <= Prediction_unsigned_15(287 DOWNTO 270);

  Prediction_15_sig <= signed(Prediction_slice_15);

  Prediction_unsigned_16 <= unsigned(Prediction);

  Prediction_slice_16 <= Prediction_unsigned_16(305 DOWNTO 288);

  Prediction_16_sig <= signed(Prediction_slice_16);

  Prediction_unsigned_17 <= unsigned(Prediction);

  Prediction_slice_17 <= Prediction_unsigned_17(323 DOWNTO 306);

  Prediction_17_sig <= signed(Prediction_slice_17);

  Prediction_unsigned_18 <= unsigned(Prediction);

  Prediction_slice_18 <= Prediction_unsigned_18(341 DOWNTO 324);

  Prediction_18_sig <= signed(Prediction_slice_18);

  Prediction_unsigned_19 <= unsigned(Prediction);

  Prediction_slice_19 <= Prediction_unsigned_19(359 DOWNTO 342);

  Prediction_19_sig <= signed(Prediction_slice_19);

  Prediction_unsigned_20 <= unsigned(Prediction);

  Prediction_slice_20 <= Prediction_unsigned_20(377 DOWNTO 360);

  Prediction_20_sig <= signed(Prediction_slice_20);

  Prediction_unsigned_21 <= unsigned(Prediction);

  Prediction_slice_21 <= Prediction_unsigned_21(395 DOWNTO 378);

  Prediction_21_sig <= signed(Prediction_slice_21);

  Prediction_unsigned_22 <= unsigned(Prediction);

  Prediction_slice_22 <= Prediction_unsigned_22(413 DOWNTO 396);

  Prediction_22_sig <= signed(Prediction_slice_22);

  Prediction_unsigned_23 <= unsigned(Prediction);

  Prediction_slice_23 <= Prediction_unsigned_23(431 DOWNTO 414);

  Prediction_23_sig <= signed(Prediction_slice_23);

  Prediction_unsigned_24 <= unsigned(Prediction);

  Prediction_slice_24 <= Prediction_unsigned_24(449 DOWNTO 432);

  Prediction_24_sig <= signed(Prediction_slice_24);

  Prediction_unsigned_25 <= unsigned(Prediction);

  Prediction_slice_25 <= Prediction_unsigned_25(467 DOWNTO 450);

  Prediction_25_sig <= signed(Prediction_slice_25);

  Prediction_unsigned_26 <= unsigned(Prediction);

  Prediction_slice_26 <= Prediction_unsigned_26(485 DOWNTO 468);

  Prediction_26_sig <= signed(Prediction_slice_26);

  Prediction_unsigned_27 <= unsigned(Prediction);

  Prediction_slice_27 <= Prediction_unsigned_27(503 DOWNTO 486);

  Prediction_27_sig <= signed(Prediction_slice_27);

  Prediction_unsigned_28 <= unsigned(Prediction);

  Prediction_slice_28 <= Prediction_unsigned_28(521 DOWNTO 504);

  Prediction_28_sig <= signed(Prediction_slice_28);

  Prediction_unsigned_29 <= unsigned(Prediction);

  Prediction_slice_29 <= Prediction_unsigned_29(539 DOWNTO 522);

  Prediction_29_sig <= signed(Prediction_slice_29);

  Prediction_unsigned_30 <= unsigned(Prediction);

  Prediction_slice_30 <= Prediction_unsigned_30(557 DOWNTO 540);

  Prediction_30_sig <= signed(Prediction_slice_30);

  Prediction_unsigned_31 <= unsigned(Prediction);

  Prediction_slice_31 <= Prediction_unsigned_31(575 DOWNTO 558);

  Prediction_31_sig <= signed(Prediction_slice_31);

  done <= done_sig;

  J_7_sig_signed <= signed(J_7_sig);

  J_6_sig_signed <= signed(J_6_sig);

  J_5_sig_signed <= signed(J_5_sig);

  J_4_sig_signed <= signed(J_4_sig);

  J_3_sig_signed <= signed(J_3_sig);

  J_2_sig_signed <= signed(J_2_sig);

  J_1_sig_signed <= signed(J_1_sig);

  J_0_sig_signed <= signed(J_0_sig);

  J_tmp <= unsigned(J_7_sig_signed) & unsigned(J_6_sig_signed) & unsigned(J_5_sig_signed) & unsigned(J_4_sig_signed) & unsigned(J_3_sig_signed) & unsigned(J_2_sig_signed) & unsigned(J_1_sig_signed) & unsigned(J_0_sig_signed);

  J <= std_logic_vector(J_tmp);

  AXI4_Lite_BRESP <= AXI4_Lite_BRESP_tmp;

  AXI4_Lite_RDATA <= AXI4_Lite_RDATA_tmp;

  AXI4_Lite_RRESP <= AXI4_Lite_RRESP_tmp;

END rtl;

