vio_1.vhd,vhdl,xil_defaultlib,../../../../bcd_counter_fpga.srcs/sources_1/ip/vio_1/sim/vio_1.vhd,incdir="../../../../bcd_counter_fpga.srcs/sources_1/ip/vio_1/hdl/verilog"incdir="../../../../bcd_counter_fpga.srcs/sources_1/ip/vio_1/hdl"
