#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sun Dec 18 22:42:35 2016
# Process ID: 4280
# Current directory: E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6596 E:\学习\大二上学期\数字系统设计\vivado开发\ID_scrolliing\ID_scrolliing.xpr
# Log file: E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/vivado.log
# Journal file: E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Desktop/ID_scrolliing' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.cache/ip', nor could it be found using path 'C:/Users/Administrator/Desktop/ID_scrolliing/ID_scrolliing.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 782.836 ; gain = 120.082
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll_top.v" into library work [E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll_top.v:1]
[Sun Dec 18 22:47:27 2016] Launched synth_1...
Run output will be captured here: E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 792.457 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll_top.v" into library work [E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll_top.v:1]
[Sun Dec 18 22:49:22 2016] Launched synth_1...
Run output will be captured here: E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll_top.v" into library work [E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll_top.v:1]
[Sun Dec 18 22:50:12 2016] Launched synth_1...
Run output will be captured here: E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll_top.v" into library work [E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll_top.v:1]
[Sun Dec 18 22:51:33 2016] Launched synth_1...
Run output will be captured here: E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll_top.v" into library work [E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll_top.v:1]
[Sun Dec 18 22:55:03 2016] Launched synth_1...
Run output will be captured here: E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll_top.v" into library work [E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll_top.v:1]
[Sun Dec 18 23:02:22 2016] Launched synth_1...
Run output will be captured here: E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll_top.v" into library work [E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll_top.v:1]
[Sun Dec 18 23:14:44 2016] Launched synth_1...
Run output will be captured here: E:/学习/大二上学期/数字系统设计/vivado开发/ID_scrolliing/ID_scrolliing.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 19 00:19:30 2016...
