{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1896, "design__instance__area": 36192.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.020511969923973083, "power__switching__total": 0.011099386028945446, "power__leakage__total": 4.7658778612458264e-07, "power__total": 0.03161183372139931, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.034354, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.034354, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.694912, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.046503, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.694912, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.046503, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 7, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.058281, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.058281, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.908319, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.587548, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -216.954071, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.587548, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.503474, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 62, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.587548, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 62, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 7, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.023412, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.023412, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.32061, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.956989, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.32061, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 4.956989, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 7, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": 0.065364, "clock__skew__worst_setup": 0.020766, "timing__hold__ws": 0.31615, "timing__setup__ws": -4.848774, "timing__hold__tns": 0, "timing__setup__tns": -227.277725, "timing__hold__wns": 0, "timing__setup__wns": -4.848774, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.31615, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 186, "timing__setup_r2r__ws": -4.848774, "timing__setup_r2r_vio__count": 186, "design__die__bbox": "0.0 0.0 284.69 302.61", "design__core__bbox": "6.72 15.68 277.76 286.16", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 109, "design__die__area": 86150, "design__core__area": 73310.9, "design__instance__count__stdcell": 1896, "design__instance__area__stdcell": 36192.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.493682, "design__instance__utilization__stdcell": 0.493682, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 17875209, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 42052.9, "design__violations": 0, "design__instance__count__setup_buffer": 30, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1348, "route__net__special": 2, "route__drc_errors__iter:1": 320, "route__wirelength__iter:1": 46641, "route__drc_errors__iter:2": 35, "route__wirelength__iter:2": 46289, "route__drc_errors__iter:3": 15, "route__wirelength__iter:3": 46203, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 46198, "route__drc_errors": 0, "route__wirelength": 46198, "route__vias": 7903, "route__vias__singlecut": 7903, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 524, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.030822, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.030822, "timing__hold__ws__corner:min_tt_025C_5v00": 0.687235, "timing__setup__ws__corner:min_tt_025C_5v00": 2.169287, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.687235, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.169287, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 7, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.052346, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.052346, "timing__hold__ws__corner:min_ss_125C_4v50": 0.927031, "timing__setup__ws__corner:min_ss_125C_4v50": -4.368701, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -208.359619, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.368701, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.490244, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 61, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.368701, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 61, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 7, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.020766, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.020766, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.31615, "timing__setup__ws__corner:min_ff_n40C_5v50": 5.022197, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.31615, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.022197, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.038563, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.038563, "timing__hold__ws__corner:max_tt_025C_5v00": 0.704225, "timing__setup__ws__corner:max_tt_025C_5v00": 1.89937, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.704225, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 1.89937, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 7, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.065364, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.065364, "timing__hold__ws__corner:max_ss_125C_4v50": 0.886581, "timing__setup__ws__corner:max_ss_125C_4v50": -4.848774, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -227.277725, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.848774, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.519534, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 63, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.848774, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 63, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 7, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.026721, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.026721, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.326411, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.861761, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.326411, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.861761, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99847, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99961, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00153194, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0015776, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000373289, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0015776, "ir__voltage__worst": 5, "ir__drop__avg": 0.000387, "ir__drop__worst": 0.00153, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}