// Seed: 85058695
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    output tri id_2
);
  initial id_2 += -1'b0;
  assign module_2.id_0 = 0;
endmodule
program module_1 (
    output supply0 id_0,
    input wor id_1,
    input wire id_2,
    input supply1 id_3,
    output uwire id_4,
    input supply0 id_5
    , id_7
);
  logic id_8 = 1 ? 1 : id_3;
  nand primCall (id_4, id_7, id_3, id_1, id_2, id_8);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_4
  );
endprogram
module module_2 #(
    parameter id_3 = 32'd77
) (
    input wor id_0,
    input tri1 id_1,
    output wire id_2,
    input supply1 _id_3,
    output uwire id_4,
    input uwire id_5
    , id_8,
    output tri0 id_6[1 'h0 : id_3]
);
  assign id_6 = 1'b0;
  nor primCall (id_6, id_5, id_0, id_1);
  module_0 modCall_1 (
      id_4,
      id_1,
      id_6
  );
endmodule
