<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>ID_AA64SMFR0_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ID_AA64SMFR0_EL1, SME Feature ID Register 0</h1><p>The ID_AA64SMFR0_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Provides information about the implemented features of the AArch64 Scalable Matrix Extension.</p>

      
        <p>The fields in this register do not follow the standard ID scheme. See <span class="xref">Alternative ID scheme used for ID_AA64SMFR0_EL1 and ID_AA64FPFR0_EL1</span>.</p>
      <h2>Configuration</h2>
        <div class="note"><span class="note-header">Note</span><p>Prior to the introduction of the features described by this register, this register was unnamed and reserved, <span class="arm-defined-word">RES0</span> from EL1, EL2, and EL3.</p></div>
      <h2>Attributes</h2>
        <p>ID_AA64SMFR0_EL1 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td><ins class="nocount">63</ins></td><td><ins class="nocount">62</ins></td><td><ins class="nocount">61</ins></td><td><ins class="nocount">60</ins></td><td><ins class="nocount">59</ins></td><td><ins class="nocount">58</ins></td><td><ins class="nocount">57</ins></td><td><ins class="nocount">56</ins></td><td><ins class="nocount">55</ins></td><td><ins class="nocount">54</ins></td><td><ins class="nocount">53</ins></td><td><ins class="nocount">52</ins></td><td><ins class="nocount">51</ins></td><td><ins class="nocount">50</ins></td><td><ins class="nocount">49</ins></td><td><ins class="nocount">48</ins></td><td><ins class="nocount">47</ins></td><td><ins class="nocount">46</ins></td><td><ins class="nocount">45</ins></td><td><ins class="nocount">44</ins></td><td><ins class="nocount">43</ins></td><td><ins class="nocount">42</ins></td><td><ins class="nocount">41</ins></td><td><ins class="nocount">40</ins></td><td><ins class="nocount">39</ins></td><td><ins class="nocount">38</ins></td><td><ins class="nocount">37</ins></td><td><ins class="nocount">36</ins></td><td><ins class="nocount">35</ins></td><td><ins class="nocount">34</ins></td><td><ins class="nocount">33</ins></td><td><ins class="nocount">32</ins></td></tr></thead><tfoot><tr><td><ins class="nocount">31</ins></td><td><ins class="nocount">30</ins></td><td><ins class="nocount">29</ins></td><td><ins class="nocount">28</ins></td><td><ins class="nocount">27</ins></td><td><ins class="nocount">26</ins></td><td><ins class="nocount">25</ins></td><td><ins class="nocount">24</ins></td><td><ins class="nocount">23</ins></td><td><ins class="nocount">22</ins></td><td><ins class="nocount">21</ins></td><td><ins class="nocount">20</ins></td><td><ins class="nocount">19</ins></td><td><ins class="nocount">18</ins></td><td><ins class="nocount">17</ins></td><td><ins class="nocount">16</ins></td><td><ins class="nocount">15</ins></td><td><ins class="nocount">14</ins></td><td><ins class="nocount">13</ins></td><td><ins class="nocount">12</ins></td><td><ins class="nocount">11</ins></td><td><ins class="nocount">10</ins></td><td><ins class="nocount">9</ins></td><td><ins class="nocount">8</ins></td><td><ins class="nocount">7</ins></td><td><ins class="nocount">6</ins></td><td><ins class="nocount">5</ins></td><td><ins class="nocount">4</ins></td><td><ins class="nocount">3</ins></td><td><ins class="nocount">2</ins></td><td><ins class="nocount">1</ins></td><td><ins class="nocount">0</ins></td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-63_63"><ins class="nocount">FA64</ins></a></td><td class="lr" colspan="2"><a href="#fieldset_0-62_61"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-60_60"><ins class="nocount">LUTv2</ins></a></td><td class="lr" colspan="4"><a href="#fieldset_0-59_56"><ins class="nocount">SMEver</ins></a></td><td class="lr" colspan="4"><a href="#fieldset_0-55_52"><ins class="nocount">I16I64</ins></a></td><td class="lr" colspan="3"><a href="#fieldset_0-51_49"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-48_48"><ins class="nocount">F64F64</ins></a></td><td class="lr" colspan="4"><a href="#fieldset_0-47_44-1"><ins class="nocount">I16I32</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-43_43"><ins class="nocount">B16B16</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-42_42"><ins class="nocount">F16F16</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-41_41"><ins class="nocount">F8F16</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-40_40"><ins class="nocount">F8F32</ins></a></td><td class="lr" colspan="4"><a href="#fieldset_0-39_36-1"><ins class="nocount">I8I32</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-35_35-1"><ins class="nocount">F16F32</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-34_34-1"><ins class="nocount">B16F32</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-33_33-1"><ins class="nocount">BI32I32</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-32_32-1"><ins class="nocount">F32F32</ins></a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_30"><ins class="nocount">SF8FMA</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-29_29"><ins class="nocount">SF8DP4</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-28_28"><ins class="nocount">SF8DP2</ins></a></td><td class="lr" colspan="2"><a href="#fieldset_0-27_26"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-25_25"><ins class="nocount">SBitPerm</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-24_24"><ins class="nocount">AES</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_23-1"><ins class="nocount">SFEXPA</ins></a></td><td class="lr" colspan="6"><a href="#fieldset_0-22_17"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-16_16"><ins class="nocount">STMOP</ins></a></td><td class="lr" colspan="15"><a href="#fieldset_0-15_1"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0"><ins class="nocount">SMOP4</ins></a></td></tr></tbody></table><table class="regdiagram" id="fieldset_0"><thead><tr><td><del class="nocount">63</del></td><td><del class="nocount">62</del></td><td><del class="nocount">61</del></td><td><del class="nocount">60</del></td><td><del class="nocount">59</del></td><td><del class="nocount">58</del></td><td><del class="nocount">57</del></td><td><del class="nocount">56</del></td><td><del class="nocount">55</del></td><td><del class="nocount">54</del></td><td><del class="nocount">53</del></td><td><del class="nocount">52</del></td><td><del class="nocount">51</del></td><td><del class="nocount">50</del></td><td><del class="nocount">49</del></td><td><del class="nocount">48</del></td><td><del class="nocount">47</del></td><td><del class="nocount">46</del></td><td><del class="nocount">45</del></td><td><del class="nocount">44</del></td><td><del class="nocount">43</del></td><td><del class="nocount">42</del></td><td><del class="nocount">41</del></td><td><del class="nocount">40</del></td><td><del class="nocount">39</del></td><td><del class="nocount">38</del></td><td><del class="nocount">37</del></td><td><del class="nocount">36</del></td><td><del class="nocount">35</del></td><td><del class="nocount">34</del></td><td><del class="nocount">33</del></td><td><del class="nocount">32</del></td></tr></thead><tfoot><tr><td><del class="nocount">31</del></td><td><del class="nocount">30</del></td><td><del class="nocount">29</del></td><td><del class="nocount">28</del></td><td><del class="nocount">27</del></td><td><del class="nocount">26</del></td><td><del class="nocount">25</del></td><td><del class="nocount">24</del></td><td><del class="nocount">23</del></td><td><del class="nocount">22</del></td><td><del class="nocount">21</del></td><td><del class="nocount">20</del></td><td><del class="nocount">19</del></td><td><del class="nocount">18</del></td><td><del class="nocount">17</del></td><td><del class="nocount">16</del></td><td><del class="nocount">15</del></td><td><del class="nocount">14</del></td><td><del class="nocount">13</del></td><td><del class="nocount">12</del></td><td><del class="nocount">11</del></td><td><del class="nocount">10</del></td><td><del class="nocount">9</del></td><td><del class="nocount">8</del></td><td><del class="nocount">7</del></td><td><del class="nocount">6</del></td><td><del class="nocount">5</del></td><td><del class="nocount">4</del></td><td><del class="nocount">3</del></td><td><del class="nocount">2</del></td><td><del class="nocount">1</del></td><td><del class="nocount">0</del></td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-63_63"><del class="nocount">FA64</del></a></td><td class="lr" colspan="2"><a href="#fieldset_0-62_61"><del class="nocount">RES0</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-60_60"><del class="nocount">LUTv2</del></a></td><td class="lr" colspan="4"><a href="#fieldset_0-59_56"><del class="nocount">SMEver</del></a></td><td class="lr" colspan="4"><a href="#fieldset_0-55_52"><del class="nocount">I16I64</del></a></td><td class="lr" colspan="3"><a href="#fieldset_0-51_49"><del class="nocount">RES0</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-48_48"><del class="nocount">F64F64</del></a></td><td class="lr" colspan="4"><a href="#fieldset_0-47_44"><del class="nocount">I16I32</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-43_43"><del class="nocount">B16B16</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-42_42"><del class="nocount">F16F16</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-41_41"><del class="nocount">F8F16</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-40_40"><del class="nocount">F8F32</del></a></td><td class="lr" colspan="4"><a href="#fieldset_0-39_36"><del class="nocount">I8I32</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-35_35"><del class="nocount">F16F32</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-34_34"><del class="nocount">B16F32</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-33_33"><del class="nocount">BI32I32</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-32_32"><del class="nocount">F32F32</del></a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31"><del class="nocount">RES0</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_30"><del class="nocount">SF8FMA</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-29_29"><del class="nocount">SF8DP4</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-28_28"><del class="nocount">SF8DP2</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-27_27"><del class="nocount">SF8MM8</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-26_26"><del class="nocount">SF8MM4</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-25_25"><del class="nocount">SBitPerm</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-24_24"><del class="nocount">AES</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_23"><del class="nocount">SFEXPA</del></a></td><td class="lr" colspan="6"><a href="#fieldset_0-22_17"><del class="nocount">RES0</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-16_16"><del class="nocount">STMOP</del></a></td><td class="lr" colspan="15"><a href="#fieldset_0-15_1"><del class="nocount">RES0</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0"><del class="nocount">SMOP4</del></a></td></tr></tbody></table><h4 id="fieldset_0-63_63">FA64, bit [63]</h4><div class="field">
      <p>Indicates support at each Exception Level for execution of the full AArch64 Advanced SIMD and SVE instruction sets when the PE is in Streaming SVE mode.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>FA64</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Only those AArch64 instructions defined as being legal can be executed in streaming SVE mode.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>All implemented AArch64 instructions are legal for execution in Streaming SVE mode, when enabled by <a href="AArch64-smcr_el1.html">SMCR_EL1</a>.FA64, <a href="AArch64-smcr_el2.html">SMCR_EL2</a>.FA64, and <a href="AArch64-smcr_el3.html">SMCR_EL3</a>.FA64.</p>
        </td></tr></table>
      <p><span class="xref">FEAT_SME_FA64</span> implements the functionality identified by the value <span class="binarynumber">0b1</span>.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-62_61">Bits [62:61]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-60_60">LUTv2, bit [60]</h4><div class="field"><p>Indicates support for the following additional variants of SME2 lookup table <span class="instruction">LUTI4</span> and <span class="instruction">MOVT</span> instructions:</p>
<ul>
<li>A <span class="instruction">LUTI4</span> instruction with 8-bit result elements, two consecutively numbered source vectors, and four consecutively numbered destination vectors.
</li><li>If <span class="xref">FEAT_SME2p1</span> is implemented, a <span class="instruction">LUTI4</span> instruction with 8-bit result elements, two consecutively numbered source vectors, and four destination vectors with strided register numbering.
</li><li>A <span class="instruction">MOVT</span> instruction that copies a single Z source vector to ZT0.
</li></ul><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>LUTv2</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The specified instructions are not <ins>implemented by this control.</ins><del>implemented.</del></p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The specified instructions are implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_SME_LUTv2</span> implements the functionality identified by the value <span class="binarynumber">0b1</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-59_56">SMEver, bits [59:56]</h4><div class="field">
      <p>Indicates support for SME instructions when <span class="xref">FEAT_SME</span> is implemented.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>SMEver</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The mandatory SME instructions are implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>As <span class="binarynumber">0b0000</span>, and adds the mandatory SME2 instructions.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>As <span class="binarynumber">0b0001</span>, and adds the mandatory SME2.1 instructions.</p>
        </td></tr><tr><td class="bitfield">0b0011</td><td>
          <p>As <span class="binarynumber">0b0010</span>, and adds the mandatory SME2.2 instructions.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_SME</span> implements the functionality identified by the value <span class="binarynumber">0b0000</span>.</p>
<p><span class="xref">FEAT_SME2</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p><span class="xref">FEAT_SME2p1</span> implements the functionality identified by the value <span class="binarynumber">0b0010</span>.</p>
<p>From Armv9.4, the value <span class="binarynumber">0b0001</span> is not permitted.</p>
<p><span class="xref">FEAT_SME2p2</span> implements the functionality identified by <span class="binarynumber">0b0011</span>.</p>
<p>From Armv9.6, the values <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0010</span> are not permitted.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-55_52">I16I64, bits [55:52]</h4><div class="field"><p>Indicates <del>SME </del>support for the following<ins> SME</ins> instructions that accumulate into 64-bit integer elements in the ZA array:</p>
<ul>
<li>The variants of the <span class="instruction">ADDHA</span>, <span class="instruction">ADDVA</span>, <span class="instruction">SMOPA</span>, <span class="instruction">SMOPS</span>, <span class="instruction">SUMOPA</span>, <span class="instruction">SUMOPS</span>, <span class="instruction">UMOPA</span>, <span class="instruction">UMOPS</span>, <span class="instruction">USMOPA</span>, and <span class="instruction">USMOPS</span> instructions that accumulate into 64-bit integer tiles.
</li><li>When <span class="xref">FEAT_SME2</span> is implemented, the variants of the <span class="instruction">ADD</span>, <span class="instruction">ADDA</span>, <span class="instruction">SDOT</span>, <span class="instruction">SMLALL</span>, <span class="instruction">SMLSLL</span>, <span class="instruction">SUB</span>, <span class="instruction">SUBA</span>, <span class="instruction">SVDOT</span>, <span class="instruction">UDOT</span>, <span class="instruction">UMLALL</span>, <span class="instruction">UMLSLL</span>, and <span class="instruction">UVDOT</span> instructions that accumulate into 64-bit integer elements in ZA array vectors.
</li></ul><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>I16I64</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The specified instructions are not <ins>implemented by this control.</ins><del>implemented.</del></p>
        </td></tr><tr><td class="bitfield">0b1111</td><td>
          <p>The specified instructions are implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_SME_I16I64</span> implements the functionality identified by the value <span class="binarynumber">0b1111</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-51_49">Bits [51:49]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-48_48">F64F64, bit [48]</h4><div class="field"><p>Indicates <del>SME </del>support for the following <ins>SME </ins>instructions that accumulate into<del> FP64</del> double-precision floating-point elements in the ZA array:</p>
<ul>
<li>The variants of the <span class="instruction">FMOPA</span> and <span class="instruction">FMOPS</span> instructions that accumulate into double-precision tiles.
</li><li>When <span class="xref">FEAT_SME2</span> is implemented, the variants of the <span class="instruction">FADD</span>, <span class="instruction">FMLA</span>, <span class="instruction">FMLS</span>, and <span class="instruction">FSUB</span> instructions that accumulate into double-precision elements in ZA array vectors.
</li></ul><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>F64F64</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The specified instructions are not <ins>implemented by this control.</ins><del>implemented.</del></p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The specified instructions are implemented .</p>
        </td></tr></table>
      <p><span class="xref">FEAT_SME_F64F64</span> implements the functionality identified by the value <span class="binarynumber">0b1</span>.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-47_44-1">I16I32, bits [47:44]<span class="condition"><br/><ins>When FEAT_SME2 is implemented:
                        </ins></span></h4><div class="field">
      <p>Indicates <del>SME2 </del>support for<ins> SME2</ins> <span class="instruction">SMOPA</span> (2-way), <span class="instruction">SMOPS</span> (2-way), <span class="instruction">UMOPA</span> (2-way), and <span class="instruction">UMOPS</span> (2-way) instructions that accumulate 16-bit outer products into 32-bit integer tiles.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>I16I32</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The specified instructions are not <ins>implemented by this control.</ins><del>implemented.</del></p>
        </td></tr><tr><td class="bitfield">0b0101</td><td>
          <p>The specified instructions are implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><ins>If </ins><span class="xref"><ins>FEAT_SME2</ins></span><ins> is implemented, the value </ins><span class="binarynumber"><ins>0b0000</ins></span><ins> is not permitted.</ins></p><p><del>If </del><span class="xref"><del>FEAT_SME2</del></span><del> is implemented, the only permitted value is </del><span class="binarynumber"><del>0b0101</del></span><del>. Otherwise, the only permitted value is </del><span class="binarynumber"><del>0b0000</del></span><del>.</del></p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-47_44-2"><span class="condition"><br/><ins>Otherwise:
                        </ins></span></h4><div class="field"><ins>
      </ins><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><ins>
    </ins></div><h4 id="fieldset_0-43_43">B16B16, bit [43]</h4><div class="field">
      <p>Indicates support for the SME ZA-targeting non-widening BFloat16 <span class="instruction">BFADD</span>, <span class="instruction">BFMLA</span>, <span class="instruction">BFMLS</span>, <span class="instruction">BFMOPA</span>, <span class="instruction">BFMOPS</span>, and <span class="instruction">BFSUB</span> instructions with BFloat16 operands and results.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>B16B16</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><ins>The</ins><del>SME2</del> <ins>specified</ins><del>non-widening</del> <del>BFloat16 </del>instructions are not <ins>implemented by this control.</ins><del>implemented.</del></p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The specified instructions are implemented.</p>
        </td></tr></table>
      <p><span class="xref">FEAT_SME_B16B16</span> implements the functionality identified by the value <span class="binarynumber">0b1</span>.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-42_42">F16F16, bit [42]</h4><div class="field"><p>Indicates support for the following SME2 half-precision floating-point instructions:</p>
<ul>
<li><span class="instruction">FMOPA</span> and <span class="instruction">FMOPS</span> instructions that accumulate half-precision outer-products into half-precision tiles.
</li><li>Multi-vector <span class="instruction">FADD</span>, <span class="instruction">FMLA</span>, <span class="instruction">FMLS</span>, and <span class="instruction">FSUB</span> instructions with half-precision operands and results.
</li><li>Multi-vector <span class="instruction">FCVT</span> and <span class="instruction">FCVTL</span> instructions that convert half-precision inputs to single-precision results.
</li></ul><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>F16F16</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><ins>The</ins><del>SME2</del> <ins>specified</ins><del>half-precision</del> <del>floating-point </del>instructions are not <ins>implemented by this control.</ins><del>implemented.</del></p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The specified instructions are implemented.</p>
        </td></tr></table>
      <p><span class="xref">FEAT_SME_F16F16</span> implements the functionality identified by the value <span class="binarynumber">0b1</span>.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-41_41">F8F16, bit [41]</h4><div class="field"><p>Indicates support for the following SME2 instructions:</p>
<ul>
<li>The ZA-targeting FP8 instructions <span class="instruction">FDOT</span> (2-way), <span class="instruction">FMLAL</span>, <span class="instruction">FMOPA</span> (2-way), and <span class="instruction">FVDOT</span> that accumulate into half-precision floating-point elements.
</li><li>ZA-targeting non-widening half-precision <span class="instruction">FADD</span> and <span class="instruction">FSUB</span> instructions.
</li></ul><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>F8F16</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The specified instructions are not <ins>implemented by this control.</ins><del>implemented.</del></p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The specified instructions are implemented.</p>
        </td></tr></table>
      <p><span class="xref">FEAT_SME_F8F16</span> implements the functionality identified by the value<del> 1.</del> <span class="binarynumber"><ins>0b1</ins></span><ins>.</ins></p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-40_40">F8F32, bit [40]</h4><div class="field">
      <p>Indicates support for the SME2 ZA-targeting FP8 <span class="instruction">FDOT</span> (4-way), <span class="instruction">FMLALL</span>, <span class="instruction">FMOPA</span> (4-way), <span class="instruction">FVDOTB</span>, and <span class="instruction">FVDOTT</span> instructions that accumulate into single-precision floating-point elements.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>F8F32</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The specified instructions are not <ins>implemented by this control.</ins><del>implemented.</del></p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The specified instructions are implemented.</p>
        </td></tr></table>
      <p><span class="xref">FEAT_SME_F8F32</span> implements the functionality identified by the value<del> 1.</del> <span class="binarynumber"><ins>0b1</ins></span><ins>.</ins></p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-39_36-1">I8I32, bits [39:36]<span class="condition"><br/><ins>When FEAT_SME is implemented:
                        </ins></span></h4><div class="field">
      <p>Indicates <del>SME </del>support for<ins> SME</ins> <span class="instruction">SMOPA</span>, <span class="instruction">SMOPS</span>, <span class="instruction">SUMOPA</span>, <span class="instruction">SUMOPS</span>, <span class="instruction">UMOPA</span>, <span class="instruction">UMOPS</span>, <span class="instruction">USMOPA</span>, and <span class="instruction">USMOPS</span> instructions that accumulate 8-bit outer products into 32-bit tiles</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>I8I32</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p><ins>The</ins><del>Instructions</del> <ins>specified</ins><del>that</del> <ins>instructions</ins><del>accumulate</del> <ins>are</ins><del>8-bit</del> <ins>not</ins><del>outer</del> <ins>implemented</ins><del>products</del> <ins>by</ins><del>into</del> <ins>this</ins><del>32-bit</del> <ins>control.</ins><del>tiles are not implemented.</del></p>
        </td></tr><tr><td class="bitfield">0b1111</td><td>
          <p>The specified instructions are implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>If <span class="xref">FEAT_SME</span> is implemented, the <del>only permitted </del>value<del> is</del> <span class="binarynumber"><ins>0b0000</ins><del>0b1111</del></span> <ins>is not permitted.</ins><del>.</del></p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-39_36-2"><span class="condition"><br/><ins>Otherwise:
                        </ins></span></h4><h4 id="fieldset_0-35_35"><del>F16F32, bit [35]</del></h4><div class="field">
      <p><ins>Reserved,</ins><del>Indicates SME support for instructions that accumulate FP16 half-precision floating-point outer products into FP32 single-precision floating-point tiles.</del> <span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p>
    <p><del> The value of this field is an </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del> choice of:</del></p><table class="valuetable"><tr><th><del>F16F32</del></th><th><del>Meaning</del></th></tr><tr><td class="bitfield"><del>0b0</del></td><td><del>
          </del><p><del>Instructions that accumulate half-precision outer products into single-precision tiles are not implemented.</del></p><del>
        </del></td></tr><tr><td class="bitfield"><del>0b1</del></td><td><del>
          </del><p><del>The </del><span class="instruction"><del>FMOPA</del></span><del> and </del><span class="instruction"><del>FMOPS</del></span><del> instructions that accumulate half-precision outer products into single-precision tiles are implemented.</del></p><del>
        </del></td></tr></table><del>
      </del><p><del>If </del><span class="xref"><del>FEAT_SME</del></span><del> is implemented, the only permitted value is </del><span class="binarynumber"><del>0b1</del></span><del>.</del></p><del>
    </del><p><del>Access to this field is </del><span class="access_level"><del>RO</del></span><del>.</del></p></div><h4 id="fieldset_0-35_35-1"><ins>F16F32</ins><del>B16F32</del>, bit [<ins>35</ins><del>34</del>]<span class="condition"><br/><ins>When FEAT_SME is implemented:
                        </ins></span></h4><div class="field">
      <p>Indicates <del>SME </del>support for <ins>SME</ins><del>instructions that accumulate BFloat16 outer products into FP32 single-precision floating-point tiles.</del> <span class="instruction"><ins>FMOPA</ins></span><ins> and </ins><span class="instruction"><ins>FMOPS</ins></span><ins> instructions that accumulate half-precision floating-point outer products into single-precision floating-point tiles.</ins></p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th><ins>F16F32</ins><del>B16F32</del></th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><ins>The</ins><del>Instructions</del> <ins>specified</ins><del>that</del> <ins>instructions</ins><del>accumulate</del> <ins>are</ins><del>BFloat16</del> <ins>not</ins><del>outer</del> <ins>implemented</ins><del>products</del> <ins>by</ins><del>into</del> <ins>this</ins><del>single-precision</del> <ins>control.</ins><del>tiles are not implemented.</del></p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><ins>The specified instructions are implemented.</ins></p><p><del>The </del><span class="instruction"><del>BFMOPA</del></span><del> and </del><span class="instruction"><del>BFMOPS</del></span><del> instructions that accumulate BFloat16 outer products into single-precision tiles are implemented.</del></p>
        </td></tr></table>
      <p>If <span class="xref">FEAT_SME</span> is implemented, the <del>only permitted </del>value<del> is</del> <span class="binarynumber"><ins>0b0</ins><del>0b1</del></span> <ins>is not permitted.</ins><del>.</del></p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-35_35-2"><span class="condition"><br/><ins>Otherwise:
                        </ins></span></h4><h4 id="fieldset_0-33_33"><del>BI32I32, bit [33]</del></h4><div class="field">
      <p><ins>Reserved,</ins><del>Indicates SME support for instructions that accumulate thirty-two 1-bit binary outer products into 32-bit integer tiles.</del> <span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p>
    <p><del> The value of this field is an </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del> choice of:</del></p><table class="valuetable"><tr><th><del>BI32I32</del></th><th><del>Meaning</del></th></tr><tr><td class="bitfield"><del>0b0</del></td><td><del>
          </del><p><del>Instructions that accumulate 1-bit binary outer products into 32-bit integer tiles are not implemented.</del></p><del>
        </del></td></tr><tr><td class="bitfield"><del>0b1</del></td><td><del>
          </del><p><del>The </del><span class="instruction"><del>BMOPA</del></span><del> and </del><span class="instruction"><del>BMOPS</del></span><del> instructions that accumulate 1-bit binary outer products into 32-bit integer tiles are implemented.</del></p><del>
        </del></td></tr></table><del>
      </del><p><del>If </del><span class="xref"><del>FEAT_SME2</del></span><del> is implemented, the only permitted value is </del><span class="binarynumber"><del>0b1</del></span><del>. Otherwise, the only permitted value is </del><span class="binarynumber"><del>0b0</del></span><del>.</del></p><del>
    </del><p><del>Access to this field is </del><span class="access_level"><del>RO</del></span><del>.</del></p></div><h4 id="fieldset_0-34_34-1"><ins>B16F32</ins><del>F32F32</del>, bit [<ins>34</ins><del>32</del>]<span class="condition"><br/><ins>When FEAT_SME is implemented:
                        </ins></span></h4><div class="field">
      <p>Indicates <del>SME </del>support for <ins>SME</ins><del>instructions that accumulate FP32 single-precision floating-point outer products into single-precision floating-point tiles.</del> <span class="instruction"><ins>BFMOPA</ins></span><ins> and </ins><span class="instruction"><ins>BFMOPS</ins></span><ins> instructions that accumulate BFloat16 outer products into single-precision floating-point tiles.</ins></p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th><ins>B16F32</ins><del>F32F32</del></th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><ins>The</ins><del>Instructions</del> <ins>specified</ins><del>that</del> <ins>instructions</ins><del>accumulate</del> <ins>are</ins><del>single-precision</del> <ins>not</ins><del>outer</del> <ins>implemented</ins><del>products</del> <ins>by</ins><del>into</del> <ins>this</ins><del>single-precision</del> <ins>control.</ins><del>tiles are not implemented.</del></p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><ins>The specified instructions are implemented.</ins></p><p><del>The </del><span class="instruction"><del>FMOPA</del></span><del> and </del><span class="instruction"><del>FMOPS</del></span><del> instructions that accumulate single-precision outer products into single-precision tiles are implemented.</del></p>
        </td></tr></table>
      <p>If <span class="xref">FEAT_SME</span> is implemented, the <del>only permitted </del>value<del> is</del> <span class="binarynumber"><ins>0b0</ins><del>0b1</del></span> <ins>is not permitted.</ins><del>.</del></p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-34_34-2"><span class="condition"><br/><ins>Otherwise:
                        </ins></span></h4><div class="field"><ins>
      </ins><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><ins>
    </ins></div><h4 id="fieldset_0-33_33-1"><ins>BI32I32, bit [33]</ins><span class="condition"><br/><ins>When FEAT_SME2 is implemented:
                        </ins></span></h4><div class="field"><ins>
      </ins><p><ins>Indicates support for SME </ins><span class="instruction"><ins>BMOPA</ins></span><ins> and </ins><span class="instruction"><ins>BMOPS</ins></span><ins> instructions that accumulate thirty-two 1-bit binary outer products into 32-bit integer tiles.</ins></p><ins>
    </ins><p><ins> The value of this field is an </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins> choice of:</ins></p><table class="valuetable"><tr><th><ins>BI32I32</ins></th><th><ins>Meaning</ins></th></tr><tr><td class="bitfield"><ins>0b0</ins></td><td><ins>
          </ins><p><ins>The specified instructions are not implemented by this control.</ins></p><ins>
        </ins></td></tr><tr><td class="bitfield"><ins>0b1</ins></td><td><ins>
          </ins><p><ins>The specified instructions are implemented.</ins></p><ins>
        </ins></td></tr></table><ins>
      </ins><p><ins>If </ins><span class="xref"><ins>FEAT_SME2</ins></span><ins> is implemented, the value </ins><span class="binarynumber"><ins>0b0</ins></span><ins> is not permitted.</ins></p><ins>
    </ins><p><ins>Access to this field is </ins><span class="access_level"><ins>RO</ins></span><ins>.</ins></p></div><h4 id="fieldset_0-33_33-2"><span class="condition"><br/><ins>Otherwise:
                        </ins></span></h4><div class="field"><ins>
      </ins><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><ins>
    </ins></div><h4 id="fieldset_0-32_32-1"><ins>F32F32, bit [32]</ins><span class="condition"><br/><ins>When FEAT_SME is implemented:
                        </ins></span></h4><div class="field"><ins>
      </ins><p><ins>Indicates support for SME </ins><span class="instruction"><ins>FMOPA</ins></span><ins> and </ins><span class="instruction"><ins>FMOPS</ins></span><ins> instructions that accumulate single-precision floating-point outer products into single-precision floating-point tiles.</ins></p><ins>
    </ins><p><ins> The value of this field is an </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins> choice of:</ins></p><table class="valuetable"><tr><th><ins>F32F32</ins></th><th><ins>Meaning</ins></th></tr><tr><td class="bitfield"><ins>0b0</ins></td><td><ins>
          </ins><p><ins>The specified instructions are not implemented by this control.</ins></p><ins>
        </ins></td></tr><tr><td class="bitfield"><ins>0b1</ins></td><td><ins>
          </ins><p><ins>The specified instructions are implemented.</ins></p><ins>
        </ins></td></tr></table><ins>
      </ins><p><ins>If </ins><span class="xref"><ins>FEAT_SME</ins></span><ins> is implemented, the value </ins><span class="binarynumber"><ins>0b0</ins></span><ins> is not permitted.</ins></p><ins>
    </ins><p><ins>Access to this field is </ins><span class="access_level"><ins>RO</ins></span><ins>.</ins></p></div><h4 id="fieldset_0-32_32-2"><span class="condition"><br/><ins>Otherwise:
                        </ins></span></h4><div class="field"><ins>
      </ins><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><ins>
    </ins></div><h4 id="fieldset_0-31_31">Bit [31]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-30_30">SF8FMA, bit [30]</h4><div class="field">
      <p>Indicates support for the SVE2 FP8 to single-precision and half-precision multiply-accumulate <span class="instruction">FMLALB</span>, <span class="instruction">FMLALT</span>, <span class="instruction">FMLALLBB</span>, <span class="instruction">FMLALLBT</span>, <span class="instruction">FMLALLTB</span>, and <span class="instruction">FMLALLTT</span> instructions when the PE is in Streaming SVE mode.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>SF8FMA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control has no effect on Streaming SVE mode behavior.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The specified instructions are supported in Streaming SVE mode.</p>
        </td></tr></table><div class="note"><span class="note-header">Note</span><p>Other features may support some of the specified instructions in Non-streaming SVE mode.</p></div><p>If <span class="xref">FEAT_SME2</span> and <span class="xref">FEAT_FP8FMA</span> are implemented, the value<del> 0 is not permitted.</del> <span class="binarynumber"><ins>0b0</ins></span><ins> is not permitted.</ins></p>
<p><span class="xref">FEAT_SSVE_FP8FMA</span> implements the functionality identified by the value<del> 1.</del> <span class="binarynumber"><ins>0b1</ins></span><ins>.</ins></p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-29_29">SF8DP4, bit [29]</h4><div class="field">
      <p>Indicates support for the SVE2 FP8 to single-precision 4-way dot product <span class="instruction">FDOT</span> (4-way) instructions when the PE is in Streaming SVE mode.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>SF8DP4</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control has no effect on Streaming SVE mode behavior.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The specified instructions are supported in Streaming SVE mode.</p>
        </td></tr></table><div class="note"><span class="note-header">Note</span><p>Other features may support some of the specified instructions in Non-streaming SVE mode.</p></div><p>If <span class="xref">FEAT_SME2</span> and <span class="xref">FEAT_FP8DOT4</span> are implemented, the value<del> 0 is not permitted.</del> <span class="binarynumber"><ins>0b0</ins></span><ins> is not permitted.</ins></p>
<p><span class="xref">FEAT_SSVE_FP8DOT4</span> implements the functionality identified by the value<del> 1.</del> <span class="binarynumber"><ins>0b1</ins></span><ins>.</ins></p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-28_28">SF8DP2, bit [28]</h4><h4 id="fieldset_0-26_26"><del>SF8MM4, bit [26]</del></h4><div class="field"><del>
      </del><p><del>Indicates support for the SVE FP8 to half-precision matrix multiply </del><span class="instruction"><del>FMMLA</del></span><del> (widening, 4-way, FP8 to FP16) instruction when the PE is in Streaming SVE mode.</del></p><del>
    </del><p><del> The value of this field is an </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del> choice of:</del></p><table class="valuetable"><tr><th><del>SF8MM4</del></th><th><del>Meaning</del></th></tr><tr><td class="bitfield"><del>0b0</del></td><td><del>
          </del><p><del>This control has no effect on Streaming SVE mode behavior.</del></p><del>
        </del></td></tr><tr><td class="bitfield"><del>0b1</del></td><td><del>
          </del><p><del>The specified instruction is supported in Streaming SVE mode.</del></p><del>
        </del></td></tr></table><del>
      </del><div class="note"><span class="note-header"><del class="nocount">Note</del></span><del>
        </del><p><del>Other features may support some of the specified instructions in Non-streaming SVE mode.</del></p><del>
      </del></div><del>
      </del><p><span class="xref"><del>FEAT_SSVE_F8F16MM</del></span><del> implements the functionality identified by the value 1.</del></p><del>
    </del><p><del>Access to this field is </del><span class="access_level"><del>RO</del></span><del>.</del></p></div><div class="field">
      <p>Indicates support for the SVE2 FP8 to half-precision 2-way dot product <span class="instruction">FDOT</span> (2-way) instructions when the PE is in Streaming SVE mode.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>SF8DP2</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control has no effect on Streaming SVE mode behavior.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The specified instructions are supported in Streaming SVE mode.</p>
        </td></tr></table><div class="note"><span class="note-header">Note</span><p>Other features may support some of the specified instructions in Non-streaming SVE mode.</p></div><p>If <span class="xref">FEAT_SME2</span> and <span class="xref">FEAT_FP8DOT2</span> are implemented, the value<del> 0 is not permitted.</del> <span class="binarynumber"><ins>0b0</ins></span><ins> is not permitted.</ins></p>
<p><span class="xref">FEAT_SSVE_FP8DOT2</span> implements the functionality identified by the value<del> 1.</del> <span class="binarynumber"><ins>0b1</ins></span><ins>.</ins></p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-27_26"><ins>Bits</ins><del>SF8MM8,</del> <del>bit </del>[27<ins>:26</ins>]</h4><div class="field">
      <p><ins>Reserved,</ins><del>Indicates support for the SVE FP8 to single-precision matrix multiply</del> <span class="arm-defined-word"><ins>RES0</ins><del>FMMLA</del></span><ins>.</ins><del>(widening, 8-way, FP8 to FP32) instruction when the PE is in Streaming SVE mode.</del></p>
    <p><del> The value of this field is an </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del> choice of:</del></p><table class="valuetable"><tr><th><del>SF8MM8</del></th><th><del>Meaning</del></th></tr><tr><td class="bitfield"><del>0b0</del></td><td><del>
          </del><p><del>This control has no effect on Streaming SVE mode behavior.</del></p><del>
        </del></td></tr><tr><td class="bitfield"><del>0b1</del></td><td><del>
          </del><p><del>The specified instruction is supported in Streaming SVE mode.</del></p><del>
        </del></td></tr></table><del>
      </del><div class="note"><span class="note-header"><del class="nocount">Note</del></span><del>
        </del><p><del>Other features may support some of the specified instructions in Non-streaming SVE mode.</del></p><del>
      </del></div><del>
      </del><p><span class="xref"><del>FEAT_SSVE_F8F32MM</del></span><del> implements the functionality identified by the value 1.</del></p><del>
    </del><p><del>Access to this field is </del><span class="access_level"><del>RO</del></span><del>.</del></p></div><h4 id="fieldset_0-25_25">SBitPerm, bit [25]</h4><div class="field">
      <p><ins>Indicates support for the SVE bit permute instructions identified as implemented by </ins><a href="AArch64-id_aa64zfr0_el1.html"><ins>ID_AA64ZFR0_EL1</ins></a><ins>.BitPerm, when the PE is in Streaming SVE mode.</ins></p><p><del>Indicates support for the SVE bit permute instructions </del><span class="instruction"><del>BDEP</del></span><del>, </del><span class="instruction"><del>BEXT</del></span><del>, and </del><span class="instruction"><del>BGRP</del></span><del> when the PE is in Streaming SVE mode.</del></p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>SBitPerm</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><ins>This</ins><del>SVE</del> <ins>control</ins><del>bit</del> <ins>has</ins><del>permute</del> <ins>no</ins><del>instructions</del> <ins>effect</ins><del>are</del> <ins>on</ins><del>not</del> <ins>Streaming</ins><del>implemented</del> <ins>SVE</ins><del>by</del> <ins>mode</ins><del>this</del> <ins>behavior.</ins><del>feature.</del></p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The specified instructions are implemented when the PE is in Streaming SVE mode.</p>
        </td></tr></table>
      <p><del>If both </del><span class="xref"><del>FEAT_SME2p2</del></span><del> and </del><span class="xref"><del>FEAT_SVE_BitPerm</del></span><del> are implemented, the value </del><span class="binarynumber"><del>0b0</del></span><del> is not permitted.</del></p><div class="note"><span class="note-header"><ins class="nocount">Note</ins></span><ins>
        </ins><p><ins>Other features may support some of the specified instructions in Non-streaming SVE mode.</ins></p><ins>
      </ins></div><ins>
      </ins><p><span class="xref"><ins>FEAT_SSVE_BitPerm</ins></span><ins> implements the functionality identified by the value </ins><span class="binarynumber"><ins>0b1</ins></span><ins>.</ins></p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-24_24">AES, bit [24]</h4><div class="field">
      <p>Indicates support for <ins>the </ins>SVE AES and 128-bit<del> destination element</del> polynomial multiply long instructions identified as implemented by <a href="AArch64-id_aa64zfr0_el1.html">ID_AA64ZFR0_EL1</a>.AES<del> field</del>, when the PE is in Streaming SVE mode.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>AES</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control has no effect on Streaming SVE mode behavior.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The specified instructions are supported <ins>when the PE is </ins>in Streaming SVE mode.</p>
        </td></tr></table>
      <div class="note"><span class="note-header">Note</span>
        <p>Other features may support some of the specified instructions in Non-streaming SVE mode.</p>
      </div>
      <p><span class="xref">FEAT_SSVE_AES</span> implements the functionality identified by the value <span class="binarynumber">0b1</span>.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-23_23-1">SFEXPA, bit [23]<span class="condition"><br/><ins>When FEAT_SME2p2 is implemented:
                        </ins></span></h4><div class="field">
      <p>Indicates support for the SVE <span class="instruction">FEXPA</span> instruction when the PE is in Streaming SVE mode.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>SFEXPA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><ins>This</ins><del>The</del> <ins>control</ins><del>specified</del> <ins>has</ins><del>instruction</del> <ins>no</ins><del>is</del> <ins>effect</ins><del>not</del> <ins>on Streaming SVE mode behavior.</ins><del>implemented.</del></p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The specified instruction is <ins>supported</ins><del>implemented</del> when the PE is in Streaming SVE mode.</p>
        </td></tr></table>
      <div class="note"><span class="note-header"><ins class="nocount">Note</ins></span><ins>
        </ins><p><ins>Other features may support some of the specified instructions in Non-streaming SVE mode.</ins></p><ins>
      </ins></div><ins>
      </ins><p>If <span class="xref">FEAT_SME2p2</span> is implemented, the value <span class="binarynumber">0b0</span> is not permitted.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-23_23-2"><span class="condition"><br/><ins>Otherwise:
                        </ins></span></h4><div class="field"><ins>
      </ins><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><ins>
    </ins></div><h4 id="fieldset_0-22_17">Bits [22:17]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-16_16">STMOP, bit [16]</h4><div class="field"><p>Indicates support for the following SME Structured sparsity outer product instructions:</p>
<ul>
<li><span class="instruction">BFTMOPA</span> (non-widening), if <span class="xref">FEAT_SME_B16B16</span> is implemented.
</li><li><span class="instruction">BFTMOPA</span> (widening, BF16 to FP32).
</li><li><span class="instruction">FTMOPA</span> (non-widening, FP16), if <span class="xref">FEAT_SME_F16F16</span> is implemented.
</li><li><span class="instruction">FTMOPA</span> (non-widening, FP32).
</li><li><span class="instruction">FTMOPA</span> (widening, 2-way, FP16 to FP32).
</li><li><span class="instruction">FTMOPA</span> (widening, 2-way, FP8 to FP16), if <span class="xref">FEAT_SME_F8F16</span> is implemented.
</li><li><span class="instruction">FTMOPA</span> (widening, 4-way, FP8 to FP32) if <span class="xref">FEAT_SME_F8F32</span> is implemented.
</li><li><span class="instruction">STMOPA</span>, <span class="instruction">SUTMOPA</span>, <span class="instruction">USTMOPA</span>, <span class="instruction">UTMOPA</span> (4-way, Int8 to Int32).
<span class="instruction">STMOPA</span>, <span class="instruction">UTMOPA</span> (2-way, Int16 to Int32).
</li></ul><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>STMOP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><ins>The</ins><del>SME</del> <ins>specified</ins><del>Structured</del> <del>sparsity outer product </del>instructions are not <ins>implemented by this control.</ins><del>implemented.</del></p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The specified instructions are implemented.</p>
        </td></tr></table>
      <p><span class="xref"><ins>FEAT_SME_TMOP</ins></span><ins> implements the functionality identified by the value </ins><span class="binarynumber"><ins>0b1</ins></span><ins>.</ins></p><p><del>If </del><span class="xref"><del>FEAT_SME2p2</del></span><del> is implemented, the value </del><span class="binarynumber"><del>0b0</del></span><del> is not permitted.</del></p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-15_1">Bits [15:1]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-0_0">SMOP4, bit [0]</h4><div class="field"><p>Indicates support for the following SME Quarter-tile outer product instructions:</p>
<ul>
<li><span class="instruction">BFMOP4A</span>, <span class="instruction">BFMOP4S</span> (non-widening, BF16), if <span class="xref">FEAT_SME_B16B16</span> is implemented.
</li><li><span class="instruction">BFMOP4A</span>, <span class="instruction">BFMOP4S</span> (widening, 2-way, BF16 to FP32).
</li><li><span class="instruction">FMOP4A</span>, <span class="instruction">FMOP4S</span> (non-widening, FP16), if <span class="xref">FEAT_SME_F16F16</span> is implemented.
</li><li><span class="instruction">FMOP4A</span>, <span class="instruction">FMOP4S</span> (non-widening, FP32).
</li><li><span class="instruction">FMOP4A</span>, <span class="instruction">FMOP4S</span> (non-widening, FP64), if <span class="xref">FEAT_SME_F64F64</span> is implemented.
</li><li><span class="instruction">FMOP4A</span>, <span class="instruction">FMOP4S</span> (widening, 2-way, FP16 to FP32).
</li><li><span class="instruction">FMOP4A</span>(widening, 2-way, FP8 to FP16), if <span class="xref">FEAT_SME_F8F16</span> is implemented.
</li><li><span class="instruction">FMOP4A</span>(widening, 4-way, FP8 to FP32) instruction, if <span class="xref">FEAT_SME_F8F32</span> is implemented.
</li><li><span class="instruction">SMOP4A</span>, <span class="instruction">SMOP4S</span>, <span class="instruction">SUMOP4A</span>, <span class="instruction">SUMOP4S</span>, <span class="instruction">UMOP4A</span>, <span class="instruction">UMOP4S</span>, <span class="instruction">USMOP4A</span>, <span class="instruction">USMOP4S</span> (4-way, Int8 to Int32).
</li><li><span class="instruction">SMOP4A</span>, <span class="instruction">SMOP4S</span>, <span class="instruction">SUMOP4A</span>, <span class="instruction">SUMOP4S</span>, <span class="instruction">UMOP4A</span>, <span class="instruction">UMOP4S</span>, <span class="instruction">USMOP4A</span>, <span class="instruction">USMOP4S</span> (4-way, Int16 to Int64), if <span class="xref">FEAT_SME_I16I64</span> is implemented.
</li><li><span class="instruction">SMOP4A</span>, <span class="instruction">SMOP4S</span>, <span class="instruction">UMOP4A</span>, <span class="instruction">UMOP4S</span> (2-way, Int16 to Int32).
</li></ul><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>SMOP4</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><ins>The</ins><del>SME</del> <ins>specified</ins><del>Quarter-tile</del> <del>outer product </del>instructions are not <ins>implemented by this control.</ins><del>implemented.</del></p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The specified instructions are implemented.</p>
        </td></tr></table>
      <p><span class="xref"><ins>FEAT_SME_MOP4</ins></span><ins> implements the functionality identified by the value </ins><span class="binarynumber"><ins>0b1</ins></span><ins>.</ins></p><p><del>If </del><span class="xref"><del>FEAT_SME2p2</del></span><del> is implemented, the value </del><span class="binarynumber"><del>0b0</del></span><del> is not permitted.</del></p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><div class="access_mechanisms"><h2>Accessing ID_AA64SMFR0_EL1</h2>
        <p>This register is read-only and can be accessed from EL1 and higher.</p>

      
        <p>This register is only accessible from the AArch64 state.</p>
      <p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt>, ID_AA64SMFR0_EL1</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0000</td><td>0b0100</td><td>0b101</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_IDTE3) &amp;&amp; SCR_EL3.TID3 == '1' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; (IsFeatureImplemented(FEAT_FGT) || !IsZero(ID_AA64SMFR0_EL1) || boolean IMPLEMENTATION_DEFINED "ID_AA64SMFR0_EL1 trapped by HCR_EL2.TID3") &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_IDTE3) &amp;&amp; SCR_EL3.TID3 == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = ID_AA64SMFR0_EL1;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_IDTE3) &amp;&amp; SCR_EL3.TID3 == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_IDTE3) &amp;&amp; SCR_EL3.TID3 == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = ID_AA64SMFR0_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64SMFR0_EL1;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>15</ins><del>06</del>/12/2024 <ins>22</ins><del>16</del>:<ins>27</ins><del>05</del>; <ins>5e0a212688c6bd7aee92394b6f5e491b4d0fee1d</ins><del>705e65f5d1d586aaea4a048797ba2e3b67d33633</del></p><p class="copyconf">Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body>
</html>
