<stg><name>input_load</name>


<trans_list>

<trans id="197" from="1" to="2">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="2" to="3">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="3" to="4">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="4" to="5">
<condition id="24">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
<literal name="pingpong" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="4" to="7">
<condition id="23">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
<literal name="pingpong" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="5" to="6">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="6" to="4">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="7" to="6">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="32">
<![CDATA[
_ifconv:0  %next_t2_0_V_1 = alloca i6

]]></Node>
<StgValue><ssdm name="next_t2_0_V_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32">
<![CDATA[
_ifconv:1  %next_IsRowPixel_0_1 = alloca i1

]]></Node>
<StgValue><ssdm name="next_IsRowPixel_0_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="32">
<![CDATA[
_ifconv:2  %next_t22_0_V_1 = alloca i6

]]></Node>
<StgValue><ssdm name="next_t22_0_V_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32">
<![CDATA[
_ifconv:3  %next_IsRowPixel2_0_1 = alloca i1

]]></Node>
<StgValue><ssdm name="next_IsRowPixel2_0_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32">
<![CDATA[
_ifconv:4  %RowBeginByte_0_V_1 = alloca i1

]]></Node>
<StgValue><ssdm name="RowBeginByte_0_V_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32">
<![CDATA[
_ifconv:5  %RowBeginByte_1_V_1 = alloca i1

]]></Node>
<StgValue><ssdm name="RowBeginByte_1_V_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32">
<![CDATA[
_ifconv:6  %RowBeginByte_2_V_1 = alloca i1

]]></Node>
<StgValue><ssdm name="RowBeginByte_2_V_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32">
<![CDATA[
_ifconv:7  %RowBeginByte_3_V_1 = alloca i1

]]></Node>
<StgValue><ssdm name="RowBeginByte_3_V_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32">
<![CDATA[
_ifconv:8  %RowBeginByte2_0_V_1 = alloca i1

]]></Node>
<StgValue><ssdm name="RowBeginByte2_0_V_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32">
<![CDATA[
_ifconv:9  %RowBeginByte2_1_V_1 = alloca i1

]]></Node>
<StgValue><ssdm name="RowBeginByte2_1_V_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32">
<![CDATA[
_ifconv:10  %RowBeginByte2_2_V_1 = alloca i1

]]></Node>
<StgValue><ssdm name="RowBeginByte2_2_V_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32">
<![CDATA[
_ifconv:11  %RowBeginByte2_3_V_1 = alloca i1

]]></Node>
<StgValue><ssdm name="RowBeginByte2_3_V_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %Padding_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Padding)

]]></Node>
<StgValue><ssdm name="Padding_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:21  %Kernel_stride_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Kernel_stride)

]]></Node>
<StgValue><ssdm name="Kernel_stride_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24  %r_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %r)

]]></Node>
<StgValue><ssdm name="r_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="32">
<![CDATA[
_ifconv:33  %r_9b_V = trunc i32 %r_read to i9

]]></Node>
<StgValue><ssdm name="r_9b_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="32">
<![CDATA[
_ifconv:36  %Kernel_stride_2b_V = trunc i32 %Kernel_stride_read to i2

]]></Node>
<StgValue><ssdm name="Kernel_stride_2b_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32">
<![CDATA[
_ifconv:37  %Padding_1b_V = trunc i32 %Padding_read to i1

]]></Node>
<StgValue><ssdm name="Padding_1b_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="2">
<![CDATA[
_ifconv:43  %rhs_V = zext i2 %Kernel_stride_2b_V to i11

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="1">
<![CDATA[
_ifconv:46  %rhs_V_2 = zext i1 %Padding_1b_V to i12

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="9">
<![CDATA[
_ifconv:48  %lhs_V_4 = zext i9 %r_9b_V to i11

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:49  %r_V_9 = mul i11 %rhs_V, %lhs_V_4

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:50  %lhs_V_5 = zext i11 %r_V_9 to i12

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:51  %r_V_21 = sub i12 %lhs_V_5, %rhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="12">
<![CDATA[
_ifconv:68  %TRow_top_V = trunc i12 %r_V_21 to i10

]]></Node>
<StgValue><ssdm name="TRow_top_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="12">
<![CDATA[
_ifconv:75  %tmp_81 = trunc i12 %r_V_21 to i6

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="12">
<![CDATA[
_ifconv:101  %tmp_86 = trunc i12 %r_V_21 to i1

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:14  %IHxIW_read = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %IHxIW)

]]></Node>
<StgValue><ssdm name="IHxIW_read"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %Input_h_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Input_h)

]]></Node>
<StgValue><ssdm name="Input_h_read"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:18  %TCol_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %TCol)

]]></Node>
<StgValue><ssdm name="TCol_read"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:19  %TRow_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %TRow)

]]></Node>
<StgValue><ssdm name="TRow_read"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:22  %n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n)

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23  %c_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c)

]]></Node>
<StgValue><ssdm name="c_read"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="32">
<![CDATA[
_ifconv:34  %c_9b_V = trunc i32 %c_read to i9

]]></Node>
<StgValue><ssdm name="c_9b_V"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:35  %n_11b_V = trunc i32 %n_read to i11

]]></Node>
<StgValue><ssdm name="n_11b_V"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="32">
<![CDATA[
_ifconv:39  %Input_h_10b_V = trunc i32 %Input_h_read to i10

]]></Node>
<StgValue><ssdm name="Input_h_10b_V"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="18" op_0_bw="19">
<![CDATA[
_ifconv:41  %IHxIW_18b_V = trunc i19 %IHxIW_read to i18

]]></Node>
<StgValue><ssdm name="IHxIW_18b_V"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="9">
<![CDATA[
_ifconv:42  %lhs_V = zext i9 %c_9b_V to i11

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:44  %r_V = mul i11 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:45  %lhs_V_3 = zext i11 %r_V to i12

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:47  %r_V_20 = sub i12 %lhs_V_3, %rhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:52  %tmp = icmp sgt i12 %r_V_20, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="12">
<![CDATA[
_ifconv:53  %TCol_left_V = trunc i12 %r_V_20 to i10

]]></Node>
<StgValue><ssdm name="TCol_left_V"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="8">
<![CDATA[
_ifconv:55  %rhs_V_8_cast = zext i8 %TCol_read to i12

]]></Node>
<StgValue><ssdm name="rhs_V_8_cast"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:56  %r_V_11 = add i12 %rhs_V_8_cast, %r_V_20

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:57  %r_V_12 = add i12 -1, %r_V_11

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="12">
<![CDATA[
_ifconv:60  %tmp_76 = trunc i12 %r_V_20 to i6

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="8">
<![CDATA[
_ifconv:61  %tmp_77 = trunc i8 %TCol_read to i6

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:62  %tmp_46 = add i6 %tmp_77, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:67  %tmp_48 = icmp sgt i12 %r_V_21, 0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:69  %TRow_top_V_1 = select i1 %tmp_48, i10 %TRow_top_V, i10 0

]]></Node>
<StgValue><ssdm name="TRow_top_V_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="8">
<![CDATA[
_ifconv:70  %rhs_V_9_cast = zext i8 %TRow_read to i12

]]></Node>
<StgValue><ssdm name="rhs_V_9_cast"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:71  %r_V_13 = add i12 %rhs_V_9_cast, %r_V_21

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:72  %r_V_14 = add i12 -1, %r_V_13

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="10">
<![CDATA[
_ifconv:73  %tmp_71_cast = zext i10 %Input_h_10b_V to i12

]]></Node>
<StgValue><ssdm name="tmp_71_cast"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:74  %tmp_49 = icmp slt i12 %r_V_14, %tmp_71_cast

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="8">
<![CDATA[
_ifconv:76  %tmp_82 = trunc i8 %TRow_read to i6

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:77  %tmp_50 = add i6 %tmp_82, %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="32">
<![CDATA[
_ifconv:78  %tmp_83 = trunc i32 %Input_h_read to i6

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:79  %tmp_20 = select i1 %tmp_49, i6 %tmp_50, i6 %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="10">
<![CDATA[
_ifconv:80  %tmp_84 = trunc i10 %TRow_top_V_1 to i6

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:81  %row_len_V = sub i6 %tmp_20, %tmp_84

]]></Node>
<StgValue><ssdm name="row_len_V"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="29" op_0_bw="11">
<![CDATA[
_ifconv:82  %lhs_V_6 = zext i11 %n_11b_V to i29

]]></Node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="29" op_0_bw="18">
<![CDATA[
_ifconv:83  %rhs_V_3 = zext i18 %IHxIW_18b_V to i29

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:84  %r_V_15 = mul i29 %lhs_V_6, %rhs_V_3

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="10">
<![CDATA[
_ifconv:100  %tmp_85 = trunc i10 %TRow_top_V_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:102  %RowSub_V = xor i1 %tmp_85, %tmp_86

]]></Node>
<StgValue><ssdm name="RowSub_V"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="12">
<![CDATA[
_ifconv:104  %tmp_88 = trunc i12 %r_V_20 to i1

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:12  %trow_loops_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %trow_loops_V)

]]></Node>
<StgValue><ssdm name="trow_loops_V_read"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:13  %LayerType_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %LayerType)

]]></Node>
<StgValue><ssdm name="LayerType_read"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %TN_MIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TN_MIN)

]]></Node>
<StgValue><ssdm name="TN_MIN_read"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %Input_w_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Input_w)

]]></Node>
<StgValue><ssdm name="Input_w_read"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv:25  %input3_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input3_offset)

]]></Node>
<StgValue><ssdm name="input3_offset_read"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv:26  %input2_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input2_offset)

]]></Node>
<StgValue><ssdm name="input2_offset_read"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv:27  %input1_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input1_offset)

]]></Node>
<StgValue><ssdm name="input1_offset_read"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv:28  %input_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input_offset)

]]></Node>
<StgValue><ssdm name="input_offset_read"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:29  call void (...)* @_ssdm_op_SpecInterface(i32* %input3, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str21, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:30  call void (...)* @_ssdm_op_SpecInterface(i32* %input2, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str20, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:31  call void (...)* @_ssdm_op_SpecInterface(i32* %input1, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str19, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:32  call void (...)* @_ssdm_op_SpecInterface(i32* %input_r, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="32">
<![CDATA[
_ifconv:38  %Input_w_9b_V = trunc i32 %Input_w_read to i9

]]></Node>
<StgValue><ssdm name="Input_w_9b_V"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="32">
<![CDATA[
_ifconv:40  %TN_MIN_3b_V = trunc i32 %TN_MIN_read to i3

]]></Node>
<StgValue><ssdm name="TN_MIN_3b_V"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:54  %TCol_left_V_1 = select i1 %tmp, i10 %TCol_left_V, i10 0

]]></Node>
<StgValue><ssdm name="TCol_left_V_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="9">
<![CDATA[
_ifconv:58  %tmp_cast = zext i9 %Input_w_9b_V to i12

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:59  %tmp_s = icmp slt i12 %r_V_12, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="32">
<![CDATA[
_ifconv:63  %tmp_78 = trunc i32 %Input_w_read to i6

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:64  %tmp_18 = select i1 %tmp_s, i6 %tmp_46, i6 %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="10">
<![CDATA[
_ifconv:65  %tmp_79 = trunc i10 %TCol_left_V_1 to i6

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:66  %col_len_V = sub i6 %tmp_18, %tmp_79

]]></Node>
<StgValue><ssdm name="col_len_V"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="19" op_0_bw="10">
<![CDATA[
_ifconv:85  %lhs_V_7 = zext i10 %TRow_top_V_1 to i19

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="19" op_0_bw="9">
<![CDATA[
_ifconv:86  %rhs_V_4 = zext i9 %Input_w_9b_V to i19

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:87  %r_V_16 = mul i19 %rhs_V_4, %lhs_V_7

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="30" op_0_bw="29">
<![CDATA[
_ifconv:88  %lhs_V_8 = zext i29 %r_V_15 to i30

]]></Node>
<StgValue><ssdm name="lhs_V_8"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="30" op_0_bw="19">
<![CDATA[
_ifconv:89  %rhs_V_5 = zext i19 %r_V_16 to i30

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv:90  %r_V_17 = add i30 %rhs_V_5, %lhs_V_8

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="30" op_0_bw="10">
<![CDATA[
_ifconv:91  %rhs_V_13_cast = zext i10 %TCol_left_V_1 to i30

]]></Node>
<StgValue><ssdm name="rhs_V_13_cast"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv:92  %r_V_18 = add i30 %rhs_V_13_cast, %r_V_17

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:93  %sel_tmp = icmp eq i9 %Input_w_9b_V, 13

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:94  %sel_tmp2 = icmp eq i9 %Input_w_9b_V, 26

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:95  %tmp_21 = or i1 %sel_tmp2, %sel_tmp

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:96  %p_2 = select i1 %tmp_21, i9 52, i9 %Input_w_9b_V

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:97  %p_3 = select i1 %tmp_21, i6 -12, i6 %col_len_V

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:98  %sel_tmp9 = select i1 %sel_tmp2, i3 2, i3 -4

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:99  %p_4 = select i1 %tmp_21, i3 %sel_tmp9, i3 1

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="10">
<![CDATA[
_ifconv:103  %tmp_87 = trunc i10 %TCol_left_V_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:105  %ColSub_V = xor i1 %tmp_87, %tmp_88

]]></Node>
<StgValue><ssdm name="ColSub_V"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="6">
<![CDATA[
_ifconv:106  %lhs_V_20_cast = zext i6 %trow_loops_V_read to i7

]]></Node>
<StgValue><ssdm name="lhs_V_20_cast"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:107  %r_V_19 = add i7 1, %lhs_V_20_cast

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="1">
<![CDATA[
_ifconv:108  %tmp_81_cast = zext i1 %RowSub_V to i6

]]></Node>
<StgValue><ssdm name="tmp_81_cast"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="3">
<![CDATA[
_ifconv:109  %tmp_51 = zext i3 %p_4 to i6

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="6">
<![CDATA[
_ifconv:110  %lhs_V_1 = zext i6 %row_len_V to i7

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="1">
<![CDATA[
_ifconv:111  %rhs_V_6 = zext i1 %RowSub_V to i7

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:112  %r_V_1 = add i7 %rhs_V_6, %lhs_V_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:113  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:0  %p_5 = phi i6 [ 0, %_ifconv ], [ %TMP_t2_V, %2 ]

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:1  %p_6 = phi i6 [ 0, %_ifconv ], [ %t2_V, %2 ]

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader:2  %pingpong = phi i1 [ true, %_ifconv ], [ %pingpong_1, %2 ]

]]></Node>
<StgValue><ssdm name="pingpong"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="6">
<![CDATA[
.preheader:3  %tmp_84_cast = zext i6 %p_5 to i7

]]></Node>
<StgValue><ssdm name="tmp_84_cast"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4  %tmp_52 = icmp ult i7 %tmp_84_cast, %r_V_19

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 64, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:6  %TMP_t2_V = add i6 %p_5, 1

]]></Node>
<StgValue><ssdm name="TMP_t2_V"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %tmp_52, label %._crit_edge1107, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge1107:0  %tmp_86_cast = zext i6 %p_6 to i7

]]></Node>
<StgValue><ssdm name="tmp_86_cast"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge1107:1  %tmp_53 = icmp ult i7 %tmp_86_cast, %r_V_1

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge1107:2  %ult = icmp ult i6 %p_6, %tmp_81_cast

]]></Node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1107:3  %rev = xor i1 %ult, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1107:4  %IsRowPixel = and i1 %tmp_53, %rev

]]></Node>
<StgValue><ssdm name="IsRowPixel"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge1107:5  %tmp_54 = icmp ne i6 %p_5, %trow_loops_V_read

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1107:6  br i1 %pingpong, label %0, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
<literal name="pingpong" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:17  %tmp_58 = icmp ne i6 %p_5, 0

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
<literal name="pingpong" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:17  %tmp_56 = icmp ne i6 %p_5, 0

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="6">
<![CDATA[
:0  %next_t2_0_V_1_load = load i6* %next_t2_0_V_1

]]></Node>
<StgValue><ssdm name="next_t2_0_V_1_load"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1">
<![CDATA[
:1  %next_IsRowPixel_0_1_1 = load i1* %next_IsRowPixel_0_1

]]></Node>
<StgValue><ssdm name="next_IsRowPixel_0_1_1"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1">
<![CDATA[
:2  %RowBeginByte_0_V_1_1 = load i1* %RowBeginByte_0_V_1

]]></Node>
<StgValue><ssdm name="RowBeginByte_0_V_1_1"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1">
<![CDATA[
:3  %RowBeginByte_1_V_1_1 = load i1* %RowBeginByte_1_V_1

]]></Node>
<StgValue><ssdm name="RowBeginByte_1_V_1_1"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1">
<![CDATA[
:4  %RowBeginByte_2_V_1_1 = load i1* %RowBeginByte_2_V_1

]]></Node>
<StgValue><ssdm name="RowBeginByte_2_V_1_1"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1">
<![CDATA[
:5  %RowBeginByte_3_V_1_1 = load i1* %RowBeginByte_3_V_1

]]></Node>
<StgValue><ssdm name="RowBeginByte_3_V_1_1"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1">
<![CDATA[
:6  %RowBeginByte2_0_V_1_2 = load i1* %RowBeginByte2_0_V_1

]]></Node>
<StgValue><ssdm name="RowBeginByte2_0_V_1_2"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1">
<![CDATA[
:7  %RowBeginByte2_1_V_1_2 = load i1* %RowBeginByte2_1_V_1

]]></Node>
<StgValue><ssdm name="RowBeginByte2_1_V_1_2"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1">
<![CDATA[
:8  %RowBeginByte2_2_V_1_2 = load i1* %RowBeginByte2_2_V_1

]]></Node>
<StgValue><ssdm name="RowBeginByte2_2_V_1_2"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1">
<![CDATA[
:9  %RowBeginByte2_3_V_1_2 = load i1* %RowBeginByte2_3_V_1

]]></Node>
<StgValue><ssdm name="RowBeginByte2_3_V_1_2"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="30" op_5_bw="32" op_6_bw="30" op_7_bw="32" op_8_bw="30" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="3" op_18_bw="6" op_19_bw="30" op_20_bw="9" op_21_bw="18" op_22_bw="6" op_23_bw="1" op_24_bw="1">
<![CDATA[
:10  %tmp_57 = call fastcc { i6, i1, i1, i1, i1, i1 } @mmcpy_inputpixel_m2b(i32* %input_r, i30 %input_offset_read, i32* %input1, i30 %input1_offset_read, i32* %input2, i30 %input2_offset_read, i32* %input3, i30 %input3_offset_read, [28 x i32]* nocapture @input_memcpy_buffer0_1, [28 x i32]* nocapture @input_memcpy_buffer1_1, [28 x i32]* nocapture @input_memcpy_buffer2_1, [28 x i32]* nocapture @input_memcpy_buffer3_1, i1 %RowBeginByte2_0_V_1_2, i1 %RowBeginByte2_1_V_1_2, i1 %RowBeginByte2_2_V_1_2, i1 %RowBeginByte2_3_V_1_2, i3 %TN_MIN_3b_V, i6 %p_6, i30 %r_V_18, i9 %p_2, i18 %IHxIW_18b_V, i6 %p_3, i1 %IsRowPixel, i1 %tmp_54)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="6" op_6_bw="6" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="8" op_18_bw="2" op_19_bw="6" op_20_bw="1" op_21_bw="1" op_22_bw="3">
<![CDATA[
:18  call fastcc void @copy_input2buf_row([2809 x i16]* %input_buffer_0, [2809 x i16]* %input_buffer_1, [2809 x i16]* %input_buffer_2, [2809 x i16]* %input_buffer_3, i6 %row_len_V, i6 %col_len_V, i1 %RowSub_V, i1 %ColSub_V, [28 x i32]* @input_memcpy_buffer0, [28 x i32]* @input_memcpy_buffer1, [28 x i32]* @input_memcpy_buffer2, [28 x i32]* @input_memcpy_buffer3, i1 %RowBeginByte_0_V_1_1, i1 %RowBeginByte_1_V_1_1, i1 %RowBeginByte_2_V_1_1, i1 %RowBeginByte_3_V_1_1, i8 %TCol_read, i2 %LayerType_read, i6 %next_t2_0_V_1_load, i1 %next_IsRowPixel_0_1_1, i1 %tmp_58, i3 %p_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="152" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="pingpong" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="30" op_5_bw="32" op_6_bw="30" op_7_bw="32" op_8_bw="30" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="3" op_18_bw="6" op_19_bw="30" op_20_bw="9" op_21_bw="18" op_22_bw="6" op_23_bw="1" op_24_bw="1">
<![CDATA[
:10  %tmp_57 = call fastcc { i6, i1, i1, i1, i1, i1 } @mmcpy_inputpixel_m2b(i32* %input_r, i30 %input_offset_read, i32* %input1, i30 %input1_offset_read, i32* %input2, i30 %input2_offset_read, i32* %input3, i30 %input3_offset_read, [28 x i32]* nocapture @input_memcpy_buffer0_1, [28 x i32]* nocapture @input_memcpy_buffer1_1, [28 x i32]* nocapture @input_memcpy_buffer2_1, [28 x i32]* nocapture @input_memcpy_buffer3_1, i1 %RowBeginByte2_0_V_1_2, i1 %RowBeginByte2_1_V_1_2, i1 %RowBeginByte2_2_V_1_2, i1 %RowBeginByte2_3_V_1_2, i3 %TN_MIN_3b_V, i6 %p_6, i30 %r_V_18, i9 %p_2, i18 %IHxIW_18b_V, i6 %p_3, i1 %IsRowPixel, i1 %tmp_54)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="pingpong" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="11">
<![CDATA[
:11  %next_t22_0_V = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_57, 0

]]></Node>
<StgValue><ssdm name="next_t22_0_V"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="pingpong" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="11">
<![CDATA[
:12  %next_IsRowPixel2_0 = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_57, 1

]]></Node>
<StgValue><ssdm name="next_IsRowPixel2_0"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="pingpong" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="11">
<![CDATA[
:13  %RowBeginByte2_0_V = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_57, 2

]]></Node>
<StgValue><ssdm name="RowBeginByte2_0_V"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="pingpong" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="11">
<![CDATA[
:14  %RowBeginByte2_1_V = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_57, 3

]]></Node>
<StgValue><ssdm name="RowBeginByte2_1_V"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="pingpong" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="11">
<![CDATA[
:15  %RowBeginByte2_2_V = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_57, 4

]]></Node>
<StgValue><ssdm name="RowBeginByte2_2_V"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="pingpong" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="11">
<![CDATA[
:16  %RowBeginByte2_3_V = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_57, 5

]]></Node>
<StgValue><ssdm name="RowBeginByte2_3_V"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="pingpong" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="6" op_6_bw="6" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="8" op_18_bw="2" op_19_bw="6" op_20_bw="1" op_21_bw="1" op_22_bw="3">
<![CDATA[
:18  call fastcc void @copy_input2buf_row([2809 x i16]* %input_buffer_0, [2809 x i16]* %input_buffer_1, [2809 x i16]* %input_buffer_2, [2809 x i16]* %input_buffer_3, i6 %row_len_V, i6 %col_len_V, i1 %RowSub_V, i1 %ColSub_V, [28 x i32]* @input_memcpy_buffer0, [28 x i32]* @input_memcpy_buffer1, [28 x i32]* @input_memcpy_buffer2, [28 x i32]* @input_memcpy_buffer3, i1 %RowBeginByte_0_V_1_1, i1 %RowBeginByte_1_V_1_1, i1 %RowBeginByte_2_V_1_1, i1 %RowBeginByte_3_V_1_1, i8 %TCol_read, i2 %LayerType_read, i6 %next_t2_0_V_1_load, i1 %next_IsRowPixel_0_1_1, i1 %tmp_58, i3 %p_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="pingpong" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  store i1 %RowBeginByte2_3_V, i1* %RowBeginByte2_3_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="pingpong" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  store i1 %RowBeginByte2_2_V, i1* %RowBeginByte2_2_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="pingpong" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  store i1 %RowBeginByte2_1_V, i1* %RowBeginByte2_1_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="pingpong" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  store i1 %RowBeginByte2_0_V, i1* %RowBeginByte2_0_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="pingpong" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23  store i1 %next_IsRowPixel2_0, i1* %next_IsRowPixel2_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="pingpong" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:24  store i6 %next_t22_0_V, i6* %next_t22_0_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="pingpong" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="pingpong" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="30" op_5_bw="32" op_6_bw="30" op_7_bw="32" op_8_bw="30" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="3" op_18_bw="6" op_19_bw="30" op_20_bw="9" op_21_bw="18" op_22_bw="6" op_23_bw="1" op_24_bw="1">
<![CDATA[
:10  %tmp_55 = call fastcc { i6, i1, i1, i1, i1, i1 } @mmcpy_inputpixel_m2b(i32* %input_r, i30 %input_offset_read, i32* %input1, i30 %input1_offset_read, i32* %input2, i30 %input2_offset_read, i32* %input3, i30 %input3_offset_read, [28 x i32]* nocapture @input_memcpy_buffer0, [28 x i32]* nocapture @input_memcpy_buffer1, [28 x i32]* nocapture @input_memcpy_buffer2, [28 x i32]* nocapture @input_memcpy_buffer3, i1 %RowBeginByte_0_V_1_s, i1 %RowBeginByte_1_V_1_s, i1 %RowBeginByte_2_V_1_s, i1 %RowBeginByte_3_V_1_s, i3 %TN_MIN_3b_V, i6 %p_6, i30 %r_V_18, i9 %p_2, i18 %IHxIW_18b_V, i6 %p_3, i1 %IsRowPixel, i1 %tmp_54)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="pingpong" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="11">
<![CDATA[
:11  %next_t2_0_V = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_55, 0

]]></Node>
<StgValue><ssdm name="next_t2_0_V"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="pingpong" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="11">
<![CDATA[
:12  %next_IsRowPixel_0 = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_55, 1

]]></Node>
<StgValue><ssdm name="next_IsRowPixel_0"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="pingpong" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="11">
<![CDATA[
:13  %RowBeginByte_0_V = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_55, 2

]]></Node>
<StgValue><ssdm name="RowBeginByte_0_V"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="pingpong" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="11">
<![CDATA[
:14  %RowBeginByte_1_V = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_55, 3

]]></Node>
<StgValue><ssdm name="RowBeginByte_1_V"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="pingpong" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="11">
<![CDATA[
:15  %RowBeginByte_2_V = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_55, 4

]]></Node>
<StgValue><ssdm name="RowBeginByte_2_V"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="pingpong" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="11">
<![CDATA[
:16  %RowBeginByte_3_V = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_55, 5

]]></Node>
<StgValue><ssdm name="RowBeginByte_3_V"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="pingpong" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="6" op_6_bw="6" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="8" op_18_bw="2" op_19_bw="6" op_20_bw="1" op_21_bw="1" op_22_bw="3">
<![CDATA[
:18  call fastcc void @copy_input2buf_row([2809 x i16]* %input_buffer_0, [2809 x i16]* %input_buffer_1, [2809 x i16]* %input_buffer_2, [2809 x i16]* %input_buffer_3, i6 %row_len_V, i6 %col_len_V, i1 %RowSub_V, i1 %ColSub_V, [28 x i32]* @input_memcpy_buffer0_1, [28 x i32]* @input_memcpy_buffer1_1, [28 x i32]* @input_memcpy_buffer2_1, [28 x i32]* @input_memcpy_buffer3_1, i1 %RowBeginByte2_0_V_1_1, i1 %RowBeginByte2_1_V_1_1, i1 %RowBeginByte2_2_V_1_1, i1 %RowBeginByte2_3_V_1_1, i8 %TCol_read, i2 %LayerType_read, i6 %next_t22_0_V_1_load, i1 %next_IsRowPixel2_0_s, i1 %tmp_56, i3 %p_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="pingpong" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  store i1 %RowBeginByte_3_V, i1* %RowBeginByte_3_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="pingpong" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  store i1 %RowBeginByte_2_V, i1* %RowBeginByte_2_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="pingpong" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  store i1 %RowBeginByte_1_V, i1* %RowBeginByte_1_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="pingpong" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  store i1 %RowBeginByte_0_V, i1* %RowBeginByte_0_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="pingpong" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23  store i1 %next_IsRowPixel_0, i1* %next_IsRowPixel_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="pingpong" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:24  store i6 %next_t2_0_V, i6* %next_t2_0_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="pingpong" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %pingpong_1 = phi i1 [ false, %0 ], [ true, %1 ]

]]></Node>
<StgValue><ssdm name="pingpong_1"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %t2_V = add i6 %tmp_51, %p_6

]]></Node>
<StgValue><ssdm name="t2_V"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="6">
<![CDATA[
:0  %next_t22_0_V_1_load = load i6* %next_t22_0_V_1

]]></Node>
<StgValue><ssdm name="next_t22_0_V_1_load"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1">
<![CDATA[
:1  %next_IsRowPixel2_0_s = load i1* %next_IsRowPixel2_0_1

]]></Node>
<StgValue><ssdm name="next_IsRowPixel2_0_s"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1">
<![CDATA[
:2  %RowBeginByte_0_V_1_s = load i1* %RowBeginByte_0_V_1

]]></Node>
<StgValue><ssdm name="RowBeginByte_0_V_1_s"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1">
<![CDATA[
:3  %RowBeginByte_1_V_1_s = load i1* %RowBeginByte_1_V_1

]]></Node>
<StgValue><ssdm name="RowBeginByte_1_V_1_s"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1">
<![CDATA[
:4  %RowBeginByte_2_V_1_s = load i1* %RowBeginByte_2_V_1

]]></Node>
<StgValue><ssdm name="RowBeginByte_2_V_1_s"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1">
<![CDATA[
:5  %RowBeginByte_3_V_1_s = load i1* %RowBeginByte_3_V_1

]]></Node>
<StgValue><ssdm name="RowBeginByte_3_V_1_s"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1">
<![CDATA[
:6  %RowBeginByte2_0_V_1_1 = load i1* %RowBeginByte2_0_V_1

]]></Node>
<StgValue><ssdm name="RowBeginByte2_0_V_1_1"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1">
<![CDATA[
:7  %RowBeginByte2_1_V_1_1 = load i1* %RowBeginByte2_1_V_1

]]></Node>
<StgValue><ssdm name="RowBeginByte2_1_V_1_1"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1">
<![CDATA[
:8  %RowBeginByte2_2_V_1_1 = load i1* %RowBeginByte2_2_V_1

]]></Node>
<StgValue><ssdm name="RowBeginByte2_2_V_1_1"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1">
<![CDATA[
:9  %RowBeginByte2_3_V_1_1 = load i1* %RowBeginByte2_3_V_1

]]></Node>
<StgValue><ssdm name="RowBeginByte2_3_V_1_1"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="30" op_5_bw="32" op_6_bw="30" op_7_bw="32" op_8_bw="30" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="3" op_18_bw="6" op_19_bw="30" op_20_bw="9" op_21_bw="18" op_22_bw="6" op_23_bw="1" op_24_bw="1">
<![CDATA[
:10  %tmp_55 = call fastcc { i6, i1, i1, i1, i1, i1 } @mmcpy_inputpixel_m2b(i32* %input_r, i30 %input_offset_read, i32* %input1, i30 %input1_offset_read, i32* %input2, i30 %input2_offset_read, i32* %input3, i30 %input3_offset_read, [28 x i32]* nocapture @input_memcpy_buffer0, [28 x i32]* nocapture @input_memcpy_buffer1, [28 x i32]* nocapture @input_memcpy_buffer2, [28 x i32]* nocapture @input_memcpy_buffer3, i1 %RowBeginByte_0_V_1_s, i1 %RowBeginByte_1_V_1_s, i1 %RowBeginByte_2_V_1_s, i1 %RowBeginByte_3_V_1_s, i3 %TN_MIN_3b_V, i6 %p_6, i30 %r_V_18, i9 %p_2, i18 %IHxIW_18b_V, i6 %p_3, i1 %IsRowPixel, i1 %tmp_54)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="6" op_6_bw="6" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="8" op_18_bw="2" op_19_bw="6" op_20_bw="1" op_21_bw="1" op_22_bw="3">
<![CDATA[
:18  call fastcc void @copy_input2buf_row([2809 x i16]* %input_buffer_0, [2809 x i16]* %input_buffer_1, [2809 x i16]* %input_buffer_2, [2809 x i16]* %input_buffer_3, i6 %row_len_V, i6 %col_len_V, i1 %RowSub_V, i1 %ColSub_V, [28 x i32]* @input_memcpy_buffer0_1, [28 x i32]* @input_memcpy_buffer1_1, [28 x i32]* @input_memcpy_buffer2_1, [28 x i32]* @input_memcpy_buffer3_1, i1 %RowBeginByte2_0_V_1_1, i1 %RowBeginByte2_1_V_1_1, i1 %RowBeginByte2_2_V_1_1, i1 %RowBeginByte2_3_V_1_1, i8 %TCol_read, i2 %LayerType_read, i6 %next_t22_0_V_1_load, i1 %next_IsRowPixel2_0_s, i1 %tmp_56, i3 %p_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
