[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~PE|IntraBuffer",
    "duplicate":"~PE|PE/kernelintra:IntraBuffer",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~PE|IntraBuffer_1",
    "duplicate":"~PE|PE/neuronintra:IntraBuffer",
    "index":0.3333333333333333
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"./generated/"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~PE|PE>io_DataOut",
    "sources":[
      "~PE|PE>io_SchePort_Schedule",
      "~PE|PE>io_SchePort_ScheduleSize"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~PE|PE>io_NeuronBuf_Addr",
    "sources":[
      "~PE|PE>io_SchePort_ScheduleSize",
      "~PE|PE>io_SchePort_Schedule"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~PE|PE>io_KernelBuf_Addr",
    "sources":[
      "~PE|PE>io_SchePort_Schedule"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~PE|PE>io_NeuronBuf_BankIdx",
    "sources":[
      "~PE|PE>io_SchePort_ScheduleSize",
      "~PE|PE>io_SchePort_Schedule"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~PE|PE>io_KernelBuf_BankIdx",
    "sources":[
      "~PE|PE>io_SchePort_Schedule"
    ]
  }
]