// Seed: 3851541973
module module_0 (
    input tri0 id_0
    , id_18,
    output wor id_1,
    input wand id_2,
    input uwire id_3,
    output uwire id_4,
    output wor id_5,
    input tri id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wand id_9,
    input uwire id_10,
    input wand id_11,
    input wand id_12,
    output wire id_13,
    input tri id_14,
    input uwire id_15,
    input uwire id_16
);
  wire id_19 = 1'd0;
  wire id_20;
  wire id_21;
  assign id_1 = 1;
  wire id_22, id_23;
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    input tri0 id_2,
    input wand id_3,
    input wand id_4,
    output wire id_5,
    output wor id_6,
    output supply0 id_7,
    output tri1 id_8,
    output wor id_9,
    output supply0 id_10,
    output supply0 id_11,
    input supply0 id_12,
    input wor id_13,
    output logic id_14,
    output wire id_15,
    input tri1 id_16,
    input wand id_17,
    input tri1 id_18,
    input wor id_19,
    input uwire id_20,
    input wor id_21,
    input wor id_22,
    input supply0 id_23,
    output supply1 id_24
);
  assign id_10 = !1;
  supply0 id_26 = 1'b0 ==? id_23;
  wire id_27;
  always @(posedge id_0++) id_14 <= 1;
  module_0(
      id_20,
      id_11,
      id_26,
      id_22,
      id_10,
      id_10,
      id_16,
      id_3,
      id_20,
      id_20,
      id_17,
      id_26,
      id_17,
      id_24,
      id_2,
      id_2,
      id_26
  );
  assign id_24 = id_26;
endmodule
