do C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/wave.do
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
vsim work.testbench -novopt
# vsim work.testbench -novopt 
# Start time: 04:44:46 on Dec 27,2022
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 04:44:46 on Dec 27,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
vsim -vopt work.testbench -voptargs=+acc
# vsim -vopt work.testbench -voptargs="+acc" 
# Start time: 04:45:00 on Dec 27,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
do C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/wave.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pcons  Hostname: INSPIRON3501  ProcessID: 11352
#           Attempting to use alternate WLF file "./wlftsrn7w1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsrn7w1
run -all
# ** Info: Break
#    Time: 62 us  Scope: testbench File: C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv Line: 50
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(57)
#    Time: 112 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 57
# End time: 04:47:50 on Dec 27,2022, Elapsed time: 0:02:50
# Errors: 0, Warnings: 4
# Closing project C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.mpf
