#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a726d2eb30 .scope module, "tb_four_bit_AS" "tb_four_bit_AS" 2 3;
 .timescale -9 -12;
v000001a726d92080_0 .var "a", 3 0;
v000001a726d92120_0 .var "b", 3 0;
v000001a726d92f80_0 .var "cin", 0 0;
v000001a726d92300_0 .net "cout", 0 0, L_000001a726d99120;  1 drivers
v000001a726d93480_0 .net "s", 3 0, L_000001a726d97650;  1 drivers
S_000001a726d39280 .scope module, "uut" "four_bit_AS" 2 11, 3 3 0, S_000001a726d2eb30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "cin";
L_000001a726d2b620 .functor XOR 1, L_000001a726d93020, v000001a726d92f80_0, C4<0>, C4<0>;
L_000001a726d2b7e0 .functor XOR 1, L_000001a726d92580, v000001a726d92f80_0, C4<0>, C4<0>;
L_000001a726d2b000 .functor XOR 1, L_000001a726d93520, v000001a726d92f80_0, C4<0>, C4<0>;
L_000001a726d2b070 .functor XOR 1, L_000001a726d935c0, v000001a726d92f80_0, C4<0>, C4<0>;
v000001a726d919a0_0 .net *"_ivl_1", 0 0, L_000001a726d93020;  1 drivers
v000001a726d91a40_0 .net *"_ivl_3", 0 0, L_000001a726d92580;  1 drivers
v000001a726d91d60_0 .net *"_ivl_5", 0 0, L_000001a726d93520;  1 drivers
v000001a726d93160_0 .net *"_ivl_7", 0 0, L_000001a726d935c0;  1 drivers
v000001a726d933e0_0 .net "a", 3 0, v000001a726d92080_0;  1 drivers
v000001a726d91ae0_0 .net "b", 3 0, v000001a726d92120_0;  1 drivers
v000001a726d93700_0 .net "c0", 0 0, L_000001a726d2b850;  1 drivers
v000001a726d91b80_0 .net "c1", 0 0, L_000001a726d2aac0;  1 drivers
v000001a726d92800_0 .net "c2", 0 0, L_000001a726d2b2a0;  1 drivers
v000001a726d91e00_0 .net "cin", 0 0, v000001a726d92f80_0;  1 drivers
v000001a726d921c0_0 .net "cout", 0 0, L_000001a726d99120;  alias, 1 drivers
v000001a726d92b20_0 .net "i", 0 0, L_000001a726d2b620;  1 drivers
v000001a726d91ea0_0 .net "j", 0 0, L_000001a726d2b7e0;  1 drivers
v000001a726d92c60_0 .net "k", 0 0, L_000001a726d2b000;  1 drivers
v000001a726d91fe0_0 .net "l", 0 0, L_000001a726d2b070;  1 drivers
v000001a726d92d00_0 .net "s", 3 0, L_000001a726d97650;  alias, 1 drivers
L_000001a726d93020 .part v000001a726d92120_0, 0, 1;
L_000001a726d92580 .part v000001a726d92120_0, 1, 1;
L_000001a726d93520 .part v000001a726d92120_0, 2, 1;
L_000001a726d935c0 .part v000001a726d92120_0, 3, 1;
L_000001a726d93660 .part v000001a726d92080_0, 0, 1;
L_000001a726d92620 .part v000001a726d92080_0, 1, 1;
L_000001a726d976f0 .part v000001a726d92080_0, 2, 1;
L_000001a726d97650 .concat8 [ 1 1 1 1], L_000001a726d2ad60, L_000001a726d2b930, L_000001a726d2ac10, L_000001a726d2b380;
L_000001a726d97fb0 .part v000001a726d92080_0, 3, 1;
S_000001a726d39410 .scope module, "FA0" "full_adder" 3 16, 4 1 0, S_000001a726d39280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001a726d2ab30 .functor XOR 1, L_000001a726d93660, L_000001a726d2b620, C4<0>, C4<0>;
L_000001a726d2ad60 .functor XOR 1, L_000001a726d2ab30, v000001a726d92f80_0, C4<0>, C4<0>;
L_000001a726d2b690 .functor AND 1, L_000001a726d93660, L_000001a726d2b620, C4<1>, C4<1>;
L_000001a726d2b700 .functor AND 1, L_000001a726d2ab30, v000001a726d92f80_0, C4<1>, C4<1>;
L_000001a726d2b850 .functor OR 1, L_000001a726d2b690, L_000001a726d2b700, C4<0>, C4<0>;
v000001a726d2a7d0_0 .net "a", 0 0, L_000001a726d93660;  1 drivers
v000001a726d2a410_0 .net "b", 0 0, L_000001a726d2b620;  alias, 1 drivers
v000001a726d29dd0_0 .net "c", 0 0, v000001a726d92f80_0;  alias, 1 drivers
v000001a726d29e70_0 .net "carry", 0 0, L_000001a726d2b850;  alias, 1 drivers
v000001a726d29f10_0 .net "i", 0 0, L_000001a726d2ab30;  1 drivers
v000001a726d2a050_0 .net "j", 0 0, L_000001a726d2b690;  1 drivers
v000001a726d29fb0_0 .net "k", 0 0, L_000001a726d2b700;  1 drivers
v000001a726d2a230_0 .net "sum", 0 0, L_000001a726d2ad60;  1 drivers
S_000001a726d02ce0 .scope module, "FA1" "full_adder" 3 17, 4 1 0, S_000001a726d39280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001a726d2b230 .functor XOR 1, L_000001a726d92620, L_000001a726d2b7e0, C4<0>, C4<0>;
L_000001a726d2b930 .functor XOR 1, L_000001a726d2b230, L_000001a726d2b850, C4<0>, C4<0>;
L_000001a726d2b9a0 .functor AND 1, L_000001a726d92620, L_000001a726d2b7e0, C4<1>, C4<1>;
L_000001a726d2add0 .functor AND 1, L_000001a726d2b230, L_000001a726d2b850, C4<1>, C4<1>;
L_000001a726d2aac0 .functor OR 1, L_000001a726d2b9a0, L_000001a726d2add0, C4<0>, C4<0>;
v000001a726d2a190_0 .net "a", 0 0, L_000001a726d92620;  1 drivers
v000001a726d92440_0 .net "b", 0 0, L_000001a726d2b7e0;  alias, 1 drivers
v000001a726d93200_0 .net "c", 0 0, L_000001a726d2b850;  alias, 1 drivers
v000001a726d92760_0 .net "carry", 0 0, L_000001a726d2aac0;  alias, 1 drivers
v000001a726d92260_0 .net "i", 0 0, L_000001a726d2b230;  1 drivers
v000001a726d91c20_0 .net "j", 0 0, L_000001a726d2b9a0;  1 drivers
v000001a726d91900_0 .net "k", 0 0, L_000001a726d2add0;  1 drivers
v000001a726d932a0_0 .net "sum", 0 0, L_000001a726d2b930;  1 drivers
S_000001a726d02e70 .scope module, "FA2" "full_adder" 3 18, 4 1 0, S_000001a726d39280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001a726d2aba0 .functor XOR 1, L_000001a726d976f0, L_000001a726d2b000, C4<0>, C4<0>;
L_000001a726d2ac10 .functor XOR 1, L_000001a726d2aba0, L_000001a726d2aac0, C4<0>, C4<0>;
L_000001a726d2aeb0 .functor AND 1, L_000001a726d976f0, L_000001a726d2b000, C4<1>, C4<1>;
L_000001a726d2b150 .functor AND 1, L_000001a726d2aba0, L_000001a726d2aac0, C4<1>, C4<1>;
L_000001a726d2b2a0 .functor OR 1, L_000001a726d2aeb0, L_000001a726d2b150, C4<0>, C4<0>;
v000001a726d928a0_0 .net "a", 0 0, L_000001a726d976f0;  1 drivers
v000001a726d92940_0 .net "b", 0 0, L_000001a726d2b000;  alias, 1 drivers
v000001a726d92ee0_0 .net "c", 0 0, L_000001a726d2aac0;  alias, 1 drivers
v000001a726d923a0_0 .net "carry", 0 0, L_000001a726d2b2a0;  alias, 1 drivers
v000001a726d924e0_0 .net "i", 0 0, L_000001a726d2aba0;  1 drivers
v000001a726d929e0_0 .net "j", 0 0, L_000001a726d2aeb0;  1 drivers
v000001a726d91f40_0 .net "k", 0 0, L_000001a726d2b150;  1 drivers
v000001a726d930c0_0 .net "sum", 0 0, L_000001a726d2ac10;  1 drivers
S_000001a726d03000 .scope module, "FA3" "full_adder" 3 19, 4 1 0, S_000001a726d39280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001a726d2b310 .functor XOR 1, L_000001a726d97fb0, L_000001a726d2b070, C4<0>, C4<0>;
L_000001a726d2b380 .functor XOR 1, L_000001a726d2b310, L_000001a726d2b2a0, C4<0>, C4<0>;
L_000001a726d99270 .functor AND 1, L_000001a726d97fb0, L_000001a726d2b070, C4<1>, C4<1>;
L_000001a726d989b0 .functor AND 1, L_000001a726d2b310, L_000001a726d2b2a0, C4<1>, C4<1>;
L_000001a726d99120 .functor OR 1, L_000001a726d99270, L_000001a726d989b0, C4<0>, C4<0>;
v000001a726d92da0_0 .net "a", 0 0, L_000001a726d97fb0;  1 drivers
v000001a726d92e40_0 .net "b", 0 0, L_000001a726d2b070;  alias, 1 drivers
v000001a726d93340_0 .net "c", 0 0, L_000001a726d2b2a0;  alias, 1 drivers
v000001a726d926c0_0 .net "carry", 0 0, L_000001a726d99120;  alias, 1 drivers
v000001a726d937a0_0 .net "i", 0 0, L_000001a726d2b310;  1 drivers
v000001a726d91cc0_0 .net "j", 0 0, L_000001a726d99270;  1 drivers
v000001a726d92bc0_0 .net "k", 0 0, L_000001a726d989b0;  1 drivers
v000001a726d92a80_0 .net "sum", 0 0, L_000001a726d2b380;  1 drivers
    .scope S_000001a726d2eb30;
T_0 ;
    %vpi_call 2 21 "$dumpfile", "four_bit_AS.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a726d2eb30 {0 0 0};
    %vpi_call 2 24 "$display", "Time\011a\011b\011cin\011|\011s\011cout" {0 0 0};
    %vpi_call 2 25 "$display", "------------------------------------------" {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001a726d92080_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a726d92120_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a726d92f80_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 29 "$display", "%0t\011%b\011%b\011%b\011|\011%b\011%b", $time, v000001a726d92080_0, v000001a726d92120_0, v000001a726d92f80_0, v000001a726d93480_0, v000001a726d92300_0 {0 0 0};
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001a726d92080_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001a726d92120_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a726d92f80_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 32 "$display", "%0t\011%b\011%b\011%b\011|\011%b\011%b", $time, v000001a726d92080_0, v000001a726d92120_0, v000001a726d92f80_0, v000001a726d93480_0, v000001a726d92300_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001a726d92080_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a726d92120_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a726d92f80_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 35 "$display", "%0t\011%b\011%b\011%b\011|\011%b\011%b", $time, v000001a726d92080_0, v000001a726d92120_0, v000001a726d92f80_0, v000001a726d93480_0, v000001a726d92300_0 {0 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001a726d92080_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001a726d92120_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a726d92f80_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 38 "$display", "%0t\011%b\011%b\011%b\011|\011%b\011%b", $time, v000001a726d92080_0, v000001a726d92120_0, v000001a726d92f80_0, v000001a726d93480_0, v000001a726d92300_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a726d92080_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a726d92120_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a726d92f80_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 41 "$display", "%0t\011%b\011%b\011%b\011|\011%b\011%b", $time, v000001a726d92080_0, v000001a726d92120_0, v000001a726d92f80_0, v000001a726d93480_0, v000001a726d92300_0 {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_4bas.v";
    "top.v";
    "./fa.v";
