Lab5_Wooden
===========

The Prisim design in VHDL and FPGA


Part One: I had Dr. Neebel check my functionality at the begining of class on lesson 33. I recieved full credit on functionality
for Part 1.
