INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chipxprt/DSD/lab01_task2/Chipxprt_DSD_lab01_task2/Chipxprt_DSD_lab01_task2.srcs/sim_1/new/fa_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa_testbench
