#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00623518 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v00A613D8_0 .var "cin", 0 0;
v00A61430_0 .var "clk", 0 0;
v00A61488_0 .var "correct_ans", 16 0;
v00A614E0_0 .var "correct_ct", 5 0;
v00A61538_0 .net "cout", 0 0, L_00A68E58; 1 drivers
v00A61590_0 .var "idx", 5 0;
v00A615E8_0 .var "in_a", 15 0;
v00A61640_0 .var "in_b", 15 0;
v00A61698_0 .var "rst", 0 0;
RS_0063BB64 .resolv tri, L_00A68098, L_00A68F60, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
v00A616F0_0 .net8 "sum", 15 0, RS_0063BB64; 2 drivers
v00A61748_0 .var "write", 8 0;
E_006288B0 .event posedge, v00A61698_0, v00A61430_0;
S_00623628 .scope module, "Import_CLA" "RCA_16bit" 2 18, 3 3, S_00623518;
 .timescale -9 -12;
v00A611C8_0 .net "a", 15 0, v00A615E8_0; 1 drivers
v00A61220_0 .net "b", 15 0, v00A61640_0; 1 drivers
v00A61278_0 .net "c0", 0 0, v00A613D8_0; 1 drivers
v00A612D0_0 .alias "c16", 0 0, v00A61538_0;
v00A61328_0 .net "carry", 0 0, L_00A67F90; 1 drivers
v00A61380_0 .alias "sum", 15 0, v00A616F0_0;
L_00A67FE8 .part v00A615E8_0, 0, 8;
L_00A68040 .part v00A61640_0, 0, 8;
RS_0063BB1C/0/0 .resolv tri, L_00A61850, L_00A61A08, L_00A61BC0, L_00A61D78;
RS_0063BB1C/0/4 .resolv tri, L_00A61F30, L_00A620E8, L_00A622A0, L_00A67EE0;
RS_0063BB1C .resolv tri, RS_0063BB1C/0/0, RS_0063BB1C/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
L_00A68098 .part/pv RS_0063BB1C, 0, 8, 16;
L_00A68EB0 .part v00A615E8_0, 8, 8;
L_00A68F08 .part v00A61640_0, 8, 8;
RS_0063AAFC/0/0 .resolv tri, L_00A681A0, L_00A68358, L_00A68510, L_00A686C8;
RS_0063AAFC/0/4 .resolv tri, L_00A68880, L_00A68A38, L_00A68BF0, L_00A68DA8;
RS_0063AAFC .resolv tri, RS_0063AAFC/0/0, RS_0063AAFC/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
L_00A68F60 .part/pv RS_0063AAFC, 8, 8, 16;
S_00613A70 .scope module, "F0" "RCA_8bit" 3 13, 3 19, S_00623628;
 .timescale -9 -12;
v00A60FB8_0 .net "a", 7 0, L_00A67FE8; 1 drivers
v00A61010_0 .net "b", 7 0, L_00A68040; 1 drivers
RS_0063BB04/0/0 .resolv tri, L_00A618A8, L_00A61A60, L_00A61C18, L_00A61DD0;
RS_0063BB04/0/4 .resolv tri, L_00A61F88, L_00A62140, L_00A622F8, L_00A67F38;
RS_0063BB04 .resolv tri, RS_0063BB04/0/0, RS_0063BB04/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
v00A61068_0 .net8 "c", 7 0, RS_0063BB04; 8 drivers
v00A610C0_0 .alias "cin", 0 0, v00A61278_0;
v00A61118_0 .alias "cout", 0 0, v00A61328_0;
v00A61170_0 .net8 "sum", 7 0, RS_0063BB1C; 8 drivers
L_00A617A0 .part L_00A67FE8, 0, 1;
L_00A617F8 .part L_00A68040, 0, 1;
RS_0063B9B4 .resolv tri, v00A601F0_0, L_00A62690, C4<z>, C4<z>;
L_00A61850 .part/pv RS_0063B9B4, 0, 1, 8;
RS_0063B90C .resolv tri, v00A5FDD0_0, L_00A627E0, C4<z>, C4<z>;
L_00A618A8 .part/pv RS_0063B90C, 0, 1, 8;
L_00A61900 .part L_00A67FE8, 1, 1;
L_00A61958 .part L_00A68040, 1, 1;
L_00A619B0 .part RS_0063BB04, 0, 1;
RS_0063B7BC .resolv tri, v00A5EFB8_0, L_00A629A0, C4<z>, C4<z>;
L_00A61A08 .part/pv RS_0063B7BC, 1, 1, 8;
RS_0063B714 .resolv tri, v00A5EB98_0, L_00A62AB8, C4<z>, C4<z>;
L_00A61A60 .part/pv RS_0063B714, 1, 1, 8;
L_00A61AB8 .part L_00A67FE8, 2, 1;
L_00A61B10 .part L_00A68040, 2, 1;
L_00A61B68 .part RS_0063BB04, 1, 1;
RS_0063B5C4 .resolv tri, v00A5DD20_0, L_00A63578, C4<z>, C4<z>;
L_00A61BC0 .part/pv RS_0063B5C4, 2, 1, 8;
RS_0063B51C .resolv tri, v00A5D900_0, L_00A63690, C4<z>, C4<z>;
L_00A61C18 .part/pv RS_0063B51C, 2, 1, 8;
L_00A61C70 .part L_00A67FE8, 3, 1;
L_00A61CC8 .part L_00A68040, 3, 1;
L_00A61D20 .part RS_0063BB04, 2, 1;
RS_0063B3CC .resolv tri, v00A5CAE8_0, L_00A63850, C4<z>, C4<z>;
L_00A61D78 .part/pv RS_0063B3CC, 3, 1, 8;
RS_0063B324 .resolv tri, v00A5C6C8_0, L_00A63930, C4<z>, C4<z>;
L_00A61DD0 .part/pv RS_0063B324, 3, 1, 8;
L_00A61E28 .part L_00A67FE8, 4, 1;
L_00A61E80 .part L_00A68040, 4, 1;
L_00A61ED8 .part RS_0063BB04, 3, 1;
RS_0063B1D4 .resolv tri, v00A5B080_0, L_00A63540, C4<z>, C4<z>;
L_00A61F30 .part/pv RS_0063B1D4, 4, 1, 8;
RS_0063B12C .resolv tri, v00A5AC60_0, L_00A63B60, C4<z>, C4<z>;
L_00A61F88 .part/pv RS_0063B12C, 4, 1, 8;
L_00A61FE0 .part L_00A67FE8, 5, 1;
L_00A62038 .part L_00A68040, 5, 1;
L_00A62090 .part RS_0063BB04, 4, 1;
RS_0063AFDC .resolv tri, v00A59E18_0, L_00A64D40, C4<z>, C4<z>;
L_00A620E8 .part/pv RS_0063AFDC, 5, 1, 8;
RS_0063AF34 .resolv tri, v00A599C8_0, L_00A64E58, C4<z>, C4<z>;
L_00A62140 .part/pv RS_0063AF34, 5, 1, 8;
L_00A62198 .part L_00A67FE8, 6, 1;
L_00A621F0 .part L_00A68040, 6, 1;
L_00A62248 .part RS_0063BB04, 5, 1;
RS_0063ADE4 .resolv tri, v00A58380_0, L_00A65018, C4<z>, C4<z>;
L_00A622A0 .part/pv RS_0063ADE4, 6, 1, 8;
RS_0063AD3C .resolv tri, v00A57F60_0, L_00A65130, C4<z>, C4<z>;
L_00A622F8 .part/pv RS_0063AD3C, 6, 1, 8;
L_00A62350 .part L_00A67FE8, 7, 1;
L_00A623A8 .part L_00A68040, 7, 1;
L_00A67E88 .part RS_0063BB04, 6, 1;
RS_0063ABEC .resolv tri, v00A57118_0, L_00A652F0, C4<z>, C4<z>;
L_00A67EE0 .part/pv RS_0063ABEC, 7, 1, 8;
RS_0063AB44 .resolv tri, v00A56CF8_0, L_00A65408, C4<z>, C4<z>;
L_00A67F38 .part/pv RS_0063AB44, 7, 1, 8;
L_00A67F90 .part RS_0063BB04, 7, 1;
S_005F7FB8 .scope module, "fa0" "fulladder" 3 30, 3 44, S_00613A70;
 .timescale -9 -12;
L_00A62658 .functor XOR 1, L_00A617A0, L_00A617F8, C4<0>, C4<0>;
L_00A62690 .functor XOR 1, L_00A62658, v00A613D8_0, C4<0>, C4<0>;
L_00A62700 .functor AND 1, L_00A617A0, L_00A617F8, C4<1>, C4<1>;
L_00A62738 .functor OR 1, L_00A617A0, L_00A617F8, C4<0>, C4<0>;
L_00A62770 .functor AND 1, L_00A62738, v00A613D8_0, C4<1>, C4<1>;
L_00A627E0 .functor OR 1, L_00A62700, L_00A62770, C4<0>, C4<0>;
v00A60B40_0 .net *"_s0", 0 0, L_00A62658; 1 drivers
v00A60B98_0 .net *"_s4", 0 0, L_00A62700; 1 drivers
v00A60BF0_0 .net *"_s6", 0 0, L_00A62738; 1 drivers
v00A60C48_0 .net *"_s8", 0 0, L_00A62770; 1 drivers
v00A60CA0_0 .net "a", 0 0, L_00A617A0; 1 drivers
v00A60CF8_0 .net "b", 0 0, L_00A617F8; 1 drivers
v00A60D50_0 .alias "cin", 0 0, v00A61278_0;
v00A60DA8_0 .net8 "cout", 0 0, RS_0063B90C; 2 drivers
v00A60E00_0 .net "q", 0 0, v00A5FFE0_0; 1 drivers
v00A60E58_0 .net8 "sum", 0 0, RS_0063B9B4; 2 drivers
v00A60EB0_0 .net "x", 0 0, v00A60720_0; 1 drivers
v00A60F08_0 .net "y", 0 0, v00A600E8_0; 1 drivers
v00A60F60_0 .net "z", 0 0, v00A5FED8_0; 1 drivers
S_005F6E30 .scope module, "xor1" "xorgate" 3 53, 3 84, S_005F7FB8;
 .timescale -9 -12;
L_00A628C0 .functor NOT 1, L_00A617F8, C4<0>, C4<0>, C4<0>;
L_00A628F8 .functor NOT 1, L_00A617A0, C4<0>, C4<0>, C4<0>;
v00A60988_0 .alias "a", 0 0, v00A60CA0_0;
v00A609E0_0 .alias "b", 0 0, v00A60CF8_0;
v00A60A38_0 .alias "out", 0 0, v00A60EB0_0;
v00A60A90_0 .net "x", 0 0, v00A60930_0; 1 drivers
v00A60AE8_0 .net "y", 0 0, v00A60828_0; 1 drivers
S_005F7408 .scope module, "and1" "andgate" 3 90, 3 62, S_005F6E30;
 .timescale -9 -12;
v00A60880_0 .alias "a", 0 0, v00A60CA0_0;
v00A608D8_0 .net "b", 0 0, L_00A628C0; 1 drivers
v00A60930_0 .var "out", 0 0;
E_00608E90 .event edge, v00A5FE28_0, v00A608D8_0;
S_005F72F8 .scope module, "and2" "andgate" 3 91, 3 62, S_005F6E30;
 .timescale -9 -12;
v00A60778_0 .net "a", 0 0, L_00A628F8; 1 drivers
v00A607D0_0 .alias "b", 0 0, v00A60CF8_0;
v00A60828_0 .var "out", 0 0;
E_00608EF0 .event edge, v00A60778_0, v00A5FE80_0;
S_005F70D8 .scope module, "or1" "orgate" 3 92, 3 73, S_005F6E30;
 .timescale -9 -12;
v00A60670_0 .alias "a", 0 0, v00A60A90_0;
v00A606C8_0 .alias "b", 0 0, v00A60AE8_0;
v00A60720_0 .var "out", 0 0;
E_00608F10 .event edge, v00A60670_0, v00A606C8_0;
S_005F77C0 .scope module, "xor2" "xorgate" 3 54, 3 84, S_005F7FB8;
 .timescale -9 -12;
L_00A62930 .functor NOT 1, v00A613D8_0, C4<0>, C4<0>, C4<0>;
L_00A62968 .functor NOT 1, v00A60720_0, C4<0>, C4<0>, C4<0>;
v00A604B8_0 .alias "a", 0 0, v00A60EB0_0;
v00A60510_0 .alias "b", 0 0, v00A61278_0;
v00A60568_0 .alias "out", 0 0, v00A60E58_0;
v00A605C0_0 .net "x", 0 0, v00A60460_0; 1 drivers
v00A60618_0 .net "y", 0 0, v00A602F8_0; 1 drivers
S_005F7628 .scope module, "and1" "andgate" 3 90, 3 62, S_005F77C0;
 .timescale -9 -12;
v00A60350_0 .alias "a", 0 0, v00A60EB0_0;
v00A603A8_0 .net "b", 0 0, L_00A62930; 1 drivers
v00A60460_0 .var "out", 0 0;
E_00608F30 .event edge, v00A60350_0, v00A603A8_0;
S_005F76B0 .scope module, "and2" "andgate" 3 91, 3 62, S_005F77C0;
 .timescale -9 -12;
v00A60248_0 .net "a", 0 0, L_00A62968; 1 drivers
v00A602A0_0 .alias "b", 0 0, v00A61278_0;
v00A602F8_0 .var "out", 0 0;
E_00608F50 .event edge, v00A60248_0, v00A5FF88_0;
S_005F7738 .scope module, "or1" "orgate" 3 92, 3 73, S_005F77C0;
 .timescale -9 -12;
v00A60140_0 .alias "a", 0 0, v00A605C0_0;
v00A60198_0 .alias "b", 0 0, v00A60618_0;
v00A601F0_0 .var "out", 0 0;
E_00608830 .event edge, v00A60140_0, v00A60198_0;
S_005F7D98 .scope module, "and1" "andgate" 3 55, 3 62, S_005F7FB8;
 .timescale -9 -12;
v00A60038_0 .alias "a", 0 0, v00A60CA0_0;
v00A60090_0 .alias "b", 0 0, v00A60CF8_0;
v00A600E8_0 .var "out", 0 0;
S_005F7E20 .scope module, "and2" "andgate" 3 56, 3 62, S_005F7FB8;
 .timescale -9 -12;
v00A5FF30_0 .alias "a", 0 0, v00A60F60_0;
v00A5FF88_0 .alias "b", 0 0, v00A61278_0;
v00A5FFE0_0 .var "out", 0 0;
E_00608110 .event edge, v00A5FED8_0, v00A5FF88_0;
S_005F7EA8 .scope module, "or1" "orgate" 3 57, 3 73, S_005F7FB8;
 .timescale -9 -12;
v00A5FE28_0 .alias "a", 0 0, v00A60CA0_0;
v00A5FE80_0 .alias "b", 0 0, v00A60CF8_0;
v00A5FED8_0 .var "out", 0 0;
E_00607BF0 .event edge, v00A5FE28_0, v00A5FE80_0;
S_005F7F30 .scope module, "or2" "orgate" 3 58, 3 73, S_005F7FB8;
 .timescale -9 -12;
v00A5FD20_0 .alias "a", 0 0, v00A60F08_0;
v00A5FD78_0 .alias "b", 0 0, v00A60E00_0;
v00A5FDD0_0 .var "out", 0 0;
E_00607710 .event edge, v00A5FD20_0, v00A5FD78_0;
S_00606DA0 .scope module, "fa1" "fulladder" 3 31, 3 44, S_00613A70;
 .timescale -9 -12;
L_00A62540 .functor XOR 1, L_00A61900, L_00A61958, C4<0>, C4<0>;
L_00A629A0 .functor XOR 1, L_00A62540, L_00A619B0, C4<0>, C4<0>;
L_00A5C210 .functor AND 1, L_00A61900, L_00A61958, C4<1>, C4<1>;
L_00A62A10 .functor OR 1, L_00A61900, L_00A61958, C4<0>, C4<0>;
L_00A62A48 .functor AND 1, L_00A62A10, L_00A619B0, C4<1>, C4<1>;
L_00A62AB8 .functor OR 1, L_00A5C210, L_00A62A48, C4<0>, C4<0>;
v00A5F8A8_0 .net *"_s0", 0 0, L_00A62540; 1 drivers
v00A5F900_0 .net *"_s4", 0 0, L_00A5C210; 1 drivers
v00A5F958_0 .net *"_s6", 0 0, L_00A62A10; 1 drivers
v00A5F9B0_0 .net *"_s8", 0 0, L_00A62A48; 1 drivers
v00A5FA08_0 .net "a", 0 0, L_00A61900; 1 drivers
v00A5FA60_0 .net "b", 0 0, L_00A61958; 1 drivers
v00A5FAB8_0 .net "cin", 0 0, L_00A619B0; 1 drivers
v00A5FB10_0 .net8 "cout", 0 0, RS_0063B714; 2 drivers
v00A5FB68_0 .net "q", 0 0, v00A5EDA8_0; 1 drivers
v00A5FBC0_0 .net8 "sum", 0 0, RS_0063B7BC; 2 drivers
v00A5FC18_0 .net "x", 0 0, v00A5F488_0; 1 drivers
v00A5FC70_0 .net "y", 0 0, v00A5EEB0_0; 1 drivers
v00A5FCC8_0 .net "z", 0 0, v00A5ECA0_0; 1 drivers
S_005F86A0 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00606DA0;
 .timescale -9 -12;
L_00A62B98 .functor NOT 1, L_00A61958, C4<0>, C4<0>, C4<0>;
L_00A62BD0 .functor NOT 1, L_00A61900, C4<0>, C4<0>, C4<0>;
v00A5F6F0_0 .alias "a", 0 0, v00A5FA08_0;
v00A5F748_0 .alias "b", 0 0, v00A5FA60_0;
v00A5F7A0_0 .alias "out", 0 0, v00A5FC18_0;
v00A5F7F8_0 .net "x", 0 0, v00A5F698_0; 1 drivers
v00A5F850_0 .net "y", 0 0, v00A5F590_0; 1 drivers
S_005F8590 .scope module, "and1" "andgate" 3 90, 3 62, S_005F86A0;
 .timescale -9 -12;
v00A5F5E8_0 .alias "a", 0 0, v00A5FA08_0;
v00A5F640_0 .net "b", 0 0, L_00A62B98; 1 drivers
v00A5F698_0 .var "out", 0 0;
E_006081D0 .event edge, v00A5EBF0_0, v00A5F640_0;
S_005F6EB8 .scope module, "and2" "andgate" 3 91, 3 62, S_005F86A0;
 .timescale -9 -12;
v00A5F4E0_0 .net "a", 0 0, L_00A62BD0; 1 drivers
v00A5F538_0 .alias "b", 0 0, v00A5FA60_0;
v00A5F590_0 .var "out", 0 0;
E_006081B0 .event edge, v00A5F4E0_0, v00A5EC48_0;
S_005F8618 .scope module, "or1" "orgate" 3 92, 3 73, S_005F86A0;
 .timescale -9 -12;
v00A5F3D8_0 .alias "a", 0 0, v00A5F7F8_0;
v00A5F430_0 .alias "b", 0 0, v00A5F850_0;
v00A5F488_0 .var "out", 0 0;
E_00608130 .event edge, v00A5F3D8_0, v00A5F430_0;
S_005F6F40 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00606DA0;
 .timescale -9 -12;
L_00A62C08 .functor NOT 1, L_00A619B0, C4<0>, C4<0>, C4<0>;
L_00A63460 .functor NOT 1, v00A5F488_0, C4<0>, C4<0>, C4<0>;
v00A5F220_0 .alias "a", 0 0, v00A5FC18_0;
v00A5F278_0 .alias "b", 0 0, v00A5FAB8_0;
v00A5F2D0_0 .alias "out", 0 0, v00A5FBC0_0;
v00A5F328_0 .net "x", 0 0, v00A5F1C8_0; 1 drivers
v00A5F380_0 .net "y", 0 0, v00A5F0C0_0; 1 drivers
S_005F8728 .scope module, "and1" "andgate" 3 90, 3 62, S_005F6F40;
 .timescale -9 -12;
v00A5F118_0 .alias "a", 0 0, v00A5FC18_0;
v00A5F170_0 .net "b", 0 0, L_00A62C08; 1 drivers
v00A5F1C8_0 .var "out", 0 0;
E_00608250 .event edge, v00A5F118_0, v00A5F170_0;
S_005F87B0 .scope module, "and2" "andgate" 3 91, 3 62, S_005F6F40;
 .timescale -9 -12;
v00A5F010_0 .net "a", 0 0, L_00A63460; 1 drivers
v00A5F068_0 .alias "b", 0 0, v00A5FAB8_0;
v00A5F0C0_0 .var "out", 0 0;
E_00608030 .event edge, v00A5F010_0, v00A5ED50_0;
S_005F8D88 .scope module, "or1" "orgate" 3 92, 3 73, S_005F6F40;
 .timescale -9 -12;
v00A5EF08_0 .alias "a", 0 0, v00A5F328_0;
v00A5EF60_0 .alias "b", 0 0, v00A5F380_0;
v00A5EFB8_0 .var "out", 0 0;
E_00608010 .event edge, v00A5EF08_0, v00A5EF60_0;
S_005F6FC8 .scope module, "and1" "andgate" 3 55, 3 62, S_00606DA0;
 .timescale -9 -12;
v00A5EE00_0 .alias "a", 0 0, v00A5FA08_0;
v00A5EE58_0 .alias "b", 0 0, v00A5FA60_0;
v00A5EEB0_0 .var "out", 0 0;
S_005F75A0 .scope module, "and2" "andgate" 3 56, 3 62, S_00606DA0;
 .timescale -9 -12;
v00A5ECF8_0 .alias "a", 0 0, v00A5FCC8_0;
v00A5ED50_0 .alias "b", 0 0, v00A5FAB8_0;
v00A5EDA8_0 .var "out", 0 0;
E_00607990 .event edge, v00A5ECA0_0, v00A5ED50_0;
S_00607048 .scope module, "or1" "orgate" 3 57, 3 73, S_00606DA0;
 .timescale -9 -12;
v00A5EBF0_0 .alias "a", 0 0, v00A5FA08_0;
v00A5EC48_0 .alias "b", 0 0, v00A5FA60_0;
v00A5ECA0_0 .var "out", 0 0;
E_00607470 .event edge, v00A5EBF0_0, v00A5EC48_0;
S_00606FC0 .scope module, "or2" "orgate" 3 58, 3 73, S_00606DA0;
 .timescale -9 -12;
v00A5EAE8_0 .alias "a", 0 0, v00A5FC70_0;
v00A5EB40_0 .alias "b", 0 0, v00A5FB68_0;
v00A5EB98_0 .var "out", 0 0;
E_00607ED0 .event edge, v00A5EAE8_0, v00A5EB40_0;
S_00605750 .scope module, "fa2" "fulladder" 3 32, 3 44, S_00613A70;
 .timescale -9 -12;
L_00A5C328 .functor XOR 1, L_00A61AB8, L_00A61B10, C4<0>, C4<0>;
L_00A63578 .functor XOR 1, L_00A5C328, L_00A61B68, C4<0>, C4<0>;
L_00A5C018 .functor AND 1, L_00A61AB8, L_00A61B10, C4<1>, C4<1>;
L_00A635E8 .functor OR 1, L_00A61AB8, L_00A61B10, C4<0>, C4<0>;
L_00A63620 .functor AND 1, L_00A635E8, L_00A61B68, C4<1>, C4<1>;
L_00A63690 .functor OR 1, L_00A5C018, L_00A63620, C4<0>, C4<0>;
v00A5E670_0 .net *"_s0", 0 0, L_00A5C328; 1 drivers
v00A5E6C8_0 .net *"_s4", 0 0, L_00A5C018; 1 drivers
v00A5E720_0 .net *"_s6", 0 0, L_00A635E8; 1 drivers
v00A5E778_0 .net *"_s8", 0 0, L_00A63620; 1 drivers
v00A5E7D0_0 .net "a", 0 0, L_00A61AB8; 1 drivers
v00A5E828_0 .net "b", 0 0, L_00A61B10; 1 drivers
v00A5E880_0 .net "cin", 0 0, L_00A61B68; 1 drivers
v00A5E8D8_0 .net8 "cout", 0 0, RS_0063B51C; 2 drivers
v00A5E930_0 .net "q", 0 0, v00A5DB10_0; 1 drivers
v00A5E988_0 .net8 "sum", 0 0, RS_0063B5C4; 2 drivers
v00A5E9E0_0 .net "x", 0 0, v00A5E1F0_0; 1 drivers
v00A5EA38_0 .net "y", 0 0, v00A5DC18_0; 1 drivers
v00A5EA90_0 .net "z", 0 0, v00A5DA08_0; 1 drivers
S_006066B8 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00605750;
 .timescale -9 -12;
L_00A63770 .functor NOT 1, L_00A61B10, C4<0>, C4<0>, C4<0>;
L_00A637A8 .functor NOT 1, L_00A61AB8, C4<0>, C4<0>, C4<0>;
v00A5E4B8_0 .alias "a", 0 0, v00A5E7D0_0;
v00A5E510_0 .alias "b", 0 0, v00A5E828_0;
v00A5E568_0 .alias "out", 0 0, v00A5E9E0_0;
v00A5E5C0_0 .net "x", 0 0, v00A5E460_0; 1 drivers
v00A5E618_0 .net "y", 0 0, v00A5E2F8_0; 1 drivers
S_00606740 .scope module, "and1" "andgate" 3 90, 3 62, S_006066B8;
 .timescale -9 -12;
v00A5E350_0 .alias "a", 0 0, v00A5E7D0_0;
v00A5E3A8_0 .net "b", 0 0, L_00A63770; 1 drivers
v00A5E460_0 .var "out", 0 0;
E_00607A50 .event edge, v00A5D958_0, v00A5E3A8_0;
S_006067C8 .scope module, "and2" "andgate" 3 91, 3 62, S_006066B8;
 .timescale -9 -12;
v00A5E248_0 .net "a", 0 0, L_00A637A8; 1 drivers
v00A5E2A0_0 .alias "b", 0 0, v00A5E828_0;
v00A5E2F8_0 .var "out", 0 0;
E_00607A30 .event edge, v00A5E248_0, v00A5D9B0_0;
S_00606630 .scope module, "or1" "orgate" 3 92, 3 73, S_006066B8;
 .timescale -9 -12;
v00A5E140_0 .alias "a", 0 0, v00A5E5C0_0;
v00A5E198_0 .alias "b", 0 0, v00A5E618_0;
v00A5E1F0_0 .var "out", 0 0;
E_006079B0 .event edge, v00A5E140_0, v00A5E198_0;
S_00605FD0 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00605750;
 .timescale -9 -12;
L_00A637E0 .functor NOT 1, L_00A61B68, C4<0>, C4<0>, C4<0>;
L_00A63818 .functor NOT 1, v00A5E1F0_0, C4<0>, C4<0>, C4<0>;
v00A5DF88_0 .alias "a", 0 0, v00A5E9E0_0;
v00A5DFE0_0 .alias "b", 0 0, v00A5E880_0;
v00A5E038_0 .alias "out", 0 0, v00A5E988_0;
v00A5E090_0 .net "x", 0 0, v00A5DF30_0; 1 drivers
v00A5E0E8_0 .net "y", 0 0, v00A5DE28_0; 1 drivers
S_006065A8 .scope module, "and1" "andgate" 3 90, 3 62, S_00605FD0;
 .timescale -9 -12;
v00A5DE80_0 .alias "a", 0 0, v00A5E9E0_0;
v00A5DED8_0 .net "b", 0 0, L_00A637E0; 1 drivers
v00A5DF30_0 .var "out", 0 0;
E_00607AD0 .event edge, v00A5DE80_0, v00A5DED8_0;
S_00606388 .scope module, "and2" "andgate" 3 91, 3 62, S_00605FD0;
 .timescale -9 -12;
v00A5DD78_0 .net "a", 0 0, L_00A63818; 1 drivers
v00A5DDD0_0 .alias "b", 0 0, v00A5E880_0;
v00A5DE28_0 .var "out", 0 0;
E_006078B0 .event edge, v00A5DD78_0, v00A5DAB8_0;
S_00605F48 .scope module, "or1" "orgate" 3 92, 3 73, S_00605FD0;
 .timescale -9 -12;
v00A5DC70_0 .alias "a", 0 0, v00A5E090_0;
v00A5DCC8_0 .alias "b", 0 0, v00A5E0E8_0;
v00A5DD20_0 .var "out", 0 0;
E_00607890 .event edge, v00A5DC70_0, v00A5DCC8_0;
S_00605E38 .scope module, "and1" "andgate" 3 55, 3 62, S_00605750;
 .timescale -9 -12;
v00A5DB68_0 .alias "a", 0 0, v00A5E7D0_0;
v00A5DBC0_0 .alias "b", 0 0, v00A5E828_0;
v00A5DC18_0 .var "out", 0 0;
S_00605EC0 .scope module, "and2" "andgate" 3 56, 3 62, S_00605750;
 .timescale -9 -12;
v00A5DA60_0 .alias "a", 0 0, v00A5EA90_0;
v00A5DAB8_0 .alias "b", 0 0, v00A5E880_0;
v00A5DB10_0 .var "out", 0 0;
E_00607210 .event edge, v00A5DA08_0, v00A5DAB8_0;
S_00605DB0 .scope module, "or1" "orgate" 3 57, 3 73, S_00605750;
 .timescale -9 -12;
v00A5D958_0 .alias "a", 0 0, v00A5E7D0_0;
v00A5D9B0_0 .alias "b", 0 0, v00A5E828_0;
v00A5DA08_0 .var "out", 0 0;
E_00607730 .event edge, v00A5D958_0, v00A5D9B0_0;
S_00605B90 .scope module, "or2" "orgate" 3 58, 3 73, S_00605750;
 .timescale -9 -12;
v00A5D850_0 .alias "a", 0 0, v00A5EA38_0;
v00A5D8A8_0 .alias "b", 0 0, v00A5E930_0;
v00A5D900_0 .var "out", 0 0;
E_00608690 .event edge, v00A5D850_0, v00A5D8A8_0;
S_006059F8 .scope module, "fa3" "fulladder" 3 33, 3 44, S_00613A70;
 .timescale -9 -12;
L_00A63508 .functor XOR 1, L_00A61C70, L_00A61CC8, C4<0>, C4<0>;
L_00A63850 .functor XOR 1, L_00A63508, L_00A61D20, C4<0>, C4<0>;
L_00A5BE20 .functor AND 1, L_00A61C70, L_00A61CC8, C4<1>, C4<1>;
L_00A5C130 .functor OR 1, L_00A61C70, L_00A61CC8, C4<0>, C4<0>;
L_00A638C0 .functor AND 1, L_00A5C130, L_00A61D20, C4<1>, C4<1>;
L_00A63930 .functor OR 1, L_00A5BE20, L_00A638C0, C4<0>, C4<0>;
v00A5D3D8_0 .net *"_s0", 0 0, L_00A63508; 1 drivers
v00A5D430_0 .net *"_s4", 0 0, L_00A5BE20; 1 drivers
v00A5D488_0 .net *"_s6", 0 0, L_00A5C130; 1 drivers
v00A5D4E0_0 .net *"_s8", 0 0, L_00A638C0; 1 drivers
v00A5D538_0 .net "a", 0 0, L_00A61C70; 1 drivers
v00A5D590_0 .net "b", 0 0, L_00A61CC8; 1 drivers
v00A5D5E8_0 .net "cin", 0 0, L_00A61D20; 1 drivers
v00A5D640_0 .net8 "cout", 0 0, RS_0063B324; 2 drivers
v00A5D698_0 .net "q", 0 0, v00A5C8D8_0; 1 drivers
v00A5D6F0_0 .net8 "sum", 0 0, RS_0063B3CC; 2 drivers
v00A5D748_0 .net "x", 0 0, v00A5CFB8_0; 1 drivers
v00A5D7A0_0 .net "y", 0 0, v00A5C9E0_0; 1 drivers
v00A5D7F8_0 .net "z", 0 0, v00A5C7D0_0; 1 drivers
S_006055B8 .scope module, "xor1" "xorgate" 3 53, 3 84, S_006059F8;
 .timescale -9 -12;
L_00A63A10 .functor NOT 1, L_00A61CC8, C4<0>, C4<0>, C4<0>;
L_00A63A48 .functor NOT 1, L_00A61C70, C4<0>, C4<0>, C4<0>;
v00A5D220_0 .alias "a", 0 0, v00A5D538_0;
v00A5D278_0 .alias "b", 0 0, v00A5D590_0;
v00A5D2D0_0 .alias "out", 0 0, v00A5D748_0;
v00A5D328_0 .net "x", 0 0, v00A5D1C8_0; 1 drivers
v00A5D380_0 .net "y", 0 0, v00A5D0C0_0; 1 drivers
S_006057D8 .scope module, "and1" "andgate" 3 90, 3 62, S_006055B8;
 .timescale -9 -12;
v00A5D118_0 .alias "a", 0 0, v00A5D538_0;
v00A5D170_0 .net "b", 0 0, L_00A63A10; 1 drivers
v00A5D1C8_0 .var "out", 0 0;
E_006072D0 .event edge, v00A5C720_0, v00A5D170_0;
S_00605640 .scope module, "and2" "andgate" 3 91, 3 62, S_006055B8;
 .timescale -9 -12;
v00A5D010_0 .net "a", 0 0, L_00A63A48; 1 drivers
v00A5D068_0 .alias "b", 0 0, v00A5D590_0;
v00A5D0C0_0 .var "out", 0 0;
E_006072B0 .event edge, v00A5D010_0, v00A5C778_0;
S_006056C8 .scope module, "or1" "orgate" 3 92, 3 73, S_006055B8;
 .timescale -9 -12;
v00A5CF08_0 .alias "a", 0 0, v00A5D328_0;
v00A5CF60_0 .alias "b", 0 0, v00A5D380_0;
v00A5CFB8_0 .var "out", 0 0;
E_00607230 .event edge, v00A5CF08_0, v00A5CF60_0;
S_00605200 .scope module, "xor2" "xorgate" 3 54, 3 84, S_006059F8;
 .timescale -9 -12;
L_00A63A80 .functor NOT 1, L_00A61D20, C4<0>, C4<0>, C4<0>;
L_00A63AB8 .functor NOT 1, v00A5CFB8_0, C4<0>, C4<0>, C4<0>;
v00A5CD50_0 .alias "a", 0 0, v00A5D748_0;
v00A5CDA8_0 .alias "b", 0 0, v00A5D5E8_0;
v00A5CE00_0 .alias "out", 0 0, v00A5D6F0_0;
v00A5CE58_0 .net "x", 0 0, v00A5CCF8_0; 1 drivers
v00A5CEB0_0 .net "y", 0 0, v00A5CBF0_0; 1 drivers
S_00605398 .scope module, "and1" "andgate" 3 90, 3 62, S_00605200;
 .timescale -9 -12;
v00A5CC48_0 .alias "a", 0 0, v00A5D748_0;
v00A5CCA0_0 .net "b", 0 0, L_00A63A80; 1 drivers
v00A5CCF8_0 .var "out", 0 0;
E_00607350 .event edge, v00A5CC48_0, v00A5CCA0_0;
S_006050F0 .scope module, "and2" "andgate" 3 91, 3 62, S_00605200;
 .timescale -9 -12;
v00A5CB40_0 .net "a", 0 0, L_00A63AB8; 1 drivers
v00A5CB98_0 .alias "b", 0 0, v00A5D5E8_0;
v00A5CBF0_0 .var "out", 0 0;
E_00607130 .event edge, v00A5CB40_0, v00A5C880_0;
S_00605178 .scope module, "or1" "orgate" 3 92, 3 73, S_00605200;
 .timescale -9 -12;
v00A5CA38_0 .alias "a", 0 0, v00A5CE58_0;
v00A5CA90_0 .alias "b", 0 0, v00A5CEB0_0;
v00A5CAE8_0 .var "out", 0 0;
E_00607110 .event edge, v00A5CA38_0, v00A5CA90_0;
S_00605288 .scope module, "and1" "andgate" 3 55, 3 62, S_006059F8;
 .timescale -9 -12;
v00A5C930_0 .alias "a", 0 0, v00A5D538_0;
v00A5C988_0 .alias "b", 0 0, v00A5D590_0;
v00A5C9E0_0 .var "out", 0 0;
S_00605860 .scope module, "and2" "andgate" 3 56, 3 62, S_006059F8;
 .timescale -9 -12;
v00A5C828_0 .alias "a", 0 0, v00A5D7F8_0;
v00A5C880_0 .alias "b", 0 0, v00A5D5E8_0;
v00A5C8D8_0 .var "out", 0 0;
E_00607810 .event edge, v00A5C7D0_0, v00A5C880_0;
S_006058E8 .scope module, "or1" "orgate" 3 57, 3 73, S_006059F8;
 .timescale -9 -12;
v00A5C720_0 .alias "a", 0 0, v00A5D538_0;
v00A5C778_0 .alias "b", 0 0, v00A5D590_0;
v00A5C7D0_0 .var "out", 0 0;
E_00607EF0 .event edge, v00A5C720_0, v00A5C778_0;
S_00605970 .scope module, "or2" "orgate" 3 58, 3 73, S_006059F8;
 .timescale -9 -12;
v00A5C618_0 .alias "a", 0 0, v00A5D7A0_0;
v00A5C670_0 .alias "b", 0 0, v00A5D698_0;
v00A5C6C8_0 .var "out", 0 0;
E_006087D0 .event edge, v00A5C618_0, v00A5C670_0;
S_00606B80 .scope module, "fa4" "fulladder" 3 34, 3 44, S_00613A70;
 .timescale -9 -12;
L_00A5BF38 .functor XOR 1, L_00A61E28, L_00A61E80, C4<0>, C4<0>;
L_00A63540 .functor XOR 1, L_00A5BF38, L_00A61ED8, C4<0>, C4<0>;
L_00A56408 .functor AND 1, L_00A61E28, L_00A61E80, C4<1>, C4<1>;
L_00A63498 .functor OR 1, L_00A61E28, L_00A61E80, C4<0>, C4<0>;
L_00A63AF0 .functor AND 1, L_00A63498, L_00A61ED8, C4<1>, C4<1>;
L_00A63B60 .functor OR 1, L_00A56408, L_00A63AF0, C4<0>, C4<0>;
v00A5B970_0 .net *"_s0", 0 0, L_00A5BF38; 1 drivers
v00A5B9C8_0 .net *"_s4", 0 0, L_00A56408; 1 drivers
v00A5BA20_0 .net *"_s6", 0 0, L_00A63498; 1 drivers
v00A5BA78_0 .net *"_s8", 0 0, L_00A63AF0; 1 drivers
v00A5BAD0_0 .net "a", 0 0, L_00A61E28; 1 drivers
v00A5BB28_0 .net "b", 0 0, L_00A61E80; 1 drivers
v00A5BB80_0 .net "cin", 0 0, L_00A61ED8; 1 drivers
v00A5BBD8_0 .net8 "cout", 0 0, RS_0063B12C; 2 drivers
v00A5C460_0 .net "q", 0 0, v00A5AE70_0; 1 drivers
v00A5C4B8_0 .net8 "sum", 0 0, RS_0063B1D4; 2 drivers
v00A5C510_0 .net "x", 0 0, v00A5B550_0; 1 drivers
v00A5C568_0 .net "y", 0 0, v00A5AF78_0; 1 drivers
v00A5C5C0_0 .net "z", 0 0, v00A5AD68_0; 1 drivers
S_00606168 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00606B80;
 .timescale -9 -12;
L_00A64C60 .functor NOT 1, L_00A61E80, C4<0>, C4<0>, C4<0>;
L_00A64C98 .functor NOT 1, L_00A61E28, C4<0>, C4<0>, C4<0>;
v00A5B7B8_0 .alias "a", 0 0, v00A5BAD0_0;
v00A5B810_0 .alias "b", 0 0, v00A5BB28_0;
v00A5B868_0 .alias "out", 0 0, v00A5C510_0;
v00A5B8C0_0 .net "x", 0 0, v00A5B760_0; 1 drivers
v00A5B918_0 .net "y", 0 0, v00A5B658_0; 1 drivers
S_00605A80 .scope module, "and1" "andgate" 3 90, 3 62, S_00606168;
 .timescale -9 -12;
v00A5B6B0_0 .alias "a", 0 0, v00A5BAD0_0;
v00A5B708_0 .net "b", 0 0, L_00A64C60; 1 drivers
v00A5B760_0 .var "out", 0 0;
E_006077B0 .event edge, v00A5ACB8_0, v00A5B708_0;
S_00606058 .scope module, "and2" "andgate" 3 91, 3 62, S_00606168;
 .timescale -9 -12;
v00A5B5A8_0 .net "a", 0 0, L_00A64C98; 1 drivers
v00A5B600_0 .alias "b", 0 0, v00A5BB28_0;
v00A5B658_0 .var "out", 0 0;
E_00607790 .event edge, v00A5B5A8_0, v00A5AD10_0;
S_006060E0 .scope module, "or1" "orgate" 3 92, 3 73, S_00606168;
 .timescale -9 -12;
v00A5B4A0_0 .alias "a", 0 0, v00A5B8C0_0;
v00A5B4F8_0 .alias "b", 0 0, v00A5B918_0;
v00A5B550_0 .var "out", 0 0;
E_00607830 .event edge, v00A5B4A0_0, v00A5B4F8_0;
S_006068D8 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00606B80;
 .timescale -9 -12;
L_00A64CD0 .functor NOT 1, L_00A61ED8, C4<0>, C4<0>, C4<0>;
L_00A64D08 .functor NOT 1, v00A5B550_0, C4<0>, C4<0>, C4<0>;
v00A5B2E8_0 .alias "a", 0 0, v00A5C510_0;
v00A5B340_0 .alias "b", 0 0, v00A5BB80_0;
v00A5B398_0 .alias "out", 0 0, v00A5C4B8_0;
v00A5B3F0_0 .net "x", 0 0, v00A5B290_0; 1 drivers
v00A5B448_0 .net "y", 0 0, v00A5B188_0; 1 drivers
S_006061F0 .scope module, "and1" "andgate" 3 90, 3 62, S_006068D8;
 .timescale -9 -12;
v00A5B1E0_0 .alias "a", 0 0, v00A5C510_0;
v00A5B238_0 .net "b", 0 0, L_00A64CD0; 1 drivers
v00A5B290_0 .var "out", 0 0;
E_006077D0 .event edge, v00A5B1E0_0, v00A5B238_0;
S_00606278 .scope module, "and2" "andgate" 3 91, 3 62, S_006068D8;
 .timescale -9 -12;
v00A5B0D8_0 .net "a", 0 0, L_00A64D08; 1 drivers
v00A5B130_0 .alias "b", 0 0, v00A5BB80_0;
v00A5B188_0 .var "out", 0 0;
E_00607EB0 .event edge, v00A5B0D8_0, v00A5AE18_0;
S_00606850 .scope module, "or1" "orgate" 3 92, 3 73, S_006068D8;
 .timescale -9 -12;
v00A5AFD0_0 .alias "a", 0 0, v00A5B3F0_0;
v00A5B028_0 .alias "b", 0 0, v00A5B448_0;
v00A5B080_0 .var "out", 0 0;
E_00607E90 .event edge, v00A5AFD0_0, v00A5B028_0;
S_00606960 .scope module, "and1" "andgate" 3 55, 3 62, S_00606B80;
 .timescale -9 -12;
v00A5AEC8_0 .alias "a", 0 0, v00A5BAD0_0;
v00A5AF20_0 .alias "b", 0 0, v00A5BB28_0;
v00A5AF78_0 .var "out", 0 0;
S_006069E8 .scope module, "and2" "andgate" 3 56, 3 62, S_00606B80;
 .timescale -9 -12;
v00A5ADC0_0 .alias "a", 0 0, v00A5C5C0_0;
v00A5AE18_0 .alias "b", 0 0, v00A5BB80_0;
v00A5AE70_0 .var "out", 0 0;
E_00608610 .event edge, v00A5AD68_0, v00A5AE18_0;
S_00606A70 .scope module, "or1" "orgate" 3 57, 3 73, S_00606B80;
 .timescale -9 -12;
v00A5ACB8_0 .alias "a", 0 0, v00A5BAD0_0;
v00A5AD10_0 .alias "b", 0 0, v00A5BB28_0;
v00A5AD68_0 .var "out", 0 0;
E_006086B0 .event edge, v00A5ACB8_0, v00A5AD10_0;
S_00606AF8 .scope module, "or2" "orgate" 3 58, 3 73, S_00606B80;
 .timescale -9 -12;
v00A5AB80_0 .alias "a", 0 0, v00A5C568_0;
v00A5ABD8_0 .alias "b", 0 0, v00A5C460_0;
v00A5AC60_0 .var "out", 0 0;
E_006087F0 .event edge, v00A5AB80_0, v00A5ABD8_0;
S_006130E0 .scope module, "fa5" "fulladder" 3 35, 3 44, S_00613A70;
 .timescale -9 -12;
L_00A5BD40 .functor XOR 1, L_00A61FE0, L_00A62038, C4<0>, C4<0>;
L_00A64D40 .functor XOR 1, L_00A5BD40, L_00A62090, C4<0>, C4<0>;
L_00A56210 .functor AND 1, L_00A61FE0, L_00A62038, C4<1>, C4<1>;
L_00A64DB0 .functor OR 1, L_00A61FE0, L_00A62038, C4<0>, C4<0>;
L_00A64DE8 .functor AND 1, L_00A64DB0, L_00A62090, C4<1>, C4<1>;
L_00A64E58 .functor OR 1, L_00A56210, L_00A64DE8, C4<0>, C4<0>;
v00A5A708_0 .net *"_s0", 0 0, L_00A5BD40; 1 drivers
v00A5A760_0 .net *"_s4", 0 0, L_00A56210; 1 drivers
v00A5A7B8_0 .net *"_s6", 0 0, L_00A64DB0; 1 drivers
v00A5A810_0 .net *"_s8", 0 0, L_00A64DE8; 1 drivers
v00A5A868_0 .net "a", 0 0, L_00A61FE0; 1 drivers
v00A5A8C0_0 .net "b", 0 0, L_00A62038; 1 drivers
v00A5A918_0 .net "cin", 0 0, L_00A62090; 1 drivers
v00A5A970_0 .net8 "cout", 0 0, RS_0063AF34; 2 drivers
v00A5A9C8_0 .net "q", 0 0, v00A59BD8_0; 1 drivers
v00A5AA20_0 .net8 "sum", 0 0, RS_0063AFDC; 2 drivers
v00A5AA78_0 .net "x", 0 0, v00A5A2E8_0; 1 drivers
v00A5AAD0_0 .net "y", 0 0, v00A59D10_0; 1 drivers
v00A5AB28_0 .net "z", 0 0, v00A59AD0_0; 1 drivers
S_00614048 .scope module, "xor1" "xorgate" 3 53, 3 84, S_006130E0;
 .timescale -9 -12;
L_00A64F38 .functor NOT 1, L_00A62038, C4<0>, C4<0>, C4<0>;
L_00A64F70 .functor NOT 1, L_00A61FE0, C4<0>, C4<0>, C4<0>;
v00A5A550_0 .alias "a", 0 0, v00A5A868_0;
v00A5A5A8_0 .alias "b", 0 0, v00A5A8C0_0;
v00A5A600_0 .alias "out", 0 0, v00A5AA78_0;
v00A5A658_0 .net "x", 0 0, v00A5A4F8_0; 1 drivers
v00A5A6B0_0 .net "y", 0 0, v00A5A3F0_0; 1 drivers
S_00606C08 .scope module, "and1" "andgate" 3 90, 3 62, S_00614048;
 .timescale -9 -12;
v00A5A448_0 .alias "a", 0 0, v00A5A868_0;
v00A5A4A0_0 .net "b", 0 0, L_00A64F38; 1 drivers
v00A5A4F8_0 .var "out", 0 0;
E_00607F70 .event edge, v00A59A20_0, v00A5A4A0_0;
S_00606C90 .scope module, "and2" "andgate" 3 91, 3 62, S_00614048;
 .timescale -9 -12;
v00A5A340_0 .net "a", 0 0, L_00A64F70; 1 drivers
v00A5A398_0 .alias "b", 0 0, v00A5A8C0_0;
v00A5A3F0_0 .var "out", 0 0;
E_00607F50 .event edge, v00A5A340_0, v00A59A78_0;
S_00613FC0 .scope module, "or1" "orgate" 3 92, 3 73, S_00614048;
 .timescale -9 -12;
v00A5A238_0 .alias "a", 0 0, v00A5A658_0;
v00A5A290_0 .alias "b", 0 0, v00A5A6B0_0;
v00A5A2E8_0 .var "out", 0 0;
E_00608630 .event edge, v00A5A238_0, v00A5A290_0;
S_00613960 .scope module, "xor2" "xorgate" 3 54, 3 84, S_006130E0;
 .timescale -9 -12;
L_00A64FA8 .functor NOT 1, L_00A62090, C4<0>, C4<0>, C4<0>;
L_00A64FE0 .functor NOT 1, v00A5A2E8_0, C4<0>, C4<0>, C4<0>;
v00A5A080_0 .alias "a", 0 0, v00A5AA78_0;
v00A5A0D8_0 .alias "b", 0 0, v00A5A918_0;
v00A5A130_0 .alias "out", 0 0, v00A5AA20_0;
v00A5A188_0 .net "x", 0 0, v00A5A028_0; 1 drivers
v00A5A1E0_0 .net "y", 0 0, v00A59F20_0; 1 drivers
S_00613F38 .scope module, "and1" "andgate" 3 90, 3 62, S_00613960;
 .timescale -9 -12;
v00A59F78_0 .alias "a", 0 0, v00A5AA78_0;
v00A59FD0_0 .net "b", 0 0, L_00A64FA8; 1 drivers
v00A5A028_0 .var "out", 0 0;
E_00607F90 .event edge, v00A59F78_0, v00A59FD0_0;
S_00613D18 .scope module, "and2" "andgate" 3 91, 3 62, S_00613960;
 .timescale -9 -12;
v00A59E70_0 .net "a", 0 0, L_00A64FE0; 1 drivers
v00A59EC8_0 .alias "b", 0 0, v00A5A918_0;
v00A59F20_0 .var "out", 0 0;
E_00608670 .event edge, v00A59E70_0, v00A59B80_0;
S_006138D8 .scope module, "or1" "orgate" 3 92, 3 73, S_00613960;
 .timescale -9 -12;
v00A59D68_0 .alias "a", 0 0, v00A5A188_0;
v00A59DC0_0 .alias "b", 0 0, v00A5A1E0_0;
v00A59E18_0 .var "out", 0 0;
E_00608650 .event edge, v00A59D68_0, v00A59DC0_0;
S_006137C8 .scope module, "and1" "andgate" 3 55, 3 62, S_006130E0;
 .timescale -9 -12;
v00A59C60_0 .alias "a", 0 0, v00A5A868_0;
v00A59CB8_0 .alias "b", 0 0, v00A5A8C0_0;
v00A59D10_0 .var "out", 0 0;
S_00613850 .scope module, "and2" "andgate" 3 56, 3 62, S_006130E0;
 .timescale -9 -12;
v00A59B28_0 .alias "a", 0 0, v00A5AB28_0;
v00A59B80_0 .alias "b", 0 0, v00A5A918_0;
v00A59BD8_0 .var "out", 0 0;
E_006294B0 .event edge, v00A59AD0_0, v00A59B80_0;
S_00613740 .scope module, "or1" "orgate" 3 57, 3 73, S_006130E0;
 .timescale -9 -12;
v00A59A20_0 .alias "a", 0 0, v00A5A868_0;
v00A59A78_0 .alias "b", 0 0, v00A5A8C0_0;
v00A59AD0_0 .var "out", 0 0;
E_00629330 .event edge, v00A59A20_0, v00A59A78_0;
S_00613520 .scope module, "or2" "orgate" 3 58, 3 73, S_006130E0;
 .timescale -9 -12;
v00A59918_0 .alias "a", 0 0, v00A5AAD0_0;
v00A59970_0 .alias "b", 0 0, v00A5A9C8_0;
v00A599C8_0 .var "out", 0 0;
E_006292F0 .event edge, v00A59918_0, v00A59970_0;
S_00612200 .scope module, "fa6" "fulladder" 3 36, 3 44, S_00613A70;
 .timescale -9 -12;
L_00A56328 .functor XOR 1, L_00A62198, L_00A621F0, C4<0>, C4<0>;
L_00A65018 .functor XOR 1, L_00A56328, L_00A62248, C4<0>, C4<0>;
L_00A56018 .functor AND 1, L_00A62198, L_00A621F0, C4<1>, C4<1>;
L_00A65088 .functor OR 1, L_00A62198, L_00A621F0, C4<0>, C4<0>;
L_00A650C0 .functor AND 1, L_00A65088, L_00A62248, C4<1>, C4<1>;
L_00A65130 .functor OR 1, L_00A56018, L_00A650C0, C4<0>, C4<0>;
v00A594A0_0 .net *"_s0", 0 0, L_00A56328; 1 drivers
v00A594F8_0 .net *"_s4", 0 0, L_00A56018; 1 drivers
v00A59550_0 .net *"_s6", 0 0, L_00A65088; 1 drivers
v00A595A8_0 .net *"_s8", 0 0, L_00A650C0; 1 drivers
v00A59600_0 .net "a", 0 0, L_00A62198; 1 drivers
v00A59658_0 .net "b", 0 0, L_00A621F0; 1 drivers
v00A596B0_0 .net "cin", 0 0, L_00A62248; 1 drivers
v00A59708_0 .net8 "cout", 0 0, RS_0063AD3C; 2 drivers
v00A59760_0 .net "q", 0 0, v00A58170_0; 1 drivers
v00A597B8_0 .net8 "sum", 0 0, RS_0063ADE4; 2 drivers
v00A59810_0 .net "x", 0 0, v00A59080_0; 1 drivers
v00A59868_0 .net "y", 0 0, v00A58278_0; 1 drivers
v00A598C0_0 .net "z", 0 0, v00A58068_0; 1 drivers
S_00612F48 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00612200;
 .timescale -9 -12;
L_00A65210 .functor NOT 1, L_00A621F0, C4<0>, C4<0>, C4<0>;
L_00A65248 .functor NOT 1, L_00A62198, C4<0>, C4<0>, C4<0>;
v00A592E8_0 .alias "a", 0 0, v00A59600_0;
v00A59340_0 .alias "b", 0 0, v00A59658_0;
v00A59398_0 .alias "out", 0 0, v00A59810_0;
v00A593F0_0 .net "x", 0 0, v00A59290_0; 1 drivers
v00A59448_0 .net "y", 0 0, v00A59188_0; 1 drivers
S_00613168 .scope module, "and1" "andgate" 3 90, 3 62, S_00612F48;
 .timescale -9 -12;
v00A591E0_0 .alias "a", 0 0, v00A59600_0;
v00A59238_0 .net "b", 0 0, L_00A65210; 1 drivers
v00A59290_0 .var "out", 0 0;
E_00608730 .event edge, v00A57FB8_0, v00A59238_0;
S_00612FD0 .scope module, "and2" "andgate" 3 91, 3 62, S_00612F48;
 .timescale -9 -12;
v00A590D8_0 .net "a", 0 0, L_00A65248; 1 drivers
v00A59130_0 .alias "b", 0 0, v00A59658_0;
v00A59188_0 .var "out", 0 0;
E_00608710 .event edge, v00A590D8_0, v00A58010_0;
S_00613058 .scope module, "or1" "orgate" 3 92, 3 73, S_00612F48;
 .timescale -9 -12;
v00A58FD0_0 .alias "a", 0 0, v00A593F0_0;
v00A59028_0 .alias "b", 0 0, v00A59448_0;
v00A59080_0 .var "out", 0 0;
E_00608770 .event edge, v00A58FD0_0, v00A59028_0;
S_006127D8 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00612200;
 .timescale -9 -12;
L_00A65280 .functor NOT 1, L_00A62248, C4<0>, C4<0>, C4<0>;
L_00A652B8 .functor NOT 1, v00A59080_0, C4<0>, C4<0>, C4<0>;
v00A58E18_0 .alias "a", 0 0, v00A59810_0;
v00A58E70_0 .alias "b", 0 0, v00A596B0_0;
v00A58EC8_0 .alias "out", 0 0, v00A597B8_0;
v00A58F20_0 .net "x", 0 0, v00A58DC0_0; 1 drivers
v00A58F78_0 .net "y", 0 0, v00A58CB8_0; 1 drivers
S_00612D28 .scope module, "and1" "andgate" 3 90, 3 62, S_006127D8;
 .timescale -9 -12;
v00A58D10_0 .alias "a", 0 0, v00A59810_0;
v00A58D68_0 .net "b", 0 0, L_00A65280; 1 drivers
v00A58DC0_0 .var "out", 0 0;
E_00608790 .event edge, v00A58D10_0, v00A58D68_0;
S_006128E8 .scope module, "and2" "andgate" 3 91, 3 62, S_006127D8;
 .timescale -9 -12;
v00A583D8_0 .net "a", 0 0, L_00A652B8; 1 drivers
v00A58C60_0 .alias "b", 0 0, v00A596B0_0;
v00A58CB8_0 .var "out", 0 0;
E_006087B0 .event edge, v00A583D8_0, v00A58118_0;
S_00612970 .scope module, "or1" "orgate" 3 92, 3 73, S_006127D8;
 .timescale -9 -12;
v00A582D0_0 .alias "a", 0 0, v00A58F20_0;
v00A58328_0 .alias "b", 0 0, v00A58F78_0;
v00A58380_0 .var "out", 0 0;
E_00608810 .event edge, v00A582D0_0, v00A58328_0;
S_00612860 .scope module, "and1" "andgate" 3 55, 3 62, S_00612200;
 .timescale -9 -12;
v00A581C8_0 .alias "a", 0 0, v00A59600_0;
v00A58220_0 .alias "b", 0 0, v00A59658_0;
v00A58278_0 .var "out", 0 0;
S_00612750 .scope module, "and2" "andgate" 3 56, 3 62, S_00612200;
 .timescale -9 -12;
v00A580C0_0 .alias "a", 0 0, v00A598C0_0;
v00A58118_0 .alias "b", 0 0, v00A596B0_0;
v00A58170_0 .var "out", 0 0;
E_006293B0 .event edge, v00A58068_0, v00A58118_0;
S_00612530 .scope module, "or1" "orgate" 3 57, 3 73, S_00612200;
 .timescale -9 -12;
v00A57FB8_0 .alias "a", 0 0, v00A59600_0;
v00A58010_0 .alias "b", 0 0, v00A59658_0;
v00A58068_0 .var "out", 0 0;
E_00629350 .event edge, v00A57FB8_0, v00A58010_0;
S_00612178 .scope module, "or2" "orgate" 3 58, 3 73, S_00612200;
 .timescale -9 -12;
v00A57EB0_0 .alias "a", 0 0, v00A59868_0;
v00A57F08_0 .alias "b", 0 0, v00A59760_0;
v00A57F60_0 .var "out", 0 0;
E_00629190 .event edge, v00A57EB0_0, v00A57F08_0;
S_00612310 .scope module, "fa7" "fulladder" 3 37, 3 44, S_00613A70;
 .timescale -9 -12;
L_00A56130 .functor XOR 1, L_00A62350, L_00A623A8, C4<0>, C4<0>;
L_00A652F0 .functor XOR 1, L_00A56130, L_00A67E88, C4<0>, C4<0>;
L_00A55C60 .functor AND 1, L_00A62350, L_00A623A8, C4<1>, C4<1>;
L_00A65360 .functor OR 1, L_00A62350, L_00A623A8, C4<0>, C4<0>;
L_00A65398 .functor AND 1, L_00A65360, L_00A67E88, C4<1>, C4<1>;
L_00A65408 .functor OR 1, L_00A55C60, L_00A65398, C4<0>, C4<0>;
v00A57A38_0 .net *"_s0", 0 0, L_00A56130; 1 drivers
v00A57A90_0 .net *"_s4", 0 0, L_00A55C60; 1 drivers
v00A57AE8_0 .net *"_s6", 0 0, L_00A65360; 1 drivers
v00A57B40_0 .net *"_s8", 0 0, L_00A65398; 1 drivers
v00A57B98_0 .net "a", 0 0, L_00A62350; 1 drivers
v00A57BF0_0 .net "b", 0 0, L_00A623A8; 1 drivers
v00A57C48_0 .net "cin", 0 0, L_00A67E88; 1 drivers
v00A57CA0_0 .net8 "cout", 0 0, RS_0063AB44; 2 drivers
v00A57CF8_0 .net "q", 0 0, v00A56F08_0; 1 drivers
v00A57D50_0 .net8 "sum", 0 0, RS_0063ABEC; 2 drivers
v00A57DA8_0 .net "x", 0 0, v00A57618_0; 1 drivers
v00A57E00_0 .net "y", 0 0, v00A57010_0; 1 drivers
v00A57E58_0 .net "z", 0 0, v00A56E00_0; 1 drivers
S_00612B08 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00612310;
 .timescale -9 -12;
L_00A655D0 .functor NOT 1, L_00A623A8, C4<0>, C4<0>, C4<0>;
L_00A65608 .functor NOT 1, L_00A62350, C4<0>, C4<0>, C4<0>;
v00A57880_0 .alias "a", 0 0, v00A57B98_0;
v00A578D8_0 .alias "b", 0 0, v00A57BF0_0;
v00A57930_0 .alias "out", 0 0, v00A57DA8_0;
v00A57988_0 .net "x", 0 0, v00A57828_0; 1 drivers
v00A579E0_0 .net "y", 0 0, v00A57720_0; 1 drivers
S_006120F0 .scope module, "and1" "andgate" 3 90, 3 62, S_00612B08;
 .timescale -9 -12;
v00A57778_0 .alias "a", 0 0, v00A57B98_0;
v00A577D0_0 .net "b", 0 0, L_00A655D0; 1 drivers
v00A57828_0 .var "out", 0 0;
E_00629450 .event edge, v00A56D50_0, v00A577D0_0;
S_00612288 .scope module, "and2" "andgate" 3 91, 3 62, S_00612B08;
 .timescale -9 -12;
v00A57670_0 .net "a", 0 0, L_00A65608; 1 drivers
v00A576C8_0 .alias "b", 0 0, v00A57BF0_0;
v00A57720_0 .var "out", 0 0;
E_00629430 .event edge, v00A57670_0, v00A56DA8_0;
S_00612A80 .scope module, "or1" "orgate" 3 92, 3 73, S_00612B08;
 .timescale -9 -12;
v00A57568_0 .alias "a", 0 0, v00A57988_0;
v00A575C0_0 .alias "b", 0 0, v00A579E0_0;
v00A57618_0 .var "out", 0 0;
E_006293D0 .event edge, v00A57568_0, v00A575C0_0;
S_00613278 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00612310;
 .timescale -9 -12;
L_00A65640 .functor NOT 1, L_00A67E88, C4<0>, C4<0>, C4<0>;
L_00A65678 .functor NOT 1, v00A57618_0, C4<0>, C4<0>, C4<0>;
v00A57380_0 .alias "a", 0 0, v00A57DA8_0;
v00A573D8_0 .alias "b", 0 0, v00A57C48_0;
v00A57460_0 .alias "out", 0 0, v00A57D50_0;
v00A574B8_0 .net "x", 0 0, v00A57328_0; 1 drivers
v00A57510_0 .net "y", 0 0, v00A57220_0; 1 drivers
S_00612B90 .scope module, "and1" "andgate" 3 90, 3 62, S_00613278;
 .timescale -9 -12;
v00A57278_0 .alias "a", 0 0, v00A57DA8_0;
v00A572D0_0 .net "b", 0 0, L_00A65640; 1 drivers
v00A57328_0 .var "out", 0 0;
E_006293F0 .event edge, v00A57278_0, v00A572D0_0;
S_00612C18 .scope module, "and2" "andgate" 3 91, 3 62, S_00613278;
 .timescale -9 -12;
v00A57170_0 .net "a", 0 0, L_00A65678; 1 drivers
v00A571C8_0 .alias "b", 0 0, v00A57C48_0;
v00A57220_0 .var "out", 0 0;
E_00629390 .event edge, v00A57170_0, v00A56EB0_0;
S_006131F0 .scope module, "or1" "orgate" 3 92, 3 73, S_00613278;
 .timescale -9 -12;
v00A57068_0 .alias "a", 0 0, v00A574B8_0;
v00A570C0_0 .alias "b", 0 0, v00A57510_0;
v00A57118_0 .var "out", 0 0;
E_00629370 .event edge, v00A57068_0, v00A570C0_0;
S_00613300 .scope module, "and1" "andgate" 3 55, 3 62, S_00612310;
 .timescale -9 -12;
v00A56F60_0 .alias "a", 0 0, v00A57B98_0;
v00A56FB8_0 .alias "b", 0 0, v00A57BF0_0;
v00A57010_0 .var "out", 0 0;
S_00613388 .scope module, "and2" "andgate" 3 56, 3 62, S_00612310;
 .timescale -9 -12;
v00A56E58_0 .alias "a", 0 0, v00A57E58_0;
v00A56EB0_0 .alias "b", 0 0, v00A57C48_0;
v00A56F08_0 .var "out", 0 0;
E_00629010 .event edge, v00A56E00_0, v00A56EB0_0;
S_00613410 .scope module, "or1" "orgate" 3 57, 3 73, S_00612310;
 .timescale -9 -12;
v00A56D50_0 .alias "a", 0 0, v00A57B98_0;
v00A56DA8_0 .alias "b", 0 0, v00A57BF0_0;
v00A56E00_0 .var "out", 0 0;
E_00629210 .event edge, v00A56D50_0, v00A56DA8_0;
S_006139E8 .scope module, "or2" "orgate" 3 58, 3 73, S_00612310;
 .timescale -9 -12;
v00A56C48_0 .alias "a", 0 0, v00A57E00_0;
v00A56CA0_0 .alias "b", 0 0, v00A57CF8_0;
v00A56CF8_0 .var "out", 0 0;
E_00628E90 .event edge, v00A56C48_0, v00A56CA0_0;
S_00623490 .scope module, "F1" "RCA_8bit" 3 14, 3 19, S_00623628;
 .timescale -9 -12;
v00A56A38_0 .net "a", 7 0, L_00A68EB0; 1 drivers
v00A56A90_0 .net "b", 7 0, L_00A68F08; 1 drivers
RS_0063AACC/0/0 .resolv tri, L_00A681F8, L_00A683B0, L_00A68568, L_00A68720;
RS_0063AACC/0/4 .resolv tri, L_00A688D8, L_00A68A90, L_00A68C48, L_00A68E00;
RS_0063AACC .resolv tri, RS_0063AACC/0/0, RS_0063AACC/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
v00A56AE8_0 .net8 "c", 7 0, RS_0063AACC; 8 drivers
v00A56B40_0 .alias "cin", 0 0, v00A61328_0;
v00A56B98_0 .alias "cout", 0 0, v00A61538_0;
v00A56BF0_0 .net8 "sum", 7 0, RS_0063AAFC; 8 drivers
L_00A680F0 .part L_00A68EB0, 0, 1;
L_00A68148 .part L_00A68F08, 0, 1;
RS_0063A97C .resolv tri, v00A554A0_0, L_00A65758, C4<z>, C4<z>;
L_00A681A0 .part/pv RS_0063A97C, 0, 1, 8;
RS_0063A8D4 .resolv tri, v00A55080_0, L_00A658A8, C4<z>, C4<z>;
L_00A681F8 .part/pv RS_0063A8D4, 0, 1, 8;
L_00A68250 .part L_00A68EB0, 1, 1;
L_00A682A8 .part L_00A68F08, 1, 1;
L_00A68300 .part RS_0063AACC, 0, 1;
RS_0063A784 .resolv tri, v00A53E38_0, L_00A65A68, C4<z>, C4<z>;
L_00A68358 .part/pv RS_0063A784, 1, 1, 8;
RS_0063A6DC .resolv tri, v00A53A18_0, L_00A65B80, C4<z>, C4<z>;
L_00A683B0 .part/pv RS_0063A6DC, 1, 1, 8;
L_00A68408 .part L_00A68EB0, 2, 1;
L_00A68460 .part L_00A68F08, 2, 1;
L_00A684B8 .part RS_0063AACC, 1, 1;
RS_0063A58C .resolv tri, v00A52BD0_0, L_00A6A1D0, C4<z>, C4<z>;
L_00A68510 .part/pv RS_0063A58C, 2, 1, 8;
RS_0063A4E4 .resolv tri, v00A51780_0, L_00A6A2E8, C4<z>, C4<z>;
L_00A68568 .part/pv RS_0063A4E4, 2, 1, 8;
L_00A685C0 .part L_00A68EB0, 3, 1;
L_00A68618 .part L_00A68F08, 3, 1;
L_00A68670 .part RS_0063AACC, 2, 1;
RS_0063A394 .resolv tri, v00A50968_0, L_00A6A4A8, C4<z>, C4<z>;
L_00A686C8 .part/pv RS_0063A394, 3, 1, 8;
RS_0063A2EC .resolv tri, v0066F7B8_0, L_00A6A588, C4<z>, C4<z>;
L_00A68720 .part/pv RS_0063A2EC, 3, 1, 8;
L_00A68778 .part L_00A68EB0, 4, 1;
L_00A687D0 .part L_00A68F08, 4, 1;
L_00A68828 .part RS_0063AACC, 3, 1;
RS_0063A19C .resolv tri, v0066E970_0, L_00A6A198, C4<z>, C4<z>;
L_00A68880 .part/pv RS_0063A19C, 4, 1, 8;
RS_0063A0F4 .resolv tri, v0066E550_0, L_00A6A7B8, C4<z>, C4<z>;
L_00A688D8 .part/pv RS_0063A0F4, 4, 1, 8;
L_00A68930 .part L_00A68EB0, 5, 1;
L_00A68988 .part L_00A68F08, 5, 1;
L_00A689E0 .part RS_0063AACC, 4, 1;
RS_00639FA4 .resolv tri, v0066B708_0, L_00A6A998, C4<z>, C4<z>;
L_00A68A38 .part/pv RS_00639FA4, 5, 1, 8;
RS_00639EFC .resolv tri, v0066B2E8_0, L_00A6AAB0, C4<z>, C4<z>;
L_00A68A90 .part/pv RS_00639EFC, 5, 1, 8;
L_00A68AE8 .part L_00A68EB0, 6, 1;
L_00A68B40 .part L_00A68F08, 6, 1;
L_00A68B98 .part RS_0063AACC, 5, 1;
RS_00639DAC .resolv tri, v0066A4A0_0, L_00A6AC70, C4<z>, C4<z>;
L_00A68BF0 .part/pv RS_00639DAC, 6, 1, 8;
RS_00639D04 .resolv tri, v0066A080_0, L_00A6AD88, C4<z>, C4<z>;
L_00A68C48 .part/pv RS_00639D04, 6, 1, 8;
L_00A68CA0 .part L_00A68EB0, 7, 1;
L_00A68CF8 .part L_00A68F08, 7, 1;
L_00A68D50 .part RS_0063AACC, 6, 1;
RS_00639BB4 .resolv tri, v0062E428_0, L_00A6AF48, C4<z>, C4<z>;
L_00A68DA8 .part/pv RS_00639BB4, 7, 1, 8;
RS_00639B0C .resolv tri, v0062E008_0, L_00A6B060, C4<z>, C4<z>;
L_00A68E00 .part/pv RS_00639B0C, 7, 1, 8;
L_00A68E58 .part RS_0063AACC, 7, 1;
S_006254F8 .scope module, "fa0" "fulladder" 3 30, 3 44, S_00623490;
 .timescale -9 -12;
L_00A65720 .functor XOR 1, L_00A680F0, L_00A68148, C4<0>, C4<0>;
L_00A65758 .functor XOR 1, L_00A65720, L_00A67F90, C4<0>, C4<0>;
L_00A657C8 .functor AND 1, L_00A680F0, L_00A68148, C4<1>, C4<1>;
L_00A65800 .functor OR 1, L_00A680F0, L_00A68148, C4<0>, C4<0>;
L_00A65838 .functor AND 1, L_00A65800, L_00A67F90, C4<1>, C4<1>;
L_00A658A8 .functor OR 1, L_00A657C8, L_00A65838, C4<0>, C4<0>;
v00A565C0_0 .net *"_s0", 0 0, L_00A65720; 1 drivers
v00A56618_0 .net *"_s4", 0 0, L_00A657C8; 1 drivers
v00A56670_0 .net *"_s6", 0 0, L_00A65800; 1 drivers
v00A566C8_0 .net *"_s8", 0 0, L_00A65838; 1 drivers
v00A56720_0 .net "a", 0 0, L_00A680F0; 1 drivers
v00A56778_0 .net "b", 0 0, L_00A68148; 1 drivers
v00A567D0_0 .alias "cin", 0 0, v00A61328_0;
v00A56828_0 .net8 "cout", 0 0, RS_0063A8D4; 2 drivers
v00A56880_0 .net "q", 0 0, v00A55290_0; 1 drivers
v00A568D8_0 .net8 "sum", 0 0, RS_0063A97C; 2 drivers
v00A56930_0 .net "x", 0 0, v00A55970_0; 1 drivers
v00A56988_0 .net "y", 0 0, v00A55398_0; 1 drivers
v00A569E0_0 .net "z", 0 0, v00A55188_0; 1 drivers
S_00612398 .scope module, "xor1" "xorgate" 3 53, 3 84, S_006254F8;
 .timescale -9 -12;
L_00A65988 .functor NOT 1, L_00A68148, C4<0>, C4<0>, C4<0>;
L_00A659C0 .functor NOT 1, L_00A680F0, C4<0>, C4<0>, C4<0>;
v00A55BD8_0 .alias "a", 0 0, v00A56720_0;
v00A56460_0 .alias "b", 0 0, v00A56778_0;
v00A564B8_0 .alias "out", 0 0, v00A56930_0;
v00A56510_0 .net "x", 0 0, v00A55B80_0; 1 drivers
v00A56568_0 .net "y", 0 0, v00A55A78_0; 1 drivers
S_00613AF8 .scope module, "and1" "andgate" 3 90, 3 62, S_00612398;
 .timescale -9 -12;
v00A55AD0_0 .alias "a", 0 0, v00A56720_0;
v00A55B28_0 .net "b", 0 0, L_00A65988; 1 drivers
v00A55B80_0 .var "out", 0 0;
E_006292B0 .event edge, v00A550D8_0, v00A55B28_0;
S_00613B80 .scope module, "and2" "andgate" 3 91, 3 62, S_00612398;
 .timescale -9 -12;
v00A559C8_0 .net "a", 0 0, L_00A659C0; 1 drivers
v00A55A20_0 .alias "b", 0 0, v00A56778_0;
v00A55A78_0 .var "out", 0 0;
E_00629290 .event edge, v00A559C8_0, v00A55130_0;
S_00613C08 .scope module, "or1" "orgate" 3 92, 3 73, S_00612398;
 .timescale -9 -12;
v00A558C0_0 .alias "a", 0 0, v00A56510_0;
v00A55918_0 .alias "b", 0 0, v00A56568_0;
v00A55970_0 .var "out", 0 0;
E_00629230 .event edge, v00A558C0_0, v00A55918_0;
S_006257A0 .scope module, "xor2" "xorgate" 3 54, 3 84, S_006254F8;
 .timescale -9 -12;
L_00A659F8 .functor NOT 1, L_00A67F90, C4<0>, C4<0>, C4<0>;
L_00A65A30 .functor NOT 1, v00A55970_0, C4<0>, C4<0>, C4<0>;
v00A55708_0 .alias "a", 0 0, v00A56930_0;
v00A55760_0 .alias "b", 0 0, v00A61328_0;
v00A557B8_0 .alias "out", 0 0, v00A568D8_0;
v00A55810_0 .net "x", 0 0, v00A556B0_0; 1 drivers
v00A55868_0 .net "y", 0 0, v00A555A8_0; 1 drivers
S_00612420 .scope module, "and1" "andgate" 3 90, 3 62, S_006257A0;
 .timescale -9 -12;
v00A55600_0 .alias "a", 0 0, v00A56930_0;
v00A55658_0 .net "b", 0 0, L_00A659F8; 1 drivers
v00A556B0_0 .var "out", 0 0;
E_00629250 .event edge, v00A55600_0, v00A55658_0;
S_006129F8 .scope module, "and2" "andgate" 3 91, 3 62, S_006257A0;
 .timescale -9 -12;
v00A554F8_0 .net "a", 0 0, L_00A65A30; 1 drivers
v00A55550_0 .alias "b", 0 0, v00A61328_0;
v00A555A8_0 .var "out", 0 0;
E_006291F0 .event edge, v00A554F8_0, v00A55238_0;
S_00625828 .scope module, "or1" "orgate" 3 92, 3 73, S_006257A0;
 .timescale -9 -12;
v00A553F0_0 .alias "a", 0 0, v00A55810_0;
v00A55448_0 .alias "b", 0 0, v00A55868_0;
v00A554A0_0 .var "out", 0 0;
E_006291D0 .event edge, v00A553F0_0, v00A55448_0;
S_00625718 .scope module, "and1" "andgate" 3 55, 3 62, S_006254F8;
 .timescale -9 -12;
v00A552E8_0 .alias "a", 0 0, v00A56720_0;
v00A55340_0 .alias "b", 0 0, v00A56778_0;
v00A55398_0 .var "out", 0 0;
S_00625690 .scope module, "and2" "andgate" 3 56, 3 62, S_006254F8;
 .timescale -9 -12;
v00A551E0_0 .alias "a", 0 0, v00A569E0_0;
v00A55238_0 .alias "b", 0 0, v00A61328_0;
v00A55290_0 .var "out", 0 0;
E_00629090 .event edge, v00A55188_0, v00A55238_0;
S_00625608 .scope module, "or1" "orgate" 3 57, 3 73, S_006254F8;
 .timescale -9 -12;
v00A550D8_0 .alias "a", 0 0, v00A56720_0;
v00A55130_0 .alias "b", 0 0, v00A56778_0;
v00A55188_0 .var "out", 0 0;
E_00629030 .event edge, v00A550D8_0, v00A55130_0;
S_00625580 .scope module, "or2" "orgate" 3 58, 3 73, S_006254F8;
 .timescale -9 -12;
v00A54FD0_0 .alias "a", 0 0, v00A56988_0;
v00A55028_0 .alias "b", 0 0, v00A56880_0;
v00A55080_0 .var "out", 0 0;
E_00628210 .event edge, v00A54FD0_0, v00A55028_0;
S_00624E10 .scope module, "fa1" "fulladder" 3 31, 3 44, S_00623490;
 .timescale -9 -12;
L_00A55D78 .functor XOR 1, L_00A68250, L_00A682A8, C4<0>, C4<0>;
L_00A65A68 .functor XOR 1, L_00A55D78, L_00A68300, C4<0>, C4<0>;
L_00A50648 .functor AND 1, L_00A68250, L_00A682A8, C4<1>, C4<1>;
L_00A65AD8 .functor OR 1, L_00A68250, L_00A682A8, C4<0>, C4<0>;
L_00A65B10 .functor AND 1, L_00A65AD8, L_00A68300, C4<1>, C4<1>;
L_00A65B80 .functor OR 1, L_00A50648, L_00A65B10, C4<0>, C4<0>;
v00A54728_0 .net *"_s0", 0 0, L_00A55D78; 1 drivers
v00A54780_0 .net *"_s4", 0 0, L_00A50648; 1 drivers
v00A547D8_0 .net *"_s6", 0 0, L_00A65AD8; 1 drivers
v00A54C60_0 .net *"_s8", 0 0, L_00A65B10; 1 drivers
v00A54CB8_0 .net "a", 0 0, L_00A68250; 1 drivers
v00A54D10_0 .net "b", 0 0, L_00A682A8; 1 drivers
v00A54D68_0 .net "cin", 0 0, L_00A68300; 1 drivers
v00A54DC0_0 .net8 "cout", 0 0, RS_0063A6DC; 2 drivers
v00A54E18_0 .net "q", 0 0, v00A53C28_0; 1 drivers
v00A54E70_0 .net8 "sum", 0 0, RS_0063A784; 2 drivers
v00A54EC8_0 .net "x", 0 0, v00A54308_0; 1 drivers
v00A54F20_0 .net "y", 0 0, v00A53D30_0; 1 drivers
v00A54F78_0 .net "z", 0 0, v00A53B20_0; 1 drivers
S_006252D8 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00624E10;
 .timescale -9 -12;
L_00A65C60 .functor NOT 1, L_00A682A8, C4<0>, C4<0>, C4<0>;
L_00A65C98 .functor NOT 1, L_00A68250, C4<0>, C4<0>, C4<0>;
v00A54570_0 .alias "a", 0 0, v00A54CB8_0;
v00A545C8_0 .alias "b", 0 0, v00A54D10_0;
v00A54620_0 .alias "out", 0 0, v00A54EC8_0;
v00A54678_0 .net "x", 0 0, v00A54518_0; 1 drivers
v00A546D0_0 .net "y", 0 0, v00A54410_0; 1 drivers
S_00625470 .scope module, "and1" "andgate" 3 90, 3 62, S_006252D8;
 .timescale -9 -12;
v00A54468_0 .alias "a", 0 0, v00A54CB8_0;
v00A544C0_0 .net "b", 0 0, L_00A65C60; 1 drivers
v00A54518_0 .var "out", 0 0;
E_00629130 .event edge, v00A53A70_0, v00A544C0_0;
S_006253E8 .scope module, "and2" "andgate" 3 91, 3 62, S_006252D8;
 .timescale -9 -12;
v00A54360_0 .net "a", 0 0, L_00A65C98; 1 drivers
v00A543B8_0 .alias "b", 0 0, v00A54D10_0;
v00A54410_0 .var "out", 0 0;
E_00629110 .event edge, v00A54360_0, v00A53AC8_0;
S_00625360 .scope module, "or1" "orgate" 3 92, 3 73, S_006252D8;
 .timescale -9 -12;
v00A54258_0 .alias "a", 0 0, v00A54678_0;
v00A542B0_0 .alias "b", 0 0, v00A546D0_0;
v00A54308_0 .var "out", 0 0;
E_006290B0 .event edge, v00A54258_0, v00A542B0_0;
S_006250B8 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00624E10;
 .timescale -9 -12;
L_00A65CD0 .functor NOT 1, L_00A68300, C4<0>, C4<0>, C4<0>;
L_00A6A0B8 .functor NOT 1, v00A54308_0, C4<0>, C4<0>, C4<0>;
v00A540A0_0 .alias "a", 0 0, v00A54EC8_0;
v00A540F8_0 .alias "b", 0 0, v00A54D68_0;
v00A54150_0 .alias "out", 0 0, v00A54E70_0;
v00A541A8_0 .net "x", 0 0, v00A54048_0; 1 drivers
v00A54200_0 .net "y", 0 0, v00A53F40_0; 1 drivers
S_00625250 .scope module, "and1" "andgate" 3 90, 3 62, S_006250B8;
 .timescale -9 -12;
v00A53F98_0 .alias "a", 0 0, v00A54EC8_0;
v00A53FF0_0 .net "b", 0 0, L_00A65CD0; 1 drivers
v00A54048_0 .var "out", 0 0;
E_006290D0 .event edge, v00A53F98_0, v00A53FF0_0;
S_006251C8 .scope module, "and2" "andgate" 3 91, 3 62, S_006250B8;
 .timescale -9 -12;
v00A53E90_0 .net "a", 0 0, L_00A6A0B8; 1 drivers
v00A53EE8_0 .alias "b", 0 0, v00A54D68_0;
v00A53F40_0 .var "out", 0 0;
E_00629070 .event edge, v00A53E90_0, v00A53BD0_0;
S_00625140 .scope module, "or1" "orgate" 3 92, 3 73, S_006250B8;
 .timescale -9 -12;
v00A53D88_0 .alias "a", 0 0, v00A541A8_0;
v00A53DE0_0 .alias "b", 0 0, v00A54200_0;
v00A53E38_0 .var "out", 0 0;
E_00629050 .event edge, v00A53D88_0, v00A53DE0_0;
S_00625030 .scope module, "and1" "andgate" 3 55, 3 62, S_00624E10;
 .timescale -9 -12;
v00A53C80_0 .alias "a", 0 0, v00A54CB8_0;
v00A53CD8_0 .alias "b", 0 0, v00A54D10_0;
v00A53D30_0 .var "out", 0 0;
S_00624FA8 .scope module, "and2" "andgate" 3 56, 3 62, S_00624E10;
 .timescale -9 -12;
v00A53B78_0 .alias "a", 0 0, v00A54F78_0;
v00A53BD0_0 .alias "b", 0 0, v00A54D68_0;
v00A53C28_0 .var "out", 0 0;
E_00628F10 .event edge, v00A53B20_0, v00A53BD0_0;
S_00624F20 .scope module, "or1" "orgate" 3 57, 3 73, S_00624E10;
 .timescale -9 -12;
v00A53A70_0 .alias "a", 0 0, v00A54CB8_0;
v00A53AC8_0 .alias "b", 0 0, v00A54D10_0;
v00A53B20_0 .var "out", 0 0;
E_00628EB0 .event edge, v00A53A70_0, v00A53AC8_0;
S_00624E98 .scope module, "or2" "orgate" 3 58, 3 73, S_00624E10;
 .timescale -9 -12;
v00A53968_0 .alias "a", 0 0, v00A54F20_0;
v00A539C0_0 .alias "b", 0 0, v00A54E18_0;
v00A53A18_0 .var "out", 0 0;
E_00627A90 .event edge, v00A53968_0, v00A539C0_0;
S_00624728 .scope module, "fa2" "fulladder" 3 32, 3 44, S_00623490;
 .timescale -9 -12;
L_00A50760 .functor XOR 1, L_00A68408, L_00A68460, C4<0>, C4<0>;
L_00A6A1D0 .functor XOR 1, L_00A50760, L_00A684B8, C4<0>, C4<0>;
L_00A50450 .functor AND 1, L_00A68408, L_00A68460, C4<1>, C4<1>;
L_00A6A240 .functor OR 1, L_00A68408, L_00A68460, C4<0>, C4<0>;
L_00A6A278 .functor AND 1, L_00A6A240, L_00A684B8, C4<1>, C4<1>;
L_00A6A2E8 .functor OR 1, L_00A50450, L_00A6A278, C4<0>, C4<0>;
v00A534C0_0 .net *"_s0", 0 0, L_00A50760; 1 drivers
v00A53518_0 .net *"_s4", 0 0, L_00A50450; 1 drivers
v00A53570_0 .net *"_s6", 0 0, L_00A6A240; 1 drivers
v00A535C8_0 .net *"_s8", 0 0, L_00A6A278; 1 drivers
v00A53620_0 .net "a", 0 0, L_00A68408; 1 drivers
v00A53678_0 .net "b", 0 0, L_00A68460; 1 drivers
v00A536D0_0 .net "cin", 0 0, L_00A684B8; 1 drivers
v00A53728_0 .net8 "cout", 0 0, RS_0063A4E4; 2 drivers
v00A53780_0 .net "q", 0 0, v00A529C0_0; 1 drivers
v00A537D8_0 .net8 "sum", 0 0, RS_0063A58C; 2 drivers
v00A53860_0 .net "x", 0 0, v00A530A0_0; 1 drivers
v00A538B8_0 .net "y", 0 0, v00A52AC8_0; 1 drivers
v00A53910_0 .net "z", 0 0, v00A528B8_0; 1 drivers
S_00624BF0 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00624728;
 .timescale -9 -12;
L_00A6A3C8 .functor NOT 1, L_00A68460, C4<0>, C4<0>, C4<0>;
L_00A6A400 .functor NOT 1, L_00A68408, C4<0>, C4<0>, C4<0>;
v00A53308_0 .alias "a", 0 0, v00A53620_0;
v00A53360_0 .alias "b", 0 0, v00A53678_0;
v00A533B8_0 .alias "out", 0 0, v00A53860_0;
v00A53410_0 .net "x", 0 0, v00A532B0_0; 1 drivers
v00A53468_0 .net "y", 0 0, v00A531A8_0; 1 drivers
S_00624D88 .scope module, "and1" "andgate" 3 90, 3 62, S_00624BF0;
 .timescale -9 -12;
v00A53200_0 .alias "a", 0 0, v00A53620_0;
v00A53258_0 .net "b", 0 0, L_00A6A3C8; 1 drivers
v00A532B0_0 .var "out", 0 0;
E_00628FB0 .event edge, v00A517D8_0, v00A53258_0;
S_00624D00 .scope module, "and2" "andgate" 3 91, 3 62, S_00624BF0;
 .timescale -9 -12;
v00A530F8_0 .net "a", 0 0, L_00A6A400; 1 drivers
v00A53150_0 .alias "b", 0 0, v00A53678_0;
v00A531A8_0 .var "out", 0 0;
E_00628F90 .event edge, v00A530F8_0, v00A52860_0;
S_00624C78 .scope module, "or1" "orgate" 3 92, 3 73, S_00624BF0;
 .timescale -9 -12;
v00A52FF0_0 .alias "a", 0 0, v00A53410_0;
v00A53048_0 .alias "b", 0 0, v00A53468_0;
v00A530A0_0 .var "out", 0 0;
E_00628F30 .event edge, v00A52FF0_0, v00A53048_0;
S_006249D0 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00624728;
 .timescale -9 -12;
L_00A6A438 .functor NOT 1, L_00A684B8, C4<0>, C4<0>, C4<0>;
L_00A6A470 .functor NOT 1, v00A530A0_0, C4<0>, C4<0>, C4<0>;
v00A52E38_0 .alias "a", 0 0, v00A53860_0;
v00A52E90_0 .alias "b", 0 0, v00A536D0_0;
v00A52EE8_0 .alias "out", 0 0, v00A537D8_0;
v00A52F40_0 .net "x", 0 0, v00A52DE0_0; 1 drivers
v00A52F98_0 .net "y", 0 0, v00A52CD8_0; 1 drivers
S_00624B68 .scope module, "and1" "andgate" 3 90, 3 62, S_006249D0;
 .timescale -9 -12;
v00A52D30_0 .alias "a", 0 0, v00A53860_0;
v00A52D88_0 .net "b", 0 0, L_00A6A438; 1 drivers
v00A52DE0_0 .var "out", 0 0;
E_00628F50 .event edge, v00A52D30_0, v00A52D88_0;
S_00624AE0 .scope module, "and2" "andgate" 3 91, 3 62, S_006249D0;
 .timescale -9 -12;
v00A52C28_0 .net "a", 0 0, L_00A6A470; 1 drivers
v00A52C80_0 .alias "b", 0 0, v00A536D0_0;
v00A52CD8_0 .var "out", 0 0;
E_00628EF0 .event edge, v00A52C28_0, v00A52968_0;
S_00624A58 .scope module, "or1" "orgate" 3 92, 3 73, S_006249D0;
 .timescale -9 -12;
v00A52B20_0 .alias "a", 0 0, v00A52F40_0;
v00A52B78_0 .alias "b", 0 0, v00A52F98_0;
v00A52BD0_0 .var "out", 0 0;
E_00628ED0 .event edge, v00A52B20_0, v00A52B78_0;
S_00624948 .scope module, "and1" "andgate" 3 55, 3 62, S_00624728;
 .timescale -9 -12;
v00A52A18_0 .alias "a", 0 0, v00A53620_0;
v00A52A70_0 .alias "b", 0 0, v00A53678_0;
v00A52AC8_0 .var "out", 0 0;
S_006248C0 .scope module, "and2" "andgate" 3 56, 3 62, S_00624728;
 .timescale -9 -12;
v00A52910_0 .alias "a", 0 0, v00A53910_0;
v00A52968_0 .alias "b", 0 0, v00A536D0_0;
v00A529C0_0 .var "out", 0 0;
E_006282B0 .event edge, v00A528B8_0, v00A52968_0;
S_00624838 .scope module, "or1" "orgate" 3 57, 3 73, S_00624728;
 .timescale -9 -12;
v00A517D8_0 .alias "a", 0 0, v00A53620_0;
v00A52860_0 .alias "b", 0 0, v00A53678_0;
v00A528B8_0 .var "out", 0 0;
E_00628230 .event edge, v00A517D8_0, v00A52860_0;
S_006247B0 .scope module, "or2" "orgate" 3 58, 3 73, S_00624728;
 .timescale -9 -12;
v00A516D0_0 .alias "a", 0 0, v00A538B8_0;
v00A51728_0 .alias "b", 0 0, v00A53780_0;
v00A51780_0 .var "out", 0 0;
E_00627890 .event edge, v00A516D0_0, v00A51728_0;
S_00624040 .scope module, "fa3" "fulladder" 3 33, 3 44, S_00623490;
 .timescale -9 -12;
L_00A6A160 .functor XOR 1, L_00A685C0, L_00A68618, C4<0>, C4<0>;
L_00A6A4A8 .functor XOR 1, L_00A6A160, L_00A68670, C4<0>, C4<0>;
L_00A50258 .functor AND 1, L_00A685C0, L_00A68618, C4<1>, C4<1>;
L_00A50568 .functor OR 1, L_00A685C0, L_00A68618, C4<0>, C4<0>;
L_00A6A518 .functor AND 1, L_00A50568, L_00A68670, C4<1>, C4<1>;
L_00A6A588 .functor OR 1, L_00A50258, L_00A6A518, C4<0>, C4<0>;
v00A51258_0 .net *"_s0", 0 0, L_00A6A160; 1 drivers
v00A512B0_0 .net *"_s4", 0 0, L_00A50258; 1 drivers
v00A51308_0 .net *"_s6", 0 0, L_00A50568; 1 drivers
v00A51360_0 .net *"_s8", 0 0, L_00A6A518; 1 drivers
v00A513B8_0 .net "a", 0 0, L_00A685C0; 1 drivers
v00A51410_0 .net "b", 0 0, L_00A68618; 1 drivers
v00A51468_0 .net "cin", 0 0, L_00A68670; 1 drivers
v00A514C0_0 .net8 "cout", 0 0, RS_0063A2EC; 2 drivers
v00A51518_0 .net "q", 0 0, v0066F9C8_0; 1 drivers
v00A51570_0 .net8 "sum", 0 0, RS_0063A394; 2 drivers
v00A515C8_0 .net "x", 0 0, v00A50E38_0; 1 drivers
v00A51620_0 .net "y", 0 0, v00A50860_0; 1 drivers
v00A51678_0 .net "z", 0 0, v0066F8C0_0; 1 drivers
S_00624508 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00624040;
 .timescale -9 -12;
L_00A6A668 .functor NOT 1, L_00A68618, C4<0>, C4<0>, C4<0>;
L_00A6A6A0 .functor NOT 1, L_00A685C0, C4<0>, C4<0>, C4<0>;
v00A510A0_0 .alias "a", 0 0, v00A513B8_0;
v00A510F8_0 .alias "b", 0 0, v00A51410_0;
v00A51150_0 .alias "out", 0 0, v00A515C8_0;
v00A511A8_0 .net "x", 0 0, v00A51048_0; 1 drivers
v00A51200_0 .net "y", 0 0, v00A50F40_0; 1 drivers
S_006246A0 .scope module, "and1" "andgate" 3 90, 3 62, S_00624508;
 .timescale -9 -12;
v00A50F98_0 .alias "a", 0 0, v00A513B8_0;
v00A50FF0_0 .net "b", 0 0, L_00A6A668; 1 drivers
v00A51048_0 .var "out", 0 0;
E_00628470 .event edge, v0066F810_0, v00A50FF0_0;
S_00624618 .scope module, "and2" "andgate" 3 91, 3 62, S_00624508;
 .timescale -9 -12;
v00A50E90_0 .net "a", 0 0, L_00A6A6A0; 1 drivers
v00A50EE8_0 .alias "b", 0 0, v00A51410_0;
v00A50F40_0 .var "out", 0 0;
E_00628450 .event edge, v00A50E90_0, v0066F868_0;
S_00624590 .scope module, "or1" "orgate" 3 92, 3 73, S_00624508;
 .timescale -9 -12;
v00A50D88_0 .alias "a", 0 0, v00A511A8_0;
v00A50DE0_0 .alias "b", 0 0, v00A51200_0;
v00A50E38_0 .var "out", 0 0;
E_006282D0 .event edge, v00A50D88_0, v00A50DE0_0;
S_006242E8 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00624040;
 .timescale -9 -12;
L_00A6A6D8 .functor NOT 1, L_00A68670, C4<0>, C4<0>, C4<0>;
L_00A6A710 .functor NOT 1, v00A50E38_0, C4<0>, C4<0>, C4<0>;
v00A50BD0_0 .alias "a", 0 0, v00A515C8_0;
v00A50C28_0 .alias "b", 0 0, v00A51468_0;
v00A50C80_0 .alias "out", 0 0, v00A51570_0;
v00A50CD8_0 .net "x", 0 0, v00A50B78_0; 1 drivers
v00A50D30_0 .net "y", 0 0, v00A50A70_0; 1 drivers
S_00624480 .scope module, "and1" "andgate" 3 90, 3 62, S_006242E8;
 .timescale -9 -12;
v00A50AC8_0 .alias "a", 0 0, v00A515C8_0;
v00A50B20_0 .net "b", 0 0, L_00A6A6D8; 1 drivers
v00A50B78_0 .var "out", 0 0;
E_006284F0 .event edge, v00A50AC8_0, v00A50B20_0;
S_006243F8 .scope module, "and2" "andgate" 3 91, 3 62, S_006242E8;
 .timescale -9 -12;
v00A509C0_0 .net "a", 0 0, L_00A6A710; 1 drivers
v00A50A18_0 .alias "b", 0 0, v00A51468_0;
v00A50A70_0 .var "out", 0 0;
E_00628370 .event edge, v00A509C0_0, v0066F970_0;
S_00624370 .scope module, "or1" "orgate" 3 92, 3 73, S_006242E8;
 .timescale -9 -12;
v00A508B8_0 .alias "a", 0 0, v00A50CD8_0;
v00A50910_0 .alias "b", 0 0, v00A50D30_0;
v00A50968_0 .var "out", 0 0;
E_00628350 .event edge, v00A508B8_0, v00A50910_0;
S_00624260 .scope module, "and1" "andgate" 3 55, 3 62, S_00624040;
 .timescale -9 -12;
v0066FA20_0 .alias "a", 0 0, v00A513B8_0;
v0066FA78_0 .alias "b", 0 0, v00A51410_0;
v00A50860_0 .var "out", 0 0;
S_006241D8 .scope module, "and2" "andgate" 3 56, 3 62, S_00624040;
 .timescale -9 -12;
v0066F918_0 .alias "a", 0 0, v00A51678_0;
v0066F970_0 .alias "b", 0 0, v00A51468_0;
v0066F9C8_0 .var "out", 0 0;
E_00627B30 .event edge, v0066F8C0_0, v0066F970_0;
S_00624150 .scope module, "or1" "orgate" 3 57, 3 73, S_00624040;
 .timescale -9 -12;
v0066F810_0 .alias "a", 0 0, v00A513B8_0;
v0066F868_0 .alias "b", 0 0, v00A51410_0;
v0066F8C0_0 .var "out", 0 0;
E_00627AB0 .event edge, v0066F810_0, v0066F868_0;
S_006240C8 .scope module, "or2" "orgate" 3 58, 3 73, S_00624040;
 .timescale -9 -12;
v0066F708_0 .alias "a", 0 0, v00A51620_0;
v0066F760_0 .alias "b", 0 0, v00A51518_0;
v0066F7B8_0 .var "out", 0 0;
E_00628050 .event edge, v0066F708_0, v0066F760_0;
S_006230D8 .scope module, "fa4" "fulladder" 3 34, 3 44, S_00623490;
 .timescale -9 -12;
L_00A50370 .functor XOR 1, L_00A68778, L_00A687D0, C4<0>, C4<0>;
L_00A6A198 .functor XOR 1, L_00A50370, L_00A68828, C4<0>, C4<0>;
L_00A50060 .functor AND 1, L_00A68778, L_00A687D0, C4<1>, C4<1>;
L_00A6A0F0 .functor OR 1, L_00A68778, L_00A687D0, C4<0>, C4<0>;
L_00A6A748 .functor AND 1, L_00A6A0F0, L_00A68828, C4<1>, C4<1>;
L_00A6A7B8 .functor OR 1, L_00A50060, L_00A6A748, C4<0>, C4<0>;
v0066F290_0 .net *"_s0", 0 0, L_00A50370; 1 drivers
v0066F2E8_0 .net *"_s4", 0 0, L_00A50060; 1 drivers
v0066F340_0 .net *"_s6", 0 0, L_00A6A0F0; 1 drivers
v0066F398_0 .net *"_s8", 0 0, L_00A6A748; 1 drivers
v0066F3F0_0 .net "a", 0 0, L_00A68778; 1 drivers
v0066F448_0 .net "b", 0 0, L_00A687D0; 1 drivers
v0066F4A0_0 .net "cin", 0 0, L_00A68828; 1 drivers
v0066F4F8_0 .net8 "cout", 0 0, RS_0063A0F4; 2 drivers
v0066F550_0 .net "q", 0 0, v0066E760_0; 1 drivers
v0066F5A8_0 .net8 "sum", 0 0, RS_0063A19C; 2 drivers
v0066F600_0 .net "x", 0 0, v0066EE70_0; 1 drivers
v0066F658_0 .net "y", 0 0, v0066E868_0; 1 drivers
v0066F6B0_0 .net "z", 0 0, v0066E658_0; 1 drivers
S_00623E20 .scope module, "xor1" "xorgate" 3 53, 3 84, S_006230D8;
 .timescale -9 -12;
L_00A6A8B8 .functor NOT 1, L_00A687D0, C4<0>, C4<0>, C4<0>;
L_00A6A8F0 .functor NOT 1, L_00A68778, C4<0>, C4<0>, C4<0>;
v0066F0D8_0 .alias "a", 0 0, v0066F3F0_0;
v0066F130_0 .alias "b", 0 0, v0066F448_0;
v0066F188_0 .alias "out", 0 0, v0066F600_0;
v0066F1E0_0 .net "x", 0 0, v0066F080_0; 1 drivers
v0066F238_0 .net "y", 0 0, v0066EF78_0; 1 drivers
S_00623FB8 .scope module, "and1" "andgate" 3 90, 3 62, S_00623E20;
 .timescale -9 -12;
v0066EFD0_0 .alias "a", 0 0, v0066F3F0_0;
v0066F028_0 .net "b", 0 0, L_00A6A8B8; 1 drivers
v0066F080_0 .var "out", 0 0;
E_00627CF0 .event edge, v0066E5A8_0, v0066F028_0;
S_00623F30 .scope module, "and2" "andgate" 3 91, 3 62, S_00623E20;
 .timescale -9 -12;
v0066EEC8_0 .net "a", 0 0, L_00A6A8F0; 1 drivers
v0066EF20_0 .alias "b", 0 0, v0066F448_0;
v0066EF78_0 .var "out", 0 0;
E_00627CD0 .event edge, v0066EEC8_0, v0066E600_0;
S_00623EA8 .scope module, "or1" "orgate" 3 92, 3 73, S_00623E20;
 .timescale -9 -12;
v0066EDC0_0 .alias "a", 0 0, v0066F1E0_0;
v0066EE18_0 .alias "b", 0 0, v0066F238_0;
v0066EE70_0 .var "out", 0 0;
E_00627B50 .event edge, v0066EDC0_0, v0066EE18_0;
S_00623C00 .scope module, "xor2" "xorgate" 3 54, 3 84, S_006230D8;
 .timescale -9 -12;
L_00A6A928 .functor NOT 1, L_00A68828, C4<0>, C4<0>, C4<0>;
L_00A6A960 .functor NOT 1, v0066EE70_0, C4<0>, C4<0>, C4<0>;
v0066EC08_0 .alias "a", 0 0, v0066F600_0;
v0066EC60_0 .alias "b", 0 0, v0066F4A0_0;
v0066ECB8_0 .alias "out", 0 0, v0066F5A8_0;
v0066ED10_0 .net "x", 0 0, v0066EBB0_0; 1 drivers
v0066ED68_0 .net "y", 0 0, v0066EA78_0; 1 drivers
S_00623D98 .scope module, "and1" "andgate" 3 90, 3 62, S_00623C00;
 .timescale -9 -12;
v0066EB00_0 .alias "a", 0 0, v0066F600_0;
v0066EB58_0 .net "b", 0 0, L_00A6A928; 1 drivers
v0066EBB0_0 .var "out", 0 0;
E_00627D70 .event edge, v0066EB00_0, v0066EB58_0;
S_00623D10 .scope module, "and2" "andgate" 3 91, 3 62, S_00623C00;
 .timescale -9 -12;
v0066E9C8_0 .net "a", 0 0, L_00A6A960; 1 drivers
v0066EA20_0 .alias "b", 0 0, v0066F4A0_0;
v0066EA78_0 .var "out", 0 0;
E_00627BF0 .event edge, v0066E9C8_0, v0066E708_0;
S_00623C88 .scope module, "or1" "orgate" 3 92, 3 73, S_00623C00;
 .timescale -9 -12;
v0066E8C0_0 .alias "a", 0 0, v0066ED10_0;
v0066E918_0 .alias "b", 0 0, v0066ED68_0;
v0066E970_0 .var "out", 0 0;
E_00627BD0 .event edge, v0066E8C0_0, v0066E918_0;
S_00623B78 .scope module, "and1" "andgate" 3 55, 3 62, S_006230D8;
 .timescale -9 -12;
v0066E7B8_0 .alias "a", 0 0, v0066F3F0_0;
v0066E810_0 .alias "b", 0 0, v0066F448_0;
v0066E868_0 .var "out", 0 0;
S_00623AF0 .scope module, "and2" "andgate" 3 56, 3 62, S_006230D8;
 .timescale -9 -12;
v0066E6B0_0 .alias "a", 0 0, v0066F6B0_0;
v0066E708_0 .alias "b", 0 0, v0066F4A0_0;
v0066E760_0 .var "out", 0 0;
E_00627810 .event edge, v0066E658_0, v0066E708_0;
S_00623A68 .scope module, "or1" "orgate" 3 57, 3 73, S_006230D8;
 .timescale -9 -12;
v0066E5A8_0 .alias "a", 0 0, v0066F3F0_0;
v0066E600_0 .alias "b", 0 0, v0066F448_0;
v0066E658_0 .var "out", 0 0;
E_006278B0 .event edge, v0066E5A8_0, v0066E600_0;
S_006236B0 .scope module, "or2" "orgate" 3 58, 3 73, S_006230D8;
 .timescale -9 -12;
v0066E4A0_0 .alias "a", 0 0, v0066F658_0;
v0066E4F8_0 .alias "b", 0 0, v0066F550_0;
v0066E550_0 .var "out", 0 0;
E_00628810 .event edge, v0066E4A0_0, v0066E4F8_0;
S_00622170 .scope module, "fa5" "fulladder" 3 35, 3 44, S_00623490;
 .timescale -9 -12;
L_00A50178 .functor XOR 1, L_00A68930, L_00A68988, C4<0>, C4<0>;
L_00A6A998 .functor XOR 1, L_00A50178, L_00A689E0, C4<0>, C4<0>;
L_0060C390 .functor AND 1, L_00A68930, L_00A68988, C4<1>, C4<1>;
L_00A6AA08 .functor OR 1, L_00A68930, L_00A68988, C4<0>, C4<0>;
L_00A6AA40 .functor AND 1, L_00A6AA08, L_00A689E0, C4<1>, C4<1>;
L_00A6AAB0 .functor OR 1, L_0060C390, L_00A6AA40, C4<0>, C4<0>;
v0066E028_0 .net *"_s0", 0 0, L_00A50178; 1 drivers
v0066E080_0 .net *"_s4", 0 0, L_0060C390; 1 drivers
v0066E0D8_0 .net *"_s6", 0 0, L_00A6AA08; 1 drivers
v0066E130_0 .net *"_s8", 0 0, L_00A6AA40; 1 drivers
v0066E188_0 .net "a", 0 0, L_00A68930; 1 drivers
v0066E1E0_0 .net "b", 0 0, L_00A68988; 1 drivers
v0066E238_0 .net "cin", 0 0, L_00A689E0; 1 drivers
v0066E290_0 .net8 "cout", 0 0, RS_00639EFC; 2 drivers
v0066E2E8_0 .net "q", 0 0, v0066B4F8_0; 1 drivers
v0066E340_0 .net8 "sum", 0 0, RS_00639FA4; 2 drivers
v0066E398_0 .net "x", 0 0, v0066DC08_0; 1 drivers
v0066E3F0_0 .net "y", 0 0, v0066B600_0; 1 drivers
v0066E448_0 .net "z", 0 0, v0066B3F0_0; 1 drivers
S_00622F40 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00622170;
 .timescale -9 -12;
L_00A6AB90 .functor NOT 1, L_00A68988, C4<0>, C4<0>, C4<0>;
L_00A6ABC8 .functor NOT 1, L_00A68930, C4<0>, C4<0>, C4<0>;
v0066DE70_0 .alias "a", 0 0, v0066E188_0;
v0066DEC8_0 .alias "b", 0 0, v0066E1E0_0;
v0066DF20_0 .alias "out", 0 0, v0066E398_0;
v0066DF78_0 .net "x", 0 0, v0066DE18_0; 1 drivers
v0066DFD0_0 .net "y", 0 0, v0066DD10_0; 1 drivers
S_00623160 .scope module, "and1" "andgate" 3 90, 3 62, S_00622F40;
 .timescale -9 -12;
v0066DD68_0 .alias "a", 0 0, v0066E188_0;
v0066DDC0_0 .net "b", 0 0, L_00A6AB90; 1 drivers
v0066DE18_0 .var "out", 0 0;
E_00627570 .event edge, v0066B340_0, v0066DDC0_0;
S_00622FC8 .scope module, "and2" "andgate" 3 91, 3 62, S_00622F40;
 .timescale -9 -12;
v0066DC60_0 .net "a", 0 0, L_00A6ABC8; 1 drivers
v0066DCB8_0 .alias "b", 0 0, v0066E1E0_0;
v0066DD10_0 .var "out", 0 0;
E_00627550 .event edge, v0066DC60_0, v0066B398_0;
S_00623050 .scope module, "or1" "orgate" 3 92, 3 73, S_00622F40;
 .timescale -9 -12;
v0066DB58_0 .alias "a", 0 0, v0066DF78_0;
v0066DBB0_0 .alias "b", 0 0, v0066DFD0_0;
v0066DC08_0 .var "out", 0 0;
E_00627830 .event edge, v0066DB58_0, v0066DBB0_0;
S_006227D0 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00622170;
 .timescale -9 -12;
L_00A6AC00 .functor NOT 1, L_00A689E0, C4<0>, C4<0>, C4<0>;
L_00A6AC38 .functor NOT 1, v0066DC08_0, C4<0>, C4<0>, C4<0>;
v0066B970_0 .alias "a", 0 0, v0066E398_0;
v0066B9C8_0 .alias "b", 0 0, v0066E238_0;
v0066BA20_0 .alias "out", 0 0, v0066E340_0;
v0066BA78_0 .net "x", 0 0, v0066B918_0; 1 drivers
v0066DB00_0 .net "y", 0 0, v0066B810_0; 1 drivers
S_00622D20 .scope module, "and1" "andgate" 3 90, 3 62, S_006227D0;
 .timescale -9 -12;
v0066B868_0 .alias "a", 0 0, v0066E398_0;
v0066B8C0_0 .net "b", 0 0, L_00A6AC00; 1 drivers
v0066B918_0 .var "out", 0 0;
E_006275F0 .event edge, v0066B868_0, v0066B8C0_0;
S_006228E0 .scope module, "and2" "andgate" 3 91, 3 62, S_006227D0;
 .timescale -9 -12;
v0066B760_0 .net "a", 0 0, L_00A6AC38; 1 drivers
v0066B7B8_0 .alias "b", 0 0, v0066E238_0;
v0066B810_0 .var "out", 0 0;
E_00627870 .event edge, v0066B760_0, v0066B4A0_0;
S_00622968 .scope module, "or1" "orgate" 3 92, 3 73, S_006227D0;
 .timescale -9 -12;
v0066B658_0 .alias "a", 0 0, v0066BA78_0;
v0066B6B0_0 .alias "b", 0 0, v0066DB00_0;
v0066B708_0 .var "out", 0 0;
E_00627850 .event edge, v0066B658_0, v0066B6B0_0;
S_00622858 .scope module, "and1" "andgate" 3 55, 3 62, S_00622170;
 .timescale -9 -12;
v0066B550_0 .alias "a", 0 0, v0066E188_0;
v0066B5A8_0 .alias "b", 0 0, v0066E1E0_0;
v0066B600_0 .var "out", 0 0;
S_00622748 .scope module, "and2" "andgate" 3 56, 3 62, S_00622170;
 .timescale -9 -12;
v0066B448_0 .alias "a", 0 0, v0066E448_0;
v0066B4A0_0 .alias "b", 0 0, v0066E238_0;
v0066B4F8_0 .var "out", 0 0;
E_00627FD0 .event edge, v0066B3F0_0, v0066B4A0_0;
S_00622528 .scope module, "or1" "orgate" 3 57, 3 73, S_00622170;
 .timescale -9 -12;
v0066B340_0 .alias "a", 0 0, v0066E188_0;
v0066B398_0 .alias "b", 0 0, v0066E1E0_0;
v0066B3F0_0 .var "out", 0 0;
E_00628070 .event edge, v0066B340_0, v0066B398_0;
S_006220E8 .scope module, "or2" "orgate" 3 58, 3 73, S_00622170;
 .timescale -9 -12;
v0066B238_0 .alias "a", 0 0, v0066E3F0_0;
v0066B290_0 .alias "b", 0 0, v0066E2E8_0;
v0066B2E8_0 .var "out", 0 0;
E_00628930 .event edge, v0066B238_0, v0066B290_0;
S_00622280 .scope module, "fa6" "fulladder" 3 36, 3 44, S_00623490;
 .timescale -9 -12;
L_0061AAA0 .functor XOR 1, L_00A68AE8, L_00A68B40, C4<0>, C4<0>;
L_00A6AC70 .functor XOR 1, L_0061AAA0, L_00A68B98, C4<0>, C4<0>;
L_0062A310 .functor AND 1, L_00A68AE8, L_00A68B40, C4<1>, C4<1>;
L_00A6ACE0 .functor OR 1, L_00A68AE8, L_00A68B40, C4<0>, C4<0>;
L_00A6AD18 .functor AND 1, L_00A6ACE0, L_00A68B98, C4<1>, C4<1>;
L_00A6AD88 .functor OR 1, L_0062A310, L_00A6AD18, C4<0>, C4<0>;
v0066ADC0_0 .net *"_s0", 0 0, L_0061AAA0; 1 drivers
v0066AE18_0 .net *"_s4", 0 0, L_0062A310; 1 drivers
v0066AE70_0 .net *"_s6", 0 0, L_00A6ACE0; 1 drivers
v0066AEC8_0 .net *"_s8", 0 0, L_00A6AD18; 1 drivers
v0066AF20_0 .net "a", 0 0, L_00A68AE8; 1 drivers
v0066AF78_0 .net "b", 0 0, L_00A68B40; 1 drivers
v0066AFD0_0 .net "cin", 0 0, L_00A68B98; 1 drivers
v0066B028_0 .net8 "cout", 0 0, RS_00639D04; 2 drivers
v0066B080_0 .net "q", 0 0, v0066A290_0; 1 drivers
v0066B0D8_0 .net8 "sum", 0 0, RS_00639DAC; 2 drivers
v0066B130_0 .net "x", 0 0, v0066A970_0; 1 drivers
v0066B188_0 .net "y", 0 0, v0066A398_0; 1 drivers
v0066B1E0_0 .net "z", 0 0, v0066A188_0; 1 drivers
S_00621D30 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00622280;
 .timescale -9 -12;
L_00A6AE68 .functor NOT 1, L_00A68B40, C4<0>, C4<0>, C4<0>;
L_00A6AEA0 .functor NOT 1, L_00A68AE8, C4<0>, C4<0>, C4<0>;
v0066AC08_0 .alias "a", 0 0, v0066AF20_0;
v0066AC60_0 .alias "b", 0 0, v0066AF78_0;
v0066ACB8_0 .alias "out", 0 0, v0066B130_0;
v0066AD10_0 .net "x", 0 0, v0066ABB0_0; 1 drivers
v0066AD68_0 .net "y", 0 0, v0066AA78_0; 1 drivers
S_00621FD8 .scope module, "and1" "andgate" 3 90, 3 62, S_00621D30;
 .timescale -9 -12;
v0066AB00_0 .alias "a", 0 0, v0066AF20_0;
v0066AB58_0 .net "b", 0 0, L_00A6AE68; 1 drivers
v0066ABB0_0 .var "out", 0 0;
E_00627930 .event edge, v0066A0D8_0, v0066AB58_0;
S_00622060 .scope module, "and2" "andgate" 3 91, 3 62, S_00621D30;
 .timescale -9 -12;
v0066A9C8_0 .net "a", 0 0, L_00A6AEA0; 1 drivers
v0066AA20_0 .alias "b", 0 0, v0066AF78_0;
v0066AA78_0 .var "out", 0 0;
E_00627910 .event edge, v0066A9C8_0, v0066A130_0;
S_00621F50 .scope module, "or1" "orgate" 3 92, 3 73, S_00621D30;
 .timescale -9 -12;
v0066A8C0_0 .alias "a", 0 0, v0066AD10_0;
v0066A918_0 .alias "b", 0 0, v0066AD68_0;
v0066A970_0 .var "out", 0 0;
E_00627FF0 .event edge, v0066A8C0_0, v0066A918_0;
S_00621A88 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00622280;
 .timescale -9 -12;
L_00A6AED8 .functor NOT 1, L_00A68B98, C4<0>, C4<0>, C4<0>;
L_00A6AF10 .functor NOT 1, v0066A970_0, C4<0>, C4<0>, C4<0>;
v0066A708_0 .alias "a", 0 0, v0066B130_0;
v0066A760_0 .alias "b", 0 0, v0066AFD0_0;
v0066A7B8_0 .alias "out", 0 0, v0066B0D8_0;
v0066A810_0 .net "x", 0 0, v0066A6B0_0; 1 drivers
v0066A868_0 .net "y", 0 0, v0066A5A8_0; 1 drivers
S_006218F0 .scope module, "and1" "andgate" 3 90, 3 62, S_00621A88;
 .timescale -9 -12;
v0066A600_0 .alias "a", 0 0, v0066B130_0;
v0066A658_0 .net "b", 0 0, L_00A6AED8; 1 drivers
v0066A6B0_0 .var "out", 0 0;
E_00627F90 .event edge, v0066A600_0, v0066A658_0;
S_00621978 .scope module, "and2" "andgate" 3 91, 3 62, S_00621A88;
 .timescale -9 -12;
v0066A4F8_0 .net "a", 0 0, L_00A6AF10; 1 drivers
v0066A550_0 .alias "b", 0 0, v0066AFD0_0;
v0066A5A8_0 .var "out", 0 0;
E_00628030 .event edge, v0066A4F8_0, v0066A238_0;
S_00621A00 .scope module, "or1" "orgate" 3 92, 3 73, S_00621A88;
 .timescale -9 -12;
v0066A3F0_0 .alias "a", 0 0, v0066A810_0;
v0066A448_0 .alias "b", 0 0, v0066A868_0;
v0066A4A0_0 .var "out", 0 0;
E_00628010 .event edge, v0066A3F0_0, v0066A448_0;
S_00621B10 .scope module, "and1" "andgate" 3 55, 3 62, S_00622280;
 .timescale -9 -12;
v0066A2E8_0 .alias "a", 0 0, v0066AF20_0;
v0066A340_0 .alias "b", 0 0, v0066AF78_0;
v0066A398_0 .var "out", 0 0;
S_00621B98 .scope module, "and2" "andgate" 3 56, 3 62, S_00622280;
 .timescale -9 -12;
v0066A1E0_0 .alias "a", 0 0, v0066B1E0_0;
v0066A238_0 .alias "b", 0 0, v0066AFD0_0;
v0066A290_0 .var "out", 0 0;
E_00628790 .event edge, v0066A188_0, v0066A238_0;
S_00621C20 .scope module, "or1" "orgate" 3 57, 3 73, S_00622280;
 .timescale -9 -12;
v0066A0D8_0 .alias "a", 0 0, v0066AF20_0;
v0066A130_0 .alias "b", 0 0, v0066AF78_0;
v0066A188_0 .var "out", 0 0;
E_00628830 .event edge, v0066A0D8_0, v0066A130_0;
S_006221F8 .scope module, "or2" "orgate" 3 58, 3 73, S_00622280;
 .timescale -9 -12;
v00669FD0_0 .alias "a", 0 0, v0066B188_0;
v0066A028_0 .alias "b", 0 0, v0066B080_0;
v0066A080_0 .var "out", 0 0;
E_006288D0 .event edge, v00669FD0_0, v0066A028_0;
S_00623408 .scope module, "fa7" "fulladder" 3 37, 3 44, S_00623490;
 .timescale -9 -12;
L_0062A428 .functor XOR 1, L_00A68CA0, L_00A68CF8, C4<0>, C4<0>;
L_00A6AF48 .functor XOR 1, L_0062A428, L_00A68D50, C4<0>, C4<0>;
L_005C43B8 .functor AND 1, L_00A68CA0, L_00A68CF8, C4<1>, C4<1>;
L_00A6AFB8 .functor OR 1, L_00A68CA0, L_00A68CF8, C4<0>, C4<0>;
L_00A6AFF0 .functor AND 1, L_00A6AFB8, L_00A68D50, C4<1>, C4<1>;
L_00A6B060 .functor OR 1, L_005C43B8, L_00A6AFF0, C4<0>, C4<0>;
v00669B58_0 .net *"_s0", 0 0, L_0062A428; 1 drivers
v00669BB0_0 .net *"_s4", 0 0, L_005C43B8; 1 drivers
v00669C08_0 .net *"_s6", 0 0, L_00A6AFB8; 1 drivers
v00669C60_0 .net *"_s8", 0 0, L_00A6AFF0; 1 drivers
v00669CB8_0 .net "a", 0 0, L_00A68CA0; 1 drivers
v00669D10_0 .net "b", 0 0, L_00A68CF8; 1 drivers
v00669D68_0 .net "cin", 0 0, L_00A68D50; 1 drivers
v00669DC0_0 .net8 "cout", 0 0, RS_00639B0C; 2 drivers
v00669E18_0 .net "q", 0 0, v0062E218_0; 1 drivers
v00669E70_0 .net8 "sum", 0 0, RS_00639BB4; 2 drivers
v00669EC8_0 .net "x", 0 0, v0062E8F8_0; 1 drivers
v00669F20_0 .net "y", 0 0, v0062E320_0; 1 drivers
v00669F78_0 .net "z", 0 0, v0062E110_0; 1 drivers
S_006229F0 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00623408;
 .timescale -9 -12;
L_00A6B160 .functor NOT 1, L_00A68CF8, C4<0>, C4<0>, C4<0>;
L_00A6B198 .functor NOT 1, L_00A68CA0, C4<0>, C4<0>, C4<0>;
v0062EB60_0 .alias "a", 0 0, v00669CB8_0;
v0062EBB8_0 .alias "b", 0 0, v00669D10_0;
v0062EC10_0 .alias "out", 0 0, v00669EC8_0;
v0062EC68_0 .net "x", 0 0, v0062EB08_0; 1 drivers
v00669B00_0 .net "y", 0 0, v0062EA00_0; 1 drivers
S_00622308 .scope module, "and1" "andgate" 3 90, 3 62, S_006229F0;
 .timescale -9 -12;
v0062EA58_0 .alias "a", 0 0, v00669CB8_0;
v0062EAB0_0 .net "b", 0 0, L_00A6B160; 1 drivers
v0062EB08_0 .var "out", 0 0;
E_00628730 .event edge, v0062E060_0, v0062EAB0_0;
S_00622390 .scope module, "and2" "andgate" 3 91, 3 62, S_006229F0;
 .timescale -9 -12;
v0062E950_0 .net "a", 0 0, L_00A6B198; 1 drivers
v0062E9A8_0 .alias "b", 0 0, v00669D10_0;
v0062EA00_0 .var "out", 0 0;
E_00628710 .event edge, v0062E950_0, v0062E0B8_0;
S_00622418 .scope module, "or1" "orgate" 3 92, 3 73, S_006229F0;
 .timescale -9 -12;
v0062E848_0 .alias "a", 0 0, v0062EC68_0;
v0062E8A0_0 .alias "b", 0 0, v00669B00_0;
v0062E8F8_0 .var "out", 0 0;
E_006287B0 .event edge, v0062E848_0, v0062E8A0_0;
S_00622C10 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00623408;
 .timescale -9 -12;
L_00A6B1D0 .functor NOT 1, L_00A68D50, C4<0>, C4<0>, C4<0>;
L_00A6B208 .functor NOT 1, v0062E8F8_0, C4<0>, C4<0>, C4<0>;
v0062E690_0 .alias "a", 0 0, v00669EC8_0;
v0062E6E8_0 .alias "b", 0 0, v00669D68_0;
v0062E740_0 .alias "out", 0 0, v00669E70_0;
v0062E798_0 .net "x", 0 0, v0062E638_0; 1 drivers
v0062E7F0_0 .net "y", 0 0, v0062E530_0; 1 drivers
S_00622A78 .scope module, "and1" "andgate" 3 90, 3 62, S_00622C10;
 .timescale -9 -12;
v0062E588_0 .alias "a", 0 0, v00669EC8_0;
v0062E5E0_0 .net "b", 0 0, L_00A6B1D0; 1 drivers
v0062E638_0 .var "out", 0 0;
E_00628750 .event edge, v0062E588_0, v0062E5E0_0;
S_00622B00 .scope module, "and2" "andgate" 3 91, 3 62, S_00622C10;
 .timescale -9 -12;
v0062E480_0 .net "a", 0 0, L_00A6B208; 1 drivers
v0062E4D8_0 .alias "b", 0 0, v00669D68_0;
v0062E530_0 .var "out", 0 0;
E_006287F0 .event edge, v0062E480_0, v0062E1C0_0;
S_00622B88 .scope module, "or1" "orgate" 3 92, 3 73, S_00622C10;
 .timescale -9 -12;
v0062E378_0 .alias "a", 0 0, v0062E798_0;
v0062E3D0_0 .alias "b", 0 0, v0062E7F0_0;
v0062E428_0 .var "out", 0 0;
E_006287D0 .event edge, v0062E378_0, v0062E3D0_0;
S_006231E8 .scope module, "and1" "andgate" 3 55, 3 62, S_00623408;
 .timescale -9 -12;
v0062E270_0 .alias "a", 0 0, v00669CB8_0;
v0062E2C8_0 .alias "b", 0 0, v00669D10_0;
v0062E320_0 .var "out", 0 0;
S_00623270 .scope module, "and2" "andgate" 3 56, 3 62, S_00623408;
 .timescale -9 -12;
v0062E168_0 .alias "a", 0 0, v00669F78_0;
v0062E1C0_0 .alias "b", 0 0, v00669D68_0;
v0062E218_0 .var "out", 0 0;
E_006288F0 .event edge, v0062E110_0, v0062E1C0_0;
S_006232F8 .scope module, "or1" "orgate" 3 57, 3 73, S_00623408;
 .timescale -9 -12;
v0062E060_0 .alias "a", 0 0, v00669CB8_0;
v0062E0B8_0 .alias "b", 0 0, v00669D10_0;
v0062E110_0 .var "out", 0 0;
E_00628910 .event edge, v0062E060_0, v0062E0B8_0;
S_00623380 .scope module, "or2" "orgate" 3 58, 3 73, S_00623408;
 .timescale -9 -12;
v0062DEA8_0 .alias "a", 0 0, v00669F20_0;
v0062DFB0_0 .alias "b", 0 0, v00669E18_0;
v0062E008_0 .var "out", 0 0;
E_00628890 .event edge, v0062DEA8_0, v0062DFB0_0;
    .scope S_005F7408;
T_0 ;
    %wait E_00608E90;
    %delay 7000, 0;
    %load/v 8, v00A60880_0, 1;
    %load/v 9, v00A608D8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A60930_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_005F72F8;
T_1 ;
    %wait E_00608EF0;
    %delay 7000, 0;
    %load/v 8, v00A60778_0, 1;
    %load/v 9, v00A607D0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A60828_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_005F70D8;
T_2 ;
    %wait E_00608F10;
    %delay 4000, 0;
    %load/v 8, v00A60670_0, 1;
    %load/v 9, v00A606C8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A60720_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_005F7628;
T_3 ;
    %wait E_00608F30;
    %delay 7000, 0;
    %load/v 8, v00A60350_0, 1;
    %load/v 9, v00A603A8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A60460_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_005F76B0;
T_4 ;
    %wait E_00608F50;
    %delay 7000, 0;
    %load/v 8, v00A60248_0, 1;
    %load/v 9, v00A602A0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A602F8_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_005F7738;
T_5 ;
    %wait E_00608830;
    %delay 4000, 0;
    %load/v 8, v00A60140_0, 1;
    %load/v 9, v00A60198_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A601F0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_005F7D98;
T_6 ;
    %wait E_00607BF0;
    %delay 7000, 0;
    %load/v 8, v00A60038_0, 1;
    %load/v 9, v00A60090_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A600E8_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_005F7E20;
T_7 ;
    %wait E_00608110;
    %delay 7000, 0;
    %load/v 8, v00A5FF30_0, 1;
    %load/v 9, v00A5FF88_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5FFE0_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_005F7EA8;
T_8 ;
    %wait E_00607BF0;
    %delay 4000, 0;
    %load/v 8, v00A5FE28_0, 1;
    %load/v 9, v00A5FE80_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5FED8_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_005F7F30;
T_9 ;
    %wait E_00607710;
    %delay 4000, 0;
    %load/v 8, v00A5FD20_0, 1;
    %load/v 9, v00A5FD78_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5FDD0_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_005F8590;
T_10 ;
    %wait E_006081D0;
    %delay 7000, 0;
    %load/v 8, v00A5F5E8_0, 1;
    %load/v 9, v00A5F640_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5F698_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_005F6EB8;
T_11 ;
    %wait E_006081B0;
    %delay 7000, 0;
    %load/v 8, v00A5F4E0_0, 1;
    %load/v 9, v00A5F538_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5F590_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_005F8618;
T_12 ;
    %wait E_00608130;
    %delay 4000, 0;
    %load/v 8, v00A5F3D8_0, 1;
    %load/v 9, v00A5F430_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5F488_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_005F8728;
T_13 ;
    %wait E_00608250;
    %delay 7000, 0;
    %load/v 8, v00A5F118_0, 1;
    %load/v 9, v00A5F170_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5F1C8_0, 0, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_005F87B0;
T_14 ;
    %wait E_00608030;
    %delay 7000, 0;
    %load/v 8, v00A5F010_0, 1;
    %load/v 9, v00A5F068_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5F0C0_0, 0, 8;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_005F8D88;
T_15 ;
    %wait E_00608010;
    %delay 4000, 0;
    %load/v 8, v00A5EF08_0, 1;
    %load/v 9, v00A5EF60_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5EFB8_0, 0, 8;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_005F6FC8;
T_16 ;
    %wait E_00607470;
    %delay 7000, 0;
    %load/v 8, v00A5EE00_0, 1;
    %load/v 9, v00A5EE58_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5EEB0_0, 0, 8;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_005F75A0;
T_17 ;
    %wait E_00607990;
    %delay 7000, 0;
    %load/v 8, v00A5ECF8_0, 1;
    %load/v 9, v00A5ED50_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5EDA8_0, 0, 8;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00607048;
T_18 ;
    %wait E_00607470;
    %delay 4000, 0;
    %load/v 8, v00A5EBF0_0, 1;
    %load/v 9, v00A5EC48_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5ECA0_0, 0, 8;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00606FC0;
T_19 ;
    %wait E_00607ED0;
    %delay 4000, 0;
    %load/v 8, v00A5EAE8_0, 1;
    %load/v 9, v00A5EB40_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5EB98_0, 0, 8;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00606740;
T_20 ;
    %wait E_00607A50;
    %delay 7000, 0;
    %load/v 8, v00A5E350_0, 1;
    %load/v 9, v00A5E3A8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5E460_0, 0, 8;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_006067C8;
T_21 ;
    %wait E_00607A30;
    %delay 7000, 0;
    %load/v 8, v00A5E248_0, 1;
    %load/v 9, v00A5E2A0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5E2F8_0, 0, 8;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00606630;
T_22 ;
    %wait E_006079B0;
    %delay 4000, 0;
    %load/v 8, v00A5E140_0, 1;
    %load/v 9, v00A5E198_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5E1F0_0, 0, 8;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_006065A8;
T_23 ;
    %wait E_00607AD0;
    %delay 7000, 0;
    %load/v 8, v00A5DE80_0, 1;
    %load/v 9, v00A5DED8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5DF30_0, 0, 8;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00606388;
T_24 ;
    %wait E_006078B0;
    %delay 7000, 0;
    %load/v 8, v00A5DD78_0, 1;
    %load/v 9, v00A5DDD0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5DE28_0, 0, 8;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00605F48;
T_25 ;
    %wait E_00607890;
    %delay 4000, 0;
    %load/v 8, v00A5DC70_0, 1;
    %load/v 9, v00A5DCC8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5DD20_0, 0, 8;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00605E38;
T_26 ;
    %wait E_00607730;
    %delay 7000, 0;
    %load/v 8, v00A5DB68_0, 1;
    %load/v 9, v00A5DBC0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5DC18_0, 0, 8;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_00605EC0;
T_27 ;
    %wait E_00607210;
    %delay 7000, 0;
    %load/v 8, v00A5DA60_0, 1;
    %load/v 9, v00A5DAB8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5DB10_0, 0, 8;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00605DB0;
T_28 ;
    %wait E_00607730;
    %delay 4000, 0;
    %load/v 8, v00A5D958_0, 1;
    %load/v 9, v00A5D9B0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5DA08_0, 0, 8;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_00605B90;
T_29 ;
    %wait E_00608690;
    %delay 4000, 0;
    %load/v 8, v00A5D850_0, 1;
    %load/v 9, v00A5D8A8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5D900_0, 0, 8;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_006057D8;
T_30 ;
    %wait E_006072D0;
    %delay 7000, 0;
    %load/v 8, v00A5D118_0, 1;
    %load/v 9, v00A5D170_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5D1C8_0, 0, 8;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_00605640;
T_31 ;
    %wait E_006072B0;
    %delay 7000, 0;
    %load/v 8, v00A5D010_0, 1;
    %load/v 9, v00A5D068_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5D0C0_0, 0, 8;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_006056C8;
T_32 ;
    %wait E_00607230;
    %delay 4000, 0;
    %load/v 8, v00A5CF08_0, 1;
    %load/v 9, v00A5CF60_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5CFB8_0, 0, 8;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_00605398;
T_33 ;
    %wait E_00607350;
    %delay 7000, 0;
    %load/v 8, v00A5CC48_0, 1;
    %load/v 9, v00A5CCA0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5CCF8_0, 0, 8;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_006050F0;
T_34 ;
    %wait E_00607130;
    %delay 7000, 0;
    %load/v 8, v00A5CB40_0, 1;
    %load/v 9, v00A5CB98_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5CBF0_0, 0, 8;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_00605178;
T_35 ;
    %wait E_00607110;
    %delay 4000, 0;
    %load/v 8, v00A5CA38_0, 1;
    %load/v 9, v00A5CA90_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5CAE8_0, 0, 8;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_00605288;
T_36 ;
    %wait E_00607EF0;
    %delay 7000, 0;
    %load/v 8, v00A5C930_0, 1;
    %load/v 9, v00A5C988_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5C9E0_0, 0, 8;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_00605860;
T_37 ;
    %wait E_00607810;
    %delay 7000, 0;
    %load/v 8, v00A5C828_0, 1;
    %load/v 9, v00A5C880_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5C8D8_0, 0, 8;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_006058E8;
T_38 ;
    %wait E_00607EF0;
    %delay 4000, 0;
    %load/v 8, v00A5C720_0, 1;
    %load/v 9, v00A5C778_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5C7D0_0, 0, 8;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_00605970;
T_39 ;
    %wait E_006087D0;
    %delay 4000, 0;
    %load/v 8, v00A5C618_0, 1;
    %load/v 9, v00A5C670_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5C6C8_0, 0, 8;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_00605A80;
T_40 ;
    %wait E_006077B0;
    %delay 7000, 0;
    %load/v 8, v00A5B6B0_0, 1;
    %load/v 9, v00A5B708_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5B760_0, 0, 8;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_00606058;
T_41 ;
    %wait E_00607790;
    %delay 7000, 0;
    %load/v 8, v00A5B5A8_0, 1;
    %load/v 9, v00A5B600_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5B658_0, 0, 8;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_006060E0;
T_42 ;
    %wait E_00607830;
    %delay 4000, 0;
    %load/v 8, v00A5B4A0_0, 1;
    %load/v 9, v00A5B4F8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5B550_0, 0, 8;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_006061F0;
T_43 ;
    %wait E_006077D0;
    %delay 7000, 0;
    %load/v 8, v00A5B1E0_0, 1;
    %load/v 9, v00A5B238_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5B290_0, 0, 8;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_00606278;
T_44 ;
    %wait E_00607EB0;
    %delay 7000, 0;
    %load/v 8, v00A5B0D8_0, 1;
    %load/v 9, v00A5B130_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5B188_0, 0, 8;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_00606850;
T_45 ;
    %wait E_00607E90;
    %delay 4000, 0;
    %load/v 8, v00A5AFD0_0, 1;
    %load/v 9, v00A5B028_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5B080_0, 0, 8;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_00606960;
T_46 ;
    %wait E_006086B0;
    %delay 7000, 0;
    %load/v 8, v00A5AEC8_0, 1;
    %load/v 9, v00A5AF20_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5AF78_0, 0, 8;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_006069E8;
T_47 ;
    %wait E_00608610;
    %delay 7000, 0;
    %load/v 8, v00A5ADC0_0, 1;
    %load/v 9, v00A5AE18_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5AE70_0, 0, 8;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_00606A70;
T_48 ;
    %wait E_006086B0;
    %delay 4000, 0;
    %load/v 8, v00A5ACB8_0, 1;
    %load/v 9, v00A5AD10_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5AD68_0, 0, 8;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_00606AF8;
T_49 ;
    %wait E_006087F0;
    %delay 4000, 0;
    %load/v 8, v00A5AB80_0, 1;
    %load/v 9, v00A5ABD8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5AC60_0, 0, 8;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_00606C08;
T_50 ;
    %wait E_00607F70;
    %delay 7000, 0;
    %load/v 8, v00A5A448_0, 1;
    %load/v 9, v00A5A4A0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5A4F8_0, 0, 8;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_00606C90;
T_51 ;
    %wait E_00607F50;
    %delay 7000, 0;
    %load/v 8, v00A5A340_0, 1;
    %load/v 9, v00A5A398_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5A3F0_0, 0, 8;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_00613FC0;
T_52 ;
    %wait E_00608630;
    %delay 4000, 0;
    %load/v 8, v00A5A238_0, 1;
    %load/v 9, v00A5A290_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5A2E8_0, 0, 8;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_00613F38;
T_53 ;
    %wait E_00607F90;
    %delay 7000, 0;
    %load/v 8, v00A59F78_0, 1;
    %load/v 9, v00A59FD0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A5A028_0, 0, 8;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_00613D18;
T_54 ;
    %wait E_00608670;
    %delay 7000, 0;
    %load/v 8, v00A59E70_0, 1;
    %load/v 9, v00A59EC8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A59F20_0, 0, 8;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_006138D8;
T_55 ;
    %wait E_00608650;
    %delay 4000, 0;
    %load/v 8, v00A59D68_0, 1;
    %load/v 9, v00A59DC0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A59E18_0, 0, 8;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_006137C8;
T_56 ;
    %wait E_00629330;
    %delay 7000, 0;
    %load/v 8, v00A59C60_0, 1;
    %load/v 9, v00A59CB8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A59D10_0, 0, 8;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_00613850;
T_57 ;
    %wait E_006294B0;
    %delay 7000, 0;
    %load/v 8, v00A59B28_0, 1;
    %load/v 9, v00A59B80_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A59BD8_0, 0, 8;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_00613740;
T_58 ;
    %wait E_00629330;
    %delay 4000, 0;
    %load/v 8, v00A59A20_0, 1;
    %load/v 9, v00A59A78_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A59AD0_0, 0, 8;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_00613520;
T_59 ;
    %wait E_006292F0;
    %delay 4000, 0;
    %load/v 8, v00A59918_0, 1;
    %load/v 9, v00A59970_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A599C8_0, 0, 8;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_00613168;
T_60 ;
    %wait E_00608730;
    %delay 7000, 0;
    %load/v 8, v00A591E0_0, 1;
    %load/v 9, v00A59238_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A59290_0, 0, 8;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_00612FD0;
T_61 ;
    %wait E_00608710;
    %delay 7000, 0;
    %load/v 8, v00A590D8_0, 1;
    %load/v 9, v00A59130_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A59188_0, 0, 8;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_00613058;
T_62 ;
    %wait E_00608770;
    %delay 4000, 0;
    %load/v 8, v00A58FD0_0, 1;
    %load/v 9, v00A59028_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A59080_0, 0, 8;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_00612D28;
T_63 ;
    %wait E_00608790;
    %delay 7000, 0;
    %load/v 8, v00A58D10_0, 1;
    %load/v 9, v00A58D68_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A58DC0_0, 0, 8;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_006128E8;
T_64 ;
    %wait E_006087B0;
    %delay 7000, 0;
    %load/v 8, v00A583D8_0, 1;
    %load/v 9, v00A58C60_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A58CB8_0, 0, 8;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_00612970;
T_65 ;
    %wait E_00608810;
    %delay 4000, 0;
    %load/v 8, v00A582D0_0, 1;
    %load/v 9, v00A58328_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A58380_0, 0, 8;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_00612860;
T_66 ;
    %wait E_00629350;
    %delay 7000, 0;
    %load/v 8, v00A581C8_0, 1;
    %load/v 9, v00A58220_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A58278_0, 0, 8;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_00612750;
T_67 ;
    %wait E_006293B0;
    %delay 7000, 0;
    %load/v 8, v00A580C0_0, 1;
    %load/v 9, v00A58118_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A58170_0, 0, 8;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_00612530;
T_68 ;
    %wait E_00629350;
    %delay 4000, 0;
    %load/v 8, v00A57FB8_0, 1;
    %load/v 9, v00A58010_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A58068_0, 0, 8;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_00612178;
T_69 ;
    %wait E_00629190;
    %delay 4000, 0;
    %load/v 8, v00A57EB0_0, 1;
    %load/v 9, v00A57F08_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A57F60_0, 0, 8;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_006120F0;
T_70 ;
    %wait E_00629450;
    %delay 7000, 0;
    %load/v 8, v00A57778_0, 1;
    %load/v 9, v00A577D0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A57828_0, 0, 8;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_00612288;
T_71 ;
    %wait E_00629430;
    %delay 7000, 0;
    %load/v 8, v00A57670_0, 1;
    %load/v 9, v00A576C8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A57720_0, 0, 8;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_00612A80;
T_72 ;
    %wait E_006293D0;
    %delay 4000, 0;
    %load/v 8, v00A57568_0, 1;
    %load/v 9, v00A575C0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A57618_0, 0, 8;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_00612B90;
T_73 ;
    %wait E_006293F0;
    %delay 7000, 0;
    %load/v 8, v00A57278_0, 1;
    %load/v 9, v00A572D0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A57328_0, 0, 8;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_00612C18;
T_74 ;
    %wait E_00629390;
    %delay 7000, 0;
    %load/v 8, v00A57170_0, 1;
    %load/v 9, v00A571C8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A57220_0, 0, 8;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_006131F0;
T_75 ;
    %wait E_00629370;
    %delay 4000, 0;
    %load/v 8, v00A57068_0, 1;
    %load/v 9, v00A570C0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A57118_0, 0, 8;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_00613300;
T_76 ;
    %wait E_00629210;
    %delay 7000, 0;
    %load/v 8, v00A56F60_0, 1;
    %load/v 9, v00A56FB8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A57010_0, 0, 8;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_00613388;
T_77 ;
    %wait E_00629010;
    %delay 7000, 0;
    %load/v 8, v00A56E58_0, 1;
    %load/v 9, v00A56EB0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A56F08_0, 0, 8;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_00613410;
T_78 ;
    %wait E_00629210;
    %delay 4000, 0;
    %load/v 8, v00A56D50_0, 1;
    %load/v 9, v00A56DA8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A56E00_0, 0, 8;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_006139E8;
T_79 ;
    %wait E_00628E90;
    %delay 4000, 0;
    %load/v 8, v00A56C48_0, 1;
    %load/v 9, v00A56CA0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A56CF8_0, 0, 8;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_00613AF8;
T_80 ;
    %wait E_006292B0;
    %delay 7000, 0;
    %load/v 8, v00A55AD0_0, 1;
    %load/v 9, v00A55B28_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A55B80_0, 0, 8;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_00613B80;
T_81 ;
    %wait E_00629290;
    %delay 7000, 0;
    %load/v 8, v00A559C8_0, 1;
    %load/v 9, v00A55A20_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A55A78_0, 0, 8;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_00613C08;
T_82 ;
    %wait E_00629230;
    %delay 4000, 0;
    %load/v 8, v00A558C0_0, 1;
    %load/v 9, v00A55918_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A55970_0, 0, 8;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_00612420;
T_83 ;
    %wait E_00629250;
    %delay 7000, 0;
    %load/v 8, v00A55600_0, 1;
    %load/v 9, v00A55658_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A556B0_0, 0, 8;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_006129F8;
T_84 ;
    %wait E_006291F0;
    %delay 7000, 0;
    %load/v 8, v00A554F8_0, 1;
    %load/v 9, v00A55550_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A555A8_0, 0, 8;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_00625828;
T_85 ;
    %wait E_006291D0;
    %delay 4000, 0;
    %load/v 8, v00A553F0_0, 1;
    %load/v 9, v00A55448_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A554A0_0, 0, 8;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_00625718;
T_86 ;
    %wait E_00629030;
    %delay 7000, 0;
    %load/v 8, v00A552E8_0, 1;
    %load/v 9, v00A55340_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A55398_0, 0, 8;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_00625690;
T_87 ;
    %wait E_00629090;
    %delay 7000, 0;
    %load/v 8, v00A551E0_0, 1;
    %load/v 9, v00A55238_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A55290_0, 0, 8;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_00625608;
T_88 ;
    %wait E_00629030;
    %delay 4000, 0;
    %load/v 8, v00A550D8_0, 1;
    %load/v 9, v00A55130_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A55188_0, 0, 8;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_00625580;
T_89 ;
    %wait E_00628210;
    %delay 4000, 0;
    %load/v 8, v00A54FD0_0, 1;
    %load/v 9, v00A55028_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A55080_0, 0, 8;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_00625470;
T_90 ;
    %wait E_00629130;
    %delay 7000, 0;
    %load/v 8, v00A54468_0, 1;
    %load/v 9, v00A544C0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A54518_0, 0, 8;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_006253E8;
T_91 ;
    %wait E_00629110;
    %delay 7000, 0;
    %load/v 8, v00A54360_0, 1;
    %load/v 9, v00A543B8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A54410_0, 0, 8;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_00625360;
T_92 ;
    %wait E_006290B0;
    %delay 4000, 0;
    %load/v 8, v00A54258_0, 1;
    %load/v 9, v00A542B0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A54308_0, 0, 8;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_00625250;
T_93 ;
    %wait E_006290D0;
    %delay 7000, 0;
    %load/v 8, v00A53F98_0, 1;
    %load/v 9, v00A53FF0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A54048_0, 0, 8;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_006251C8;
T_94 ;
    %wait E_00629070;
    %delay 7000, 0;
    %load/v 8, v00A53E90_0, 1;
    %load/v 9, v00A53EE8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A53F40_0, 0, 8;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_00625140;
T_95 ;
    %wait E_00629050;
    %delay 4000, 0;
    %load/v 8, v00A53D88_0, 1;
    %load/v 9, v00A53DE0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A53E38_0, 0, 8;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_00625030;
T_96 ;
    %wait E_00628EB0;
    %delay 7000, 0;
    %load/v 8, v00A53C80_0, 1;
    %load/v 9, v00A53CD8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A53D30_0, 0, 8;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_00624FA8;
T_97 ;
    %wait E_00628F10;
    %delay 7000, 0;
    %load/v 8, v00A53B78_0, 1;
    %load/v 9, v00A53BD0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A53C28_0, 0, 8;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_00624F20;
T_98 ;
    %wait E_00628EB0;
    %delay 4000, 0;
    %load/v 8, v00A53A70_0, 1;
    %load/v 9, v00A53AC8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A53B20_0, 0, 8;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_00624E98;
T_99 ;
    %wait E_00627A90;
    %delay 4000, 0;
    %load/v 8, v00A53968_0, 1;
    %load/v 9, v00A539C0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A53A18_0, 0, 8;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_00624D88;
T_100 ;
    %wait E_00628FB0;
    %delay 7000, 0;
    %load/v 8, v00A53200_0, 1;
    %load/v 9, v00A53258_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A532B0_0, 0, 8;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_00624D00;
T_101 ;
    %wait E_00628F90;
    %delay 7000, 0;
    %load/v 8, v00A530F8_0, 1;
    %load/v 9, v00A53150_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A531A8_0, 0, 8;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_00624C78;
T_102 ;
    %wait E_00628F30;
    %delay 4000, 0;
    %load/v 8, v00A52FF0_0, 1;
    %load/v 9, v00A53048_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A530A0_0, 0, 8;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_00624B68;
T_103 ;
    %wait E_00628F50;
    %delay 7000, 0;
    %load/v 8, v00A52D30_0, 1;
    %load/v 9, v00A52D88_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A52DE0_0, 0, 8;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_00624AE0;
T_104 ;
    %wait E_00628EF0;
    %delay 7000, 0;
    %load/v 8, v00A52C28_0, 1;
    %load/v 9, v00A52C80_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A52CD8_0, 0, 8;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_00624A58;
T_105 ;
    %wait E_00628ED0;
    %delay 4000, 0;
    %load/v 8, v00A52B20_0, 1;
    %load/v 9, v00A52B78_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A52BD0_0, 0, 8;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_00624948;
T_106 ;
    %wait E_00628230;
    %delay 7000, 0;
    %load/v 8, v00A52A18_0, 1;
    %load/v 9, v00A52A70_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A52AC8_0, 0, 8;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_006248C0;
T_107 ;
    %wait E_006282B0;
    %delay 7000, 0;
    %load/v 8, v00A52910_0, 1;
    %load/v 9, v00A52968_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A529C0_0, 0, 8;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_00624838;
T_108 ;
    %wait E_00628230;
    %delay 4000, 0;
    %load/v 8, v00A517D8_0, 1;
    %load/v 9, v00A52860_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A528B8_0, 0, 8;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_006247B0;
T_109 ;
    %wait E_00627890;
    %delay 4000, 0;
    %load/v 8, v00A516D0_0, 1;
    %load/v 9, v00A51728_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A51780_0, 0, 8;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_006246A0;
T_110 ;
    %wait E_00628470;
    %delay 7000, 0;
    %load/v 8, v00A50F98_0, 1;
    %load/v 9, v00A50FF0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A51048_0, 0, 8;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_00624618;
T_111 ;
    %wait E_00628450;
    %delay 7000, 0;
    %load/v 8, v00A50E90_0, 1;
    %load/v 9, v00A50EE8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A50F40_0, 0, 8;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_00624590;
T_112 ;
    %wait E_006282D0;
    %delay 4000, 0;
    %load/v 8, v00A50D88_0, 1;
    %load/v 9, v00A50DE0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A50E38_0, 0, 8;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_00624480;
T_113 ;
    %wait E_006284F0;
    %delay 7000, 0;
    %load/v 8, v00A50AC8_0, 1;
    %load/v 9, v00A50B20_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A50B78_0, 0, 8;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_006243F8;
T_114 ;
    %wait E_00628370;
    %delay 7000, 0;
    %load/v 8, v00A509C0_0, 1;
    %load/v 9, v00A50A18_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A50A70_0, 0, 8;
    %jmp T_114;
    .thread T_114, $push;
    .scope S_00624370;
T_115 ;
    %wait E_00628350;
    %delay 4000, 0;
    %load/v 8, v00A508B8_0, 1;
    %load/v 9, v00A50910_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A50968_0, 0, 8;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_00624260;
T_116 ;
    %wait E_00627AB0;
    %delay 7000, 0;
    %load/v 8, v0066FA20_0, 1;
    %load/v 9, v0066FA78_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A50860_0, 0, 8;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_006241D8;
T_117 ;
    %wait E_00627B30;
    %delay 7000, 0;
    %load/v 8, v0066F918_0, 1;
    %load/v 9, v0066F970_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066F9C8_0, 0, 8;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_00624150;
T_118 ;
    %wait E_00627AB0;
    %delay 4000, 0;
    %load/v 8, v0066F810_0, 1;
    %load/v 9, v0066F868_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066F8C0_0, 0, 8;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_006240C8;
T_119 ;
    %wait E_00628050;
    %delay 4000, 0;
    %load/v 8, v0066F708_0, 1;
    %load/v 9, v0066F760_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066F7B8_0, 0, 8;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_00623FB8;
T_120 ;
    %wait E_00627CF0;
    %delay 7000, 0;
    %load/v 8, v0066EFD0_0, 1;
    %load/v 9, v0066F028_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066F080_0, 0, 8;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_00623F30;
T_121 ;
    %wait E_00627CD0;
    %delay 7000, 0;
    %load/v 8, v0066EEC8_0, 1;
    %load/v 9, v0066EF20_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066EF78_0, 0, 8;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_00623EA8;
T_122 ;
    %wait E_00627B50;
    %delay 4000, 0;
    %load/v 8, v0066EDC0_0, 1;
    %load/v 9, v0066EE18_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066EE70_0, 0, 8;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_00623D98;
T_123 ;
    %wait E_00627D70;
    %delay 7000, 0;
    %load/v 8, v0066EB00_0, 1;
    %load/v 9, v0066EB58_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066EBB0_0, 0, 8;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_00623D10;
T_124 ;
    %wait E_00627BF0;
    %delay 7000, 0;
    %load/v 8, v0066E9C8_0, 1;
    %load/v 9, v0066EA20_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066EA78_0, 0, 8;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_00623C88;
T_125 ;
    %wait E_00627BD0;
    %delay 4000, 0;
    %load/v 8, v0066E8C0_0, 1;
    %load/v 9, v0066E918_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066E970_0, 0, 8;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_00623B78;
T_126 ;
    %wait E_006278B0;
    %delay 7000, 0;
    %load/v 8, v0066E7B8_0, 1;
    %load/v 9, v0066E810_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066E868_0, 0, 8;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_00623AF0;
T_127 ;
    %wait E_00627810;
    %delay 7000, 0;
    %load/v 8, v0066E6B0_0, 1;
    %load/v 9, v0066E708_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066E760_0, 0, 8;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_00623A68;
T_128 ;
    %wait E_006278B0;
    %delay 4000, 0;
    %load/v 8, v0066E5A8_0, 1;
    %load/v 9, v0066E600_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066E658_0, 0, 8;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_006236B0;
T_129 ;
    %wait E_00628810;
    %delay 4000, 0;
    %load/v 8, v0066E4A0_0, 1;
    %load/v 9, v0066E4F8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066E550_0, 0, 8;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_00623160;
T_130 ;
    %wait E_00627570;
    %delay 7000, 0;
    %load/v 8, v0066DD68_0, 1;
    %load/v 9, v0066DDC0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066DE18_0, 0, 8;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_00622FC8;
T_131 ;
    %wait E_00627550;
    %delay 7000, 0;
    %load/v 8, v0066DC60_0, 1;
    %load/v 9, v0066DCB8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066DD10_0, 0, 8;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_00623050;
T_132 ;
    %wait E_00627830;
    %delay 4000, 0;
    %load/v 8, v0066DB58_0, 1;
    %load/v 9, v0066DBB0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066DC08_0, 0, 8;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_00622D20;
T_133 ;
    %wait E_006275F0;
    %delay 7000, 0;
    %load/v 8, v0066B868_0, 1;
    %load/v 9, v0066B8C0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066B918_0, 0, 8;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_006228E0;
T_134 ;
    %wait E_00627870;
    %delay 7000, 0;
    %load/v 8, v0066B760_0, 1;
    %load/v 9, v0066B7B8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066B810_0, 0, 8;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_00622968;
T_135 ;
    %wait E_00627850;
    %delay 4000, 0;
    %load/v 8, v0066B658_0, 1;
    %load/v 9, v0066B6B0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066B708_0, 0, 8;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_00622858;
T_136 ;
    %wait E_00628070;
    %delay 7000, 0;
    %load/v 8, v0066B550_0, 1;
    %load/v 9, v0066B5A8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066B600_0, 0, 8;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_00622748;
T_137 ;
    %wait E_00627FD0;
    %delay 7000, 0;
    %load/v 8, v0066B448_0, 1;
    %load/v 9, v0066B4A0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066B4F8_0, 0, 8;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_00622528;
T_138 ;
    %wait E_00628070;
    %delay 4000, 0;
    %load/v 8, v0066B340_0, 1;
    %load/v 9, v0066B398_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066B3F0_0, 0, 8;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_006220E8;
T_139 ;
    %wait E_00628930;
    %delay 4000, 0;
    %load/v 8, v0066B238_0, 1;
    %load/v 9, v0066B290_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066B2E8_0, 0, 8;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_00621FD8;
T_140 ;
    %wait E_00627930;
    %delay 7000, 0;
    %load/v 8, v0066AB00_0, 1;
    %load/v 9, v0066AB58_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066ABB0_0, 0, 8;
    %jmp T_140;
    .thread T_140, $push;
    .scope S_00622060;
T_141 ;
    %wait E_00627910;
    %delay 7000, 0;
    %load/v 8, v0066A9C8_0, 1;
    %load/v 9, v0066AA20_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066AA78_0, 0, 8;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_00621F50;
T_142 ;
    %wait E_00627FF0;
    %delay 4000, 0;
    %load/v 8, v0066A8C0_0, 1;
    %load/v 9, v0066A918_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066A970_0, 0, 8;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_006218F0;
T_143 ;
    %wait E_00627F90;
    %delay 7000, 0;
    %load/v 8, v0066A600_0, 1;
    %load/v 9, v0066A658_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066A6B0_0, 0, 8;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_00621978;
T_144 ;
    %wait E_00628030;
    %delay 7000, 0;
    %load/v 8, v0066A4F8_0, 1;
    %load/v 9, v0066A550_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066A5A8_0, 0, 8;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_00621A00;
T_145 ;
    %wait E_00628010;
    %delay 4000, 0;
    %load/v 8, v0066A3F0_0, 1;
    %load/v 9, v0066A448_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066A4A0_0, 0, 8;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_00621B10;
T_146 ;
    %wait E_00628830;
    %delay 7000, 0;
    %load/v 8, v0066A2E8_0, 1;
    %load/v 9, v0066A340_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066A398_0, 0, 8;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_00621B98;
T_147 ;
    %wait E_00628790;
    %delay 7000, 0;
    %load/v 8, v0066A1E0_0, 1;
    %load/v 9, v0066A238_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066A290_0, 0, 8;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_00621C20;
T_148 ;
    %wait E_00628830;
    %delay 4000, 0;
    %load/v 8, v0066A0D8_0, 1;
    %load/v 9, v0066A130_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066A188_0, 0, 8;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_006221F8;
T_149 ;
    %wait E_006288D0;
    %delay 4000, 0;
    %load/v 8, v00669FD0_0, 1;
    %load/v 9, v0066A028_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0066A080_0, 0, 8;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_00622308;
T_150 ;
    %wait E_00628730;
    %delay 7000, 0;
    %load/v 8, v0062EA58_0, 1;
    %load/v 9, v0062EAB0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062EB08_0, 0, 8;
    %jmp T_150;
    .thread T_150, $push;
    .scope S_00622390;
T_151 ;
    %wait E_00628710;
    %delay 7000, 0;
    %load/v 8, v0062E950_0, 1;
    %load/v 9, v0062E9A8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062EA00_0, 0, 8;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_00622418;
T_152 ;
    %wait E_006287B0;
    %delay 4000, 0;
    %load/v 8, v0062E848_0, 1;
    %load/v 9, v0062E8A0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062E8F8_0, 0, 8;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_00622A78;
T_153 ;
    %wait E_00628750;
    %delay 7000, 0;
    %load/v 8, v0062E588_0, 1;
    %load/v 9, v0062E5E0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062E638_0, 0, 8;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_00622B00;
T_154 ;
    %wait E_006287F0;
    %delay 7000, 0;
    %load/v 8, v0062E480_0, 1;
    %load/v 9, v0062E4D8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062E530_0, 0, 8;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_00622B88;
T_155 ;
    %wait E_006287D0;
    %delay 4000, 0;
    %load/v 8, v0062E378_0, 1;
    %load/v 9, v0062E3D0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062E428_0, 0, 8;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_006231E8;
T_156 ;
    %wait E_00628910;
    %delay 7000, 0;
    %load/v 8, v0062E270_0, 1;
    %load/v 9, v0062E2C8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062E320_0, 0, 8;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_00623270;
T_157 ;
    %wait E_006288F0;
    %delay 7000, 0;
    %load/v 8, v0062E168_0, 1;
    %load/v 9, v0062E1C0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062E218_0, 0, 8;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_006232F8;
T_158 ;
    %wait E_00628910;
    %delay 4000, 0;
    %load/v 8, v0062E060_0, 1;
    %load/v 9, v0062E0B8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062E110_0, 0, 8;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_00623380;
T_159 ;
    %wait E_00628890;
    %delay 4000, 0;
    %load/v 8, v0062DEA8_0, 1;
    %load/v 9, v0062DFB0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062E008_0, 0, 8;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_00623518;
T_160 ;
    %ix/load 0, 16, 0;
    %assign/v0 v00A615E8_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v00A61640_0, 0, 0;
    %set/v v00A613D8_0, 0, 1;
    %set/v v00A61430_0, 0, 1;
    %set/v v00A614E0_0, 0, 6;
    %set/v v00A61590_0, 0, 6;
    %vpi_call 2 29 "$dumpfile", "16bit_RCA.fsdb";
    %vpi_call 2 30 "$dumpvars";
    %delay 10000, 0;
    %set/v v00A61698_0, 1, 1;
    %delay 10000, 0;
    %set/v v00A61698_0, 0, 1;
    %movi 8, 1, 6;
    %set/v v00A61590_0, 8, 6;
T_160.0 ;
    %load/v 8, v00A61590_0, 6;
    %mov 14, 0, 1;
   %cmpi/u 8, 10, 7;
    %jmp/0xz T_160.1, 5;
    %delay 200000, 0;
    %set/v v00A61698_0, 1, 1;
    %delay 10000, 0;
    %set/v v00A61698_0, 0, 1;
    %load/v 8, v00A61590_0, 6;
    %mov 14, 0, 26;
    %addi 8, 1, 32;
    %set/v v00A61590_0, 8, 6;
    %jmp T_160.0;
T_160.1 ;
    %delay 200000, 0;
    %vpi_call 2 40 "$display", "//     CORRECT COUNT = %d    //", v00A614E0_0;
    %delay 100000, 0;
    %vpi_call 2 41 "$finish";
    %end;
    .thread T_160;
    .scope S_00623518;
T_161 ;
    %delay 10000, 0;
    %load/v 8, v00A61430_0, 1;
    %inv 8, 1;
    %set/v v00A61430_0, 8, 1;
    %jmp T_161;
    .thread T_161;
    .scope S_00623518;
T_162 ;
    %wait E_006288B0;
    %load/v 8, v00A61698_0, 1;
    %jmp/0xz  T_162.0, 8;
    %load/v 8, v00A61590_0, 6;
    %mov 14, 0, 1;
    %cmp/u 0, 8, 7;
    %or 5, 4, 1;
    %jmp/0xz  T_162.2, 5;
    %vpi_func 2 54 "$random", 40, 32;
    %mov 8, 40, 32;
    %movi 40, 65535, 32;
    %mod 8, 40, 32;
    %ix/load 0, 16, 0;
    %assign/v0 v00A615E8_0, 0, 8;
    %vpi_func 2 55 "$random", 40, 32;
    %mov 8, 40, 32;
    %movi 40, 65535, 32;
    %mod 8, 40, 32;
    %ix/load 0, 16, 0;
    %assign/v0 v00A61640_0, 0, 8;
    %vpi_func 2 56 "$random", 40, 32;
    %mov 8, 40, 32;
    %movi 40, 2, 32;
    %mod 8, 40, 32;
    %ix/load 0, 1, 0;
    %assign/v0 v00A613D8_0, 0, 8;
T_162.2 ;
    %ix/load 0, 17, 0;
    %assign/v0 v00A61488_0, 0, 0;
    %ix/load 0, 9, 0;
    %assign/v0 v00A61748_0, 0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/v 8, v00A615E8_0, 16;
    %mov 24, 0, 1;
    %load/v 25, v00A61640_0, 16;
    %mov 41, 0, 1;
    %add 8, 25, 17;
    %load/v 25, v00A613D8_0, 1;
    %mov 26, 0, 16;
    %add 8, 25, 17;
    %ix/load 0, 17, 0;
    %assign/v0 v00A61488_0, 0, 8;
    %load/v 8, v00A61748_0, 9;
    %mov 17, 0, 23;
    %addi 8, 1, 32;
    %ix/load 0, 9, 0;
    %assign/v0 v00A61748_0, 0, 8;
    %load/v 8, v00A61748_0, 9;
    %mov 17, 0, 1;
    %cmpi/u 8, 8, 10;
    %jmp/0xz  T_162.4, 4;
    %load/v 8, v00A616F0_0, 16;
    %load/v 24, v00A61538_0, 1;
    %load/v 25, v00A61488_0, 17;
    %cmp/u 8, 25, 17;
    %jmp/0xz  T_162.6, 4;
    %load/v 8, v00A614E0_0, 6;
    %mov 14, 0, 26;
    %addi 8, 1, 32;
    %ix/load 0, 6, 0;
    %assign/v0 v00A614E0_0, 0, 8;
    %vpi_call 2 72 "$display", "////////////Test %d////////////", v00A61590_0;
    %vpi_call 2 73 "$display", "//  Q :%d + %d + %d = ? //", v00A615E8_0, v00A61640_0, v00A613D8_0;
    %vpi_call 2 74 "$display", "///////////////////////////////";
    %vpi_call 2 75 "$display", "//  Your answer              //";
    %vpi_call 2 76 "$display", "//  Cout = %d Sum = %d     //", v00A61538_0, v00A616F0_0;
    %vpi_call 2 77 "$display", "///////////////////////////////";
    %vpi_call 2 78 "$display", "//  Correct answer           //";
    %vpi_call 2 79 "$display", "//  Cout = %d Sum = %d     //", &PV<v00A61488_0, 16, 1>, &PV<v00A61488_0, 0, 16>;
    %vpi_call 2 80 "$display", "///////////////////////////////";
    %vpi_call 2 81 "$display", "//        SUCCESSFUL !       //";
    %vpi_call 2 82 "$display", "///////////////////////////////\012";
    %jmp T_162.7;
T_162.6 ;
    %vpi_call 2 86 "$display", "////////////Test %d////////////", v00A61590_0;
    %vpi_call 2 87 "$display", "//  Q :%d + %d + %d = ? //", v00A615E8_0, v00A61640_0, v00A613D8_0;
    %vpi_call 2 88 "$display", "///////////////////////////////";
    %vpi_call 2 89 "$display", "//  Your answer              //";
    %vpi_call 2 90 "$display", "//  Cout = %d Sum = %d     //", v00A61538_0, v00A616F0_0;
    %vpi_call 2 91 "$display", "///////////////////////////////";
    %vpi_call 2 92 "$display", "//  Correct answer           //";
    %vpi_call 2 93 "$display", "//  Cout = %d Sum = %d     //", &PV<v00A61488_0, 16, 1>, &PV<v00A61488_0, 0, 16>;
    %vpi_call 2 94 "$display", "///////////////////////////////";
    %vpi_call 2 95 "$display", "//           FAIL !          //";
    %vpi_call 2 96 "$display", "///////////////////////////////\012";
T_162.7 ;
T_162.4 ;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "16bit_testbench.v";
    "16bit_RCA.v";
