Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Oct  4 18:52:05 2018
| Host         : tansell.pao.corp.google.com running 64-bit Debian GNU/Linux rodete (upgraded from: Ubuntu 14.04.5 LTS)
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: $auto$simplemap.cc:442:simplemap_dffe$21418/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.065        0.000                      0                 5242        0.051        0.000                      0                 5242        3.000        0.000                       0                  2311  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100     {0.000 5.000}      10.000          100.000         
  pll_fb   {0.000 5.000}      10.000          100.000         
  pll_sys  {0.000 5.000}      10.000          100.000         
sys_clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                          3.000        0.000                       0                     1  
  pll_fb                                                                                                                                                        8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                       7.845        0.000                       0                     2  
sys_clk             0.065        0.000                      0                 5242        0.051        0.000                      0                 5242        3.750        0.000                       0                  2306  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9048/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.869ns  (logic 4.382ns (44.401%)  route 5.487ns (55.599%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=6 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        1.558     1.558    lm32_cpu/multiplier/clk_i
    SLICE_X52Y52         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/Q
                         net (fo=82, routed)          1.223     3.299    lm32_cpu/multiplier/muliplicand[3]
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.423 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.fpga_lut_1/O
                         net (fo=1, routed)           0.000     3.423    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.T1
    SLICE_X50Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     3.637 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.fpga_mux_0/O
                         net (fo=5, routed)           1.169     4.806    lm32_cpu/multiplier/$abc$34783$n797
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.297     5.103 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_lut_1/O
                         net (fo=1, routed)           0.000     5.103    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.T1
    SLICE_X52Y51         MUXF7 (Prop_muxf7_I1_O)      0.214     5.317 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_mux_0/O
                         net (fo=5, routed)           0.739     6.056    lm32_cpu/multiplier/$abc$34783$n811
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.297     6.353 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_lut_1/O
                         net (fo=1, routed)           0.000     6.353    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.T1
    SLICE_X52Y55         MUXF7 (Prop_muxf7_I1_O)      0.214     6.567 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_mux_0/O
                         net (fo=2, routed)           0.319     6.886    lm32_cpu/multiplier/$abc$34783$n838
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.297     7.183 f  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35233/O
                         net (fo=2, routed)           0.407     7.589    lm32_cpu/multiplier/$abc$34783$n836
    SLICE_X51Y53         LUT6 (Prop_lut6_I4_O)        0.124     7.713 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35263/O
                         net (fo=12, routed)          0.681     8.395    lm32_cpu/multiplier/$abc$34783$n866
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.519 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_lut_0/O
                         net (fo=1, routed)           0.000     8.519    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.T0
    SLICE_X50Y54         MUXF7 (Prop_muxf7_I0_O)      0.241     8.760 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_mux_0/O
                         net (fo=1, routed)           0.000     8.760    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.T4
    SLICE_X50Y54         MUXF8 (Prop_muxf8_I0_O)      0.098     8.858 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_mux_2/O
                         net (fo=1, routed)           0.602     9.460    lm32_cpu/multiplier/$abc$34783$n3216
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    10.329 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[20].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.329    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[24]
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.443 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[24].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.443    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[28]
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.777 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[28].muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.347    11.124    lm32_cpu/multiplier/$abc$34783$n64
    SLICE_X49Y55         LUT2 (Prop_lut2_I1_O)        0.303    11.427 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34815/O
                         net (fo=1, routed)           0.000    11.427    lm32_cpu/multiplier/$0product[31:0][29]
    SLICE_X49Y55         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9048/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=2306, routed)        1.438    11.438    lm32_cpu/multiplier/clk_i
    SLICE_X49Y55         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9048/C
                         clock pessimism              0.079    11.517    
                         clock uncertainty           -0.057    11.460    
    SLICE_X49Y55         FDRE (Setup_fdre_C_D)        0.032    11.492    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9048
  -------------------------------------------------------------------
                         required time                         11.492    
                         arrival time                         -11.427    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9050/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.799ns  (logic 4.364ns (44.536%)  route 5.435ns (55.464%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=6 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        1.558     1.558    lm32_cpu/multiplier/clk_i
    SLICE_X52Y52         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/Q
                         net (fo=82, routed)          1.223     3.299    lm32_cpu/multiplier/muliplicand[3]
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.423 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.fpga_lut_1/O
                         net (fo=1, routed)           0.000     3.423    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.T1
    SLICE_X50Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     3.637 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.fpga_mux_0/O
                         net (fo=5, routed)           1.169     4.806    lm32_cpu/multiplier/$abc$34783$n797
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.297     5.103 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_lut_1/O
                         net (fo=1, routed)           0.000     5.103    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.T1
    SLICE_X52Y51         MUXF7 (Prop_muxf7_I1_O)      0.214     5.317 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_mux_0/O
                         net (fo=5, routed)           0.739     6.056    lm32_cpu/multiplier/$abc$34783$n811
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.297     6.353 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_lut_1/O
                         net (fo=1, routed)           0.000     6.353    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.T1
    SLICE_X52Y55         MUXF7 (Prop_muxf7_I1_O)      0.214     6.567 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_mux_0/O
                         net (fo=2, routed)           0.319     6.886    lm32_cpu/multiplier/$abc$34783$n838
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.297     7.183 f  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35233/O
                         net (fo=2, routed)           0.407     7.589    lm32_cpu/multiplier/$abc$34783$n836
    SLICE_X51Y53         LUT6 (Prop_lut6_I4_O)        0.124     7.713 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35263/O
                         net (fo=12, routed)          0.681     8.395    lm32_cpu/multiplier/$abc$34783$n866
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.519 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_lut_0/O
                         net (fo=1, routed)           0.000     8.519    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.T0
    SLICE_X50Y54         MUXF7 (Prop_muxf7_I0_O)      0.241     8.760 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_mux_0/O
                         net (fo=1, routed)           0.000     8.760    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.T4
    SLICE_X50Y54         MUXF8 (Prop_muxf8_I0_O)      0.098     8.858 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_mux_2/O
                         net (fo=1, routed)           0.602     9.460    lm32_cpu/multiplier/$abc$34783$n3216
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    10.329 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[20].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.329    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[24]
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.443 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[24].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.443    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[28]
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.756 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[28].muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.295    11.051    lm32_cpu/multiplier/$abc$34783$n68
    SLICE_X49Y55         LUT2 (Prop_lut2_I1_O)        0.306    11.357 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34817/O
                         net (fo=1, routed)           0.000    11.357    lm32_cpu/multiplier/$0product[31:0][31]
    SLICE_X49Y55         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9050/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=2306, routed)        1.438    11.438    lm32_cpu/multiplier/clk_i
    SLICE_X49Y55         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9050/C
                         clock pessimism              0.079    11.517    
                         clock uncertainty           -0.057    11.460    
    SLICE_X49Y55         FDRE (Setup_fdre_C_D)        0.031    11.491    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9050
  -------------------------------------------------------------------
                         required time                         11.491    
                         arrival time                         -11.357    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9046/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 4.250ns (43.151%)  route 5.599ns (56.849%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT6=6 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        1.558     1.558    lm32_cpu/multiplier/clk_i
    SLICE_X52Y52         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/Q
                         net (fo=82, routed)          1.223     3.299    lm32_cpu/multiplier/muliplicand[3]
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.423 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.fpga_lut_1/O
                         net (fo=1, routed)           0.000     3.423    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.T1
    SLICE_X50Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     3.637 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.fpga_mux_0/O
                         net (fo=5, routed)           1.169     4.806    lm32_cpu/multiplier/$abc$34783$n797
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.297     5.103 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_lut_1/O
                         net (fo=1, routed)           0.000     5.103    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.T1
    SLICE_X52Y51         MUXF7 (Prop_muxf7_I1_O)      0.214     5.317 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_mux_0/O
                         net (fo=5, routed)           0.739     6.056    lm32_cpu/multiplier/$abc$34783$n811
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.297     6.353 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_lut_1/O
                         net (fo=1, routed)           0.000     6.353    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.T1
    SLICE_X52Y55         MUXF7 (Prop_muxf7_I1_O)      0.214     6.567 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_mux_0/O
                         net (fo=2, routed)           0.319     6.886    lm32_cpu/multiplier/$abc$34783$n838
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.297     7.183 f  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35233/O
                         net (fo=2, routed)           0.407     7.589    lm32_cpu/multiplier/$abc$34783$n836
    SLICE_X51Y53         LUT6 (Prop_lut6_I4_O)        0.124     7.713 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35263/O
                         net (fo=12, routed)          0.681     8.395    lm32_cpu/multiplier/$abc$34783$n866
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.519 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_lut_0/O
                         net (fo=1, routed)           0.000     8.519    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.T0
    SLICE_X50Y54         MUXF7 (Prop_muxf7_I0_O)      0.241     8.760 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_mux_0/O
                         net (fo=1, routed)           0.000     8.760    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.T4
    SLICE_X50Y54         MUXF8 (Prop_muxf8_I0_O)      0.098     8.858 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_mux_2/O
                         net (fo=1, routed)           0.602     9.460    lm32_cpu/multiplier/$abc$34783$n3216
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    10.329 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[20].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.329    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[24]
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.642 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[24].muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.459    11.101    lm32_cpu/multiplier/$abc$34783$n60
    SLICE_X50Y53         LUT2 (Prop_lut2_I1_O)        0.306    11.407 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34813/O
                         net (fo=1, routed)           0.000    11.407    lm32_cpu/multiplier/$0product[31:0][27]
    SLICE_X50Y53         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9046/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=2306, routed)        1.439    11.439    lm32_cpu/multiplier/clk_i
    SLICE_X50Y53         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9046/C
                         clock pessimism              0.093    11.532    
                         clock uncertainty           -0.057    11.475    
    SLICE_X50Y53         FDRE (Setup_fdre_C_D)        0.079    11.554    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9046
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9049/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.777ns  (logic 4.286ns (43.838%)  route 5.491ns (56.162%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=6 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        1.558     1.558    lm32_cpu/multiplier/clk_i
    SLICE_X52Y52         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/Q
                         net (fo=82, routed)          1.223     3.299    lm32_cpu/multiplier/muliplicand[3]
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.423 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.fpga_lut_1/O
                         net (fo=1, routed)           0.000     3.423    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.T1
    SLICE_X50Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     3.637 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.fpga_mux_0/O
                         net (fo=5, routed)           1.169     4.806    lm32_cpu/multiplier/$abc$34783$n797
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.297     5.103 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_lut_1/O
                         net (fo=1, routed)           0.000     5.103    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.T1
    SLICE_X52Y51         MUXF7 (Prop_muxf7_I1_O)      0.214     5.317 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_mux_0/O
                         net (fo=5, routed)           0.739     6.056    lm32_cpu/multiplier/$abc$34783$n811
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.297     6.353 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_lut_1/O
                         net (fo=1, routed)           0.000     6.353    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.T1
    SLICE_X52Y55         MUXF7 (Prop_muxf7_I1_O)      0.214     6.567 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_mux_0/O
                         net (fo=2, routed)           0.319     6.886    lm32_cpu/multiplier/$abc$34783$n838
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.297     7.183 f  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35233/O
                         net (fo=2, routed)           0.407     7.589    lm32_cpu/multiplier/$abc$34783$n836
    SLICE_X51Y53         LUT6 (Prop_lut6_I4_O)        0.124     7.713 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35263/O
                         net (fo=12, routed)          0.681     8.395    lm32_cpu/multiplier/$abc$34783$n866
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.519 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_lut_0/O
                         net (fo=1, routed)           0.000     8.519    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.T0
    SLICE_X50Y54         MUXF7 (Prop_muxf7_I0_O)      0.241     8.760 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_mux_0/O
                         net (fo=1, routed)           0.000     8.760    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.T4
    SLICE_X50Y54         MUXF8 (Prop_muxf8_I0_O)      0.098     8.858 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_mux_2/O
                         net (fo=1, routed)           0.602     9.460    lm32_cpu/multiplier/$abc$34783$n3216
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    10.329 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[20].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.329    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[24]
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.443 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[24].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.443    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[28]
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.682 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[28].muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.351    11.033    lm32_cpu/multiplier/$abc$34783$n66
    SLICE_X48Y54         LUT2 (Prop_lut2_I1_O)        0.302    11.335 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34816/O
                         net (fo=1, routed)           0.000    11.335    lm32_cpu/multiplier/$0product[31:0][30]
    SLICE_X48Y54         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9049/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=2306, routed)        1.438    11.438    lm32_cpu/multiplier/clk_i
    SLICE_X48Y54         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9049/C
                         clock pessimism              0.079    11.517    
                         clock uncertainty           -0.057    11.460    
    SLICE_X48Y54         FDRE (Setup_fdre_C_D)        0.031    11.491    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9049
  -------------------------------------------------------------------
                         required time                         11.491    
                         arrival time                         -11.335    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9043/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.768ns  (logic 4.152ns (42.504%)  route 5.616ns (57.496%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT6=6 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        1.558     1.558    lm32_cpu/multiplier/clk_i
    SLICE_X52Y52         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/Q
                         net (fo=82, routed)          1.223     3.299    lm32_cpu/multiplier/muliplicand[3]
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.423 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.fpga_lut_1/O
                         net (fo=1, routed)           0.000     3.423    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.T1
    SLICE_X50Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     3.637 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.fpga_mux_0/O
                         net (fo=5, routed)           1.169     4.806    lm32_cpu/multiplier/$abc$34783$n797
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.297     5.103 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_lut_1/O
                         net (fo=1, routed)           0.000     5.103    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.T1
    SLICE_X52Y51         MUXF7 (Prop_muxf7_I1_O)      0.214     5.317 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_mux_0/O
                         net (fo=5, routed)           0.739     6.056    lm32_cpu/multiplier/$abc$34783$n811
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.297     6.353 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_lut_1/O
                         net (fo=1, routed)           0.000     6.353    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.T1
    SLICE_X52Y55         MUXF7 (Prop_muxf7_I1_O)      0.214     6.567 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_mux_0/O
                         net (fo=2, routed)           0.319     6.886    lm32_cpu/multiplier/$abc$34783$n838
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.297     7.183 f  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35233/O
                         net (fo=2, routed)           0.407     7.589    lm32_cpu/multiplier/$abc$34783$n836
    SLICE_X51Y53         LUT6 (Prop_lut6_I4_O)        0.124     7.713 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35263/O
                         net (fo=12, routed)          0.681     8.395    lm32_cpu/multiplier/$abc$34783$n866
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.519 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_lut_0/O
                         net (fo=1, routed)           0.000     8.519    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.T0
    SLICE_X50Y54         MUXF7 (Prop_muxf7_I0_O)      0.241     8.760 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_mux_0/O
                         net (fo=1, routed)           0.000     8.760    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.T4
    SLICE_X50Y54         MUXF8 (Prop_muxf8_I0_O)      0.098     8.858 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_mux_2/O
                         net (fo=1, routed)           0.602     9.460    lm32_cpu/multiplier/$abc$34783$n3216
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    10.329 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[20].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.329    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[24]
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.551 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[24].muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.476    11.027    lm32_cpu/multiplier/$abc$34783$n54
    SLICE_X50Y53         LUT2 (Prop_lut2_I1_O)        0.299    11.326 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34810/O
                         net (fo=1, routed)           0.000    11.326    lm32_cpu/multiplier/$0product[31:0][24]
    SLICE_X50Y53         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9043/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=2306, routed)        1.439    11.439    lm32_cpu/multiplier/clk_i
    SLICE_X50Y53         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9043/C
                         clock pessimism              0.093    11.532    
                         clock uncertainty           -0.057    11.475    
    SLICE_X50Y53         FDRE (Setup_fdre_C_D)        0.077    11.552    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9043
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                         -11.326    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9047/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.702ns  (logic 4.266ns (43.970%)  route 5.436ns (56.030%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT6=6 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        1.558     1.558    lm32_cpu/multiplier/clk_i
    SLICE_X52Y52         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/Q
                         net (fo=82, routed)          1.223     3.299    lm32_cpu/multiplier/muliplicand[3]
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.423 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.fpga_lut_1/O
                         net (fo=1, routed)           0.000     3.423    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.T1
    SLICE_X50Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     3.637 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.fpga_mux_0/O
                         net (fo=5, routed)           1.169     4.806    lm32_cpu/multiplier/$abc$34783$n797
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.297     5.103 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_lut_1/O
                         net (fo=1, routed)           0.000     5.103    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.T1
    SLICE_X52Y51         MUXF7 (Prop_muxf7_I1_O)      0.214     5.317 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_mux_0/O
                         net (fo=5, routed)           0.739     6.056    lm32_cpu/multiplier/$abc$34783$n811
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.297     6.353 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_lut_1/O
                         net (fo=1, routed)           0.000     6.353    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.T1
    SLICE_X52Y55         MUXF7 (Prop_muxf7_I1_O)      0.214     6.567 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_mux_0/O
                         net (fo=2, routed)           0.319     6.886    lm32_cpu/multiplier/$abc$34783$n838
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.297     7.183 f  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35233/O
                         net (fo=2, routed)           0.407     7.589    lm32_cpu/multiplier/$abc$34783$n836
    SLICE_X51Y53         LUT6 (Prop_lut6_I4_O)        0.124     7.713 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35263/O
                         net (fo=12, routed)          0.681     8.395    lm32_cpu/multiplier/$abc$34783$n866
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.519 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_lut_0/O
                         net (fo=1, routed)           0.000     8.519    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.T0
    SLICE_X50Y54         MUXF7 (Prop_muxf7_I0_O)      0.241     8.760 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_mux_0/O
                         net (fo=1, routed)           0.000     8.760    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.T4
    SLICE_X50Y54         MUXF8 (Prop_muxf8_I0_O)      0.098     8.858 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_mux_2/O
                         net (fo=1, routed)           0.602     9.460    lm32_cpu/multiplier/$abc$34783$n3216
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    10.329 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[20].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.329    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[24]
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.443 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[24].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.443    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[28]
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.665 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[28].muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.296    10.961    lm32_cpu/multiplier/$abc$34783$n62
    SLICE_X49Y55         LUT2 (Prop_lut2_I1_O)        0.299    11.260 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34814/O
                         net (fo=1, routed)           0.000    11.260    lm32_cpu/multiplier/$0product[31:0][28]
    SLICE_X49Y55         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9047/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=2306, routed)        1.438    11.438    lm32_cpu/multiplier/clk_i
    SLICE_X49Y55         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9047/C
                         clock pessimism              0.079    11.517    
                         clock uncertainty           -0.057    11.460    
    SLICE_X49Y55         FDRE (Setup_fdre_C_D)        0.031    11.491    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9047
  -------------------------------------------------------------------
                         required time                         11.491    
                         arrival time                         -11.260    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9042/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.664ns  (logic 4.027ns (41.671%)  route 5.637ns (58.329%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT6=6 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        1.558     1.558    lm32_cpu/multiplier/clk_i
    SLICE_X52Y52         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/Q
                         net (fo=82, routed)          1.223     3.299    lm32_cpu/multiplier/muliplicand[3]
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.423 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.fpga_lut_1/O
                         net (fo=1, routed)           0.000     3.423    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.T1
    SLICE_X50Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     3.637 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.fpga_mux_0/O
                         net (fo=5, routed)           1.169     4.806    lm32_cpu/multiplier/$abc$34783$n797
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.297     5.103 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_lut_1/O
                         net (fo=1, routed)           0.000     5.103    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.T1
    SLICE_X52Y51         MUXF7 (Prop_muxf7_I1_O)      0.214     5.317 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_mux_0/O
                         net (fo=5, routed)           0.739     6.056    lm32_cpu/multiplier/$abc$34783$n811
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.297     6.353 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_lut_1/O
                         net (fo=1, routed)           0.000     6.353    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.T1
    SLICE_X52Y55         MUXF7 (Prop_muxf7_I1_O)      0.214     6.567 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_mux_0/O
                         net (fo=2, routed)           0.319     6.886    lm32_cpu/multiplier/$abc$34783$n838
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.297     7.183 f  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35233/O
                         net (fo=2, routed)           0.407     7.589    lm32_cpu/multiplier/$abc$34783$n836
    SLICE_X51Y53         LUT6 (Prop_lut6_I4_O)        0.124     7.713 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35263/O
                         net (fo=12, routed)          0.681     8.395    lm32_cpu/multiplier/$abc$34783$n866
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.519 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_lut_0/O
                         net (fo=1, routed)           0.000     8.519    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.T0
    SLICE_X50Y54         MUXF7 (Prop_muxf7_I0_O)      0.241     8.760 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_mux_0/O
                         net (fo=1, routed)           0.000     8.760    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.T4
    SLICE_X50Y54         MUXF8 (Prop_muxf8_I0_O)      0.098     8.858 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_mux_2/O
                         net (fo=1, routed)           0.602     9.460    lm32_cpu/multiplier/$abc$34783$n3216
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.959    10.419 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[20].muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.497    10.916    lm32_cpu/multiplier/$abc$34783$n52
    SLICE_X48Y54         LUT2 (Prop_lut2_I1_O)        0.306    11.222 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34809/O
                         net (fo=1, routed)           0.000    11.222    lm32_cpu/multiplier/$0product[31:0][23]
    SLICE_X48Y54         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9042/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=2306, routed)        1.438    11.438    lm32_cpu/multiplier/clk_i
    SLICE_X48Y54         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9042/C
                         clock pessimism              0.079    11.517    
                         clock uncertainty           -0.057    11.460    
    SLICE_X48Y54         FDRE (Setup_fdre_C_D)        0.029    11.489    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9042
  -------------------------------------------------------------------
                         required time                         11.489    
                         arrival time                         -11.222    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9044/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 4.268ns (43.904%)  route 5.453ns (56.096%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT6=6 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        1.558     1.558    lm32_cpu/multiplier/clk_i
    SLICE_X52Y52         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/Q
                         net (fo=82, routed)          1.223     3.299    lm32_cpu/multiplier/muliplicand[3]
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.423 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.fpga_lut_1/O
                         net (fo=1, routed)           0.000     3.423    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.T1
    SLICE_X50Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     3.637 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.fpga_mux_0/O
                         net (fo=5, routed)           1.169     4.806    lm32_cpu/multiplier/$abc$34783$n797
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.297     5.103 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_lut_1/O
                         net (fo=1, routed)           0.000     5.103    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.T1
    SLICE_X52Y51         MUXF7 (Prop_muxf7_I1_O)      0.214     5.317 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_mux_0/O
                         net (fo=5, routed)           0.739     6.056    lm32_cpu/multiplier/$abc$34783$n811
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.297     6.353 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_lut_1/O
                         net (fo=1, routed)           0.000     6.353    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.T1
    SLICE_X52Y55         MUXF7 (Prop_muxf7_I1_O)      0.214     6.567 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_mux_0/O
                         net (fo=2, routed)           0.319     6.886    lm32_cpu/multiplier/$abc$34783$n838
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.297     7.183 f  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35233/O
                         net (fo=2, routed)           0.407     7.589    lm32_cpu/multiplier/$abc$34783$n836
    SLICE_X51Y53         LUT6 (Prop_lut6_I4_O)        0.124     7.713 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35263/O
                         net (fo=12, routed)          0.681     8.395    lm32_cpu/multiplier/$abc$34783$n866
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.519 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_lut_0/O
                         net (fo=1, routed)           0.000     8.519    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.T0
    SLICE_X50Y54         MUXF7 (Prop_muxf7_I0_O)      0.241     8.760 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_mux_0/O
                         net (fo=1, routed)           0.000     8.760    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.T4
    SLICE_X50Y54         MUXF8 (Prop_muxf8_I0_O)      0.098     8.858 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_mux_2/O
                         net (fo=1, routed)           0.602     9.460    lm32_cpu/multiplier/$abc$34783$n3216
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    10.329 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[20].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.329    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[24]
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.663 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[24].muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.313    10.976    lm32_cpu/multiplier/$abc$34783$n56
    SLICE_X50Y53         LUT2 (Prop_lut2_I1_O)        0.303    11.279 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34811/O
                         net (fo=1, routed)           0.000    11.279    lm32_cpu/multiplier/$0product[31:0][25]
    SLICE_X50Y53         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9044/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=2306, routed)        1.439    11.439    lm32_cpu/multiplier/clk_i
    SLICE_X50Y53         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9044/C
                         clock pessimism              0.093    11.532    
                         clock uncertainty           -0.057    11.475    
    SLICE_X50Y53         FDRE (Setup_fdre_C_D)        0.081    11.556    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9044
  -------------------------------------------------------------------
                         required time                         11.556    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9041/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.595ns  (logic 3.963ns (41.301%)  route 5.632ns (58.699%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT6=6 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        1.558     1.558    lm32_cpu/multiplier/clk_i
    SLICE_X52Y52         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9340/Q
                         net (fo=82, routed)          1.223     3.299    lm32_cpu/multiplier/muliplicand[3]
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.423 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.fpga_lut_1/O
                         net (fo=1, routed)           0.000     3.423    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.T1
    SLICE_X50Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     3.637 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35194.fpga_mux_0/O
                         net (fo=5, routed)           1.169     4.806    lm32_cpu/multiplier/$abc$34783$n797
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.297     5.103 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_lut_1/O
                         net (fo=1, routed)           0.000     5.103    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.T1
    SLICE_X52Y51         MUXF7 (Prop_muxf7_I1_O)      0.214     5.317 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35208.fpga_mux_0/O
                         net (fo=5, routed)           0.739     6.056    lm32_cpu/multiplier/$abc$34783$n811
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.297     6.353 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_lut_1/O
                         net (fo=1, routed)           0.000     6.353    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.T1
    SLICE_X52Y55         MUXF7 (Prop_muxf7_I1_O)      0.214     6.567 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35235.fpga_mux_0/O
                         net (fo=2, routed)           0.319     6.886    lm32_cpu/multiplier/$abc$34783$n838
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.297     7.183 f  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35233/O
                         net (fo=2, routed)           0.407     7.589    lm32_cpu/multiplier/$abc$34783$n836
    SLICE_X51Y53         LUT6 (Prop_lut6_I4_O)        0.124     7.713 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35263/O
                         net (fo=12, routed)          0.681     8.395    lm32_cpu/multiplier/$abc$34783$n866
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.519 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_lut_0/O
                         net (fo=1, routed)           0.000     8.519    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.T0
    SLICE_X50Y54         MUXF7 (Prop_muxf7_I0_O)      0.241     8.760 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_mux_0/O
                         net (fo=1, routed)           0.000     8.760    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.T4
    SLICE_X50Y54         MUXF8 (Prop_muxf8_I0_O)      0.098     8.858 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_mux_2/O
                         net (fo=1, routed)           0.602     9.460    lm32_cpu/multiplier/$abc$34783$n3216
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.899    10.359 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[20].muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.492    10.851    lm32_cpu/multiplier/$abc$34783$n50
    SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.302    11.153 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34808/O
                         net (fo=1, routed)           0.000    11.153    lm32_cpu/multiplier/$0product[31:0][22]
    SLICE_X48Y52         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9041/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=2306, routed)        1.439    11.439    lm32_cpu/multiplier/clk_i
    SLICE_X48Y52         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9041/C
                         clock pessimism              0.079    11.518    
                         clock uncertainty           -0.057    11.461    
    SLICE_X48Y52         FDRE (Setup_fdre_C_D)        0.031    11.492    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9041
  -------------------------------------------------------------------
                         required time                         11.492    
                         arrival time                         -11.153    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9343/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9040/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.606ns  (logic 2.940ns (30.607%)  route 6.666ns (69.393%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        1.558     1.558    lm32_cpu/multiplier/clk_i
    SLICE_X52Y51         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9343/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9343/Q
                         net (fo=63, routed)          1.582     3.658    lm32_cpu/multiplier/muliplicand[6]
    SLICE_X58Y54         LUT6 (Prop_lut6_I0_O)        0.124     3.782 f  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35072/O
                         net (fo=3, routed)           0.780     4.563    lm32_cpu/multiplier/$abc$34783$n675
    SLICE_X58Y55         LUT3 (Prop_lut3_I1_O)        0.124     4.687 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35109/O
                         net (fo=8, routed)           0.711     5.397    lm32_cpu/multiplier/$abc$34783$n712
    SLICE_X55Y54         LUT3 (Prop_lut3_I0_O)        0.124     5.521 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35117/O
                         net (fo=8, routed)           0.602     6.124    lm32_cpu/multiplier/$abc$34783$n720
    SLICE_X55Y53         LUT3 (Prop_lut3_I0_O)        0.124     6.248 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35144/O
                         net (fo=12, routed)          0.760     7.007    lm32_cpu/multiplier/$abc$34783$n747
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.131 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35172.fpga_lut_0/O
                         net (fo=1, routed)           0.000     7.131    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35172.T0
    SLICE_X53Y54         MUXF7 (Prop_muxf7_I0_O)      0.238     7.369 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35172.fpga_mux_0/O
                         net (fo=1, routed)           0.000     7.369    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35172.T4
    SLICE_X53Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     7.473 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35172.fpga_mux_2/O
                         net (fo=4, routed)           0.899     8.372    lm32_cpu/multiplier/$abc$34783$n775
    SLICE_X49Y57         LUT6 (Prop_lut6_I4_O)        0.316     8.688 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35168/O
                         net (fo=1, routed)           0.760     9.449    lm32_cpu/multiplier/$abc$34783$n290
    SLICE_X49Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.956 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[16].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.956    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[20]
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.290 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[20].muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.571    10.861    lm32_cpu/multiplier/$abc$34783$n48
    SLICE_X51Y50         LUT2 (Prop_lut2_I1_O)        0.303    11.164 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34807/O
                         net (fo=1, routed)           0.000    11.164    lm32_cpu/multiplier/$0product[31:0][21]
    SLICE_X51Y50         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9040/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=2306, routed)        1.440    11.440    lm32_cpu/multiplier/clk_i
    SLICE_X51Y50         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9040/C
                         clock pessimism              0.093    11.533    
                         clock uncertainty           -0.057    11.476    
    SLICE_X51Y50         FDRE (Setup_fdre_C_D)        0.032    11.508    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9040
  -------------------------------------------------------------------
                         required time                         11.508    
                         arrival time                         -11.164    
  -------------------------------------------------------------------
                         slack                                  0.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27426/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$32208/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.137%)  route 0.225ns (57.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.556     0.556    lm32_cpu/instruction_unit/clk_i
    SLICE_X34Y30         FDRE                                         r  lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27426/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27426/Q
                         net (fo=2, routed)           0.225     0.945    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/write_data[25]
    SLICE_X39Y30         FDRE                                         r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$32208/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.824     0.824    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/write_clk
    SLICE_X39Y30         FDRE                                         r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$32208/C
                         clock pessimism             -0.005     0.819    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.075     0.894    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$32208
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27422/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$32212/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.168%)  route 0.260ns (64.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.557     0.557    lm32_cpu/instruction_unit/clk_i
    SLICE_X32Y30         FDRE                                         r  lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27422/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27422/Q
                         net (fo=2, routed)           0.260     0.958    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/write_data[29]
    SLICE_X45Y30         FDRE                                         r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$32212/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.826     0.826    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/write_clk
    SLICE_X45Y30         FDRE                                         r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$32212/C
                         clock pessimism             -0.005     0.821    
    SLICE_X45Y30         FDRE (Hold_fdre_C_D)         0.075     0.896    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$32212
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27420/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$32214/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.355%)  route 0.242ns (59.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.556     0.556    lm32_cpu/instruction_unit/clk_i
    SLICE_X34Y30         FDRE                                         r  lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27420/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27420/Q
                         net (fo=2, routed)           0.242     0.962    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/write_data[31]
    SLICE_X43Y31         FDRE                                         r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$32214/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.826     0.826    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/write_clk
    SLICE_X43Y31         FDRE                                         r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$32214/C
                         clock pessimism             -0.005     0.821    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.071     0.892    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$32214
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27538/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/$auto$simplemap.cc:442:simplemap_dffe$31902/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.721%)  route 0.265ns (65.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.561     0.561    lm32_cpu/instruction_unit/clk_i
    SLICE_X36Y34         FDRE                                         r  lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27538/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27538/Q
                         net (fo=6, routed)           0.265     0.967    lm32_cpu/instruction_unit/icache/address_f[8]
    SLICE_X32Y35         FDRE                                         r  lm32_cpu/instruction_unit/icache/$auto$simplemap.cc:442:simplemap_dffe$31902/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.829     0.829    lm32_cpu/instruction_unit/icache/clk_i
    SLICE_X32Y35         FDRE                                         r  lm32_cpu/instruction_unit/icache/$auto$simplemap.cc:442:simplemap_dffe$31902/C
                         clock pessimism             -0.005     0.824    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.070     0.894    lm32_cpu/instruction_unit/icache/$auto$simplemap.cc:442:simplemap_dffe$31902
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27421/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$32213/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.958%)  route 0.262ns (65.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.557     0.557    lm32_cpu/instruction_unit/clk_i
    SLICE_X32Y30         FDRE                                         r  lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27421/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27421/Q
                         net (fo=2, routed)           0.262     0.960    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/write_data[30]
    SLICE_X39Y28         FDRE                                         r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$32213/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.822     0.822    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/write_clk
    SLICE_X39Y28         FDRE                                         r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$32213/C
                         clock pessimism             -0.005     0.817    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.070     0.887    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$32213
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27470/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27531/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.604%)  route 0.272ns (59.396%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.559     0.559    lm32_cpu/instruction_unit/clk_i
    SLICE_X31Y32         FDRE                                         r  lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27470/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27470/Q
                         net (fo=3, routed)           0.272     0.972    lm32_cpu/instruction_unit/restart_address[1]
    SLICE_X38Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.017 r  lm32_cpu/instruction_unit/$abc$32247$auto$blifparse.cc:492:parse_blif$32520/O
                         net (fo=1, routed)           0.000     1.017    lm32_cpu/instruction_unit/$0pc_f[29:0][1]
    SLICE_X38Y33         FDRE                                         r  lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27531/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.827     0.827    lm32_cpu/instruction_unit/clk_i
    SLICE_X38Y33         FDRE                                         r  lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27531/C
                         clock pessimism             -0.005     0.822    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.120     0.942    lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27531
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9031/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:420:simplemap_dff$9381/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.572%)  route 0.240ns (53.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.561     0.561    lm32_cpu/multiplier/clk_i
    SLICE_X46Y50         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9031/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9031/Q
                         net (fo=1, routed)           0.240     0.964    lm32_cpu/multiplier/product[12]
    SLICE_X45Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.009 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34894/O
                         net (fo=1, routed)           0.000     1.009    lm32_cpu/multiplier/$0result[31:0][12]
    SLICE_X45Y47         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:420:simplemap_dff$9381/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.837     0.837    lm32_cpu/multiplier/clk_i
    SLICE_X45Y47         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:420:simplemap_dff$9381/C
                         clock pessimism              0.000     0.837    
    SLICE_X45Y47         FDRE (Hold_fdre_C_D)         0.091     0.928    lm32_cpu/multiplier/$auto$simplemap.cc:420:simplemap_dff$9381
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 $auto$simplemap.cc:442:simplemap_dffe$21223/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1.2.0.0/SP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.650%)  route 0.104ns (42.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.550     0.550    sys_clk
    SLICE_X32Y70         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$21223/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  $auto$simplemap.cc:442:simplemap_dffe$21223/Q
                         net (fo=2, routed)           0.104     0.794    storage_1.2.0.0/D
    SLICE_X30Y69         RAMD64E                                      r  storage_1.2.0.0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.817     0.817    storage_1.2.0.0/WCLK
    SLICE_X30Y69         RAMD64E                                      r  storage_1.2.0.0/SP/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X30Y69         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.709    storage_1.2.0.0/SP
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache/$auto$simplemap.cc:442:simplemap_dffe$31902/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27477/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.120%)  route 0.256ns (57.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.561     0.561    lm32_cpu/instruction_unit/icache/clk_i
    SLICE_X32Y35         FDRE                                         r  lm32_cpu/instruction_unit/icache/$auto$simplemap.cc:442:simplemap_dffe$31902/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  lm32_cpu/instruction_unit/icache/$auto$simplemap.cc:442:simplemap_dffe$31902/Q
                         net (fo=7, routed)           0.256     0.957    lm32_cpu/instruction_unit/icache_refill_address[8]
    SLICE_X36Y33         LUT4 (Prop_lut4_I0_O)        0.045     1.002 r  lm32_cpu/instruction_unit/$abc$32247$auto$blifparse.cc:492:parse_blif$32371/O
                         net (fo=1, routed)           0.000     1.002    lm32_cpu/instruction_unit/$0restart_address[29:0][8]
    SLICE_X36Y33         FDRE                                         r  lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27477/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.827     0.827    lm32_cpu/instruction_unit/clk_i
    SLICE_X36Y33         FDRE                                         r  lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27477/C
                         clock pessimism             -0.005     0.822    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.092     0.914    lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$27477
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 $auto$simplemap.cc:420:simplemap_dff$21973/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            $auto$simplemap.cc:420:simplemap_dff$21811/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.088%)  route 0.256ns (57.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.555     0.555    sys_clk
    SLICE_X36Y63         FDRE                                         r  $auto$simplemap.cc:420:simplemap_dff$21973/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  $auto$simplemap.cc:420:simplemap_dff$21973/Q
                         net (fo=1, routed)           0.256     0.952    interface1_bank_bus_dat_r[5]
    SLICE_X35Y65         LUT6 (Prop_lut6_I3_O)        0.045     0.997 r  $abc$35958$auto$blifparse.cc:492:parse_blif$36619/O
                         net (fo=1, routed)           0.000     0.997    $0bus_wishbone_dat_r[31:0][5]
    SLICE_X35Y65         FDRE                                         r  $auto$simplemap.cc:420:simplemap_dff$21811/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2306, routed)        0.821     0.821    sys_clk
    SLICE_X35Y65         FDRE                                         r  $auto$simplemap.cc:420:simplemap_dff$21811/C
                         clock pessimism             -0.005     0.816    
    SLICE_X35Y65         FDRE (Hold_fdre_C_D)         0.091     0.907    $auto$simplemap.cc:420:simplemap_dff$21811
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1   mem.2.0.0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1   mem.5.0.0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6   mem_1.0.0.0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6   mem_1.0.0.0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5   mem_1.3.0.0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5   mem_1.3.0.0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   mem_1.6.0.0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   mem_1.6.0.0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6   mem.3.0.0/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers.20.0.0/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers.20.0.0/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers.20.0.0/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers.20.0.0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers.20.0.1/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers.20.0.1/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers.20.0.1/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers.20.0.1/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y41  lm32_cpu/registers.21.0.0/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y41  lm32_cpu/registers.21.0.0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers.20.0.0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers.20.0.0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers.20.0.1/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers.20.0.1/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y39  lm32_cpu/registers.22.0.0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y39  lm32_cpu/registers.22.0.0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y39  lm32_cpu/registers.22.0.1/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y39  lm32_cpu/registers.22.0.1/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y35  lm32_cpu/registers.8.0.0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y35  lm32_cpu/registers.8.0.0/SP/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
sys_clk   | cpu_reset | FDPE    | -     |     2.743 (r) | SLOW    |    -0.481 (r) | FAST    |          |
sys_clk   | serial_rx | FDRE    | -     |     3.575 (r) | SLOW    |    -0.859 (r) | FAST    |          |
sys_clk   | user_btn0 | FDRE    | -     |     6.032 (r) | SLOW    |    -0.883 (r) | FAST    |          |
sys_clk   | user_btn1 | FDRE    | -     |     5.922 (r) | SLOW    |    -0.978 (r) | FAST    |          |
sys_clk   | user_btn2 | FDRE    | -     |     5.608 (r) | SLOW    |    -0.985 (r) | FAST    |          |
sys_clk   | user_btn3 | FDRE    | -     |     6.138 (r) | SLOW    |    -1.145 (r) | FAST    |          |
sys_clk   | user_sw0  | FDRE    | -     |     3.617 (r) | SLOW    |    -0.869 (r) | FAST    |          |
sys_clk   | user_sw1  | FDRE    | -     |     3.850 (r) | SLOW    |    -0.955 (r) | FAST    |          |
sys_clk   | user_sw2  | FDRE    | -     |     3.545 (r) | SLOW    |    -0.817 (r) | FAST    |          |
sys_clk   | user_sw3  | FDRE    | -     |     3.200 (r) | SLOW    |    -0.736 (r) | FAST    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
sys_clk   | serial_tx | FDRE   | -     |      9.174 (r) | SLOW    |      2.949 (r) | FAST    |          |
sys_clk   | user_led0 | FDRE   | -     |      8.549 (r) | SLOW    |      2.712 (r) | FAST    |          |
sys_clk   | user_led1 | FDRE   | -     |      8.596 (r) | SLOW    |      2.722 (r) | FAST    |          |
sys_clk   | user_led2 | FDRE   | -     |      9.976 (r) | SLOW    |      3.399 (r) | FAST    |          |
sys_clk   | user_led3 | FDRE   | -     |      9.860 (r) | SLOW    |      3.346 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clk | sys_clk     |         9.935 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



