-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_dout : IN STD_LOGIC_VECTOR (119 downto 0);
    img_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    img_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    img_empty_n : IN STD_LOGIC;
    img_read : OUT STD_LOGIC;
    bytePlanes_plane0_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    bytePlanes_plane0_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    bytePlanes_plane0_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    bytePlanes_plane0_full_n : IN STD_LOGIC;
    bytePlanes_plane0_write : OUT STD_LOGIC;
    pix_67 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_66 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_65 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_64 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_63 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_62 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_61 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_60 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_59 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_58 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_57 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_56 : IN STD_LOGIC_VECTOR (9 downto 0);
    trunc_ln4 : IN STD_LOGIC_VECTOR (10 downto 0);
    cmp444_2 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp19 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp444 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln930 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp392_6 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp392_5 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp392_4 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp16 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp392_2 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp13 : IN STD_LOGIC_VECTOR (0 downto 0);
    sub389 : IN STD_LOGIC_VECTOR (10 downto 0);
    cmp392 : IN STD_LOGIC_VECTOR (0 downto 0);
    pix_79_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_79_out_ap_vld : OUT STD_LOGIC;
    pix_78_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_78_out_ap_vld : OUT STD_LOGIC;
    pix_77_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_77_out_ap_vld : OUT STD_LOGIC;
    pix_76_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_76_out_ap_vld : OUT STD_LOGIC;
    pix_75_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_75_out_ap_vld : OUT STD_LOGIC;
    pix_74_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_74_out_ap_vld : OUT STD_LOGIC;
    pix_73_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_73_out_ap_vld : OUT STD_LOGIC;
    pix_72_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_72_out_ap_vld : OUT STD_LOGIC;
    pix_71_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_71_out_ap_vld : OUT STD_LOGIC;
    pix_70_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_70_out_ap_vld : OUT STD_LOGIC;
    pix_69_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_69_out_ap_vld : OUT STD_LOGIC;
    pix_68_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_68_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_6D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101101";
    constant ap_const_lv32_6E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101110";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal icmp_ln943_reg_3702 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln948_reg_3717 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op164_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal or_ln948_6_reg_3948 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op415_read_state8 : BOOLEAN;
    signal or_ln963_1_reg_3725 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op431_write_state8 : BOOLEAN;
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal bytePlanes_plane0_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal or_ln963_reg_3721 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal or_ln963_2_reg_3729 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal or_ln948_1_reg_3798 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal or_ln948_2_reg_3867 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln948_3_reg_3936 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal or_ln948_4_reg_3940 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal or_ln948_5_reg_3944 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln948_7_reg_3952 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_predicate_op246_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_predicate_op335_read_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_predicate_op205_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_predicate_op291_read_state5 : BOOLEAN;
    signal ap_predicate_op307_write_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_predicate_op375_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal icmp13_read_reg_3667 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op459_read_state9 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal cmp392_2_read_reg_3672 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp16_read_reg_3677 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp392_4_read_reg_3682 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp392_5_read_reg_3687 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp392_6_read_reg_3692 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln930_read_reg_3697 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln943_fu_1923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp390_fu_1929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp390_reg_3706 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln948_fu_1935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln963_fu_1941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln963_1_fu_1947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln963_2_fu_1953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_34_fu_2043_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln948_1_fu_2047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln8_reg_3802 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_1_reg_3807 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_2_reg_3812 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_3_reg_3817 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_4_reg_3822 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_5_reg_3827 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_6_reg_3832 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_7_reg_3837 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_8_reg_3842 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_9_reg_3847 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_s_reg_3852 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_10_reg_3857 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_70_fu_2171_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln948_2_fu_2175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln954_11_reg_3871 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_12_reg_3876 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_13_reg_3881 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_14_reg_3886 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_15_reg_3891 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_16_reg_3896 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_17_reg_3901 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_18_reg_3906 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_19_reg_3911 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_20_reg_3916 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_21_reg_3921 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_22_reg_3926 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_94_fu_2299_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln948_3_fu_2303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln948_4_fu_2307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln948_5_fu_2311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln948_6_fu_2315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln948_7_fu_2319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln954_31_reg_3956 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_32_reg_3961 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_33_reg_3966 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_34_reg_3971 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_118_fu_2443_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln954_35_reg_3981 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_36_reg_3986 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_37_reg_3991 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_38_reg_3996 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_39_reg_4001 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_40_reg_4006 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_41_reg_4011 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_42_reg_4016 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_43_reg_4021 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_44_reg_4026 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_45_reg_4031 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_46_reg_4036 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_142_fu_2616_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln954_47_reg_4046 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_48_reg_4051 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_49_reg_4056 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_50_reg_4061 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_51_reg_4066 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_52_reg_4071 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_53_reg_4076 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_54_reg_4081 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_55_reg_4086 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_56_reg_4091 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_57_reg_4096 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_58_reg_4101 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_166_fu_2740_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln954_63_reg_4111 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_64_reg_4116 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_65_reg_4121 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_66_reg_4126 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_67_reg_4131 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_68_reg_4136 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_69_reg_4141 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_70_reg_4146 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_190_fu_2864_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_pix_47_reg_395 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_46_reg_405 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_45_reg_415 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_44_reg_425 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_43_reg_435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_42_reg_445 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_41_reg_455 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_40_reg_465 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_39_reg_475 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_38_reg_485 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_37_reg_495 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_36_reg_505 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_83_reg_515 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_82_reg_526 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_81_reg_537 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_80_reg_548 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_79_reg_559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_78_reg_570 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_77_reg_581 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_76_reg_592 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_75_reg_603 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_74_reg_614 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_73_reg_625 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_72_reg_636 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_107_reg_647 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_106_reg_658 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_105_reg_669 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_104_reg_680 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_103_reg_691 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_102_reg_702 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_101_reg_713 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_100_reg_724 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_99_reg_735 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_98_reg_746 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_97_reg_757 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_96_reg_768 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_131_reg_779 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_130_reg_790 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_129_reg_801 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_128_reg_812 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_127_reg_823 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_126_reg_834 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_125_reg_845 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_124_reg_856 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_123_reg_867 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_122_reg_878 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_121_reg_889 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_120_reg_900 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_155_reg_911 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_154_reg_922 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_153_reg_933 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_152_reg_944 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_151_reg_955 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_150_reg_966 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_149_reg_977 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_148_reg_988 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_147_reg_999 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_146_reg_1010 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_145_reg_1021 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_144_reg_1032 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_179_reg_1043 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_178_reg_1054 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_177_reg_1065 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_176_reg_1076 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_175_reg_1087 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_174_reg_1098 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_173_reg_1109 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_172_reg_1120 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_171_reg_1131 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_170_reg_1142 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_169_reg_1153 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_168_reg_1164 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_203_reg_1175 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_203_reg_1175 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_202_reg_1185 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_202_reg_1185 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_201_reg_1195 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_201_reg_1195 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_200_reg_1205 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_200_reg_1205 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_199_reg_1215 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_199_reg_1215 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_198_reg_1225 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_198_reg_1225 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_197_reg_1235 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_197_reg_1235 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_196_reg_1245 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_196_reg_1245 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_195_reg_1255 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_195_reg_1255 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_194_reg_1265 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_194_reg_1265 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_193_reg_1275 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_193_reg_1275 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_192_reg_1285 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_192_reg_1285 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_227_phi_fu_1298_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_227_reg_1295 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_226_phi_fu_1308_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_226_reg_1305 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_225_phi_fu_1318_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_225_reg_1315 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_224_phi_fu_1328_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_224_reg_1325 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_223_phi_fu_1338_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_223_reg_1335 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_222_phi_fu_1348_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_222_reg_1345 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_221_phi_fu_1358_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_221_reg_1355 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_220_phi_fu_1368_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_220_reg_1365 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_219_phi_fu_1378_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_219_reg_1375 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_218_phi_fu_1388_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_218_reg_1385 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_217_phi_fu_1398_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_217_reg_1395 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_216_phi_fu_1408_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_214_fu_3035_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_216_reg_1405 : STD_LOGIC_VECTOR (9 downto 0);
    signal x_fu_180 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal x_2_fu_1913_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_x_1 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_fu_184 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_1_fu_188 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_2_fu_192 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_3_fu_196 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_4_fu_200 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_5_fu_204 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_6_fu_208 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_7_fu_212 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_8_fu_216 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_9_fu_220 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_10_fu_224 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_11_fu_228 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_s_fu_2447_p33 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_pp0_stage4_01001 : BOOLEAN;
    signal p_1_fu_2868_p33 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_pp0_stage7_01001 : BOOLEAN;
    signal p_0_fu_3160_p33 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln943_fu_1919_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln954_30_fu_2393_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_29_fu_2383_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_28_fu_2373_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_27_fu_2363_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_26_fu_2353_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_25_fu_2343_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_24_fu_2333_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_23_fu_2323_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_62_fu_2774_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_61_fu_2764_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_60_fu_2754_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_59_fu_2744_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_94_fu_3150_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_93_fu_3140_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_92_fu_3130_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_91_fu_3120_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_90_fu_3110_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_89_fu_3100_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_88_fu_3090_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_87_fu_3080_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_86_fu_3070_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_85_fu_3060_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_84_fu_3050_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_83_fu_3040_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_82_fu_3023_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_81_fu_3013_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_80_fu_3003_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_79_fu_2993_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_78_fu_2983_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_77_fu_2973_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_76_fu_2963_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_75_fu_2953_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_74_fu_2943_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_73_fu_2933_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_72_fu_2923_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln954_71_fu_2913_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_1938 : BOOLEAN;
    signal ap_condition_1942 : BOOLEAN;
    signal ap_condition_1946 : BOOLEAN;
    signal ap_condition_1950 : BOOLEAN;
    signal ap_condition_1955 : BOOLEAN;
    signal ap_condition_1959 : BOOLEAN;
    signal ap_condition_493 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_pix_100_reg_724_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1938)) then
                if ((or_ln948_2_reg_3867 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_100_reg_724 <= ap_phi_reg_pp0_iter0_pix_76_reg_592;
                elsif ((or_ln948_2_reg_3867 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_100_reg_724 <= img_dout(49 downto 40);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_101_reg_713_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1938)) then
                if ((or_ln948_2_reg_3867 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_101_reg_713 <= ap_phi_reg_pp0_iter0_pix_77_reg_581;
                elsif ((or_ln948_2_reg_3867 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_101_reg_713 <= img_dout(59 downto 50);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_102_reg_702_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1938)) then
                if ((or_ln948_2_reg_3867 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_102_reg_702 <= ap_phi_reg_pp0_iter0_pix_78_reg_570;
                elsif ((or_ln948_2_reg_3867 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_102_reg_702 <= img_dout(69 downto 60);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_103_reg_691_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1938)) then
                if ((or_ln948_2_reg_3867 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_103_reg_691 <= ap_phi_reg_pp0_iter0_pix_79_reg_559;
                elsif ((or_ln948_2_reg_3867 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_103_reg_691 <= img_dout(79 downto 70);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_104_reg_680_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1938)) then
                if ((or_ln948_2_reg_3867 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_104_reg_680 <= ap_phi_reg_pp0_iter0_pix_80_reg_548;
                elsif ((or_ln948_2_reg_3867 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_104_reg_680 <= img_dout(89 downto 80);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_105_reg_669_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1938)) then
                if ((or_ln948_2_reg_3867 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_105_reg_669 <= ap_phi_reg_pp0_iter0_pix_81_reg_537;
                elsif ((or_ln948_2_reg_3867 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_105_reg_669 <= img_dout(99 downto 90);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_106_reg_658_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1938)) then
                if ((or_ln948_2_reg_3867 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_106_reg_658 <= ap_phi_reg_pp0_iter0_pix_82_reg_526;
                elsif ((or_ln948_2_reg_3867 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_106_reg_658 <= img_dout(109 downto 100);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_107_reg_647_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1938)) then
                if ((or_ln948_2_reg_3867 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_107_reg_647 <= ap_phi_reg_pp0_iter0_pix_83_reg_515;
                elsif ((or_ln948_2_reg_3867 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_107_reg_647 <= img_dout(119 downto 110);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_120_reg_900_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1942)) then
                if ((or_ln948_3_reg_3936 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_120_reg_900 <= ap_phi_reg_pp0_iter0_pix_96_reg_768;
                elsif ((or_ln948_3_reg_3936 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_120_reg_900 <= pix_118_fu_2443_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_121_reg_889_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1942)) then
                if ((or_ln948_3_reg_3936 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_121_reg_889 <= ap_phi_reg_pp0_iter0_pix_97_reg_757;
                elsif ((or_ln948_3_reg_3936 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_121_reg_889 <= img_dout(19 downto 10);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_122_reg_878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1942)) then
                if ((or_ln948_3_reg_3936 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_122_reg_878 <= ap_phi_reg_pp0_iter0_pix_98_reg_746;
                elsif ((or_ln948_3_reg_3936 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_122_reg_878 <= img_dout(29 downto 20);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_123_reg_867_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1942)) then
                if ((or_ln948_3_reg_3936 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_123_reg_867 <= ap_phi_reg_pp0_iter0_pix_99_reg_735;
                elsif ((or_ln948_3_reg_3936 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_123_reg_867 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_124_reg_856_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1942)) then
                if ((or_ln948_3_reg_3936 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_124_reg_856 <= ap_phi_reg_pp0_iter0_pix_100_reg_724;
                elsif ((or_ln948_3_reg_3936 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_124_reg_856 <= img_dout(49 downto 40);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_125_reg_845_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1942)) then
                if ((or_ln948_3_reg_3936 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_125_reg_845 <= ap_phi_reg_pp0_iter0_pix_101_reg_713;
                elsif ((or_ln948_3_reg_3936 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_125_reg_845 <= img_dout(59 downto 50);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_126_reg_834_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1942)) then
                if ((or_ln948_3_reg_3936 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_126_reg_834 <= ap_phi_reg_pp0_iter0_pix_102_reg_702;
                elsif ((or_ln948_3_reg_3936 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_126_reg_834 <= img_dout(69 downto 60);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_127_reg_823_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1942)) then
                if ((or_ln948_3_reg_3936 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_127_reg_823 <= ap_phi_reg_pp0_iter0_pix_103_reg_691;
                elsif ((or_ln948_3_reg_3936 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_127_reg_823 <= img_dout(79 downto 70);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_128_reg_812_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1942)) then
                if ((or_ln948_3_reg_3936 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_128_reg_812 <= ap_phi_reg_pp0_iter0_pix_104_reg_680;
                elsif ((or_ln948_3_reg_3936 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_128_reg_812 <= img_dout(89 downto 80);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_129_reg_801_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1942)) then
                if ((or_ln948_3_reg_3936 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_129_reg_801 <= ap_phi_reg_pp0_iter0_pix_105_reg_669;
                elsif ((or_ln948_3_reg_3936 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_129_reg_801 <= img_dout(99 downto 90);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_130_reg_790_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1942)) then
                if ((or_ln948_3_reg_3936 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_130_reg_790 <= ap_phi_reg_pp0_iter0_pix_106_reg_658;
                elsif ((or_ln948_3_reg_3936 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_130_reg_790 <= img_dout(109 downto 100);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_131_reg_779_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1942)) then
                if ((or_ln948_3_reg_3936 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_131_reg_779 <= ap_phi_reg_pp0_iter0_pix_107_reg_647;
                elsif ((or_ln948_3_reg_3936 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_131_reg_779 <= img_dout(119 downto 110);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_144_reg_1032_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1946)) then
                if ((or_ln948_4_reg_3940 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_144_reg_1032 <= ap_phi_reg_pp0_iter0_pix_120_reg_900;
                elsif ((or_ln948_4_reg_3940 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_144_reg_1032 <= pix_142_fu_2616_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_145_reg_1021_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1946)) then
                if ((or_ln948_4_reg_3940 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_145_reg_1021 <= ap_phi_reg_pp0_iter0_pix_121_reg_889;
                elsif ((or_ln948_4_reg_3940 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_145_reg_1021 <= img_dout(19 downto 10);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_146_reg_1010_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1946)) then
                if ((or_ln948_4_reg_3940 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_146_reg_1010 <= ap_phi_reg_pp0_iter0_pix_122_reg_878;
                elsif ((or_ln948_4_reg_3940 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_146_reg_1010 <= img_dout(29 downto 20);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_147_reg_999_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1946)) then
                if ((or_ln948_4_reg_3940 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_147_reg_999 <= ap_phi_reg_pp0_iter0_pix_123_reg_867;
                elsif ((or_ln948_4_reg_3940 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_147_reg_999 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_148_reg_988_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1946)) then
                if ((or_ln948_4_reg_3940 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_148_reg_988 <= ap_phi_reg_pp0_iter0_pix_124_reg_856;
                elsif ((or_ln948_4_reg_3940 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_148_reg_988 <= img_dout(49 downto 40);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_149_reg_977_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1946)) then
                if ((or_ln948_4_reg_3940 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_149_reg_977 <= ap_phi_reg_pp0_iter0_pix_125_reg_845;
                elsif ((or_ln948_4_reg_3940 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_149_reg_977 <= img_dout(59 downto 50);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_150_reg_966_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1946)) then
                if ((or_ln948_4_reg_3940 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_150_reg_966 <= ap_phi_reg_pp0_iter0_pix_126_reg_834;
                elsif ((or_ln948_4_reg_3940 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_150_reg_966 <= img_dout(69 downto 60);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_151_reg_955_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1946)) then
                if ((or_ln948_4_reg_3940 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_151_reg_955 <= ap_phi_reg_pp0_iter0_pix_127_reg_823;
                elsif ((or_ln948_4_reg_3940 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_151_reg_955 <= img_dout(79 downto 70);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_152_reg_944_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1946)) then
                if ((or_ln948_4_reg_3940 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_152_reg_944 <= ap_phi_reg_pp0_iter0_pix_128_reg_812;
                elsif ((or_ln948_4_reg_3940 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_152_reg_944 <= img_dout(89 downto 80);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_153_reg_933_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1946)) then
                if ((or_ln948_4_reg_3940 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_153_reg_933 <= ap_phi_reg_pp0_iter0_pix_129_reg_801;
                elsif ((or_ln948_4_reg_3940 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_153_reg_933 <= img_dout(99 downto 90);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_154_reg_922_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1946)) then
                if ((or_ln948_4_reg_3940 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_154_reg_922 <= ap_phi_reg_pp0_iter0_pix_130_reg_790;
                elsif ((or_ln948_4_reg_3940 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_154_reg_922 <= img_dout(109 downto 100);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_155_reg_911_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1946)) then
                if ((or_ln948_4_reg_3940 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_155_reg_911 <= ap_phi_reg_pp0_iter0_pix_131_reg_779;
                elsif ((or_ln948_4_reg_3940 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_155_reg_911 <= img_dout(119 downto 110);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_168_reg_1164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1950)) then
                if ((or_ln948_5_reg_3944 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_168_reg_1164 <= ap_phi_reg_pp0_iter0_pix_144_reg_1032;
                elsif ((or_ln948_5_reg_3944 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_168_reg_1164 <= pix_166_fu_2740_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_169_reg_1153_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1950)) then
                if ((or_ln948_5_reg_3944 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_169_reg_1153 <= ap_phi_reg_pp0_iter0_pix_145_reg_1021;
                elsif ((or_ln948_5_reg_3944 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_169_reg_1153 <= img_dout(19 downto 10);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_170_reg_1142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1950)) then
                if ((or_ln948_5_reg_3944 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_170_reg_1142 <= ap_phi_reg_pp0_iter0_pix_146_reg_1010;
                elsif ((or_ln948_5_reg_3944 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_170_reg_1142 <= img_dout(29 downto 20);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_171_reg_1131_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1950)) then
                if ((or_ln948_5_reg_3944 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_171_reg_1131 <= ap_phi_reg_pp0_iter0_pix_147_reg_999;
                elsif ((or_ln948_5_reg_3944 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_171_reg_1131 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_172_reg_1120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1950)) then
                if ((or_ln948_5_reg_3944 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_172_reg_1120 <= ap_phi_reg_pp0_iter0_pix_148_reg_988;
                elsif ((or_ln948_5_reg_3944 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_172_reg_1120 <= img_dout(49 downto 40);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_173_reg_1109_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1950)) then
                if ((or_ln948_5_reg_3944 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_173_reg_1109 <= ap_phi_reg_pp0_iter0_pix_149_reg_977;
                elsif ((or_ln948_5_reg_3944 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_173_reg_1109 <= img_dout(59 downto 50);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_174_reg_1098_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1950)) then
                if ((or_ln948_5_reg_3944 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_174_reg_1098 <= ap_phi_reg_pp0_iter0_pix_150_reg_966;
                elsif ((or_ln948_5_reg_3944 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_174_reg_1098 <= img_dout(69 downto 60);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_175_reg_1087_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1950)) then
                if ((or_ln948_5_reg_3944 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_175_reg_1087 <= ap_phi_reg_pp0_iter0_pix_151_reg_955;
                elsif ((or_ln948_5_reg_3944 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_175_reg_1087 <= img_dout(79 downto 70);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_176_reg_1076_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1950)) then
                if ((or_ln948_5_reg_3944 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_176_reg_1076 <= ap_phi_reg_pp0_iter0_pix_152_reg_944;
                elsif ((or_ln948_5_reg_3944 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_176_reg_1076 <= img_dout(89 downto 80);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_177_reg_1065_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1950)) then
                if ((or_ln948_5_reg_3944 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_177_reg_1065 <= ap_phi_reg_pp0_iter0_pix_153_reg_933;
                elsif ((or_ln948_5_reg_3944 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_177_reg_1065 <= img_dout(99 downto 90);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_178_reg_1054_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1950)) then
                if ((or_ln948_5_reg_3944 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_178_reg_1054 <= ap_phi_reg_pp0_iter0_pix_154_reg_922;
                elsif ((or_ln948_5_reg_3944 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_178_reg_1054 <= img_dout(109 downto 100);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_179_reg_1043_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1950)) then
                if ((or_ln948_5_reg_3944 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_179_reg_1043 <= ap_phi_reg_pp0_iter0_pix_155_reg_911;
                elsif ((or_ln948_5_reg_3944 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_179_reg_1043 <= img_dout(119 downto 110);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_36_reg_505_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1955)) then
                if ((or_ln948_reg_3717 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_36_reg_505 <= pix_fu_184;
                elsif ((or_ln948_reg_3717 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_36_reg_505 <= pix_34_fu_2043_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_37_reg_495_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1955)) then
                if ((or_ln948_reg_3717 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_37_reg_495 <= pix_1_fu_188;
                elsif ((or_ln948_reg_3717 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_37_reg_495 <= img_dout(19 downto 10);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_38_reg_485_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1955)) then
                if ((or_ln948_reg_3717 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_38_reg_485 <= pix_2_fu_192;
                elsif ((or_ln948_reg_3717 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_38_reg_485 <= img_dout(29 downto 20);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_39_reg_475_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1955)) then
                if ((or_ln948_reg_3717 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_39_reg_475 <= pix_3_fu_196;
                elsif ((or_ln948_reg_3717 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_39_reg_475 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_40_reg_465_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1955)) then
                if ((or_ln948_reg_3717 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_40_reg_465 <= pix_4_fu_200;
                elsif ((or_ln948_reg_3717 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_40_reg_465 <= img_dout(49 downto 40);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_41_reg_455_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1955)) then
                if ((or_ln948_reg_3717 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_41_reg_455 <= pix_5_fu_204;
                elsif ((or_ln948_reg_3717 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_41_reg_455 <= img_dout(59 downto 50);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_42_reg_445_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1955)) then
                if ((or_ln948_reg_3717 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_42_reg_445 <= pix_6_fu_208;
                elsif ((or_ln948_reg_3717 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_42_reg_445 <= img_dout(69 downto 60);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_43_reg_435_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1955)) then
                if ((or_ln948_reg_3717 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_43_reg_435 <= pix_7_fu_212;
                elsif ((or_ln948_reg_3717 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_43_reg_435 <= img_dout(79 downto 70);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_44_reg_425_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1955)) then
                if ((or_ln948_reg_3717 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_44_reg_425 <= pix_8_fu_216;
                elsif ((or_ln948_reg_3717 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_44_reg_425 <= img_dout(89 downto 80);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_45_reg_415_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1955)) then
                if ((or_ln948_reg_3717 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_45_reg_415 <= pix_9_fu_220;
                elsif ((or_ln948_reg_3717 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_45_reg_415 <= img_dout(99 downto 90);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_46_reg_405_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1955)) then
                if ((or_ln948_reg_3717 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_46_reg_405 <= pix_10_fu_224;
                elsif ((or_ln948_reg_3717 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_46_reg_405 <= img_dout(109 downto 100);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_47_reg_395_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1955)) then
                if ((or_ln948_reg_3717 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_47_reg_395 <= pix_11_fu_228;
                elsif ((or_ln948_reg_3717 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_47_reg_395 <= img_dout(119 downto 110);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_72_reg_636_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1959)) then
                if ((or_ln948_1_reg_3798 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_72_reg_636 <= ap_phi_reg_pp0_iter0_pix_36_reg_505;
                elsif ((or_ln948_1_reg_3798 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_72_reg_636 <= pix_70_fu_2171_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_73_reg_625_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1959)) then
                if ((or_ln948_1_reg_3798 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_73_reg_625 <= ap_phi_reg_pp0_iter0_pix_37_reg_495;
                elsif ((or_ln948_1_reg_3798 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_73_reg_625 <= img_dout(19 downto 10);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_74_reg_614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1959)) then
                if ((or_ln948_1_reg_3798 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_74_reg_614 <= ap_phi_reg_pp0_iter0_pix_38_reg_485;
                elsif ((or_ln948_1_reg_3798 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_74_reg_614 <= img_dout(29 downto 20);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_75_reg_603_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1959)) then
                if ((or_ln948_1_reg_3798 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_75_reg_603 <= ap_phi_reg_pp0_iter0_pix_39_reg_475;
                elsif ((or_ln948_1_reg_3798 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_75_reg_603 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_76_reg_592_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1959)) then
                if ((or_ln948_1_reg_3798 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_76_reg_592 <= ap_phi_reg_pp0_iter0_pix_40_reg_465;
                elsif ((or_ln948_1_reg_3798 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_76_reg_592 <= img_dout(49 downto 40);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_77_reg_581_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1959)) then
                if ((or_ln948_1_reg_3798 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_77_reg_581 <= ap_phi_reg_pp0_iter0_pix_41_reg_455;
                elsif ((or_ln948_1_reg_3798 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_77_reg_581 <= img_dout(59 downto 50);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_78_reg_570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1959)) then
                if ((or_ln948_1_reg_3798 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_78_reg_570 <= ap_phi_reg_pp0_iter0_pix_42_reg_445;
                elsif ((or_ln948_1_reg_3798 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_78_reg_570 <= img_dout(69 downto 60);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_79_reg_559_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1959)) then
                if ((or_ln948_1_reg_3798 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_79_reg_559 <= ap_phi_reg_pp0_iter0_pix_43_reg_435;
                elsif ((or_ln948_1_reg_3798 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_79_reg_559 <= img_dout(79 downto 70);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_80_reg_548_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1959)) then
                if ((or_ln948_1_reg_3798 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_80_reg_548 <= ap_phi_reg_pp0_iter0_pix_44_reg_425;
                elsif ((or_ln948_1_reg_3798 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_80_reg_548 <= img_dout(89 downto 80);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_81_reg_537_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1959)) then
                if ((or_ln948_1_reg_3798 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_81_reg_537 <= ap_phi_reg_pp0_iter0_pix_45_reg_415;
                elsif ((or_ln948_1_reg_3798 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_81_reg_537 <= img_dout(99 downto 90);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_82_reg_526_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1959)) then
                if ((or_ln948_1_reg_3798 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_82_reg_526 <= ap_phi_reg_pp0_iter0_pix_46_reg_405;
                elsif ((or_ln948_1_reg_3798 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_82_reg_526 <= img_dout(109 downto 100);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_83_reg_515_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1959)) then
                if ((or_ln948_1_reg_3798 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_83_reg_515 <= ap_phi_reg_pp0_iter0_pix_47_reg_395;
                elsif ((or_ln948_1_reg_3798 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_83_reg_515 <= img_dout(119 downto 110);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_96_reg_768_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1938)) then
                if ((or_ln948_2_reg_3867 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_96_reg_768 <= ap_phi_reg_pp0_iter0_pix_72_reg_636;
                elsif ((or_ln948_2_reg_3867 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_96_reg_768 <= pix_94_fu_2299_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_97_reg_757_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1938)) then
                if ((or_ln948_2_reg_3867 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_97_reg_757 <= ap_phi_reg_pp0_iter0_pix_73_reg_625;
                elsif ((or_ln948_2_reg_3867 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_97_reg_757 <= img_dout(19 downto 10);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_98_reg_746_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1938)) then
                if ((or_ln948_2_reg_3867 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_98_reg_746 <= ap_phi_reg_pp0_iter0_pix_74_reg_614;
                elsif ((or_ln948_2_reg_3867 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_98_reg_746 <= img_dout(29 downto 20);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_99_reg_735_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1938)) then
                if ((or_ln948_2_reg_3867 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_99_reg_735 <= ap_phi_reg_pp0_iter0_pix_75_reg_603;
                elsif ((or_ln948_2_reg_3867 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_99_reg_735 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_192_reg_1285_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_493)) then
                if (((or_ln948_6_reg_3948 = ap_const_lv1_0) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_192_reg_1285 <= ap_phi_reg_pp0_iter0_pix_168_reg_1164;
                elsif (((or_ln948_6_reg_3948 = ap_const_lv1_1) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_192_reg_1285 <= pix_190_fu_2864_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_192_reg_1285 <= ap_phi_reg_pp0_iter0_pix_192_reg_1285;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_193_reg_1275_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_493)) then
                if (((or_ln948_6_reg_3948 = ap_const_lv1_0) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_193_reg_1275 <= ap_phi_reg_pp0_iter0_pix_169_reg_1153;
                elsif (((or_ln948_6_reg_3948 = ap_const_lv1_1) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_193_reg_1275 <= img_dout(19 downto 10);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_193_reg_1275 <= ap_phi_reg_pp0_iter0_pix_193_reg_1275;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_194_reg_1265_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_493)) then
                if (((or_ln948_6_reg_3948 = ap_const_lv1_0) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_194_reg_1265 <= ap_phi_reg_pp0_iter0_pix_170_reg_1142;
                elsif (((or_ln948_6_reg_3948 = ap_const_lv1_1) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_194_reg_1265 <= img_dout(29 downto 20);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_194_reg_1265 <= ap_phi_reg_pp0_iter0_pix_194_reg_1265;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_195_reg_1255_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_493)) then
                if (((or_ln948_6_reg_3948 = ap_const_lv1_0) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_195_reg_1255 <= ap_phi_reg_pp0_iter0_pix_171_reg_1131;
                elsif (((or_ln948_6_reg_3948 = ap_const_lv1_1) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_195_reg_1255 <= img_dout(39 downto 30);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_195_reg_1255 <= ap_phi_reg_pp0_iter0_pix_195_reg_1255;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_196_reg_1245_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_493)) then
                if (((or_ln948_6_reg_3948 = ap_const_lv1_0) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_196_reg_1245 <= ap_phi_reg_pp0_iter0_pix_172_reg_1120;
                elsif (((or_ln948_6_reg_3948 = ap_const_lv1_1) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_196_reg_1245 <= img_dout(49 downto 40);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_196_reg_1245 <= ap_phi_reg_pp0_iter0_pix_196_reg_1245;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_197_reg_1235_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_493)) then
                if (((or_ln948_6_reg_3948 = ap_const_lv1_0) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_197_reg_1235 <= ap_phi_reg_pp0_iter0_pix_173_reg_1109;
                elsif (((or_ln948_6_reg_3948 = ap_const_lv1_1) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_197_reg_1235 <= img_dout(59 downto 50);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_197_reg_1235 <= ap_phi_reg_pp0_iter0_pix_197_reg_1235;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_198_reg_1225_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_493)) then
                if (((or_ln948_6_reg_3948 = ap_const_lv1_0) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_198_reg_1225 <= ap_phi_reg_pp0_iter0_pix_174_reg_1098;
                elsif (((or_ln948_6_reg_3948 = ap_const_lv1_1) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_198_reg_1225 <= img_dout(69 downto 60);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_198_reg_1225 <= ap_phi_reg_pp0_iter0_pix_198_reg_1225;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_199_reg_1215_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_493)) then
                if (((or_ln948_6_reg_3948 = ap_const_lv1_0) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_199_reg_1215 <= ap_phi_reg_pp0_iter0_pix_175_reg_1087;
                elsif (((or_ln948_6_reg_3948 = ap_const_lv1_1) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_199_reg_1215 <= img_dout(79 downto 70);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_199_reg_1215 <= ap_phi_reg_pp0_iter0_pix_199_reg_1215;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_200_reg_1205_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_493)) then
                if (((or_ln948_6_reg_3948 = ap_const_lv1_0) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_200_reg_1205 <= ap_phi_reg_pp0_iter0_pix_176_reg_1076;
                elsif (((or_ln948_6_reg_3948 = ap_const_lv1_1) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_200_reg_1205 <= img_dout(89 downto 80);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_200_reg_1205 <= ap_phi_reg_pp0_iter0_pix_200_reg_1205;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_201_reg_1195_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_493)) then
                if (((or_ln948_6_reg_3948 = ap_const_lv1_0) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_201_reg_1195 <= ap_phi_reg_pp0_iter0_pix_177_reg_1065;
                elsif (((or_ln948_6_reg_3948 = ap_const_lv1_1) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_201_reg_1195 <= img_dout(99 downto 90);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_201_reg_1195 <= ap_phi_reg_pp0_iter0_pix_201_reg_1195;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_202_reg_1185_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_493)) then
                if (((or_ln948_6_reg_3948 = ap_const_lv1_0) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_202_reg_1185 <= ap_phi_reg_pp0_iter0_pix_178_reg_1054;
                elsif (((or_ln948_6_reg_3948 = ap_const_lv1_1) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_202_reg_1185 <= img_dout(109 downto 100);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_202_reg_1185 <= ap_phi_reg_pp0_iter0_pix_202_reg_1185;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_203_reg_1175_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_493)) then
                if (((or_ln948_6_reg_3948 = ap_const_lv1_0) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_203_reg_1175 <= ap_phi_reg_pp0_iter0_pix_179_reg_1043;
                elsif (((or_ln948_6_reg_3948 = ap_const_lv1_1) and (icmp_ln943_reg_3702 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pix_203_reg_1175 <= img_dout(119 downto 110);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_203_reg_1175 <= ap_phi_reg_pp0_iter0_pix_203_reg_1175;
                end if;
            end if; 
        end if;
    end process;

    pix_10_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_10_fu_224 <= pix_66;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_10_fu_224 <= ap_phi_mux_pix_226_phi_fu_1308_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_11_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_11_fu_228 <= pix_67;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_11_fu_228 <= ap_phi_mux_pix_227_phi_fu_1298_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_1_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_1_fu_188 <= pix_57;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_1_fu_188 <= ap_phi_mux_pix_217_phi_fu_1398_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_2_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_2_fu_192 <= pix_58;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_2_fu_192 <= ap_phi_mux_pix_218_phi_fu_1388_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_3_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_3_fu_196 <= pix_59;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_3_fu_196 <= ap_phi_mux_pix_219_phi_fu_1378_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_4_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_4_fu_200 <= pix_60;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_4_fu_200 <= ap_phi_mux_pix_220_phi_fu_1368_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_5_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_5_fu_204 <= pix_61;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_5_fu_204 <= ap_phi_mux_pix_221_phi_fu_1358_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_6_fu_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_6_fu_208 <= pix_62;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_6_fu_208 <= ap_phi_mux_pix_222_phi_fu_1348_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_7_fu_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_7_fu_212 <= pix_63;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_7_fu_212 <= ap_phi_mux_pix_223_phi_fu_1338_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_8_fu_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_8_fu_216 <= pix_64;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_8_fu_216 <= ap_phi_mux_pix_224_phi_fu_1328_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_9_fu_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_9_fu_220 <= pix_65;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_9_fu_220 <= ap_phi_mux_pix_225_phi_fu_1318_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_fu_184 <= pix_56;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_fu_184 <= ap_phi_mux_pix_216_phi_fu_1408_p4;
                end if;
            end if; 
        end if;
    end process;

    x_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln943_fu_1923_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    x_fu_180 <= x_2_fu_1913_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_180 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cmp390_reg_3706 <= cmp390_fu_1929_p2;
                cmp392_2_read_reg_3672 <= cmp392_2;
                cmp392_4_read_reg_3682 <= cmp392_4;
                cmp392_5_read_reg_3687 <= cmp392_5;
                cmp392_6_read_reg_3692 <= cmp392_6;
                icmp13_read_reg_3667 <= icmp13;
                icmp16_read_reg_3677 <= icmp16;
                icmp_ln930_read_reg_3697 <= icmp_ln930;
                icmp_ln943_reg_3702 <= icmp_ln943_fu_1923_p2;
                or_ln948_reg_3717 <= or_ln948_fu_1935_p2;
                or_ln963_1_reg_3725 <= or_ln963_1_fu_1947_p2;
                or_ln963_2_reg_3729 <= or_ln963_2_fu_1953_p2;
                or_ln963_reg_3721 <= or_ln963_fu_1941_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                or_ln948_1_reg_3798 <= or_ln948_1_fu_2047_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                or_ln948_2_reg_3867 <= or_ln948_2_fu_2175_p2;
                trunc_ln8_reg_3802 <= ap_phi_reg_pp0_iter0_pix_36_reg_505(9 downto 2);
                trunc_ln954_10_reg_3857 <= ap_phi_reg_pp0_iter0_pix_47_reg_395(9 downto 2);
                trunc_ln954_1_reg_3807 <= ap_phi_reg_pp0_iter0_pix_37_reg_495(9 downto 2);
                trunc_ln954_2_reg_3812 <= ap_phi_reg_pp0_iter0_pix_38_reg_485(9 downto 2);
                trunc_ln954_3_reg_3817 <= ap_phi_reg_pp0_iter0_pix_39_reg_475(9 downto 2);
                trunc_ln954_4_reg_3822 <= ap_phi_reg_pp0_iter0_pix_40_reg_465(9 downto 2);
                trunc_ln954_5_reg_3827 <= ap_phi_reg_pp0_iter0_pix_41_reg_455(9 downto 2);
                trunc_ln954_6_reg_3832 <= ap_phi_reg_pp0_iter0_pix_42_reg_445(9 downto 2);
                trunc_ln954_7_reg_3837 <= ap_phi_reg_pp0_iter0_pix_43_reg_435(9 downto 2);
                trunc_ln954_8_reg_3842 <= ap_phi_reg_pp0_iter0_pix_44_reg_425(9 downto 2);
                trunc_ln954_9_reg_3847 <= ap_phi_reg_pp0_iter0_pix_45_reg_415(9 downto 2);
                trunc_ln954_s_reg_3852 <= ap_phi_reg_pp0_iter0_pix_46_reg_405(9 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                or_ln948_3_reg_3936 <= or_ln948_3_fu_2303_p2;
                or_ln948_4_reg_3940 <= or_ln948_4_fu_2307_p2;
                or_ln948_5_reg_3944 <= or_ln948_5_fu_2311_p2;
                or_ln948_6_reg_3948 <= or_ln948_6_fu_2315_p2;
                or_ln948_7_reg_3952 <= or_ln948_7_fu_2319_p2;
                trunc_ln954_11_reg_3871 <= ap_phi_reg_pp0_iter0_pix_72_reg_636(9 downto 2);
                trunc_ln954_12_reg_3876 <= ap_phi_reg_pp0_iter0_pix_73_reg_625(9 downto 2);
                trunc_ln954_13_reg_3881 <= ap_phi_reg_pp0_iter0_pix_74_reg_614(9 downto 2);
                trunc_ln954_14_reg_3886 <= ap_phi_reg_pp0_iter0_pix_75_reg_603(9 downto 2);
                trunc_ln954_15_reg_3891 <= ap_phi_reg_pp0_iter0_pix_76_reg_592(9 downto 2);
                trunc_ln954_16_reg_3896 <= ap_phi_reg_pp0_iter0_pix_77_reg_581(9 downto 2);
                trunc_ln954_17_reg_3901 <= ap_phi_reg_pp0_iter0_pix_78_reg_570(9 downto 2);
                trunc_ln954_18_reg_3906 <= ap_phi_reg_pp0_iter0_pix_79_reg_559(9 downto 2);
                trunc_ln954_19_reg_3911 <= ap_phi_reg_pp0_iter0_pix_80_reg_548(9 downto 2);
                trunc_ln954_20_reg_3916 <= ap_phi_reg_pp0_iter0_pix_81_reg_537(9 downto 2);
                trunc_ln954_21_reg_3921 <= ap_phi_reg_pp0_iter0_pix_82_reg_526(9 downto 2);
                trunc_ln954_22_reg_3926 <= ap_phi_reg_pp0_iter0_pix_83_reg_515(9 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                trunc_ln954_31_reg_3956 <= ap_phi_reg_pp0_iter0_pix_104_reg_680(9 downto 2);
                trunc_ln954_32_reg_3961 <= ap_phi_reg_pp0_iter0_pix_105_reg_669(9 downto 2);
                trunc_ln954_33_reg_3966 <= ap_phi_reg_pp0_iter0_pix_106_reg_658(9 downto 2);
                trunc_ln954_34_reg_3971 <= ap_phi_reg_pp0_iter0_pix_107_reg_647(9 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                trunc_ln954_35_reg_3981 <= ap_phi_reg_pp0_iter0_pix_120_reg_900(9 downto 2);
                trunc_ln954_36_reg_3986 <= ap_phi_reg_pp0_iter0_pix_121_reg_889(9 downto 2);
                trunc_ln954_37_reg_3991 <= ap_phi_reg_pp0_iter0_pix_122_reg_878(9 downto 2);
                trunc_ln954_38_reg_3996 <= ap_phi_reg_pp0_iter0_pix_123_reg_867(9 downto 2);
                trunc_ln954_39_reg_4001 <= ap_phi_reg_pp0_iter0_pix_124_reg_856(9 downto 2);
                trunc_ln954_40_reg_4006 <= ap_phi_reg_pp0_iter0_pix_125_reg_845(9 downto 2);
                trunc_ln954_41_reg_4011 <= ap_phi_reg_pp0_iter0_pix_126_reg_834(9 downto 2);
                trunc_ln954_42_reg_4016 <= ap_phi_reg_pp0_iter0_pix_127_reg_823(9 downto 2);
                trunc_ln954_43_reg_4021 <= ap_phi_reg_pp0_iter0_pix_128_reg_812(9 downto 2);
                trunc_ln954_44_reg_4026 <= ap_phi_reg_pp0_iter0_pix_129_reg_801(9 downto 2);
                trunc_ln954_45_reg_4031 <= ap_phi_reg_pp0_iter0_pix_130_reg_790(9 downto 2);
                trunc_ln954_46_reg_4036 <= ap_phi_reg_pp0_iter0_pix_131_reg_779(9 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                trunc_ln954_47_reg_4046 <= ap_phi_reg_pp0_iter0_pix_144_reg_1032(9 downto 2);
                trunc_ln954_48_reg_4051 <= ap_phi_reg_pp0_iter0_pix_145_reg_1021(9 downto 2);
                trunc_ln954_49_reg_4056 <= ap_phi_reg_pp0_iter0_pix_146_reg_1010(9 downto 2);
                trunc_ln954_50_reg_4061 <= ap_phi_reg_pp0_iter0_pix_147_reg_999(9 downto 2);
                trunc_ln954_51_reg_4066 <= ap_phi_reg_pp0_iter0_pix_148_reg_988(9 downto 2);
                trunc_ln954_52_reg_4071 <= ap_phi_reg_pp0_iter0_pix_149_reg_977(9 downto 2);
                trunc_ln954_53_reg_4076 <= ap_phi_reg_pp0_iter0_pix_150_reg_966(9 downto 2);
                trunc_ln954_54_reg_4081 <= ap_phi_reg_pp0_iter0_pix_151_reg_955(9 downto 2);
                trunc_ln954_55_reg_4086 <= ap_phi_reg_pp0_iter0_pix_152_reg_944(9 downto 2);
                trunc_ln954_56_reg_4091 <= ap_phi_reg_pp0_iter0_pix_153_reg_933(9 downto 2);
                trunc_ln954_57_reg_4096 <= ap_phi_reg_pp0_iter0_pix_154_reg_922(9 downto 2);
                trunc_ln954_58_reg_4101 <= ap_phi_reg_pp0_iter0_pix_155_reg_911(9 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                trunc_ln954_63_reg_4111 <= ap_phi_reg_pp0_iter0_pix_172_reg_1120(9 downto 2);
                trunc_ln954_64_reg_4116 <= ap_phi_reg_pp0_iter0_pix_173_reg_1109(9 downto 2);
                trunc_ln954_65_reg_4121 <= ap_phi_reg_pp0_iter0_pix_174_reg_1098(9 downto 2);
                trunc_ln954_66_reg_4126 <= ap_phi_reg_pp0_iter0_pix_175_reg_1087(9 downto 2);
                trunc_ln954_67_reg_4131 <= ap_phi_reg_pp0_iter0_pix_176_reg_1076(9 downto 2);
                trunc_ln954_68_reg_4136 <= ap_phi_reg_pp0_iter0_pix_177_reg_1065(9 downto 2);
                trunc_ln954_69_reg_4141 <= ap_phi_reg_pp0_iter0_pix_178_reg_1054(9 downto 2);
                trunc_ln954_70_reg_4146 <= ap_phi_reg_pp0_iter0_pix_179_reg_1043(9 downto 2);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_condition_exit_pp0_iter0_stage1, ap_block_pp0_stage7_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state9_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state9_pp0_stage0_iter1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state9_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state9_pp0_stage0_iter1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state9_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state9_pp0_stage0_iter1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state2_pp0_stage1_iter0)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state2_pp0_stage1_iter0)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state3_pp0_stage2_iter0)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage2_iter0));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state3_pp0_stage2_iter0)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage2_iter0));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state4_pp0_stage3_iter0)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage3_iter0));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state4_pp0_stage3_iter0)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage3_iter0));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state5_pp0_stage4_iter0)
    begin
                ap_block_pp0_stage4_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage4_iter0));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state5_pp0_stage4_iter0)
    begin
                ap_block_pp0_stage4_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage4_iter0));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state5_pp0_stage4_iter0)
    begin
                ap_block_pp0_stage4_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage4_iter0));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state6_pp0_stage5_iter0)
    begin
                ap_block_pp0_stage5_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage5_iter0));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state6_pp0_stage5_iter0)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage5_iter0));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state7_pp0_stage6_iter0)
    begin
                ap_block_pp0_stage6_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage6_iter0));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state7_pp0_stage6_iter0)
    begin
                ap_block_pp0_stage6_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage6_iter0));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state8_pp0_stage7_iter0)
    begin
                ap_block_pp0_stage7_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage7_iter0));
    end process;


    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state8_pp0_stage7_iter0)
    begin
                ap_block_pp0_stage7_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage7_iter0));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state8_pp0_stage7_iter0)
    begin
                ap_block_pp0_stage7_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage7_iter0));
    end process;


    ap_block_state2_pp0_stage1_iter0_assign_proc : process(img_empty_n, ap_predicate_op164_read_state2)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((ap_predicate_op164_read_state2 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(img_empty_n, ap_predicate_op205_read_state3)
    begin
                ap_block_state3_pp0_stage2_iter0 <= ((ap_predicate_op205_read_state3 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage3_iter0_assign_proc : process(img_empty_n, ap_predicate_op246_read_state4)
    begin
                ap_block_state4_pp0_stage3_iter0 <= ((ap_predicate_op246_read_state4 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0));
    end process;


    ap_block_state5_pp0_stage4_iter0_assign_proc : process(img_empty_n, bytePlanes_plane0_full_n, ap_predicate_op291_read_state5, ap_predicate_op307_write_state5)
    begin
                ap_block_state5_pp0_stage4_iter0 <= (((bytePlanes_plane0_full_n = ap_const_logic_0) and (ap_predicate_op307_write_state5 = ap_const_boolean_1)) or ((ap_predicate_op291_read_state5 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state6_pp0_stage5_iter0_assign_proc : process(img_empty_n, ap_predicate_op335_read_state6)
    begin
                ap_block_state6_pp0_stage5_iter0 <= ((ap_predicate_op335_read_state6 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0));
    end process;


    ap_block_state7_pp0_stage6_iter0_assign_proc : process(img_empty_n, ap_predicate_op375_read_state7)
    begin
                ap_block_state7_pp0_stage6_iter0 <= ((ap_predicate_op375_read_state7 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0));
    end process;


    ap_block_state8_pp0_stage7_iter0_assign_proc : process(img_empty_n, ap_predicate_op415_read_state8, bytePlanes_plane0_full_n, ap_predicate_op431_write_state8)
    begin
                ap_block_state8_pp0_stage7_iter0 <= (((ap_predicate_op431_write_state8 = ap_const_boolean_1) and (bytePlanes_plane0_full_n = ap_const_logic_0)) or ((ap_predicate_op415_read_state8 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state9_pp0_stage0_iter1_assign_proc : process(img_empty_n, bytePlanes_plane0_full_n, or_ln963_2_reg_3729, ap_predicate_op459_read_state9)
    begin
                ap_block_state9_pp0_stage0_iter1 <= (((bytePlanes_plane0_full_n = ap_const_logic_0) and (or_ln963_2_reg_3729 = ap_const_lv1_1)) or ((ap_predicate_op459_read_state9 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0)));
    end process;


    ap_condition_1938_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln943_reg_3702, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_1938 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln943_reg_3702 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_1942_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln943_reg_3702, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
                ap_condition_1942 <= ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln943_reg_3702 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_1946_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln943_reg_3702, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
                ap_condition_1946 <= ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln943_reg_3702 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_1950_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln943_reg_3702, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
                ap_condition_1950 <= ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln943_reg_3702 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6));
    end process;


    ap_condition_1955_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln943_reg_3702, ap_block_pp0_stage1_11001)
    begin
                ap_condition_1955 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln943_reg_3702 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_1959_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln943_reg_3702, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_1959 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln943_reg_3702 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_493_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001)
    begin
                ap_condition_493 <= ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7));
    end process;


    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln943_reg_3702, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (icmp_ln943_reg_3702 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;

    ap_phi_mux_pix_216_phi_fu_1408_p4_assign_proc : process(icmp_ln943_reg_3702, or_ln948_7_reg_3952, ap_phi_reg_pp0_iter1_pix_192_reg_1285, pix_214_fu_3035_p1, ap_phi_reg_pp0_iter1_pix_216_reg_1405)
    begin
        if ((icmp_ln943_reg_3702 = ap_const_lv1_1)) then
            if ((or_ln948_7_reg_3952 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_216_phi_fu_1408_p4 <= ap_phi_reg_pp0_iter1_pix_192_reg_1285;
            elsif ((or_ln948_7_reg_3952 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_216_phi_fu_1408_p4 <= pix_214_fu_3035_p1;
            else 
                ap_phi_mux_pix_216_phi_fu_1408_p4 <= ap_phi_reg_pp0_iter1_pix_216_reg_1405;
            end if;
        else 
            ap_phi_mux_pix_216_phi_fu_1408_p4 <= ap_phi_reg_pp0_iter1_pix_216_reg_1405;
        end if; 
    end process;


    ap_phi_mux_pix_217_phi_fu_1398_p4_assign_proc : process(img_dout, icmp_ln943_reg_3702, or_ln948_7_reg_3952, ap_phi_reg_pp0_iter1_pix_193_reg_1275, ap_phi_reg_pp0_iter1_pix_217_reg_1395)
    begin
        if ((icmp_ln943_reg_3702 = ap_const_lv1_1)) then
            if ((or_ln948_7_reg_3952 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_217_phi_fu_1398_p4 <= ap_phi_reg_pp0_iter1_pix_193_reg_1275;
            elsif ((or_ln948_7_reg_3952 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_217_phi_fu_1398_p4 <= img_dout(19 downto 10);
            else 
                ap_phi_mux_pix_217_phi_fu_1398_p4 <= ap_phi_reg_pp0_iter1_pix_217_reg_1395;
            end if;
        else 
            ap_phi_mux_pix_217_phi_fu_1398_p4 <= ap_phi_reg_pp0_iter1_pix_217_reg_1395;
        end if; 
    end process;


    ap_phi_mux_pix_218_phi_fu_1388_p4_assign_proc : process(img_dout, icmp_ln943_reg_3702, or_ln948_7_reg_3952, ap_phi_reg_pp0_iter1_pix_194_reg_1265, ap_phi_reg_pp0_iter1_pix_218_reg_1385)
    begin
        if ((icmp_ln943_reg_3702 = ap_const_lv1_1)) then
            if ((or_ln948_7_reg_3952 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_218_phi_fu_1388_p4 <= ap_phi_reg_pp0_iter1_pix_194_reg_1265;
            elsif ((or_ln948_7_reg_3952 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_218_phi_fu_1388_p4 <= img_dout(29 downto 20);
            else 
                ap_phi_mux_pix_218_phi_fu_1388_p4 <= ap_phi_reg_pp0_iter1_pix_218_reg_1385;
            end if;
        else 
            ap_phi_mux_pix_218_phi_fu_1388_p4 <= ap_phi_reg_pp0_iter1_pix_218_reg_1385;
        end if; 
    end process;


    ap_phi_mux_pix_219_phi_fu_1378_p4_assign_proc : process(img_dout, icmp_ln943_reg_3702, or_ln948_7_reg_3952, ap_phi_reg_pp0_iter1_pix_195_reg_1255, ap_phi_reg_pp0_iter1_pix_219_reg_1375)
    begin
        if ((icmp_ln943_reg_3702 = ap_const_lv1_1)) then
            if ((or_ln948_7_reg_3952 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_219_phi_fu_1378_p4 <= ap_phi_reg_pp0_iter1_pix_195_reg_1255;
            elsif ((or_ln948_7_reg_3952 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_219_phi_fu_1378_p4 <= img_dout(39 downto 30);
            else 
                ap_phi_mux_pix_219_phi_fu_1378_p4 <= ap_phi_reg_pp0_iter1_pix_219_reg_1375;
            end if;
        else 
            ap_phi_mux_pix_219_phi_fu_1378_p4 <= ap_phi_reg_pp0_iter1_pix_219_reg_1375;
        end if; 
    end process;


    ap_phi_mux_pix_220_phi_fu_1368_p4_assign_proc : process(img_dout, icmp_ln943_reg_3702, or_ln948_7_reg_3952, ap_phi_reg_pp0_iter1_pix_196_reg_1245, ap_phi_reg_pp0_iter1_pix_220_reg_1365)
    begin
        if ((icmp_ln943_reg_3702 = ap_const_lv1_1)) then
            if ((or_ln948_7_reg_3952 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_220_phi_fu_1368_p4 <= ap_phi_reg_pp0_iter1_pix_196_reg_1245;
            elsif ((or_ln948_7_reg_3952 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_220_phi_fu_1368_p4 <= img_dout(49 downto 40);
            else 
                ap_phi_mux_pix_220_phi_fu_1368_p4 <= ap_phi_reg_pp0_iter1_pix_220_reg_1365;
            end if;
        else 
            ap_phi_mux_pix_220_phi_fu_1368_p4 <= ap_phi_reg_pp0_iter1_pix_220_reg_1365;
        end if; 
    end process;


    ap_phi_mux_pix_221_phi_fu_1358_p4_assign_proc : process(img_dout, icmp_ln943_reg_3702, or_ln948_7_reg_3952, ap_phi_reg_pp0_iter1_pix_197_reg_1235, ap_phi_reg_pp0_iter1_pix_221_reg_1355)
    begin
        if ((icmp_ln943_reg_3702 = ap_const_lv1_1)) then
            if ((or_ln948_7_reg_3952 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_221_phi_fu_1358_p4 <= ap_phi_reg_pp0_iter1_pix_197_reg_1235;
            elsif ((or_ln948_7_reg_3952 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_221_phi_fu_1358_p4 <= img_dout(59 downto 50);
            else 
                ap_phi_mux_pix_221_phi_fu_1358_p4 <= ap_phi_reg_pp0_iter1_pix_221_reg_1355;
            end if;
        else 
            ap_phi_mux_pix_221_phi_fu_1358_p4 <= ap_phi_reg_pp0_iter1_pix_221_reg_1355;
        end if; 
    end process;


    ap_phi_mux_pix_222_phi_fu_1348_p4_assign_proc : process(img_dout, icmp_ln943_reg_3702, or_ln948_7_reg_3952, ap_phi_reg_pp0_iter1_pix_198_reg_1225, ap_phi_reg_pp0_iter1_pix_222_reg_1345)
    begin
        if ((icmp_ln943_reg_3702 = ap_const_lv1_1)) then
            if ((or_ln948_7_reg_3952 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_222_phi_fu_1348_p4 <= ap_phi_reg_pp0_iter1_pix_198_reg_1225;
            elsif ((or_ln948_7_reg_3952 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_222_phi_fu_1348_p4 <= img_dout(69 downto 60);
            else 
                ap_phi_mux_pix_222_phi_fu_1348_p4 <= ap_phi_reg_pp0_iter1_pix_222_reg_1345;
            end if;
        else 
            ap_phi_mux_pix_222_phi_fu_1348_p4 <= ap_phi_reg_pp0_iter1_pix_222_reg_1345;
        end if; 
    end process;


    ap_phi_mux_pix_223_phi_fu_1338_p4_assign_proc : process(img_dout, icmp_ln943_reg_3702, or_ln948_7_reg_3952, ap_phi_reg_pp0_iter1_pix_199_reg_1215, ap_phi_reg_pp0_iter1_pix_223_reg_1335)
    begin
        if ((icmp_ln943_reg_3702 = ap_const_lv1_1)) then
            if ((or_ln948_7_reg_3952 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_223_phi_fu_1338_p4 <= ap_phi_reg_pp0_iter1_pix_199_reg_1215;
            elsif ((or_ln948_7_reg_3952 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_223_phi_fu_1338_p4 <= img_dout(79 downto 70);
            else 
                ap_phi_mux_pix_223_phi_fu_1338_p4 <= ap_phi_reg_pp0_iter1_pix_223_reg_1335;
            end if;
        else 
            ap_phi_mux_pix_223_phi_fu_1338_p4 <= ap_phi_reg_pp0_iter1_pix_223_reg_1335;
        end if; 
    end process;


    ap_phi_mux_pix_224_phi_fu_1328_p4_assign_proc : process(img_dout, icmp_ln943_reg_3702, or_ln948_7_reg_3952, ap_phi_reg_pp0_iter1_pix_200_reg_1205, ap_phi_reg_pp0_iter1_pix_224_reg_1325)
    begin
        if ((icmp_ln943_reg_3702 = ap_const_lv1_1)) then
            if ((or_ln948_7_reg_3952 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_224_phi_fu_1328_p4 <= ap_phi_reg_pp0_iter1_pix_200_reg_1205;
            elsif ((or_ln948_7_reg_3952 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_224_phi_fu_1328_p4 <= img_dout(89 downto 80);
            else 
                ap_phi_mux_pix_224_phi_fu_1328_p4 <= ap_phi_reg_pp0_iter1_pix_224_reg_1325;
            end if;
        else 
            ap_phi_mux_pix_224_phi_fu_1328_p4 <= ap_phi_reg_pp0_iter1_pix_224_reg_1325;
        end if; 
    end process;


    ap_phi_mux_pix_225_phi_fu_1318_p4_assign_proc : process(img_dout, icmp_ln943_reg_3702, or_ln948_7_reg_3952, ap_phi_reg_pp0_iter1_pix_201_reg_1195, ap_phi_reg_pp0_iter1_pix_225_reg_1315)
    begin
        if ((icmp_ln943_reg_3702 = ap_const_lv1_1)) then
            if ((or_ln948_7_reg_3952 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_225_phi_fu_1318_p4 <= ap_phi_reg_pp0_iter1_pix_201_reg_1195;
            elsif ((or_ln948_7_reg_3952 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_225_phi_fu_1318_p4 <= img_dout(99 downto 90);
            else 
                ap_phi_mux_pix_225_phi_fu_1318_p4 <= ap_phi_reg_pp0_iter1_pix_225_reg_1315;
            end if;
        else 
            ap_phi_mux_pix_225_phi_fu_1318_p4 <= ap_phi_reg_pp0_iter1_pix_225_reg_1315;
        end if; 
    end process;


    ap_phi_mux_pix_226_phi_fu_1308_p4_assign_proc : process(img_dout, icmp_ln943_reg_3702, or_ln948_7_reg_3952, ap_phi_reg_pp0_iter1_pix_202_reg_1185, ap_phi_reg_pp0_iter1_pix_226_reg_1305)
    begin
        if ((icmp_ln943_reg_3702 = ap_const_lv1_1)) then
            if ((or_ln948_7_reg_3952 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_226_phi_fu_1308_p4 <= ap_phi_reg_pp0_iter1_pix_202_reg_1185;
            elsif ((or_ln948_7_reg_3952 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_226_phi_fu_1308_p4 <= img_dout(109 downto 100);
            else 
                ap_phi_mux_pix_226_phi_fu_1308_p4 <= ap_phi_reg_pp0_iter1_pix_226_reg_1305;
            end if;
        else 
            ap_phi_mux_pix_226_phi_fu_1308_p4 <= ap_phi_reg_pp0_iter1_pix_226_reg_1305;
        end if; 
    end process;


    ap_phi_mux_pix_227_phi_fu_1298_p4_assign_proc : process(img_dout, icmp_ln943_reg_3702, or_ln948_7_reg_3952, ap_phi_reg_pp0_iter1_pix_203_reg_1175, ap_phi_reg_pp0_iter1_pix_227_reg_1295)
    begin
        if ((icmp_ln943_reg_3702 = ap_const_lv1_1)) then
            if ((or_ln948_7_reg_3952 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_227_phi_fu_1298_p4 <= ap_phi_reg_pp0_iter1_pix_203_reg_1175;
            elsif ((or_ln948_7_reg_3952 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_227_phi_fu_1298_p4 <= img_dout(119 downto 110);
            else 
                ap_phi_mux_pix_227_phi_fu_1298_p4 <= ap_phi_reg_pp0_iter1_pix_227_reg_1295;
            end if;
        else 
            ap_phi_mux_pix_227_phi_fu_1298_p4 <= ap_phi_reg_pp0_iter1_pix_227_reg_1295;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_pix_192_reg_1285 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_193_reg_1275 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_194_reg_1265 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_195_reg_1255 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_196_reg_1245 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_197_reg_1235 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_198_reg_1225 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_199_reg_1215 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_200_reg_1205 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_201_reg_1195 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_202_reg_1185 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_203_reg_1175 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_216_reg_1405 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_217_reg_1395 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_218_reg_1385 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_219_reg_1375 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_220_reg_1365 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_221_reg_1355 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_222_reg_1345 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_223_reg_1335 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_224_reg_1325 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_225_reg_1315 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_226_reg_1305 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_227_reg_1295 <= "XXXXXXXXXX";

    ap_predicate_op164_read_state2_assign_proc : process(icmp_ln943_reg_3702, or_ln948_reg_3717)
    begin
                ap_predicate_op164_read_state2 <= ((or_ln948_reg_3717 = ap_const_lv1_1) and (icmp_ln943_reg_3702 = ap_const_lv1_1));
    end process;


    ap_predicate_op205_read_state3_assign_proc : process(icmp_ln943_reg_3702, or_ln948_1_reg_3798)
    begin
                ap_predicate_op205_read_state3 <= ((icmp_ln943_reg_3702 = ap_const_lv1_1) and (or_ln948_1_reg_3798 = ap_const_lv1_1));
    end process;


    ap_predicate_op246_read_state4_assign_proc : process(icmp_ln943_reg_3702, or_ln948_2_reg_3867)
    begin
                ap_predicate_op246_read_state4 <= ((icmp_ln943_reg_3702 = ap_const_lv1_1) and (or_ln948_2_reg_3867 = ap_const_lv1_1));
    end process;


    ap_predicate_op291_read_state5_assign_proc : process(icmp_ln943_reg_3702, or_ln948_3_reg_3936)
    begin
                ap_predicate_op291_read_state5 <= ((icmp_ln943_reg_3702 = ap_const_lv1_1) and (or_ln948_3_reg_3936 = ap_const_lv1_1));
    end process;


    ap_predicate_op307_write_state5_assign_proc : process(icmp_ln943_reg_3702, or_ln963_reg_3721)
    begin
                ap_predicate_op307_write_state5 <= ((icmp_ln943_reg_3702 = ap_const_lv1_1) and (or_ln963_reg_3721 = ap_const_lv1_1));
    end process;


    ap_predicate_op335_read_state6_assign_proc : process(icmp_ln943_reg_3702, or_ln948_4_reg_3940)
    begin
                ap_predicate_op335_read_state6 <= ((icmp_ln943_reg_3702 = ap_const_lv1_1) and (or_ln948_4_reg_3940 = ap_const_lv1_1));
    end process;


    ap_predicate_op375_read_state7_assign_proc : process(icmp_ln943_reg_3702, or_ln948_5_reg_3944)
    begin
                ap_predicate_op375_read_state7 <= ((icmp_ln943_reg_3702 = ap_const_lv1_1) and (or_ln948_5_reg_3944 = ap_const_lv1_1));
    end process;


    ap_predicate_op415_read_state8_assign_proc : process(icmp_ln943_reg_3702, or_ln948_6_reg_3948)
    begin
                ap_predicate_op415_read_state8 <= ((or_ln948_6_reg_3948 = ap_const_lv1_1) and (icmp_ln943_reg_3702 = ap_const_lv1_1));
    end process;


    ap_predicate_op431_write_state8_assign_proc : process(icmp_ln943_reg_3702, or_ln963_1_reg_3725)
    begin
                ap_predicate_op431_write_state8 <= ((or_ln963_1_reg_3725 = ap_const_lv1_1) and (icmp_ln943_reg_3702 = ap_const_lv1_1));
    end process;


    ap_predicate_op459_read_state9_assign_proc : process(icmp_ln943_reg_3702, or_ln948_7_reg_3952)
    begin
                ap_predicate_op459_read_state9 <= ((icmp_ln943_reg_3702 = ap_const_lv1_1) and (or_ln948_7_reg_3952 = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_180, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_x_1 <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_x_1 <= x_fu_180;
        end if; 
    end process;


    bytePlanes_plane0_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, icmp_ln943_reg_3702, ap_CS_fsm_pp0_stage7, bytePlanes_plane0_full_n, ap_predicate_op431_write_state8, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, or_ln963_reg_3721, ap_block_pp0_stage7, ap_block_pp0_stage0, or_ln963_2_reg_3729)
    begin
        if ((((ap_predicate_op431_write_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_ln963_2_reg_3729 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln943_reg_3702 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (or_ln963_reg_3721 = ap_const_lv1_1)))) then 
            bytePlanes_plane0_blk_n <= bytePlanes_plane0_full_n;
        else 
            bytePlanes_plane0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    bytePlanes_plane0_din_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_predicate_op431_write_state8, ap_CS_fsm_pp0_stage4, or_ln963_2_reg_3729, ap_predicate_op307_write_state5, p_s_fu_2447_p33, ap_block_pp0_stage4_01001, p_1_fu_2868_p33, ap_block_pp0_stage7_01001, p_0_fu_3160_p33, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_ln963_2_reg_3729 = ap_const_lv1_1))) then 
            bytePlanes_plane0_din <= p_0_fu_3160_p33;
        elsif (((ap_predicate_op431_write_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            bytePlanes_plane0_din <= p_1_fu_2868_p33;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_01001) and (ap_predicate_op307_write_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            bytePlanes_plane0_din <= p_s_fu_2447_p33;
        else 
            bytePlanes_plane0_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bytePlanes_plane0_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_predicate_op431_write_state8, ap_CS_fsm_pp0_stage4, or_ln963_2_reg_3729, ap_block_pp0_stage7_11001, ap_predicate_op307_write_state5, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op431_write_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_ln963_2_reg_3729 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_op307_write_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            bytePlanes_plane0_write <= ap_const_logic_1;
        else 
            bytePlanes_plane0_write <= ap_const_logic_0;
        end if; 
    end process;

    cmp390_fu_1929_p2 <= "1" when (signed(zext_ln943_fu_1919_p1) < signed(sub389)) else "0";
    icmp_ln943_fu_1923_p2 <= "1" when (signed(zext_ln943_fu_1919_p1) < signed(trunc_ln4)) else "0";

    img_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, img_empty_n, icmp_ln943_reg_3702, ap_predicate_op164_read_state2, ap_CS_fsm_pp0_stage7, ap_predicate_op415_read_state8, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_block_pp0_stage7, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, or_ln948_1_reg_3798, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, or_ln948_2_reg_3867, or_ln948_3_reg_3936, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, or_ln948_4_reg_3940, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, or_ln948_5_reg_3944, or_ln948_7_reg_3952)
    begin
        if ((((ap_predicate_op415_read_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (icmp_ln943_reg_3702 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln948_5_reg_3944 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (icmp_ln943_reg_3702 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln948_4_reg_3940 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln943_reg_3702 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln948_2_reg_3867 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln943_reg_3702 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (or_ln948_1_reg_3798 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_predicate_op164_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln943_reg_3702 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln948_7_reg_3952 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln943_reg_3702 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln948_3_reg_3936 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            img_blk_n <= img_empty_n;
        else 
            img_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_predicate_op164_read_state2, ap_CS_fsm_pp0_stage7, ap_predicate_op415_read_state8, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_predicate_op246_read_state4, ap_block_pp0_stage3_11001, ap_predicate_op335_read_state6, ap_block_pp0_stage5_11001, ap_block_pp0_stage7_11001, ap_predicate_op205_read_state3, ap_block_pp0_stage2_11001, ap_predicate_op291_read_state5, ap_block_pp0_stage4_11001, ap_predicate_op375_read_state7, ap_block_pp0_stage6_11001, ap_predicate_op459_read_state9, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op415_read_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op459_read_state9 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_predicate_op375_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_op291_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_predicate_op205_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_predicate_op335_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op246_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op164_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            img_read <= ap_const_logic_1;
        else 
            img_read <= ap_const_logic_0;
        end if; 
    end process;

    or_ln948_1_fu_2047_p2 <= (icmp13_read_reg_3667 or cmp390_reg_3706);
    or_ln948_2_fu_2175_p2 <= (cmp392_2_read_reg_3672 or cmp390_reg_3706);
    or_ln948_3_fu_2303_p2 <= (icmp16_read_reg_3677 or cmp390_reg_3706);
    or_ln948_4_fu_2307_p2 <= (cmp392_4_read_reg_3682 or cmp390_reg_3706);
    or_ln948_5_fu_2311_p2 <= (cmp392_5_read_reg_3687 or cmp390_reg_3706);
    or_ln948_6_fu_2315_p2 <= (cmp392_6_read_reg_3692 or cmp390_reg_3706);
    or_ln948_7_fu_2319_p2 <= (icmp_ln930_read_reg_3697 or cmp390_reg_3706);
    or_ln948_fu_1935_p2 <= (cmp392 or cmp390_fu_1929_p2);
    or_ln963_1_fu_1947_p2 <= (icmp19 or cmp390_fu_1929_p2);
    or_ln963_2_fu_1953_p2 <= (cmp444_2 or cmp390_fu_1929_p2);
    or_ln963_fu_1941_p2 <= (cmp444 or cmp390_fu_1929_p2);
    p_0_fu_3160_p33 <= (((((((((((((((((((((((((((((((trunc_ln954_94_fu_3150_p4 & trunc_ln954_93_fu_3140_p4) & trunc_ln954_92_fu_3130_p4) & trunc_ln954_91_fu_3120_p4) & trunc_ln954_90_fu_3110_p4) & trunc_ln954_89_fu_3100_p4) & trunc_ln954_88_fu_3090_p4) & trunc_ln954_87_fu_3080_p4) & trunc_ln954_86_fu_3070_p4) & trunc_ln954_85_fu_3060_p4) & trunc_ln954_84_fu_3050_p4) & trunc_ln954_83_fu_3040_p4) & trunc_ln954_82_fu_3023_p4) & trunc_ln954_81_fu_3013_p4) & trunc_ln954_80_fu_3003_p4) & trunc_ln954_79_fu_2993_p4) & trunc_ln954_78_fu_2983_p4) & trunc_ln954_77_fu_2973_p4) & trunc_ln954_76_fu_2963_p4) & trunc_ln954_75_fu_2953_p4) & trunc_ln954_74_fu_2943_p4) & trunc_ln954_73_fu_2933_p4) & trunc_ln954_72_fu_2923_p4) & trunc_ln954_71_fu_2913_p4) & trunc_ln954_70_reg_4146) & trunc_ln954_69_reg_4141) & trunc_ln954_68_reg_4136) & trunc_ln954_67_reg_4131) & trunc_ln954_66_reg_4126) & trunc_ln954_65_reg_4121) & trunc_ln954_64_reg_4116) & trunc_ln954_63_reg_4111);
    p_1_fu_2868_p33 <= (((((((((((((((((((((((((((((((trunc_ln954_62_fu_2774_p4 & trunc_ln954_61_fu_2764_p4) & trunc_ln954_60_fu_2754_p4) & trunc_ln954_59_fu_2744_p4) & trunc_ln954_58_reg_4101) & trunc_ln954_57_reg_4096) & trunc_ln954_56_reg_4091) & trunc_ln954_55_reg_4086) & trunc_ln954_54_reg_4081) & trunc_ln954_53_reg_4076) & trunc_ln954_52_reg_4071) & trunc_ln954_51_reg_4066) & trunc_ln954_50_reg_4061) & trunc_ln954_49_reg_4056) & trunc_ln954_48_reg_4051) & trunc_ln954_47_reg_4046) & trunc_ln954_46_reg_4036) & trunc_ln954_45_reg_4031) & trunc_ln954_44_reg_4026) & trunc_ln954_43_reg_4021) & trunc_ln954_42_reg_4016) & trunc_ln954_41_reg_4011) & trunc_ln954_40_reg_4006) & trunc_ln954_39_reg_4001) & trunc_ln954_38_reg_3996) & trunc_ln954_37_reg_3991) & trunc_ln954_36_reg_3986) & trunc_ln954_35_reg_3981) & trunc_ln954_34_reg_3971) & trunc_ln954_33_reg_3966) & trunc_ln954_32_reg_3961) & trunc_ln954_31_reg_3956);
    p_s_fu_2447_p33 <= (((((((((((((((((((((((((((((((trunc_ln954_30_fu_2393_p4 & trunc_ln954_29_fu_2383_p4) & trunc_ln954_28_fu_2373_p4) & trunc_ln954_27_fu_2363_p4) & trunc_ln954_26_fu_2353_p4) & trunc_ln954_25_fu_2343_p4) & trunc_ln954_24_fu_2333_p4) & trunc_ln954_23_fu_2323_p4) & trunc_ln954_22_reg_3926) & trunc_ln954_21_reg_3921) & trunc_ln954_20_reg_3916) & trunc_ln954_19_reg_3911) & trunc_ln954_18_reg_3906) & trunc_ln954_17_reg_3901) & trunc_ln954_16_reg_3896) & trunc_ln954_15_reg_3891) & trunc_ln954_14_reg_3886) & trunc_ln954_13_reg_3881) & trunc_ln954_12_reg_3876) & trunc_ln954_11_reg_3871) & trunc_ln954_10_reg_3857) & trunc_ln954_s_reg_3852) & trunc_ln954_9_reg_3847) & trunc_ln954_8_reg_3842) & trunc_ln954_7_reg_3837) & trunc_ln954_6_reg_3832) & trunc_ln954_5_reg_3827) & trunc_ln954_4_reg_3822) & trunc_ln954_3_reg_3817) & trunc_ln954_2_reg_3812) & trunc_ln954_1_reg_3807) & trunc_ln8_reg_3802);
    pix_118_fu_2443_p1 <= img_dout(10 - 1 downto 0);
    pix_142_fu_2616_p1 <= img_dout(10 - 1 downto 0);
    pix_166_fu_2740_p1 <= img_dout(10 - 1 downto 0);
    pix_190_fu_2864_p1 <= img_dout(10 - 1 downto 0);
    pix_214_fu_3035_p1 <= img_dout(10 - 1 downto 0);
    pix_34_fu_2043_p1 <= img_dout(10 - 1 downto 0);
    pix_68_out <= pix_fu_184;

    pix_68_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln943_reg_3702, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln943_reg_3702 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_68_out_ap_vld <= ap_const_logic_1;
        else 
            pix_68_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_69_out <= pix_1_fu_188;

    pix_69_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln943_reg_3702, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln943_reg_3702 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_69_out_ap_vld <= ap_const_logic_1;
        else 
            pix_69_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_70_fu_2171_p1 <= img_dout(10 - 1 downto 0);
    pix_70_out <= pix_2_fu_192;

    pix_70_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln943_reg_3702, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln943_reg_3702 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_70_out_ap_vld <= ap_const_logic_1;
        else 
            pix_70_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_71_out <= pix_3_fu_196;

    pix_71_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln943_reg_3702, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln943_reg_3702 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_71_out_ap_vld <= ap_const_logic_1;
        else 
            pix_71_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_72_out <= pix_4_fu_200;

    pix_72_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln943_reg_3702, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln943_reg_3702 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_72_out_ap_vld <= ap_const_logic_1;
        else 
            pix_72_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_73_out <= pix_5_fu_204;

    pix_73_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln943_reg_3702, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln943_reg_3702 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_73_out_ap_vld <= ap_const_logic_1;
        else 
            pix_73_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_74_out <= pix_6_fu_208;

    pix_74_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln943_reg_3702, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln943_reg_3702 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_74_out_ap_vld <= ap_const_logic_1;
        else 
            pix_74_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_75_out <= pix_7_fu_212;

    pix_75_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln943_reg_3702, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln943_reg_3702 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_75_out_ap_vld <= ap_const_logic_1;
        else 
            pix_75_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_76_out <= pix_8_fu_216;

    pix_76_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln943_reg_3702, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln943_reg_3702 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_76_out_ap_vld <= ap_const_logic_1;
        else 
            pix_76_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_77_out <= pix_9_fu_220;

    pix_77_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln943_reg_3702, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln943_reg_3702 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_77_out_ap_vld <= ap_const_logic_1;
        else 
            pix_77_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_78_out <= pix_10_fu_224;

    pix_78_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln943_reg_3702, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln943_reg_3702 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_78_out_ap_vld <= ap_const_logic_1;
        else 
            pix_78_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_79_out <= pix_11_fu_228;

    pix_79_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln943_reg_3702, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln943_reg_3702 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_79_out_ap_vld <= ap_const_logic_1;
        else 
            pix_79_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_94_fu_2299_p1 <= img_dout(10 - 1 downto 0);
    trunc_ln954_23_fu_2323_p4 <= ap_phi_reg_pp0_iter0_pix_96_reg_768(9 downto 2);
    trunc_ln954_24_fu_2333_p4 <= ap_phi_reg_pp0_iter0_pix_97_reg_757(9 downto 2);
    trunc_ln954_25_fu_2343_p4 <= ap_phi_reg_pp0_iter0_pix_98_reg_746(9 downto 2);
    trunc_ln954_26_fu_2353_p4 <= ap_phi_reg_pp0_iter0_pix_99_reg_735(9 downto 2);
    trunc_ln954_27_fu_2363_p4 <= ap_phi_reg_pp0_iter0_pix_100_reg_724(9 downto 2);
    trunc_ln954_28_fu_2373_p4 <= ap_phi_reg_pp0_iter0_pix_101_reg_713(9 downto 2);
    trunc_ln954_29_fu_2383_p4 <= ap_phi_reg_pp0_iter0_pix_102_reg_702(9 downto 2);
    trunc_ln954_30_fu_2393_p4 <= ap_phi_reg_pp0_iter0_pix_103_reg_691(9 downto 2);
    trunc_ln954_59_fu_2744_p4 <= ap_phi_reg_pp0_iter0_pix_168_reg_1164(9 downto 2);
    trunc_ln954_60_fu_2754_p4 <= ap_phi_reg_pp0_iter0_pix_169_reg_1153(9 downto 2);
    trunc_ln954_61_fu_2764_p4 <= ap_phi_reg_pp0_iter0_pix_170_reg_1142(9 downto 2);
    trunc_ln954_62_fu_2774_p4 <= ap_phi_reg_pp0_iter0_pix_171_reg_1131(9 downto 2);
    trunc_ln954_71_fu_2913_p4 <= ap_phi_reg_pp0_iter1_pix_192_reg_1285(9 downto 2);
    trunc_ln954_72_fu_2923_p4 <= ap_phi_reg_pp0_iter1_pix_193_reg_1275(9 downto 2);
    trunc_ln954_73_fu_2933_p4 <= ap_phi_reg_pp0_iter1_pix_194_reg_1265(9 downto 2);
    trunc_ln954_74_fu_2943_p4 <= ap_phi_reg_pp0_iter1_pix_195_reg_1255(9 downto 2);
    trunc_ln954_75_fu_2953_p4 <= ap_phi_reg_pp0_iter1_pix_196_reg_1245(9 downto 2);
    trunc_ln954_76_fu_2963_p4 <= ap_phi_reg_pp0_iter1_pix_197_reg_1235(9 downto 2);
    trunc_ln954_77_fu_2973_p4 <= ap_phi_reg_pp0_iter1_pix_198_reg_1225(9 downto 2);
    trunc_ln954_78_fu_2983_p4 <= ap_phi_reg_pp0_iter1_pix_199_reg_1215(9 downto 2);
    trunc_ln954_79_fu_2993_p4 <= ap_phi_reg_pp0_iter1_pix_200_reg_1205(9 downto 2);
    trunc_ln954_80_fu_3003_p4 <= ap_phi_reg_pp0_iter1_pix_201_reg_1195(9 downto 2);
    trunc_ln954_81_fu_3013_p4 <= ap_phi_reg_pp0_iter1_pix_202_reg_1185(9 downto 2);
    trunc_ln954_82_fu_3023_p4 <= ap_phi_reg_pp0_iter1_pix_203_reg_1175(9 downto 2);
    trunc_ln954_83_fu_3040_p4 <= ap_phi_mux_pix_216_phi_fu_1408_p4(9 downto 2);
    trunc_ln954_84_fu_3050_p4 <= ap_phi_mux_pix_217_phi_fu_1398_p4(9 downto 2);
    trunc_ln954_85_fu_3060_p4 <= ap_phi_mux_pix_218_phi_fu_1388_p4(9 downto 2);
    trunc_ln954_86_fu_3070_p4 <= ap_phi_mux_pix_219_phi_fu_1378_p4(9 downto 2);
    trunc_ln954_87_fu_3080_p4 <= ap_phi_mux_pix_220_phi_fu_1368_p4(9 downto 2);
    trunc_ln954_88_fu_3090_p4 <= ap_phi_mux_pix_221_phi_fu_1358_p4(9 downto 2);
    trunc_ln954_89_fu_3100_p4 <= ap_phi_mux_pix_222_phi_fu_1348_p4(9 downto 2);
    trunc_ln954_90_fu_3110_p4 <= ap_phi_mux_pix_223_phi_fu_1338_p4(9 downto 2);
    trunc_ln954_91_fu_3120_p4 <= ap_phi_mux_pix_224_phi_fu_1328_p4(9 downto 2);
    trunc_ln954_92_fu_3130_p4 <= ap_phi_mux_pix_225_phi_fu_1318_p4(9 downto 2);
    trunc_ln954_93_fu_3140_p4 <= ap_phi_mux_pix_226_phi_fu_1308_p4(9 downto 2);
    trunc_ln954_94_fu_3150_p4 <= ap_phi_mux_pix_227_phi_fu_1298_p4(9 downto 2);
    x_2_fu_1913_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_1) + unsigned(ap_const_lv10_1));
    zext_ln943_fu_1919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_1),11));
end behav;
