// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.3
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dct,hls_ip_2013_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.380000,HLS_SYN_LAT=3959,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

module dct (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] input_r_address0;
output   input_r_ce0;
input  [15:0] input_r_q0;
output  [5:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [15:0] output_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_r_ce0;
reg output_r_ce0;
reg output_r_we0;
reg   [2:0] ap_CS_fsm = 3'b000;
wire   [3:0] r_fu_166_p2;
reg   [3:0] r_reg_316;
wire   [5:0] tmp_i_fu_176_p3;
reg   [5:0] tmp_i_reg_321;
wire   [0:0] exitcond1_i_fu_160_p2;
wire   [3:0] c_fu_194_p2;
reg   [3:0] c_reg_329;
wire   [0:0] exitcond_i_fu_188_p2;
wire   [3:0] r_1_fu_243_p2;
reg   [3:0] r_1_reg_342;
wire   [5:0] tmp_i5_fu_253_p3;
reg   [5:0] tmp_i5_reg_347;
wire   [0:0] exitcond1_i3_fu_237_p2;
wire   [3:0] c_1_fu_271_p2;
reg   [3:0] c_1_reg_355;
wire   [0:0] exitcond_i7_fu_265_p2;
wire   [5:0] tmp_9_i_fu_304_p2;
reg   [5:0] tmp_9_i_reg_365;
reg   [5:0] buf_2d_in_address0;
reg    buf_2d_in_ce0;
reg    buf_2d_in_we0;
wire   [15:0] buf_2d_in_d0;
wire   [15:0] buf_2d_in_q0;
reg   [5:0] buf_2d_out_address0;
reg    buf_2d_out_ce0;
reg    buf_2d_out_we0;
wire   [15:0] buf_2d_out_d0;
wire   [15:0] buf_2d_out_q0;
wire    grp_dct_2d_fu_152_ap_start;
wire    grp_dct_2d_fu_152_ap_done;
wire    grp_dct_2d_fu_152_ap_idle;
wire    grp_dct_2d_fu_152_ap_ready;
wire   [5:0] grp_dct_2d_fu_152_in_block_address0;
wire    grp_dct_2d_fu_152_in_block_ce0;
wire   [15:0] grp_dct_2d_fu_152_in_block_q0;
wire   [5:0] grp_dct_2d_fu_152_out_block_address0;
wire    grp_dct_2d_fu_152_out_block_ce0;
wire    grp_dct_2d_fu_152_out_block_we0;
wire   [15:0] grp_dct_2d_fu_152_out_block_d0;
reg   [3:0] r_i_reg_104;
reg   [3:0] c_i_reg_116;
reg   [3:0] r_i2_reg_128;
reg   [3:0] c_i6_reg_140;
reg    grp_dct_2d_fu_152_ap_start_ap_start_reg = 1'b0;
wire   [63:0] tmp_6_i_fu_205_p1;
wire   [63:0] tmp_3_fu_232_p1;
wire   [63:0] tmp_5_fu_299_p1;
wire   [63:0] tmp_3_i_fu_309_p1;
wire   [2:0] tmp_fu_172_p1;
wire   [5:0] c_i_cast6_fu_184_p1;
wire   [5:0] tmp_5_i_fu_200_p2;
wire   [6:0] tmp_2_fu_214_p3;
wire   [7:0] p_addr_cast_fu_222_p1;
wire   [7:0] tmp_7_i_trn_cast_fu_210_p1;
wire   [7:0] p_addr1_fu_226_p2;
wire   [2:0] tmp_1_fu_249_p1;
wire   [6:0] tmp_4_fu_281_p3;
wire   [7:0] p_addr2_cast_fu_289_p1;
wire   [7:0] tmp_8_i_trn_cast_fu_277_p1;
wire   [7:0] p_addr3_fu_293_p2;
wire   [5:0] c_i6_cast2_fu_261_p1;
reg   [2:0] ap_NS_fsm;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b000;
parameter    ap_ST_st2_fsm_1 = 3'b1;
parameter    ap_ST_st3_fsm_2 = 3'b10;
parameter    ap_ST_st4_fsm_3 = 3'b11;
parameter    ap_ST_st5_fsm_4 = 3'b100;
parameter    ap_ST_st6_fsm_5 = 3'b101;
parameter    ap_ST_st7_fsm_6 = 3'b110;
parameter    ap_ST_st8_fsm_7 = 3'b111;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_true = 1'b1;


dct_2d_row_outbuf #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_2d_in_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( buf_2d_in_address0 ),
    .ce0( buf_2d_in_ce0 ),
    .we0( buf_2d_in_we0 ),
    .d0( buf_2d_in_d0 ),
    .q0( buf_2d_in_q0 )
);

dct_2d_row_outbuf #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_2d_out_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( buf_2d_out_address0 ),
    .ce0( buf_2d_out_ce0 ),
    .we0( buf_2d_out_we0 ),
    .d0( buf_2d_out_d0 ),
    .q0( buf_2d_out_q0 )
);

dct_2d grp_dct_2d_fu_152(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_dct_2d_fu_152_ap_start ),
    .ap_done( grp_dct_2d_fu_152_ap_done ),
    .ap_idle( grp_dct_2d_fu_152_ap_idle ),
    .ap_ready( grp_dct_2d_fu_152_ap_ready ),
    .in_block_address0( grp_dct_2d_fu_152_in_block_address0 ),
    .in_block_ce0( grp_dct_2d_fu_152_in_block_ce0 ),
    .in_block_q0( grp_dct_2d_fu_152_in_block_q0 ),
    .out_block_address0( grp_dct_2d_fu_152_out_block_address0 ),
    .out_block_ce0( grp_dct_2d_fu_152_out_block_ce0 ),
    .out_block_we0( grp_dct_2d_fu_152_out_block_we0 ),
    .out_block_d0( grp_dct_2d_fu_152_out_block_d0 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// grp_dct_2d_fu_152_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_dct_2d_fu_152_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_dct_2d_fu_152_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(exitcond1_i_fu_160_p2 == ap_const_lv1_0))) begin
            grp_dct_2d_fu_152_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_dct_2d_fu_152_ap_ready)) begin
            grp_dct_2d_fu_152_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        c_i6_reg_140 <= c_1_reg_355;
    end else if (((ap_ST_st6_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_i3_fu_237_p2))) begin
        c_i6_reg_140 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        c_i_reg_116 <= c_reg_329;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (exitcond1_i_fu_160_p2 == ap_const_lv1_0))) begin
        c_i_reg_116 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_i7_fu_265_p2))) begin
        r_i2_reg_128 <= r_1_reg_342;
    end else if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_logic_0 == grp_dct_2d_fu_152_ap_done))) begin
        r_i2_reg_128 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_i_fu_188_p2))) begin
        r_i_reg_104 <= r_reg_316;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        r_i_reg_104 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        c_1_reg_355 <= c_1_fu_271_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        c_reg_329 <= c_fu_194_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        r_1_reg_342 <= r_1_fu_243_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        r_reg_316 <= r_fu_166_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st7_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_i7_fu_265_p2))) begin
        tmp_9_i_reg_365 <= tmp_9_i_fu_304_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st6_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_i3_fu_237_p2))) begin
        tmp_i5_reg_347[3] <= tmp_i5_fu_253_p3[3];
tmp_i5_reg_347[4] <= tmp_i5_fu_253_p3[4];
tmp_i5_reg_347[5] <= tmp_i5_fu_253_p3[5];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (exitcond1_i_fu_160_p2 == ap_const_lv1_0))) begin
        tmp_i_reg_321[3] <= tmp_i_fu_176_p3[3];
tmp_i_reg_321[4] <= tmp_i_fu_176_p3[4];
tmp_i_reg_321[5] <= tmp_i_fu_176_p3[5];
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm or exitcond1_i3_fu_237_p2)
begin
    if (((ap_ST_st6_fsm_5 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond1_i3_fu_237_p2))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or exitcond1_i3_fu_237_p2)
begin
    if (((ap_ST_st6_fsm_5 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond1_i3_fu_237_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// buf_2d_in_address0 assign process. ///
always @ (ap_CS_fsm or grp_dct_2d_fu_152_in_block_address0 or tmp_3_fu_232_p1)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        buf_2d_in_address0 = tmp_3_fu_232_p1;
    end else if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        buf_2d_in_address0 = grp_dct_2d_fu_152_in_block_address0;
    end else begin
        buf_2d_in_address0 = 'bx;
    end
end

/// buf_2d_in_ce0 assign process. ///
always @ (ap_CS_fsm or grp_dct_2d_fu_152_in_block_ce0)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        buf_2d_in_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        buf_2d_in_ce0 = grp_dct_2d_fu_152_in_block_ce0;
    end else begin
        buf_2d_in_ce0 = ap_const_logic_0;
    end
end

/// buf_2d_in_we0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        buf_2d_in_we0 = ap_const_logic_1;
    end else begin
        buf_2d_in_we0 = ap_const_logic_0;
    end
end

/// buf_2d_out_address0 assign process. ///
always @ (ap_CS_fsm or grp_dct_2d_fu_152_out_block_address0 or tmp_5_fu_299_p1)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        buf_2d_out_address0 = tmp_5_fu_299_p1;
    end else if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        buf_2d_out_address0 = grp_dct_2d_fu_152_out_block_address0;
    end else begin
        buf_2d_out_address0 = 'bx;
    end
end

/// buf_2d_out_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_i7_fu_265_p2 or grp_dct_2d_fu_152_out_block_ce0)
begin
    if (((ap_ST_st7_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_i7_fu_265_p2))) begin
        buf_2d_out_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        buf_2d_out_ce0 = grp_dct_2d_fu_152_out_block_ce0;
    end else begin
        buf_2d_out_ce0 = ap_const_logic_0;
    end
end

/// buf_2d_out_we0 assign process. ///
always @ (ap_CS_fsm or grp_dct_2d_fu_152_out_block_we0)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        buf_2d_out_we0 = grp_dct_2d_fu_152_out_block_we0;
    end else begin
        buf_2d_out_we0 = ap_const_logic_0;
    end
end

/// input_r_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_i_fu_188_p2)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_i_fu_188_p2))) begin
        input_r_ce0 = ap_const_logic_1;
    end else begin
        input_r_ce0 = ap_const_logic_0;
    end
end

/// output_r_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        output_r_ce0 = ap_const_logic_1;
    end else begin
        output_r_ce0 = ap_const_logic_0;
    end
end

/// output_r_we0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        output_r_we0 = ap_const_logic_1;
    end else begin
        output_r_we0 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or exitcond1_i_fu_160_p2 or exitcond_i_fu_188_p2 or exitcond1_i3_fu_237_p2 or exitcond_i7_fu_265_p2 or grp_dct_2d_fu_152_ap_done)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((exitcond1_i_fu_160_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        ap_ST_st3_fsm_2 : 
            if (~(ap_const_lv1_0 == exitcond_i_fu_188_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st4_fsm_3 : 
            ap_NS_fsm = ap_ST_st3_fsm_2;
        ap_ST_st5_fsm_4 : 
            if (~(ap_const_logic_0 == grp_dct_2d_fu_152_ap_done)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        ap_ST_st6_fsm_5 : 
            if (~(ap_const_lv1_0 == exitcond1_i3_fu_237_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        ap_ST_st7_fsm_6 : 
            if (~(ap_const_lv1_0 == exitcond_i7_fu_265_p2)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        ap_ST_st8_fsm_7 : 
            ap_NS_fsm = ap_ST_st7_fsm_6;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign buf_2d_in_d0 = input_r_q0;
assign buf_2d_out_d0 = grp_dct_2d_fu_152_out_block_d0;
assign c_1_fu_271_p2 = (c_i6_reg_140 + ap_const_lv4_1);
assign c_fu_194_p2 = (c_i_reg_116 + ap_const_lv4_1);
assign c_i6_cast2_fu_261_p1 = $unsigned(c_i6_reg_140);
assign c_i_cast6_fu_184_p1 = $unsigned(c_i_reg_116);
assign exitcond1_i3_fu_237_p2 = (r_i2_reg_128 == ap_const_lv4_8? 1'b1: 1'b0);
assign exitcond1_i_fu_160_p2 = (r_i_reg_104 == ap_const_lv4_8? 1'b1: 1'b0);
assign exitcond_i7_fu_265_p2 = (c_i6_reg_140 == ap_const_lv4_8? 1'b1: 1'b0);
assign exitcond_i_fu_188_p2 = (c_i_reg_116 == ap_const_lv4_8? 1'b1: 1'b0);
assign grp_dct_2d_fu_152_ap_start = grp_dct_2d_fu_152_ap_start_ap_start_reg;
assign grp_dct_2d_fu_152_in_block_q0 = buf_2d_in_q0;
assign input_r_address0 = tmp_6_i_fu_205_p1;
assign output_r_address0 = tmp_3_i_fu_309_p1;
assign output_r_d0 = buf_2d_out_q0;
assign p_addr1_fu_226_p2 = (p_addr_cast_fu_222_p1 + tmp_7_i_trn_cast_fu_210_p1);
assign p_addr2_cast_fu_289_p1 = $unsigned(tmp_4_fu_281_p3);
assign p_addr3_fu_293_p2 = (p_addr2_cast_fu_289_p1 + tmp_8_i_trn_cast_fu_277_p1);
assign p_addr_cast_fu_222_p1 = $unsigned(tmp_2_fu_214_p3);
assign r_1_fu_243_p2 = (r_i2_reg_128 + ap_const_lv4_1);
assign r_fu_166_p2 = (r_i_reg_104 + ap_const_lv4_1);
assign tmp_1_fu_249_p1 = r_i2_reg_128[2:0];
assign tmp_2_fu_214_p3 = {{r_i_reg_104}, {ap_const_lv3_0}};
assign tmp_3_fu_232_p1 = $unsigned(p_addr1_fu_226_p2);
assign tmp_3_i_fu_309_p1 = $unsigned(tmp_9_i_reg_365);
assign tmp_4_fu_281_p3 = {{r_i2_reg_128}, {ap_const_lv3_0}};
assign tmp_5_fu_299_p1 = $unsigned(p_addr3_fu_293_p2);
assign tmp_5_i_fu_200_p2 = (c_i_cast6_fu_184_p1 + tmp_i_reg_321);
assign tmp_6_i_fu_205_p1 = $unsigned(tmp_5_i_fu_200_p2);
assign tmp_7_i_trn_cast_fu_210_p1 = $unsigned(c_i_reg_116);
assign tmp_8_i_trn_cast_fu_277_p1 = $unsigned(c_i6_reg_140);
assign tmp_9_i_fu_304_p2 = (c_i6_cast2_fu_261_p1 + tmp_i5_reg_347);
assign tmp_fu_172_p1 = r_i_reg_104[2:0];
assign tmp_i5_fu_253_p3 = {{tmp_1_fu_249_p1}, {ap_const_lv3_0}};
assign tmp_i_fu_176_p3 = {{tmp_fu_172_p1}, {ap_const_lv3_0}};
always @ (posedge ap_clk)
begin
    tmp_i_reg_321[2:0] <= 3'b000;
    tmp_i5_reg_347[2:0] <= 3'b000;
end



endmodule //dct

