Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Oct 23 21:42:21 2021
| Host         : DESKTOP-JMFHVJF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (1552)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[0].master_controller/FSM_sequential_read_state_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[0].master_controller/FSM_sequential_read_state_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/axi_interconnect/axi_bus_read_controller/arbiter_state_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/axi_interconnect/axi_bus_read_controller/arbiter_state_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/axi_interconnect/axi_bus_write_controller/arbiter_state_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/axi_interconnect/axi_bus_write_controller/arbiter_state_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1552)
---------------------------------
 There are 1552 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     43.262        0.000                      0                 3219        0.023        0.000                      0                 3219        3.000        0.000                       0                  1558  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_cpu_clk_wiz_0     {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_cpu_clk_wiz_0_1   {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_cpu_clk_wiz_0          43.262        0.000                      0                 3219        0.172        0.000                      0                 3219       49.500        0.000                       0                  1554  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_cpu_clk_wiz_0_1        43.272        0.000                      0                 3219        0.172        0.000                      0                 3219       49.500        0.000                       0                  1554  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_cpu_clk_wiz_0_1  clk_cpu_clk_wiz_0         43.262        0.000                      0                 3219        0.023        0.000                      0                 3219  
clk_cpu_clk_wiz_0    clk_cpu_clk_wiz_0_1       43.262        0.000                      0                 3219        0.023        0.000                      0                 3219  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0
  To Clock:  clk_cpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       43.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.262ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.425ns  (logic 0.718ns (11.175%)  route 5.707ns (88.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=36, routed)          1.995     1.692    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][0]_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.991 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[19][31]_i_1/O
                         net (fo=32, routed)          3.712     5.702    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[19]_56
    SLICE_X1Y39          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.769    48.748    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y39          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][14]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.316    
                         clock uncertainty           -0.149    49.167    
    SLICE_X1Y39          FDRE (Setup_fdre_C_CE)      -0.202    48.965    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][14]
  -------------------------------------------------------------------
                         required time                         48.965    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                 43.262    

Slack (MET) :             43.289ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 0.716ns (11.787%)  route 5.359ns (88.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=33, routed)          1.824     1.520    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X22Y36         LUT6 (Prop_lut6_I0_O)        0.297     1.817 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.535     5.352    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_44
    SLICE_X9Y50          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.525    48.505    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X9Y50          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][20]/C  (IS_INVERTED)
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.149    48.843    
    SLICE_X9Y50          FDRE (Setup_fdre_C_CE)      -0.202    48.641    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][20]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                 43.289    

Slack (MET) :             43.289ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 0.716ns (11.787%)  route 5.359ns (88.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=33, routed)          1.824     1.520    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X22Y36         LUT6 (Prop_lut6_I0_O)        0.297     1.817 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.535     5.352    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_44
    SLICE_X9Y50          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.525    48.505    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X9Y50          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][30]/C  (IS_INVERTED)
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.149    48.843    
    SLICE_X9Y50          FDRE (Setup_fdre_C_CE)      -0.202    48.641    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][30]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                 43.289    

Slack (MET) :             43.307ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 0.718ns (11.252%)  route 5.663ns (88.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=36, routed)          1.496     1.192    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][0]_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.491 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23][31]_i_1/O
                         net (fo=32, routed)          4.167     5.658    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23]_64
    SLICE_X1Y40          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.769    48.748    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y40          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][14]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.316    
                         clock uncertainty           -0.149    49.167    
    SLICE_X1Y40          FDRE (Setup_fdre_C_CE)      -0.202    48.965    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][14]
  -------------------------------------------------------------------
                         required time                         48.965    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                 43.307    

Slack (MET) :             43.327ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.115%)  route 5.783ns (90.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.816    -0.724    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X19Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/Q
                         net (fo=33, routed)          1.605     1.337    cpu/core_1/core_pipeline/stage_decode/register_file/Q[0]
    SLICE_X18Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.461 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.178     5.639    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_47
    SLICE_X5Y43          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.770    48.749    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X5Y43          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][14]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.149    49.168    
    SLICE_X5Y43          FDRE (Setup_fdre_C_CE)      -0.202    48.966    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][14]
  -------------------------------------------------------------------
                         required time                         48.966    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                 43.327    

Slack (MET) :             43.327ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.115%)  route 5.783ns (90.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.816    -0.724    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X19Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/Q
                         net (fo=33, routed)          1.605     1.337    cpu/core_1/core_pipeline/stage_decode/register_file/Q[0]
    SLICE_X18Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.461 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.178     5.639    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_47
    SLICE_X5Y43          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.770    48.749    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X5Y43          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.149    49.168    
    SLICE_X5Y43          FDRE (Setup_fdre_C_CE)      -0.202    48.966    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]
  -------------------------------------------------------------------
                         required time                         48.966    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                 43.327    

Slack (MET) :             43.566ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][25]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 0.718ns (12.216%)  route 5.159ns (87.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 48.585 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=36, routed)          1.496     1.192    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][0]_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.491 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23][31]_i_1/O
                         net (fo=32, routed)          3.664     5.155    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23]_64
    SLICE_X1Y53          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.605    48.585    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y53          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][25]/C  (IS_INVERTED)
                         clock pessimism              0.487    49.072    
                         clock uncertainty           -0.149    48.923    
    SLICE_X1Y53          FDRE (Setup_fdre_C_CE)      -0.202    48.721    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][25]
  -------------------------------------------------------------------
                         required time                         48.721    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                 43.566    

Slack (MET) :             43.596ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][18]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 0.718ns (11.782%)  route 5.376ns (88.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=36, routed)          1.496     1.192    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][0]_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.491 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23][31]_i_1/O
                         net (fo=32, routed)          3.880     5.371    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23]_64
    SLICE_X1Y44          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.771    48.750    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y44          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][18]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.318    
                         clock uncertainty           -0.149    49.169    
    SLICE_X1Y44          FDRE (Setup_fdre_C_CE)      -0.202    48.967    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][18]
  -------------------------------------------------------------------
                         required time                         48.967    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                 43.596    

Slack (MET) :             43.596ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 0.718ns (11.782%)  route 5.376ns (88.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=36, routed)          1.496     1.192    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][0]_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.491 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23][31]_i_1/O
                         net (fo=32, routed)          3.880     5.371    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23]_64
    SLICE_X1Y44          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.771    48.750    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y44          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][19]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.318    
                         clock uncertainty           -0.149    49.169    
    SLICE_X1Y44          FDRE (Setup_fdre_C_CE)      -0.202    48.967    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][19]
  -------------------------------------------------------------------
                         required time                         48.967    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                 43.596    

Slack (MET) :             43.611ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[17][14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 0.580ns (9.542%)  route 5.498ns (90.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.816    -0.724    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X19Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=34, routed)          1.396     1.129    cpu/core_1/core_pipeline/stage_decode/register_file/Q[4]
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.253 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[17][31]_i_1/O
                         net (fo=32, routed)          4.102     5.355    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[17]_54
    SLICE_X1Y41          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[17][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.770    48.749    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y41          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[17][14]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.149    49.168    
    SLICE_X1Y41          FDRE (Setup_fdre_C_CE)      -0.202    48.966    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[17][14]
  -------------------------------------------------------------------
                         required time                         48.966    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                 43.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.640    -0.524    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X10Y41         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][11]/Q
                         net (fo=1, routed)           0.115    -0.245    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[15]_1[11]
    SLICE_X9Y42          FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.915    -0.758    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X9Y42          FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[11]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.070    -0.417    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.213ns (72.178%)  route 0.082ns (27.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.639    -0.525    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X8Y39          FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.082    -0.279    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][31]_0[9]
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.049    -0.230 r  cpu/core_1/core_pipeline/mem_wb_register[mem_data][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][9]
    SLICE_X9Y39          FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.914    -0.759    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y39          FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][9]/C
                         clock pessimism              0.248    -0.512    
    SLICE_X9Y39          FDRE (Hold_fdre_C_D)         0.107    -0.405    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][9]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.639    -0.525    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X10Y39         FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[13]/Q
                         net (fo=1, routed)           0.083    -0.278    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][31]_0[13]
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.049    -0.229 r  cpu/core_1/core_pipeline/mem_wb_register[mem_data][13]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][13]
    SLICE_X11Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.914    -0.759    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/C
                         clock pessimism              0.248    -0.512    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.107    -0.405    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.639    -0.525    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X10Y38         FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.083    -0.278    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][31]_0[3]
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.049    -0.229 r  cpu/core_1/core_pipeline/mem_wb_register[mem_data][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][3]
    SLICE_X11Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.914    -0.759    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][3]/C
                         clock pessimism              0.248    -0.512    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.107    -0.405    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][3]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[0].master_controller/read_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/rom_memory/addr_old_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.133%)  route 0.124ns (46.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.666    -0.498    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X7Y37          FDRE                                         r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[0].master_controller/read_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[0].master_controller/read_addr_reg_reg[4]/Q
                         net (fo=3, routed)           0.124    -0.232    cpu/rom_memory/D[2]
    SLICE_X7Y36          FDRE                                         r  cpu/rom_memory/addr_old_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.941    -0.732    cpu/rom_memory/clk_cpu
    SLICE_X7Y36          FDRE                                         r  cpu/rom_memory/addr_old_reg_reg[2]/C
                         clock pessimism              0.249    -0.484    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.066    -0.418    cpu/rom_memory/addr_old_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.639    -0.525    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X10Y38         FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.082    -0.279    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][31]_0[6]
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  cpu/core_1/core_pipeline/mem_wb_register[mem_data][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][6]
    SLICE_X11Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.914    -0.759    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][6]/C
                         clock pessimism              0.248    -0.512    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.092    -0.420    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][6]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.727%)  route 0.144ns (43.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.640    -0.524    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X9Y40          FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.144    -0.238    cpu/axi_interconnect/axi_bus_write_controller/write_data_reg_reg[15][1]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.048    -0.190 r  cpu/axi_interconnect/axi_bus_write_controller/write_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/axi_write_data_ch[data][1]
    SLICE_X8Y40          FDRE                                         r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.915    -0.758    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/clk_cpu
    SLICE_X8Y40          FDRE                                         r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[1]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.131    -0.380    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.640    -0.524    cpu/core_1/core_pipeline/stage_fetch/clk_cpu
    SLICE_X11Y41         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[8]/Q
                         net (fo=2, routed)           0.128    -0.254    cpu/core_1/core_pipeline/stage_fetch_n_54
    SLICE_X10Y43         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.916    -0.757    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X10Y43         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][8]/C
                         clock pessimism              0.251    -0.507    
    SLICE_X10Y43         FDRE (Hold_fdre_C_D)         0.063    -0.444    cpu/core_1/core_pipeline/fet_de_register_reg[pc][8]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.640    -0.524    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X9Y40          FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[10]/Q
                         net (fo=1, routed)           0.139    -0.244    cpu/axi_interconnect/axi_bus_write_controller/write_data_reg_reg[15][10]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.045    -0.199 r  cpu/axi_interconnect/axi_bus_write_controller/write_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/axi_write_data_ch[data][10]
    SLICE_X8Y40          FDRE                                         r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.915    -0.758    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/clk_cpu
    SLICE_X8Y40          FDRE                                         r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[10]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.121    -0.390    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/fet_de_register_reg[pc][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[pc][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.642    -0.522    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y47          FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][28]/Q
                         net (fo=1, routed)           0.116    -0.265    cpu/core_1/core_pipeline/fet_de_register_reg[pc][28]
    SLICE_X9Y47          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.917    -0.756    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y47          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][28]/C
                         clock pessimism              0.235    -0.522    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.066    -0.456    cpu/core_1/core_pipeline/de_ex_register_reg[pc][28]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y7      cpu/rom_memory/block_ram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y7      cpu/rom_memory/block_ram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   your_instance_name/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y24     your_instance_name/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X7Y38      cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/FSM_onehot_read_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X7Y38      cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/FSM_onehot_read_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y37      cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/FSM_onehot_read_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y37      cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/FSM_onehot_read_state_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y36      cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[3].master_controller/FSM_sequential_write_state_reg_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X7Y38      cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/FSM_onehot_read_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y38      cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/FSM_onehot_read_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y45      cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y37     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y48     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y47     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y50      cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y35     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y35     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y37     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y35     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[14][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y35     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[14][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y47      cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y40     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[20][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X23Y34     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[20][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y40     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[20][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y40     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[20][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X25Y40     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[21][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y51      cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[27][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y51      cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[27][22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0_1
  To Clock:  clk_cpu_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       43.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.272ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.425ns  (logic 0.718ns (11.175%)  route 5.707ns (88.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=36, routed)          1.995     1.692    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][0]_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.991 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[19][31]_i_1/O
                         net (fo=32, routed)          3.712     5.702    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[19]_56
    SLICE_X1Y39          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.769    48.748    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y39          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][14]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.316    
                         clock uncertainty           -0.140    49.177    
    SLICE_X1Y39          FDRE (Setup_fdre_C_CE)      -0.202    48.975    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][14]
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                 43.272    

Slack (MET) :             43.299ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 0.716ns (11.787%)  route 5.359ns (88.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=33, routed)          1.824     1.520    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X22Y36         LUT6 (Prop_lut6_I0_O)        0.297     1.817 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.535     5.352    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_44
    SLICE_X9Y50          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.525    48.505    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X9Y50          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][20]/C  (IS_INVERTED)
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.140    48.853    
    SLICE_X9Y50          FDRE (Setup_fdre_C_CE)      -0.202    48.651    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][20]
  -------------------------------------------------------------------
                         required time                         48.651    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                 43.299    

Slack (MET) :             43.299ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 0.716ns (11.787%)  route 5.359ns (88.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=33, routed)          1.824     1.520    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X22Y36         LUT6 (Prop_lut6_I0_O)        0.297     1.817 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.535     5.352    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_44
    SLICE_X9Y50          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.525    48.505    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X9Y50          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][30]/C  (IS_INVERTED)
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.140    48.853    
    SLICE_X9Y50          FDRE (Setup_fdre_C_CE)      -0.202    48.651    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][30]
  -------------------------------------------------------------------
                         required time                         48.651    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                 43.299    

Slack (MET) :             43.316ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 0.718ns (11.252%)  route 5.663ns (88.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=36, routed)          1.496     1.192    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][0]_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.491 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23][31]_i_1/O
                         net (fo=32, routed)          4.167     5.658    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23]_64
    SLICE_X1Y40          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.769    48.748    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y40          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][14]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.316    
                         clock uncertainty           -0.140    49.177    
    SLICE_X1Y40          FDRE (Setup_fdre_C_CE)      -0.202    48.975    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][14]
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                 43.316    

Slack (MET) :             43.336ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.115%)  route 5.783ns (90.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.816    -0.724    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X19Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/Q
                         net (fo=33, routed)          1.605     1.337    cpu/core_1/core_pipeline/stage_decode/register_file/Q[0]
    SLICE_X18Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.461 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.178     5.639    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_47
    SLICE_X5Y43          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.770    48.749    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X5Y43          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][14]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.140    49.178    
    SLICE_X5Y43          FDRE (Setup_fdre_C_CE)      -0.202    48.976    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][14]
  -------------------------------------------------------------------
                         required time                         48.976    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                 43.336    

Slack (MET) :             43.336ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.115%)  route 5.783ns (90.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.816    -0.724    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X19Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/Q
                         net (fo=33, routed)          1.605     1.337    cpu/core_1/core_pipeline/stage_decode/register_file/Q[0]
    SLICE_X18Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.461 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.178     5.639    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_47
    SLICE_X5Y43          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.770    48.749    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X5Y43          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.140    49.178    
    SLICE_X5Y43          FDRE (Setup_fdre_C_CE)      -0.202    48.976    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]
  -------------------------------------------------------------------
                         required time                         48.976    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                 43.336    

Slack (MET) :             43.576ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][25]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 0.718ns (12.216%)  route 5.159ns (87.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 48.585 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=36, routed)          1.496     1.192    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][0]_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.491 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23][31]_i_1/O
                         net (fo=32, routed)          3.664     5.155    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23]_64
    SLICE_X1Y53          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.605    48.585    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y53          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][25]/C  (IS_INVERTED)
                         clock pessimism              0.487    49.072    
                         clock uncertainty           -0.140    48.933    
    SLICE_X1Y53          FDRE (Setup_fdre_C_CE)      -0.202    48.731    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][25]
  -------------------------------------------------------------------
                         required time                         48.731    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                 43.576    

Slack (MET) :             43.605ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][18]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 0.718ns (11.782%)  route 5.376ns (88.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=36, routed)          1.496     1.192    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][0]_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.491 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23][31]_i_1/O
                         net (fo=32, routed)          3.880     5.371    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23]_64
    SLICE_X1Y44          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.771    48.750    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y44          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][18]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.318    
                         clock uncertainty           -0.140    49.179    
    SLICE_X1Y44          FDRE (Setup_fdre_C_CE)      -0.202    48.977    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][18]
  -------------------------------------------------------------------
                         required time                         48.977    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                 43.605    

Slack (MET) :             43.605ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 0.718ns (11.782%)  route 5.376ns (88.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=36, routed)          1.496     1.192    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][0]_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.491 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23][31]_i_1/O
                         net (fo=32, routed)          3.880     5.371    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23]_64
    SLICE_X1Y44          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.771    48.750    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y44          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][19]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.318    
                         clock uncertainty           -0.140    49.179    
    SLICE_X1Y44          FDRE (Setup_fdre_C_CE)      -0.202    48.977    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][19]
  -------------------------------------------------------------------
                         required time                         48.977    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                 43.605    

Slack (MET) :             43.621ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[17][14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 0.580ns (9.542%)  route 5.498ns (90.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.816    -0.724    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X19Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=34, routed)          1.396     1.129    cpu/core_1/core_pipeline/stage_decode/register_file/Q[4]
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.253 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[17][31]_i_1/O
                         net (fo=32, routed)          4.102     5.355    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[17]_54
    SLICE_X1Y41          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[17][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.770    48.749    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y41          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[17][14]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.140    49.178    
    SLICE_X1Y41          FDRE (Setup_fdre_C_CE)      -0.202    48.976    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[17][14]
  -------------------------------------------------------------------
                         required time                         48.976    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                 43.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.640    -0.524    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X10Y41         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][11]/Q
                         net (fo=1, routed)           0.115    -0.245    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[15]_1[11]
    SLICE_X9Y42          FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.915    -0.758    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X9Y42          FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[11]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.070    -0.417    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.213ns (72.178%)  route 0.082ns (27.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.639    -0.525    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X8Y39          FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.082    -0.279    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][31]_0[9]
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.049    -0.230 r  cpu/core_1/core_pipeline/mem_wb_register[mem_data][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][9]
    SLICE_X9Y39          FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.914    -0.759    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y39          FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][9]/C
                         clock pessimism              0.248    -0.512    
    SLICE_X9Y39          FDRE (Hold_fdre_C_D)         0.107    -0.405    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][9]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.639    -0.525    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X10Y39         FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[13]/Q
                         net (fo=1, routed)           0.083    -0.278    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][31]_0[13]
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.049    -0.229 r  cpu/core_1/core_pipeline/mem_wb_register[mem_data][13]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][13]
    SLICE_X11Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.914    -0.759    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/C
                         clock pessimism              0.248    -0.512    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.107    -0.405    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.639    -0.525    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X10Y38         FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.083    -0.278    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][31]_0[3]
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.049    -0.229 r  cpu/core_1/core_pipeline/mem_wb_register[mem_data][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][3]
    SLICE_X11Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.914    -0.759    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][3]/C
                         clock pessimism              0.248    -0.512    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.107    -0.405    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][3]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[0].master_controller/read_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/rom_memory/addr_old_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.133%)  route 0.124ns (46.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.666    -0.498    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X7Y37          FDRE                                         r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[0].master_controller/read_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[0].master_controller/read_addr_reg_reg[4]/Q
                         net (fo=3, routed)           0.124    -0.232    cpu/rom_memory/D[2]
    SLICE_X7Y36          FDRE                                         r  cpu/rom_memory/addr_old_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.941    -0.732    cpu/rom_memory/clk_cpu
    SLICE_X7Y36          FDRE                                         r  cpu/rom_memory/addr_old_reg_reg[2]/C
                         clock pessimism              0.249    -0.484    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.066    -0.418    cpu/rom_memory/addr_old_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.639    -0.525    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X10Y38         FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.082    -0.279    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][31]_0[6]
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  cpu/core_1/core_pipeline/mem_wb_register[mem_data][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][6]
    SLICE_X11Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.914    -0.759    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][6]/C
                         clock pessimism              0.248    -0.512    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.092    -0.420    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][6]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.727%)  route 0.144ns (43.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.640    -0.524    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X9Y40          FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.144    -0.238    cpu/axi_interconnect/axi_bus_write_controller/write_data_reg_reg[15][1]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.048    -0.190 r  cpu/axi_interconnect/axi_bus_write_controller/write_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/axi_write_data_ch[data][1]
    SLICE_X8Y40          FDRE                                         r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.915    -0.758    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/clk_cpu
    SLICE_X8Y40          FDRE                                         r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[1]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.131    -0.380    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.640    -0.524    cpu/core_1/core_pipeline/stage_fetch/clk_cpu
    SLICE_X11Y41         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[8]/Q
                         net (fo=2, routed)           0.128    -0.254    cpu/core_1/core_pipeline/stage_fetch_n_54
    SLICE_X10Y43         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.916    -0.757    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X10Y43         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][8]/C
                         clock pessimism              0.251    -0.507    
    SLICE_X10Y43         FDRE (Hold_fdre_C_D)         0.063    -0.444    cpu/core_1/core_pipeline/fet_de_register_reg[pc][8]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.640    -0.524    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X9Y40          FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[10]/Q
                         net (fo=1, routed)           0.139    -0.244    cpu/axi_interconnect/axi_bus_write_controller/write_data_reg_reg[15][10]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.045    -0.199 r  cpu/axi_interconnect/axi_bus_write_controller/write_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/axi_write_data_ch[data][10]
    SLICE_X8Y40          FDRE                                         r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.915    -0.758    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/clk_cpu
    SLICE_X8Y40          FDRE                                         r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[10]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.121    -0.390    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/fet_de_register_reg[pc][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[pc][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.642    -0.522    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y47          FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][28]/Q
                         net (fo=1, routed)           0.116    -0.265    cpu/core_1/core_pipeline/fet_de_register_reg[pc][28]
    SLICE_X9Y47          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.917    -0.756    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y47          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][28]/C
                         clock pessimism              0.235    -0.522    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.066    -0.456    cpu/core_1/core_pipeline/de_ex_register_reg[pc][28]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y7      cpu/rom_memory/block_ram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y7      cpu/rom_memory/block_ram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   your_instance_name/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y24     your_instance_name/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X7Y38      cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/FSM_onehot_read_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X7Y38      cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/FSM_onehot_read_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y37      cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/FSM_onehot_read_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y37      cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/FSM_onehot_read_state_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y36      cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[3].master_controller/FSM_sequential_write_state_reg_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X7Y38      cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/FSM_onehot_read_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y38      cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/FSM_onehot_read_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y45      cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y37     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y48     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y47     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y50      cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y35     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y35     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y37     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y35     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[14][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y35     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[14][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y47      cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y40     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[20][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X23Y34     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[20][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y40     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[20][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y40     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[20][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X25Y40     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[21][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y51      cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[27][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y51      cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[27][22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0_1
  To Clock:  clk_cpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       43.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.262ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.425ns  (logic 0.718ns (11.175%)  route 5.707ns (88.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=36, routed)          1.995     1.692    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][0]_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.991 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[19][31]_i_1/O
                         net (fo=32, routed)          3.712     5.702    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[19]_56
    SLICE_X1Y39          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.769    48.748    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y39          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][14]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.316    
                         clock uncertainty           -0.149    49.167    
    SLICE_X1Y39          FDRE (Setup_fdre_C_CE)      -0.202    48.965    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][14]
  -------------------------------------------------------------------
                         required time                         48.965    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                 43.262    

Slack (MET) :             43.289ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 0.716ns (11.787%)  route 5.359ns (88.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=33, routed)          1.824     1.520    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X22Y36         LUT6 (Prop_lut6_I0_O)        0.297     1.817 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.535     5.352    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_44
    SLICE_X9Y50          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.525    48.505    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X9Y50          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][20]/C  (IS_INVERTED)
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.149    48.843    
    SLICE_X9Y50          FDRE (Setup_fdre_C_CE)      -0.202    48.641    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][20]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                 43.289    

Slack (MET) :             43.289ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 0.716ns (11.787%)  route 5.359ns (88.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=33, routed)          1.824     1.520    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X22Y36         LUT6 (Prop_lut6_I0_O)        0.297     1.817 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.535     5.352    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_44
    SLICE_X9Y50          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.525    48.505    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X9Y50          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][30]/C  (IS_INVERTED)
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.149    48.843    
    SLICE_X9Y50          FDRE (Setup_fdre_C_CE)      -0.202    48.641    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][30]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                 43.289    

Slack (MET) :             43.307ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 0.718ns (11.252%)  route 5.663ns (88.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=36, routed)          1.496     1.192    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][0]_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.491 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23][31]_i_1/O
                         net (fo=32, routed)          4.167     5.658    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23]_64
    SLICE_X1Y40          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.769    48.748    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y40          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][14]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.316    
                         clock uncertainty           -0.149    49.167    
    SLICE_X1Y40          FDRE (Setup_fdre_C_CE)      -0.202    48.965    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][14]
  -------------------------------------------------------------------
                         required time                         48.965    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                 43.307    

Slack (MET) :             43.327ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.115%)  route 5.783ns (90.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.816    -0.724    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X19Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/Q
                         net (fo=33, routed)          1.605     1.337    cpu/core_1/core_pipeline/stage_decode/register_file/Q[0]
    SLICE_X18Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.461 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.178     5.639    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_47
    SLICE_X5Y43          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.770    48.749    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X5Y43          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][14]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.149    49.168    
    SLICE_X5Y43          FDRE (Setup_fdre_C_CE)      -0.202    48.966    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][14]
  -------------------------------------------------------------------
                         required time                         48.966    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                 43.327    

Slack (MET) :             43.327ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.115%)  route 5.783ns (90.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.816    -0.724    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X19Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/Q
                         net (fo=33, routed)          1.605     1.337    cpu/core_1/core_pipeline/stage_decode/register_file/Q[0]
    SLICE_X18Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.461 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.178     5.639    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_47
    SLICE_X5Y43          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.770    48.749    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X5Y43          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.149    49.168    
    SLICE_X5Y43          FDRE (Setup_fdre_C_CE)      -0.202    48.966    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]
  -------------------------------------------------------------------
                         required time                         48.966    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                 43.327    

Slack (MET) :             43.566ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][25]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 0.718ns (12.216%)  route 5.159ns (87.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 48.585 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=36, routed)          1.496     1.192    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][0]_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.491 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23][31]_i_1/O
                         net (fo=32, routed)          3.664     5.155    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23]_64
    SLICE_X1Y53          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.605    48.585    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y53          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][25]/C  (IS_INVERTED)
                         clock pessimism              0.487    49.072    
                         clock uncertainty           -0.149    48.923    
    SLICE_X1Y53          FDRE (Setup_fdre_C_CE)      -0.202    48.721    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][25]
  -------------------------------------------------------------------
                         required time                         48.721    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                 43.566    

Slack (MET) :             43.596ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][18]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 0.718ns (11.782%)  route 5.376ns (88.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=36, routed)          1.496     1.192    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][0]_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.491 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23][31]_i_1/O
                         net (fo=32, routed)          3.880     5.371    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23]_64
    SLICE_X1Y44          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.771    48.750    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y44          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][18]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.318    
                         clock uncertainty           -0.149    49.169    
    SLICE_X1Y44          FDRE (Setup_fdre_C_CE)      -0.202    48.967    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][18]
  -------------------------------------------------------------------
                         required time                         48.967    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                 43.596    

Slack (MET) :             43.596ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 0.718ns (11.782%)  route 5.376ns (88.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=36, routed)          1.496     1.192    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][0]_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.491 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23][31]_i_1/O
                         net (fo=32, routed)          3.880     5.371    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23]_64
    SLICE_X1Y44          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.771    48.750    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y44          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][19]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.318    
                         clock uncertainty           -0.149    49.169    
    SLICE_X1Y44          FDRE (Setup_fdre_C_CE)      -0.202    48.967    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][19]
  -------------------------------------------------------------------
                         required time                         48.967    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                 43.596    

Slack (MET) :             43.611ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[17][14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 0.580ns (9.542%)  route 5.498ns (90.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.816    -0.724    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X19Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=34, routed)          1.396     1.129    cpu/core_1/core_pipeline/stage_decode/register_file/Q[4]
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.253 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[17][31]_i_1/O
                         net (fo=32, routed)          4.102     5.355    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[17]_54
    SLICE_X1Y41          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[17][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.770    48.749    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y41          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[17][14]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.149    49.168    
    SLICE_X1Y41          FDRE (Setup_fdre_C_CE)      -0.202    48.966    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[17][14]
  -------------------------------------------------------------------
                         required time                         48.966    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                 43.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.640    -0.524    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X10Y41         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][11]/Q
                         net (fo=1, routed)           0.115    -0.245    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[15]_1[11]
    SLICE_X9Y42          FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.915    -0.758    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X9Y42          FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[11]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.149    -0.337    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.070    -0.267    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.213ns (72.178%)  route 0.082ns (27.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.639    -0.525    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X8Y39          FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.082    -0.279    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][31]_0[9]
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.049    -0.230 r  cpu/core_1/core_pipeline/mem_wb_register[mem_data][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][9]
    SLICE_X9Y39          FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.914    -0.759    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y39          FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][9]/C
                         clock pessimism              0.248    -0.512    
                         clock uncertainty            0.149    -0.362    
    SLICE_X9Y39          FDRE (Hold_fdre_C_D)         0.107    -0.255    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][9]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.639    -0.525    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X10Y39         FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[13]/Q
                         net (fo=1, routed)           0.083    -0.278    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][31]_0[13]
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.049    -0.229 r  cpu/core_1/core_pipeline/mem_wb_register[mem_data][13]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][13]
    SLICE_X11Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.914    -0.759    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/C
                         clock pessimism              0.248    -0.512    
                         clock uncertainty            0.149    -0.362    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.107    -0.255    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.639    -0.525    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X10Y38         FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.083    -0.278    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][31]_0[3]
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.049    -0.229 r  cpu/core_1/core_pipeline/mem_wb_register[mem_data][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][3]
    SLICE_X11Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.914    -0.759    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][3]/C
                         clock pessimism              0.248    -0.512    
                         clock uncertainty            0.149    -0.362    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.107    -0.255    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][3]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[0].master_controller/read_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/rom_memory/addr_old_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.133%)  route 0.124ns (46.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.666    -0.498    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X7Y37          FDRE                                         r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[0].master_controller/read_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[0].master_controller/read_addr_reg_reg[4]/Q
                         net (fo=3, routed)           0.124    -0.232    cpu/rom_memory/D[2]
    SLICE_X7Y36          FDRE                                         r  cpu/rom_memory/addr_old_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.941    -0.732    cpu/rom_memory/clk_cpu
    SLICE_X7Y36          FDRE                                         r  cpu/rom_memory/addr_old_reg_reg[2]/C
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.149    -0.334    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.066    -0.268    cpu/rom_memory/addr_old_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.639    -0.525    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X10Y38         FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.082    -0.279    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][31]_0[6]
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  cpu/core_1/core_pipeline/mem_wb_register[mem_data][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][6]
    SLICE_X11Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.914    -0.759    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][6]/C
                         clock pessimism              0.248    -0.512    
                         clock uncertainty            0.149    -0.362    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.092    -0.270    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][6]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.727%)  route 0.144ns (43.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.640    -0.524    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X9Y40          FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.144    -0.238    cpu/axi_interconnect/axi_bus_write_controller/write_data_reg_reg[15][1]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.048    -0.190 r  cpu/axi_interconnect/axi_bus_write_controller/write_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/axi_write_data_ch[data][1]
    SLICE_X8Y40          FDRE                                         r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.915    -0.758    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/clk_cpu
    SLICE_X8Y40          FDRE                                         r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[1]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.149    -0.361    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.131    -0.230    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.640    -0.524    cpu/core_1/core_pipeline/stage_fetch/clk_cpu
    SLICE_X11Y41         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[8]/Q
                         net (fo=2, routed)           0.128    -0.254    cpu/core_1/core_pipeline/stage_fetch_n_54
    SLICE_X10Y43         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.916    -0.757    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X10Y43         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][8]/C
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.149    -0.357    
    SLICE_X10Y43         FDRE (Hold_fdre_C_D)         0.063    -0.294    cpu/core_1/core_pipeline/fet_de_register_reg[pc][8]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.640    -0.524    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X9Y40          FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[10]/Q
                         net (fo=1, routed)           0.139    -0.244    cpu/axi_interconnect/axi_bus_write_controller/write_data_reg_reg[15][10]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.045    -0.199 r  cpu/axi_interconnect/axi_bus_write_controller/write_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/axi_write_data_ch[data][10]
    SLICE_X8Y40          FDRE                                         r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.915    -0.758    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/clk_cpu
    SLICE_X8Y40          FDRE                                         r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[10]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.149    -0.361    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.121    -0.240    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/fet_de_register_reg[pc][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[pc][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.642    -0.522    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y47          FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][28]/Q
                         net (fo=1, routed)           0.116    -0.265    cpu/core_1/core_pipeline/fet_de_register_reg[pc][28]
    SLICE_X9Y47          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.917    -0.756    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y47          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][28]/C
                         clock pessimism              0.235    -0.522    
                         clock uncertainty            0.149    -0.372    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.066    -0.306    cpu/core_1/core_pipeline/de_ex_register_reg[pc][28]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.042    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0
  To Clock:  clk_cpu_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       43.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.262ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.425ns  (logic 0.718ns (11.175%)  route 5.707ns (88.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=36, routed)          1.995     1.692    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][0]_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.991 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[19][31]_i_1/O
                         net (fo=32, routed)          3.712     5.702    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[19]_56
    SLICE_X1Y39          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.769    48.748    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y39          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][14]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.316    
                         clock uncertainty           -0.149    49.167    
    SLICE_X1Y39          FDRE (Setup_fdre_C_CE)      -0.202    48.965    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][14]
  -------------------------------------------------------------------
                         required time                         48.965    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                 43.262    

Slack (MET) :             43.289ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 0.716ns (11.787%)  route 5.359ns (88.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=33, routed)          1.824     1.520    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X22Y36         LUT6 (Prop_lut6_I0_O)        0.297     1.817 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.535     5.352    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_44
    SLICE_X9Y50          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.525    48.505    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X9Y50          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][20]/C  (IS_INVERTED)
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.149    48.843    
    SLICE_X9Y50          FDRE (Setup_fdre_C_CE)      -0.202    48.641    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][20]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                 43.289    

Slack (MET) :             43.289ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 0.716ns (11.787%)  route 5.359ns (88.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=33, routed)          1.824     1.520    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X22Y36         LUT6 (Prop_lut6_I0_O)        0.297     1.817 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.535     5.352    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_44
    SLICE_X9Y50          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.525    48.505    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X9Y50          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][30]/C  (IS_INVERTED)
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.149    48.843    
    SLICE_X9Y50          FDRE (Setup_fdre_C_CE)      -0.202    48.641    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][30]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                 43.289    

Slack (MET) :             43.307ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 0.718ns (11.252%)  route 5.663ns (88.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=36, routed)          1.496     1.192    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][0]_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.491 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23][31]_i_1/O
                         net (fo=32, routed)          4.167     5.658    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23]_64
    SLICE_X1Y40          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.769    48.748    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y40          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][14]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.316    
                         clock uncertainty           -0.149    49.167    
    SLICE_X1Y40          FDRE (Setup_fdre_C_CE)      -0.202    48.965    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][14]
  -------------------------------------------------------------------
                         required time                         48.965    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                 43.307    

Slack (MET) :             43.327ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.115%)  route 5.783ns (90.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.816    -0.724    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X19Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/Q
                         net (fo=33, routed)          1.605     1.337    cpu/core_1/core_pipeline/stage_decode/register_file/Q[0]
    SLICE_X18Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.461 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.178     5.639    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_47
    SLICE_X5Y43          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.770    48.749    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X5Y43          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][14]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.149    49.168    
    SLICE_X5Y43          FDRE (Setup_fdre_C_CE)      -0.202    48.966    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][14]
  -------------------------------------------------------------------
                         required time                         48.966    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                 43.327    

Slack (MET) :             43.327ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.115%)  route 5.783ns (90.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.816    -0.724    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X19Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/Q
                         net (fo=33, routed)          1.605     1.337    cpu/core_1/core_pipeline/stage_decode/register_file/Q[0]
    SLICE_X18Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.461 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.178     5.639    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_47
    SLICE_X5Y43          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.770    48.749    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X5Y43          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.149    49.168    
    SLICE_X5Y43          FDRE (Setup_fdre_C_CE)      -0.202    48.966    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]
  -------------------------------------------------------------------
                         required time                         48.966    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                 43.327    

Slack (MET) :             43.566ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][25]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 0.718ns (12.216%)  route 5.159ns (87.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 48.585 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=36, routed)          1.496     1.192    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][0]_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.491 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23][31]_i_1/O
                         net (fo=32, routed)          3.664     5.155    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23]_64
    SLICE_X1Y53          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.605    48.585    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y53          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][25]/C  (IS_INVERTED)
                         clock pessimism              0.487    49.072    
                         clock uncertainty           -0.149    48.923    
    SLICE_X1Y53          FDRE (Setup_fdre_C_CE)      -0.202    48.721    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][25]
  -------------------------------------------------------------------
                         required time                         48.721    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                 43.566    

Slack (MET) :             43.596ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][18]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 0.718ns (11.782%)  route 5.376ns (88.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=36, routed)          1.496     1.192    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][0]_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.491 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23][31]_i_1/O
                         net (fo=32, routed)          3.880     5.371    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23]_64
    SLICE_X1Y44          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.771    48.750    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y44          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][18]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.318    
                         clock uncertainty           -0.149    49.169    
    SLICE_X1Y44          FDRE (Setup_fdre_C_CE)      -0.202    48.967    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][18]
  -------------------------------------------------------------------
                         required time                         48.967    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                 43.596    

Slack (MET) :             43.596ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 0.718ns (11.782%)  route 5.376ns (88.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.817    -0.723    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X18Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=36, routed)          1.496     1.192    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][0]_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.491 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23][31]_i_1/O
                         net (fo=32, routed)          3.880     5.371    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23]_64
    SLICE_X1Y44          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.771    48.750    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y44          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][19]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.318    
                         clock uncertainty           -0.149    49.169    
    SLICE_X1Y44          FDRE (Setup_fdre_C_CE)      -0.202    48.967    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[23][19]
  -------------------------------------------------------------------
                         required time                         48.967    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                 43.596    

Slack (MET) :             43.611ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[17][14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 0.580ns (9.542%)  route 5.498ns (90.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.816    -0.724    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X19Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][4]/Q
                         net (fo=34, routed)          1.396     1.129    cpu/core_1/core_pipeline/stage_decode/register_file/Q[4]
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.253 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[17][31]_i_1/O
                         net (fo=32, routed)          4.102     5.355    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[17]_54
    SLICE_X1Y41          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[17][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        1.770    48.749    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X1Y41          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[17][14]/C  (IS_INVERTED)
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.149    49.168    
    SLICE_X1Y41          FDRE (Setup_fdre_C_CE)      -0.202    48.966    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[17][14]
  -------------------------------------------------------------------
                         required time                         48.966    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                 43.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.640    -0.524    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X10Y41         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][11]/Q
                         net (fo=1, routed)           0.115    -0.245    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[15]_1[11]
    SLICE_X9Y42          FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.915    -0.758    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X9Y42          FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[11]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.149    -0.337    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.070    -0.267    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.213ns (72.178%)  route 0.082ns (27.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.639    -0.525    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X8Y39          FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.082    -0.279    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][31]_0[9]
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.049    -0.230 r  cpu/core_1/core_pipeline/mem_wb_register[mem_data][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][9]
    SLICE_X9Y39          FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.914    -0.759    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y39          FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][9]/C
                         clock pessimism              0.248    -0.512    
                         clock uncertainty            0.149    -0.362    
    SLICE_X9Y39          FDRE (Hold_fdre_C_D)         0.107    -0.255    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][9]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.639    -0.525    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X10Y39         FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[13]/Q
                         net (fo=1, routed)           0.083    -0.278    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][31]_0[13]
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.049    -0.229 r  cpu/core_1/core_pipeline/mem_wb_register[mem_data][13]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][13]
    SLICE_X11Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.914    -0.759    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y39         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/C
                         clock pessimism              0.248    -0.512    
                         clock uncertainty            0.149    -0.362    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.107    -0.255    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.639    -0.525    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X10Y38         FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.083    -0.278    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][31]_0[3]
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.049    -0.229 r  cpu/core_1/core_pipeline/mem_wb_register[mem_data][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][3]
    SLICE_X11Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.914    -0.759    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][3]/C
                         clock pessimism              0.248    -0.512    
                         clock uncertainty            0.149    -0.362    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.107    -0.255    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][3]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[0].master_controller/read_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/rom_memory/addr_old_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.133%)  route 0.124ns (46.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.666    -0.498    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X7Y37          FDRE                                         r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[0].master_controller/read_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[0].master_controller/read_addr_reg_reg[4]/Q
                         net (fo=3, routed)           0.124    -0.232    cpu/rom_memory/D[2]
    SLICE_X7Y36          FDRE                                         r  cpu/rom_memory/addr_old_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.941    -0.732    cpu/rom_memory/clk_cpu
    SLICE_X7Y36          FDRE                                         r  cpu/rom_memory/addr_old_reg_reg[2]/C
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.149    -0.334    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.066    -0.268    cpu/rom_memory/addr_old_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.639    -0.525    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X10Y38         FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/read_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.082    -0.279    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][31]_0[6]
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  cpu/core_1/core_pipeline/mem_wb_register[mem_data][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][6]
    SLICE_X11Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.914    -0.759    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y38         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][6]/C
                         clock pessimism              0.248    -0.512    
                         clock uncertainty            0.149    -0.362    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.092    -0.270    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][6]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.727%)  route 0.144ns (43.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.640    -0.524    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X9Y40          FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.144    -0.238    cpu/axi_interconnect/axi_bus_write_controller/write_data_reg_reg[15][1]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.048    -0.190 r  cpu/axi_interconnect/axi_bus_write_controller/write_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/axi_write_data_ch[data][1]
    SLICE_X8Y40          FDRE                                         r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.915    -0.758    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/clk_cpu
    SLICE_X8Y40          FDRE                                         r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[1]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.149    -0.361    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.131    -0.230    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.640    -0.524    cpu/core_1/core_pipeline/stage_fetch/clk_cpu
    SLICE_X11Y41         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[8]/Q
                         net (fo=2, routed)           0.128    -0.254    cpu/core_1/core_pipeline/stage_fetch_n_54
    SLICE_X10Y43         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.916    -0.757    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X10Y43         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][8]/C
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.149    -0.357    
    SLICE_X10Y43         FDRE (Hold_fdre_C_D)         0.063    -0.294    cpu/core_1/core_pipeline/fet_de_register_reg[pc][8]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.640    -0.524    cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/clk_cpu
    SLICE_X9Y40          FDRE                                         r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_data_reg_reg[10]/Q
                         net (fo=1, routed)           0.139    -0.244    cpu/axi_interconnect/axi_bus_write_controller/write_data_reg_reg[15][10]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.045    -0.199 r  cpu/axi_interconnect/axi_bus_write_controller/write_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/axi_write_data_ch[data][10]
    SLICE_X8Y40          FDRE                                         r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.915    -0.758    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/clk_cpu
    SLICE_X8Y40          FDRE                                         r  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[10]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.149    -0.361    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.121    -0.240    cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/fet_de_register_reg[pc][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[pc][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.642    -0.522    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y47          FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][28]/Q
                         net (fo=1, routed)           0.116    -0.265    cpu/core_1/core_pipeline/fet_de_register_reg[pc][28]
    SLICE_X9Y47          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1543, routed)        0.917    -0.756    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y47          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[pc][28]/C
                         clock pessimism              0.235    -0.522    
                         clock uncertainty            0.149    -0.372    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.066    -0.306    cpu/core_1/core_pipeline/de_ex_register_reg[pc][28]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.042    





