Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Sep 21 10:57:41 2022
| Host         : c2 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/systolic_array_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcu50fsvh2104-2
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                                     Instance                                     |                                          Module                                          | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                                     |                                                                                    (top) |       4573 |       4440 |       0 |  133 | 8679 |      0 |      2 |    0 |         48 |
|   bd_0_i                                                                         |                                                                                     bd_0 |       4573 |       4440 |       0 |  133 | 8679 |      0 |      2 |    0 |         48 |
|     hls_inst                                                                     |                                                                          bd_0_hls_inst_0 |       4573 |       4440 |       0 |  133 | 8679 |      0 |      2 |    0 |         48 |
|       (hls_inst)                                                                 |                                                                          bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|       inst                                                                       |                                                           bd_0_hls_inst_0_systolic_array |       4573 |       4440 |       0 |  133 | 8679 |      0 |      2 |    0 |         48 |
|         (inst)                                                                   |                                                           bd_0_hls_inst_0_systolic_array |          6 |          6 |       0 |    0 | 1382 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                          |                                             bd_0_hls_inst_0_systolic_array_control_s_axi |        203 |        203 |       0 |    0 |  246 |      0 |      0 |    0 |          0 |
|         gmem_m_axi_U                                                             |                                                bd_0_hls_inst_0_systolic_array_gmem_m_axi |        946 |        814 |       0 |  132 | 1567 |      0 |      2 |    0 |          0 |
|           bus_read                                                               |                                           bd_0_hls_inst_0_systolic_array_gmem_m_axi_read |        500 |        437 |       0 |   63 |  796 |      0 |      1 |    0 |          0 |
|             (bus_read)                                                           |                                           bd_0_hls_inst_0_systolic_array_gmem_m_axi_read |        136 |        136 |       0 |    0 |  426 |      0 |      0 |    0 |          0 |
|             buff_rdata                                                           |                         bd_0_hls_inst_0_systolic_array_gmem_m_axi_buffer__parameterized0 |         52 |         52 |       0 |    0 |   94 |      0 |      1 |    0 |          0 |
|             fifo_rctl                                                            |                        bd_0_hls_inst_0_systolic_array_gmem_m_axi_fifo__parameterized1_20 |         58 |         58 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|             fifo_rreq                                                            |                        bd_0_hls_inst_0_systolic_array_gmem_m_axi_fifo__parameterized0_21 |         78 |         15 |       0 |   63 |   69 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                             |                      bd_0_hls_inst_0_systolic_array_gmem_m_axi_reg_slice__parameterized0 |         39 |         39 |       0 |    0 |   69 |      0 |      0 |    0 |          0 |
|             rs_rreq                                                              |                                   bd_0_hls_inst_0_systolic_array_gmem_m_axi_reg_slice_22 |        137 |        137 |       0 |    0 |  131 |      0 |      0 |    0 |          0 |
|           bus_write                                                              |                                          bd_0_hls_inst_0_systolic_array_gmem_m_axi_write |        427 |        358 |       0 |   69 |  762 |      0 |      1 |    0 |          0 |
|             (bus_write)                                                          |                                          bd_0_hls_inst_0_systolic_array_gmem_m_axi_write |        153 |        153 |       0 |    0 |  441 |      0 |      0 |    0 |          0 |
|             buff_wdata                                                           |                                         bd_0_hls_inst_0_systolic_array_gmem_m_axi_buffer |         56 |         56 |       0 |    0 |   97 |      0 |      1 |    0 |          0 |
|             bus_equal_gen.fifo_burst                                             |                                           bd_0_hls_inst_0_systolic_array_gmem_m_axi_fifo |         49 |         45 |       0 |    4 |   10 |      0 |      0 |    0 |          0 |
|             fifo_resp                                                            |                           bd_0_hls_inst_0_systolic_array_gmem_m_axi_fifo__parameterized1 |         16 |         14 |       0 |    2 |    9 |      0 |      0 |    0 |          0 |
|             fifo_resp_to_user                                                    |                           bd_0_hls_inst_0_systolic_array_gmem_m_axi_fifo__parameterized2 |          9 |          9 |       0 |    0 |    6 |      0 |      0 |    0 |          0 |
|             fifo_wreq                                                            |                           bd_0_hls_inst_0_systolic_array_gmem_m_axi_fifo__parameterized0 |         77 |         14 |       0 |   63 |   69 |      0 |      0 |    0 |          0 |
|             rs_wreq                                                              |                                      bd_0_hls_inst_0_systolic_array_gmem_m_axi_reg_slice |         67 |         67 |       0 |    0 |  130 |      0 |      0 |    0 |          0 |
|           wreq_throttle                                                          |                                       bd_0_hls_inst_0_systolic_array_gmem_m_axi_throttle |         19 |         19 |       0 |    0 |    9 |      0 |      0 |    0 |          0 |
|         grp_systolic_array_Pipeline_1_fu_624                                     |                                 bd_0_hls_inst_0_systolic_array_systolic_array_Pipeline_1 |       1200 |       1200 |       0 |    0 | 1186 |      0 |      0 |    0 |          0 |
|           (grp_systolic_array_Pipeline_1_fu_624)                                 |                                 bd_0_hls_inst_0_systolic_array_systolic_array_Pipeline_1 |          0 |          0 |       0 |    0 | 1174 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                               |                 bd_0_hls_inst_0_systolic_array_flow_control_loop_pipe_sequential_init_19 |       1200 |       1200 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|         grp_systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2_fu_668     | bd_0_hls_inst_0_systolic_array_systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2 |        187 |        187 |       0 |    0 |  529 |      0 |      0 |    0 |          0 |
|           (grp_systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2_fu_668) | bd_0_hls_inst_0_systolic_array_systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2 |        171 |        171 |       0 |    0 |  527 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                               |                 bd_0_hls_inst_0_systolic_array_flow_control_loop_pipe_sequential_init_18 |         16 |         16 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4_fu_775     | bd_0_hls_inst_0_systolic_array_systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4 |        116 |        116 |       0 |    0 |  529 |      0 |      0 |    0 |          0 |
|           (grp_systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4_fu_775) | bd_0_hls_inst_0_systolic_array_systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4 |        100 |        100 |       0 |    0 |  527 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                               |                 bd_0_hls_inst_0_systolic_array_flow_control_loop_pipe_sequential_init_17 |         16 |         16 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6_fu_890     | bd_0_hls_inst_0_systolic_array_systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6 |         18 |         18 |       0 |    0 |   45 |      0 |      0 |    0 |          0 |
|           (grp_systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6_fu_890) | bd_0_hls_inst_0_systolic_array_systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6 |          1 |          1 |       0 |    0 |   43 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                               |                 bd_0_hls_inst_0_systolic_array_flow_control_loop_pipe_sequential_init_16 |         17 |         17 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_691       |   bd_0_hls_inst_0_systolic_array_systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 |         38 |         38 |       0 |    0 | 1164 |      0 |      0 |    0 |          0 |
|           (grp_systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_691)   |   bd_0_hls_inst_0_systolic_array_systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 |         12 |         12 |       0 |    0 | 1162 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                               |                 bd_0_hls_inst_0_systolic_array_flow_control_loop_pipe_sequential_init_15 |         26 |         26 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_systolic_array_Pipeline_top_outer_loop1_fu_798                       |                   bd_0_hls_inst_0_systolic_array_systolic_array_Pipeline_top_outer_loop1 |       1859 |       1858 |       0 |    1 | 2031 |      0 |      0 |    0 |         48 |
|           (grp_systolic_array_Pipeline_top_outer_loop1_fu_798)                   |                   bd_0_hls_inst_0_systolic_array_systolic_array_Pipeline_top_outer_loop1 |        130 |        129 |       0 |    1 | 1740 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                               |                    bd_0_hls_inst_0_systolic_array_flow_control_loop_pipe_sequential_init |       1123 |       1123 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           mul_32s_32s_32_3_1_U223                                                |                                        bd_0_hls_inst_0_systolic_array_mul_32s_32s_32_3_1 |         15 |         15 |       0 |    0 |   34 |      0 |      0 |    0 |          3 |
|           mul_32s_32s_32_3_1_U224                                                |                                      bd_0_hls_inst_0_systolic_array_mul_32s_32s_32_3_1_0 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |    0 |          3 |
|           mul_32s_32s_32_3_1_U225                                                |                                      bd_0_hls_inst_0_systolic_array_mul_32s_32s_32_3_1_1 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |    0 |          3 |
|           mul_32s_32s_32_3_1_U226                                                |                                      bd_0_hls_inst_0_systolic_array_mul_32s_32s_32_3_1_2 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |    0 |          3 |
|           mul_32s_32s_32_3_1_U227                                                |                                      bd_0_hls_inst_0_systolic_array_mul_32s_32s_32_3_1_3 |         83 |         83 |       0 |    0 |   17 |      0 |      0 |    0 |          3 |
|           mul_32s_32s_32_3_1_U228                                                |                                      bd_0_hls_inst_0_systolic_array_mul_32s_32s_32_3_1_4 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |    0 |          3 |
|           mul_32s_32s_32_3_1_U229                                                |                                      bd_0_hls_inst_0_systolic_array_mul_32s_32s_32_3_1_5 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |    0 |          3 |
|           mul_32s_32s_32_3_1_U230                                                |                                      bd_0_hls_inst_0_systolic_array_mul_32s_32s_32_3_1_6 |         43 |         43 |       0 |    0 |   17 |      0 |      0 |    0 |          3 |
|           mul_32s_32s_32_3_1_U231                                                |                                      bd_0_hls_inst_0_systolic_array_mul_32s_32s_32_3_1_7 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |    0 |          3 |
|           mul_32s_32s_32_3_1_U232                                                |                                      bd_0_hls_inst_0_systolic_array_mul_32s_32s_32_3_1_8 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |    0 |          3 |
|           mul_32s_32s_32_3_1_U233                                                |                                      bd_0_hls_inst_0_systolic_array_mul_32s_32s_32_3_1_9 |         23 |         23 |       0 |    0 |   17 |      0 |      0 |    0 |          3 |
|           mul_32s_32s_32_3_1_U234                                                |                                     bd_0_hls_inst_0_systolic_array_mul_32s_32s_32_3_1_10 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |    0 |          3 |
|           mul_32s_32s_32_3_1_U235                                                |                                     bd_0_hls_inst_0_systolic_array_mul_32s_32s_32_3_1_11 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |    0 |          3 |
|           mul_32s_32s_32_3_1_U236                                                |                                     bd_0_hls_inst_0_systolic_array_mul_32s_32s_32_3_1_12 |        105 |        105 |       0 |    0 |   17 |      0 |      0 |    0 |          3 |
|           mul_32s_32s_32_3_1_U237                                                |                                     bd_0_hls_inst_0_systolic_array_mul_32s_32s_32_3_1_13 |         54 |         54 |       0 |    0 |   17 |      0 |      0 |    0 |          3 |
|           mul_32s_32s_32_3_1_U238                                                |                                     bd_0_hls_inst_0_systolic_array_mul_32s_32s_32_3_1_14 |         20 |         20 |       0 |    0 |   17 |      0 |      0 |    0 |          3 |
|           mux_164_32_1_1_U222                                                    |                                            bd_0_hls_inst_0_systolic_array_mux_164_32_1_1 |        128 |        128 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+


