

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_111_1_proc'
================================================================
* Date:           Tue Dec 17 08:35:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3074|     3074|  12.296 us|  12.296 us|  3074|  3074|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_111_1_VITIS_LOOP_112_2  |     3072|     3072|        74|          1|          1|  3000|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      189|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      108|    -|
|Register             |        -|     -|      903|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      903|      329|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln111_1_fu_435_p2               |         +|   0|  0|  19|          12|           1|
    |add_ln111_fu_472_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln112_1_fu_646_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln112_fu_828_p2                 |         +|   0|  0|  15|           8|           5|
    |add_ln116_1_fu_810_p2               |         +|   0|  0|  20|          13|          13|
    |add_ln116_fu_718_p2                 |         +|   0|  0|  20|          13|          13|
    |sub_ln116_fu_698_p2                 |         -|   0|  0|  20|          13|          13|
    |ap_block_state2_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state73_pp0_stage0_iter72  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1063                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1481                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln111_fu_429_p2                |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln112_fu_478_p2                |      icmp|   0|  0|  12|           4|           2|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |or_ln116_fu_800_p2                  |        or|   0|  0|   5|           5|           1|
    |select_ln111_1_fu_484_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln111_fu_673_p3              |    select|   0|  0|   8|           1|           1|
    |select_ln112_fu_652_p3              |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 189|         101|          79|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_indvar_load          |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load               |   9|          2|    8|         16|
    |gmem2_blk_n_AR                        |   9|          2|    1|          2|
    |gmem2_blk_n_R                         |   9|          2|    1|          2|
    |i_fu_168                              |   9|          2|    8|         16|
    |indvar_flatten_fu_172                 |   9|          2|   12|         24|
    |indvar_fu_164                         |   9|          2|    4|          8|
    |j_fu_160                              |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 108|         24|   68|        136|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter10_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter11_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter12_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter13_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter14_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter15_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter16_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter17_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter18_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter19_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg         |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter20_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter21_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter22_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter23_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter24_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter25_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter26_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter27_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter28_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter29_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter30_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter31_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter32_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter33_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter34_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter35_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter36_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter37_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter38_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter39_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter3_reg         |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter40_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter41_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter42_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter43_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter44_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter45_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter46_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter47_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter48_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter49_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter4_reg         |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter50_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter51_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter52_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter53_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter54_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter55_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter56_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter57_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter58_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter59_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter5_reg         |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter60_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter61_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter62_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter63_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter64_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter65_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter66_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter67_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter68_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter69_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter6_reg         |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter70_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter71_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter72_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter73_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter7_reg         |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter8_reg         |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter9_reg         |   1|   0|    1|          0|
    |first_iter_0_reg_394               |   1|   0|    1|          0|
    |i_fu_168                           |   8|   0|    8|          0|
    |icmp_ln111_reg_872                 |   1|   0|    1|          0|
    |icmp_ln112_reg_882                 |   1|   0|    1|          0|
    |indvar_flatten_fu_172              |  12|   0|   12|          0|
    |indvar_fu_164                      |   4|   0|    4|          0|
    |j_fu_160                           |   8|   0|    8|          0|
    |select_ln111_1_reg_887             |   8|   0|    8|          0|
    |trunc_ln113_10_reg_948             |  32|   0|   32|          0|
    |trunc_ln113_11_reg_953             |  32|   0|   32|          0|
    |trunc_ln113_12_reg_958             |  32|   0|   32|          0|
    |trunc_ln113_13_reg_963             |  32|   0|   32|          0|
    |trunc_ln113_14_reg_968             |  32|   0|   32|          0|
    |trunc_ln113_1_reg_898              |  32|   0|   32|          0|
    |trunc_ln113_2_reg_903              |  32|   0|   32|          0|
    |trunc_ln113_3_reg_908              |  32|   0|   32|          0|
    |trunc_ln113_4_reg_913              |  32|   0|   32|          0|
    |trunc_ln113_5_reg_918              |  32|   0|   32|          0|
    |trunc_ln113_6_reg_923              |  32|   0|   32|          0|
    |trunc_ln113_7_reg_928              |  32|   0|   32|          0|
    |trunc_ln113_8_reg_933              |  32|   0|   32|          0|
    |trunc_ln113_9_reg_938              |  32|   0|   32|          0|
    |trunc_ln113_reg_893                |  32|   0|   32|          0|
    |trunc_ln113_s_reg_943              |  32|   0|   32|          0|
    |vv24_read_reg_867                  |  64|   0|   64|          0|
    |icmp_ln111_reg_872                 |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 903|  32|  840|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_111_1_proc|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_111_1_proc|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_111_1_proc|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_111_1_proc|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_111_1_proc|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_111_1_proc|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_111_1_proc|  return value|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|  512|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|   64|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|  512|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|    9|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|                       gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|                       gmem2|       pointer|
|vv24                  |   in|   64|     ap_none|                        vv24|        scalar|
|v24_7_address0        |  out|   13|   ap_memory|                       v24_7|         array|
|v24_7_ce0             |  out|    1|   ap_memory|                       v24_7|         array|
|v24_7_we0             |  out|    1|   ap_memory|                       v24_7|         array|
|v24_7_d0              |  out|   32|   ap_memory|                       v24_7|         array|
|v24_7_address1        |  out|   13|   ap_memory|                       v24_7|         array|
|v24_7_ce1             |  out|    1|   ap_memory|                       v24_7|         array|
|v24_7_we1             |  out|    1|   ap_memory|                       v24_7|         array|
|v24_7_d1              |  out|   32|   ap_memory|                       v24_7|         array|
|v24_6_address0        |  out|   13|   ap_memory|                       v24_6|         array|
|v24_6_ce0             |  out|    1|   ap_memory|                       v24_6|         array|
|v24_6_we0             |  out|    1|   ap_memory|                       v24_6|         array|
|v24_6_d0              |  out|   32|   ap_memory|                       v24_6|         array|
|v24_6_address1        |  out|   13|   ap_memory|                       v24_6|         array|
|v24_6_ce1             |  out|    1|   ap_memory|                       v24_6|         array|
|v24_6_we1             |  out|    1|   ap_memory|                       v24_6|         array|
|v24_6_d1              |  out|   32|   ap_memory|                       v24_6|         array|
|v24_5_address0        |  out|   13|   ap_memory|                       v24_5|         array|
|v24_5_ce0             |  out|    1|   ap_memory|                       v24_5|         array|
|v24_5_we0             |  out|    1|   ap_memory|                       v24_5|         array|
|v24_5_d0              |  out|   32|   ap_memory|                       v24_5|         array|
|v24_5_address1        |  out|   13|   ap_memory|                       v24_5|         array|
|v24_5_ce1             |  out|    1|   ap_memory|                       v24_5|         array|
|v24_5_we1             |  out|    1|   ap_memory|                       v24_5|         array|
|v24_5_d1              |  out|   32|   ap_memory|                       v24_5|         array|
|v24_4_address0        |  out|   13|   ap_memory|                       v24_4|         array|
|v24_4_ce0             |  out|    1|   ap_memory|                       v24_4|         array|
|v24_4_we0             |  out|    1|   ap_memory|                       v24_4|         array|
|v24_4_d0              |  out|   32|   ap_memory|                       v24_4|         array|
|v24_4_address1        |  out|   13|   ap_memory|                       v24_4|         array|
|v24_4_ce1             |  out|    1|   ap_memory|                       v24_4|         array|
|v24_4_we1             |  out|    1|   ap_memory|                       v24_4|         array|
|v24_4_d1              |  out|   32|   ap_memory|                       v24_4|         array|
|v24_3_address0        |  out|   13|   ap_memory|                       v24_3|         array|
|v24_3_ce0             |  out|    1|   ap_memory|                       v24_3|         array|
|v24_3_we0             |  out|    1|   ap_memory|                       v24_3|         array|
|v24_3_d0              |  out|   32|   ap_memory|                       v24_3|         array|
|v24_3_address1        |  out|   13|   ap_memory|                       v24_3|         array|
|v24_3_ce1             |  out|    1|   ap_memory|                       v24_3|         array|
|v24_3_we1             |  out|    1|   ap_memory|                       v24_3|         array|
|v24_3_d1              |  out|   32|   ap_memory|                       v24_3|         array|
|v24_2_address0        |  out|   13|   ap_memory|                       v24_2|         array|
|v24_2_ce0             |  out|    1|   ap_memory|                       v24_2|         array|
|v24_2_we0             |  out|    1|   ap_memory|                       v24_2|         array|
|v24_2_d0              |  out|   32|   ap_memory|                       v24_2|         array|
|v24_2_address1        |  out|   13|   ap_memory|                       v24_2|         array|
|v24_2_ce1             |  out|    1|   ap_memory|                       v24_2|         array|
|v24_2_we1             |  out|    1|   ap_memory|                       v24_2|         array|
|v24_2_d1              |  out|   32|   ap_memory|                       v24_2|         array|
|v24_1_address0        |  out|   13|   ap_memory|                       v24_1|         array|
|v24_1_ce0             |  out|    1|   ap_memory|                       v24_1|         array|
|v24_1_we0             |  out|    1|   ap_memory|                       v24_1|         array|
|v24_1_d0              |  out|   32|   ap_memory|                       v24_1|         array|
|v24_1_address1        |  out|   13|   ap_memory|                       v24_1|         array|
|v24_1_ce1             |  out|    1|   ap_memory|                       v24_1|         array|
|v24_1_we1             |  out|    1|   ap_memory|                       v24_1|         array|
|v24_1_d1              |  out|   32|   ap_memory|                       v24_1|         array|
|v24_address0          |  out|   13|   ap_memory|                         v24|         array|
|v24_ce0               |  out|    1|   ap_memory|                         v24|         array|
|v24_we0               |  out|    1|   ap_memory|                         v24|         array|
|v24_d0                |  out|   32|   ap_memory|                         v24|         array|
|v24_address1          |  out|   13|   ap_memory|                         v24|         array|
|v24_ce1               |  out|    1|   ap_memory|                         v24|         array|
|v24_we1               |  out|    1|   ap_memory|                         v24|         array|
|v24_d1                |  out|   32|   ap_memory|                         v24|         array|
+----------------------+-----+-----+------------+----------------------------+--------------+

