<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>RHIT</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ch_unit</spirit:name>
  <spirit:version>0.5</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF">AXI_4_Lite</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AXI_4_Lite</spirit:name>
      <spirit:displayName>AXI interface</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="AXI_4_Lite"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_4_LITE.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_4_LITE.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>BRAMA</spirit:name>
      <spirit:displayName>BRAM</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dina</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>douta</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clkA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wea</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>addra</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>AXI_4_Lite</spirit:name>
      <spirit:displayName>ch_unit</spirit:displayName>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
            <spirit:vendorExtensions>
              <xilinx:parameterInfo>
                <xilinx:parameterType>C_S_AXI_</xilinx:parameterType>
              </xilinx:parameterInfo>
            </spirit:vendorExtensions>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>ch_unit_tl</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e9046121</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>ch_unit_tl</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e9046121</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>BRAMTester</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ddef9721</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>92c149f6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clkA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wea</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>addra</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.BRAM_A_ADDR_SIZE&apos;)) - 1)">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dina</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.BRAM_A_DATA_SIZE&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>douta</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.BRAM_A_DATA_SIZE&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ch_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_gpio_playback_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH">6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BRAM_A_ADDR_SIZE</spirit:name>
        <spirit:displayName>Bram A Addr Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BRAM_A_ADDR_SIZE">20</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BRAM_A_DATA_SIZE</spirit:name>
        <spirit:displayName>Bram A Data Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BRAM_A_DATA_SIZE">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BRAM_A_DEPTH</spirit:name>
        <spirit:displayName>Bram A Depth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BRAM_A_DEPTH">1048576</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ch_unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clk_en_signal.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pos_oneshot.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ram_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_slave.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ch_unit_tl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c272b137</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ch_unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clk_en_signal.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pos_oneshot.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ram_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_slave.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ch_unit_tl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>testbench/BRAMTester.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ch_unit_v0_5.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_92c149f6</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ch_unit_v0_5</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ch_unit_v0_5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH">6</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BRAM_A_ADDR_SIZE</spirit:name>
      <spirit:displayName>BRAM A Address Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BRAM_A_ADDR_SIZE" spirit:minimum="1" spirit:maximum="32" spirit:rangeType="long">20</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BRAM_A_DATA_SIZE</spirit:name>
      <spirit:displayName>BRAM A Data Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BRAM_A_DATA_SIZE" spirit:minimum="1" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BRAM_A_DEPTH</spirit:name>
      <spirit:displayName>BRAM A Depth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BRAM_A_DEPTH">1048576</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:bitStringLength="32">0x00000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ch_unit_v0_5</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>RHIT:user:pos_oneshot:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2020-09-13T05:15:24Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fbb850c_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bfb6bd3_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180b837b_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b102920_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac5fd49_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715da6e5_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb83c72_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb18391_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0c2b79_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8aaae5_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cfc23c1_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e244732_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61910b89_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b5c5595_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c57978f_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44efe37_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38478cc9_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1146ae_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5786cd14_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d45b84_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61fe03f1_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78786567_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22806c3c_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12378b6f_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5843b72e_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d25ea6_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d7c8e63_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211c2f5d_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b5201fc_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43342d2b_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4523569c_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39e5afd0_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d88a0d_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1432f089_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7e23c4_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a7ba5d9_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a0c0f3f_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4675ef86_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a613579_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f5002c8_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b4f9c8a_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c81efe6_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ffdbf3e_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23e17494_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69126d0e_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b48780_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f428a7b_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229bef31_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48723481_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e9d8266_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4504ae16_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c60ed9_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb334b_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b34f3b5_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d32770_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d4460c_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5439b9cd_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd71024_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7a598e_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2590deba_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f0bd2b_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d1b1830_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5475c7ad_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c321f37_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70870128_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ef8e350_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e3a1de_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616de307_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@becad1d_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29979ea2_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456288eb_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338b026b_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@624a5bb5_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48522e47_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d4e4ec3_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64b6d696_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212873fb_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18b3cf26_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c69654c_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@697b0ff8_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af2e0b8_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626bd624_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@194922d0_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0eab37_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68204a3d_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c6b1e22_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4703c487_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6463b643_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c59099e_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76bcd3d8_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30d0b6a8_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eaa72e3_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@182371ff_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9ad701_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60388e39_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d0df7d_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e755aaf_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dbe6b00_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed3e94b_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d72959_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba8ada_ARCHIVE_LOCATION">/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="28149be5"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="83fba5a8"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="68fa8fca"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d7ce2d31"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="9b70bb69"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="923314b0"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
