v 20130925 2
T 57900 40100 9 10 1 0 0 0 1
1
T 59500 40100 9 10 1 0 0 0 1
1
N 44900 43300 44900 47800 4
N 44800 48700 64300 48700 4
{
T 44900 48800 5 10 1 1 0 0 1
netname=VDD
}
N 45800 48700 45800 48300 4
N 46000 47800 45900 47800 4
N 46000 47800 46000 48700 4
N 44800 42400 64300 42400 4
{
T 45000 42500 5 10 1 1 0 0 1
netname=GND
}
C 45200 47300 1 0 0 asic-pmos-1.sym
{
T 46600 48100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 46000 48100 5 10 1 1 0 0 1
refdes=M1
T 46000 47900 5 8 1 1 0 0 1
model-name=pmos4
T 46000 47600 5 8 1 0 0 0 1
w='PNratio*Wunit'
T 46000 47400 5 8 1 0 0 0 1
l=1u
}
T 50600 40500 9 10 1 0 0 0 4
see [UYEMURA, 1992]
Uyemura, John P.:
"Circuit Design for CMOS VLSI." 1st Edition, 1992.
Figure 5.23, Page 187.
B 50500 40400 6500 1000 19 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 57300 40000 1 0 0 cvstitleblock-1.sym
{
T 57900 40400 5 10 1 1 0 0 1
date=2019-09-07
T 61800 40400 5 10 1 1 0 0 1
rev=$Revision$
T 61800 40100 5 10 1 1 0 0 1
auth=<stdcelllib@nospam.chipforge.org>
T 57900 40700 5 10 1 1 0 0 1
fname=DFFP.sch
T 60300 41100 5 14 1 1 0 4 1
title=DFFP - Positive edge-triggered D-FlipFlop
}
C 48300 48900 1 0 0 spice-model-1.sym
{
T 48400 49500 5 10 1 1 0 0 1
refdes=A1
T 49600 49200 5 10 1 1 0 0 1
model-name=nmos4
T 48800 49000 5 10 1 1 0 0 1
file=Technology/spice/ls1unmos.mod
}
C 51600 48900 1 0 0 spice-model-1.sym
{
T 51700 49500 5 10 1 1 0 0 1
refdes=A2
T 52900 49200 5 10 1 1 0 0 1
model-name=pmos4
T 52100 49000 5 10 1 1 0 0 1
file=Technology/spice/ls1upmos.mod
}
C 50300 45900 1 180 0 spice-subcircuit-IO-1.sym
{
T 50100 45900 5 10 1 1 0 0 1
refdes=P2
}
C 44800 45900 1 180 0 spice-subcircuit-IO-1.sym
{
T 44600 45900 5 10 1 1 0 0 1
refdes=P3
}
C 45000 49000 1 180 0 spice-subcircuit-IO-1.sym
{
T 45000 49000 5 10 1 1 0 0 1
refdes=P4
}
C 45000 42700 1 180 0 spice-subcircuit-IO-1.sym
{
T 45000 42700 5 10 1 1 0 0 1
refdes=P5
}
C 54900 49100 1 0 0 spice-subcircuit-LL-1.sym
{
T 55000 49500 5 10 1 1 0 0 1
refdes=A3
T 55000 49200 5 10 1 1 0 0 1
model-name=DFFP
}
C 58200 49100 1 0 0 spice-directive-1.sym
{
T 58300 49400 5 10 0 1 0 0 1
device=directive
T 58300 49500 5 10 1 1 0 0 1
refdes=A4
T 58300 49200 5 10 1 1 0 0 1
value=.PARAM Wunit=1.5u
}
C 61300 49100 1 0 0 spice-directive-1.sym
{
T 61400 49400 5 10 0 1 0 0 1
device=directive
T 61400 49500 5 10 1 1 0 0 1
refdes=A5
T 61400 49200 5 10 1 1 0 0 1
value=.PARAM PNratio=2
}
C 47200 47300 1 0 0 asic-pmos-1.sym
{
T 48600 48100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 48000 48100 5 10 1 1 0 0 1
refdes=M3
T 48000 47900 5 8 1 1 0 0 1
model-name=pmos4
T 48000 47600 5 8 1 0 0 0 1
w='PNratio*Wunit'
T 48000 47400 5 8 1 0 0 0 1
l=1u
}
C 47200 42800 1 0 0 asic-nmos-1.sym
{
T 48600 43600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 48000 43600 5 10 1 1 0 0 1
refdes=M4
T 48000 43400 5 8 1 1 0 0 1
model-name=nmos4
T 48000 43100 5 8 1 0 0 0 1
w='Wunit'
T 48000 42900 5 8 1 0 0 0 1
l=1u
}
C 45200 42800 1 0 0 asic-nmos-1.sym
{
T 46600 43600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 46000 43600 5 10 1 1 0 0 1
refdes=M2
T 46000 43400 5 8 1 1 0 0 1
model-name=nmos4
T 46000 43100 5 8 1 0 0 0 1
w='Wunit'
T 46000 42900 5 8 1 0 0 0 1
l=1u
}
N 44600 45600 44900 45600 4
{
T 44600 45700 5 10 1 1 0 0 1
netname=X
}
N 44900 47800 45200 47800 4
N 44900 43300 45200 43300 4
N 45800 42800 45800 42400 4
N 45900 43300 46000 43300 4
N 46000 43300 46000 42400 4
N 45800 47300 45800 43800 4
N 46900 47800 47200 47800 4
N 46900 43300 47200 43300 4
N 46900 47800 46900 43300 4
N 45800 45600 46900 45600 4
{
T 46200 45700 5 10 1 1 0 0 1
netname=clk180
}
N 47800 47300 47800 43800 4
N 47800 48300 47800 48700 4
N 47800 42800 47800 42400 4
N 47900 47800 48000 47800 4
N 48000 47800 48000 48700 4
N 47900 43300 48000 43300 4
N 48000 43300 48000 42400 4
N 47800 45600 48600 45600 4
{
T 48100 45700 5 10 1 1 0 0 1
netname=clk360
}
C 50800 45800 1 0 0 asic-pmos-1.sym
{
T 52200 46600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 51600 46600 5 10 1 1 0 0 1
refdes=M6
T 51600 46400 5 8 1 1 0 0 1
model-name=pmos4
T 51600 46100 5 8 1 0 0 0 1
w='2*PNratio*Wunit'
T 51600 45900 5 8 1 0 0 0 1
l=1u
}
C 50800 44300 1 0 0 asic-nmos-1.sym
{
T 52200 45100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 51600 45100 5 10 1 1 0 0 1
refdes=M7
T 51600 44900 5 8 1 1 0 0 1
model-name=nmos4
T 51600 44600 5 8 1 0 0 0 1
w='2*Wunit'
T 51600 44400 5 8 1 0 0 0 1
l=1u
}
C 50800 42800 1 0 0 asic-nmos-1.sym
{
T 52200 43600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 51600 43600 5 10 1 1 0 0 1
refdes=M8
T 51600 43400 5 8 1 1 0 0 1
model-name=nmos4
T 51600 43100 5 8 1 0 0 0 1
w='2*Wunit'
T 51600 42900 5 8 1 0 0 0 1
l=1u
}
C 50800 47300 1 0 0 asic-pmos-1.sym
{
T 52200 48100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 51600 48100 5 10 1 1 0 0 1
refdes=M5
T 51600 47900 5 8 1 1 0 0 1
model-name=pmos4
T 51600 47600 5 8 1 0 0 0 1
w='2*PNratio*Wunit'
T 51600 47400 5 8 1 0 0 0 1
l=1u
}
N 50800 47800 49900 47800 4
{
T 50200 47900 5 10 1 1 0 0 1
netname=clk360
}
N 50800 43300 49900 43300 4
{
T 50200 43400 5 10 1 1 0 0 1
netname=clk180
}
N 50500 46300 50800 46300 4
N 50800 44800 50500 44800 4
N 50500 44800 50500 46300 4
N 50100 45600 50500 45600 4
{
T 50100 45700 5 10 1 1 0 0 1
netname=D
}
N 51400 48300 51400 48700 4
N 51400 47300 51400 46800 4
N 51400 45800 51400 45300 4
N 51400 44300 51400 43800 4
N 51400 42800 51400 42400 4
T 45800 41700 9 10 1 0 0 0 3
Double Clock Buffering:
- de-coupling high load
- 2-phase clock generation
C 53200 45800 1 0 0 asic-pmos-1.sym
{
T 54600 46600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 54000 46600 5 10 1 1 0 0 1
refdes=M9
T 54000 46400 5 8 1 1 0 0 1
model-name=pmos4
T 54000 46100 5 8 1 0 0 0 1
w='PNratio*Wunit'
T 54000 45900 5 8 1 0 0 0 1
l=1u
}
C 53200 44300 1 0 0 asic-nmos-1.sym
{
T 54600 45100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 54000 45100 5 10 1 1 0 0 1
refdes=M10
T 54000 44900 5 8 1 1 0 0 1
model-name=nmos4
T 54000 44600 5 8 1 0 0 0 1
w='Wunit'
T 54000 44400 5 8 1 0 0 0 1
l=1u
}
N 52900 46300 53200 46300 4
N 53200 44800 52900 44800 4
N 52900 44800 52900 46300 4
N 53800 45800 53800 45300 4
C 55600 45800 1 0 0 asic-pmos-1.sym
{
T 57000 46600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 56400 46600 5 10 1 1 0 0 1
refdes=M12
T 56400 46400 5 8 1 1 0 0 1
model-name=pmos4
T 56400 46100 5 8 1 0 0 0 1
w='2*PNratio*Wunit'
T 56400 45900 5 8 1 0 0 0 1
l=1u
}
C 55600 44300 1 0 0 asic-nmos-1.sym
{
T 57000 45100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 56400 45100 5 10 1 1 0 0 1
refdes=M13
T 56400 44900 5 8 1 1 0 0 1
model-name=nmos4
T 56400 44600 5 8 1 0 0 0 1
w='2*Wunit'
T 56400 44400 5 8 1 0 0 0 1
l=1u
}
C 55600 42800 1 0 0 asic-nmos-1.sym
{
T 57000 43600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 56400 43600 5 10 1 1 0 0 1
refdes=M14
T 56400 43400 5 8 1 1 0 0 1
model-name=nmos4
T 56400 43100 5 8 1 0 0 0 1
w='2*Wunit'
T 56400 42900 5 8 1 0 0 0 1
l=1u
}
C 55600 47300 1 0 0 asic-pmos-1.sym
{
T 57000 48100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 56400 48100 5 10 1 1 0 0 1
refdes=M11
T 56400 47900 5 8 1 1 0 0 1
model-name=pmos4
T 56400 47600 5 8 1 0 0 0 1
w='2*PNratio*Wunit'
T 56400 47400 5 8 1 0 0 0 1
l=1u
}
N 55600 47800 54700 47800 4
{
T 55000 47900 5 10 1 1 0 0 1
netname=clk180
}
N 55600 43300 54700 43300 4
{
T 55000 43400 5 10 1 1 0 0 1
netname=clk360
}
N 55300 46300 55600 46300 4
N 55600 44800 55300 44800 4
N 55300 44800 55300 46300 4
N 53800 45600 55300 45600 4
{
T 54800 45700 5 10 1 1 0 0 1
netname=qm
}
N 56200 48300 56200 48700 4
N 56200 47300 56200 46800 4
N 56200 45800 56200 45300 4
N 56200 44300 56200 43800 4
N 56200 42800 56200 42400 4
N 55000 44100 55000 45600 4
N 51400 45600 52900 45600 4
N 52300 45600 52300 47100 4
N 52300 47100 57200 47100 4
{
T 54800 47200 5 10 1 1 0 0 1
netname=\_qm\_
}
N 56200 45600 57200 45600 4
N 57200 45600 57200 47100 4
T 50100 41700 9 10 1 0 0 0 3
Master Latch input switch:
- (inverting) tri-state driver
- low-active transparent
T 53500 41900 9 10 1 0 0 0 2
Master Q Stage:
- inverter
T 54900 41700 9 10 1 0 0 0 3
Master QN Stage:
- (inverting) tri-state driver
- high-active transparent
N 51500 47800 51600 47800 4
N 51600 46300 51600 48700 4
N 51500 46300 51600 46300 4
N 56300 47800 56400 47800 4
N 56400 46300 56400 48700 4
N 56300 46300 56400 46300 4
N 56300 43300 56400 43300 4
N 56400 42400 56400 44800 4
N 56300 44800 56400 44800 4
N 53800 46800 53800 48700 4
N 53900 46300 54000 46300 4
N 54000 46300 54000 48700 4
N 53800 44300 53800 42400 4
N 53900 44800 54000 44800 4
N 54000 44800 54000 42400 4
N 51500 43300 51600 43300 4
N 51600 42400 51600 44800 4
N 51500 44800 51600 44800 4
C 62600 44900 1 270 0 spice-subcircuit-IO-1.sym
{
T 63100 44500 5 10 1 1 90 0 1
refdes=P1
}
C 58700 45800 1 0 0 asic-pmos-1.sym
{
T 60100 46600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 59500 46600 5 10 1 1 0 0 1
refdes=M16
T 59500 46400 5 8 1 1 0 0 1
model-name=pmos4
T 59500 46100 5 8 1 0 0 0 1
w='2*PNratio*Wunit'
T 59500 45900 5 8 1 0 0 0 1
l=1u
}
C 58700 44300 1 0 0 asic-nmos-1.sym
{
T 60100 45100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 59500 45100 5 10 1 1 0 0 1
refdes=M17
T 59500 44900 5 8 1 1 0 0 1
model-name=nmos4
T 59500 44600 5 8 1 0 0 0 1
w='2*Wunit'
T 59500 44400 5 8 1 0 0 0 1
l=1u
}
C 58700 42800 1 0 0 asic-nmos-1.sym
{
T 60100 43600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 59500 43600 5 10 1 1 0 0 1
refdes=M18
T 59500 43400 5 8 1 1 0 0 1
model-name=nmos4
T 59500 43100 5 8 1 0 0 0 1
w='2*Wunit'
T 59500 42900 5 8 1 0 0 0 1
l=1u
}
C 58700 47300 1 0 0 asic-pmos-1.sym
{
T 60100 48100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 59500 48100 5 10 1 1 0 0 1
refdes=M15
T 59500 47900 5 8 1 1 0 0 1
model-name=pmos4
T 59500 47600 5 8 1 0 0 0 1
w='2*PNratio*Wunit'
T 59500 47400 5 8 1 0 0 0 1
l=1u
}
N 58700 47800 57800 47800 4
{
T 58100 47900 5 10 1 1 0 0 1
netname=clk180
}
N 58700 43300 57800 43300 4
{
T 58100 43400 5 10 1 1 0 0 1
netname=clk360
}
N 58400 46300 58700 46300 4
N 58700 44800 58400 44800 4
N 58400 44800 58400 46300 4
N 58000 45600 58400 45600 4
N 59300 48300 59300 48700 4
N 59300 47300 59300 46800 4
N 59300 45800 59300 45300 4
N 59300 44300 59300 43800 4
N 59300 42800 59300 42400 4
C 61100 45800 1 0 0 asic-pmos-1.sym
{
T 62500 46600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 61900 46600 5 10 1 1 0 0 1
refdes=M19
T 61900 46400 5 8 1 1 0 0 1
model-name=pmos4
T 61900 46100 5 8 1 0 0 0 1
w='PNratio*Wunit'
T 61900 45900 5 8 1 0 0 0 1
l=1u
}
C 61100 44300 1 0 0 asic-nmos-1.sym
{
T 62500 45100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 61900 45100 5 10 1 1 0 0 1
refdes=M20
T 61900 44900 5 8 1 1 0 0 1
model-name=nmos4
T 61900 44600 5 8 1 0 0 0 1
w='Wunit'
T 61900 44400 5 8 1 0 0 0 1
l=1u
}
N 60800 46300 61100 46300 4
N 61100 44800 60800 44800 4
N 60800 44800 60800 46300 4
N 61700 45800 61700 45300 4
C 63500 45800 1 0 0 asic-pmos-1.sym
{
T 64900 46600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 64300 46600 5 10 1 1 0 0 1
refdes=M22
T 64300 46400 5 8 1 1 0 0 1
model-name=pmos4
T 64300 46100 5 8 1 0 0 0 1
w='2*PNratio*Wunit'
T 64300 45900 5 8 1 0 0 0 1
l=1u
}
C 63500 44300 1 0 0 asic-nmos-1.sym
{
T 64900 45100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 64300 45100 5 10 1 1 0 0 1
refdes=M23
T 64300 44900 5 8 1 1 0 0 1
model-name=nmos4
T 64300 44600 5 8 1 0 0 0 1
w='2*Wunit'
T 64300 44400 5 8 1 0 0 0 1
l=1u
}
C 63500 42800 1 0 0 asic-nmos-1.sym
{
T 64900 43600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 64300 43600 5 10 1 1 0 0 1
refdes=M24
T 64300 43400 5 8 1 1 0 0 1
model-name=nmos4
T 64300 43100 5 8 1 0 0 0 1
w='2*Wunit'
T 64300 42900 5 8 1 0 0 0 1
l=1u
}
C 63500 47300 1 0 0 asic-pmos-1.sym
{
T 64900 48100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 64300 48100 5 10 1 1 0 0 1
refdes=M21
T 64300 47900 5 8 1 1 0 0 1
model-name=pmos4
T 64300 47600 5 8 1 0 0 0 1
w='2*PNratio*Wunit'
T 64300 47400 5 8 1 0 0 0 1
l=1u
}
N 63500 47800 62600 47800 4
{
T 62900 47900 5 10 1 1 0 0 1
netname=clk360
}
N 63500 43300 62600 43300 4
{
T 62900 43400 5 10 1 1 0 0 1
netname=clk180
}
N 63200 46300 63500 46300 4
N 63500 44800 63200 44800 4
N 63200 44800 63200 46300 4
N 61700 45600 63200 45600 4
{
T 62700 45700 5 10 1 1 0 0 1
netname=Q
}
N 64100 48300 64100 48700 4
N 64100 47300 64100 46800 4
N 64100 45800 64100 45300 4
N 64100 44300 64100 43800 4
N 64100 42800 64100 42400 4
N 62900 44700 62900 45600 4
N 59300 45600 60800 45600 4
N 60200 45600 60200 47100 4
N 60200 47100 65100 47100 4
{
T 62700 47200 5 10 1 1 0 0 1
netname=\_qs\_
}
N 64100 45600 65100 45600 4
N 65100 45600 65100 47100 4
N 59400 47800 59500 47800 4
N 59500 46300 59500 48700 4
N 59400 46300 59500 46300 4
N 64200 47800 64300 47800 4
N 64300 46300 64300 48700 4
N 64200 46300 64300 46300 4
N 64200 43300 64300 43300 4
N 64300 42400 64300 44800 4
N 64200 44800 64300 44800 4
N 61700 46800 61700 48700 4
N 61800 46300 61900 46300 4
N 61900 46300 61900 48700 4
N 61700 44300 61700 42400 4
N 61800 44800 61900 44800 4
N 61900 44800 61900 42400 4
N 59400 43300 59500 43300 4
N 59500 42400 59500 44800 4
N 59400 44800 59500 44800 4
T 58000 41700 9 10 1 0 0 0 3
Slave Latch input switch:
- (inverting) tri-state driver
- high-active transparent
T 61400 41900 9 10 1 0 0 0 2
Slave Q Stage:
- inverter
T 62800 41700 9 10 1 0 0 0 3
Slave QN Stage:
- (inverting) tri-state driver
- low-active transparent
N 58000 44100 58000 45600 4
N 58000 44100 55000 44100 4
