# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1660 0.000512 512 240 520 35968 0.779328 0.877856 12.7581 26.2983 40.7951 40.8715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 750 3.2e-05 4096 195 11620 433152 3645.24 1133.34 25180.1 34204.2 64167.7 64171.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1430 6.4e-05 512 370 530 258048 15.5061 6.70406 86.4235 209.091 317.938 318.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1480 0.000128 4096 70 690 151808 28.4119 394.795 838.582 1261.83 1261.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1410 6.4e-05 1024 200 570 284672 21.5194 13.4982 203.009 419.318 657.477 657.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1150 0.001024 512 320 290 14848 0.664032 0.387488 2.56259 25.6884 29.4019 29.4932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 780 0.001024 1024 230 1700 12800 0.720896 0.694272 22.1494 26.3332 49.9681 50.0419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 860 0.000512 2048 340 5720 22272 4.94045 3.46726 269.569 104.747 382.82 382.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1420 0.001024 512 170 350 17984 0.366848 2.89997 23.7776 27.0881 27.1442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1850 3.2e-05 4096 290 2020 579584 157.064 120.937 5738.7 3598.25 9615.16 9615.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1660 0.000512 512 240 520 35856 0.774144 0.878528 15.0661 26.2842 43.0882 43.1718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 750 3.2e-05 4096 195 11620 433152 3421.54 1066.93 30378.3 32113.8 66985.4 66989.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1430 6.4e-05 512 370 530 253440 15.5694 6.66397 98.5302 207.459 328.439 328.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1480 0.000128 4096 70 690 151776 28.4209 446.364 838.556 1313.39 1313.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1410 6.4e-05 1024 200 570 284544 21.5825 13.547 229.701 419.277 684.24 684.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1150 0.001024 512 320 290 14688 0.657568 0.388064 2.92394 25.5857 29.6568 29.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 780 0.001024 1024 230 1700 12816 0.72096 0.69616 26.1995 26.4052 54.0926 54.1655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 860 0.000512 2048 340 5720 22176 4.94922 3.46522 323.44 104.696 436.652 436.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1420 0.001024 512 170 350 18000 0.366528 3.34608 23.5424 27.2995 27.3548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1850 3.2e-05 4096 290 2020 579168 157.47 121.219 6507.1 3598.72 10384.7 10384.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1660 0.000512 512 240 520 35840 0.772288 0.87648 15.8287 26.2709 43.8291 43.9059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 750 3.2e-05 4096 195 11620 432640 3650.88 1138.25 31530.1 34271.9 70596.1 70600.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1430 6.4e-05 512 370 530 256000 15.7572 6.72045 104.023 209.795 336.515 336.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1480 0.000128 4096 70 690 151760 28.407 467.834 837.928 1334.21 1334.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1410 6.4e-05 1024 200 570 284800 21.5015 13.5285 240.321 419.14 694.625 694.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1150 0.001024 512 320 290 14720 0.655584 0.385024 3.03501 25.5158 29.6894 29.7827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 780 0.001024 1024 230 1700 12640 0.718496 0.693088 27.0148 26.2041 54.7022 54.7733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 860 0.000512 2048 340 5720 22080 4.90502 3.44618 335.278 104.219 447.952 448.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1420 0.001024 512 170 350 18000 0.365664 3.51008 23.3238 27.2417 27.2971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1850 3.2e-05 4096 290 2020 579200 156.943 121.035 6772.23 3595.65 10646.1 10646.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1660 0.000512 512 240 520 35712 0.770528 0.875168 14.5675 26.2376 42.5322 42.6094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 750 3.2e-05 4096 195 11620 431616 3756.75 1170.01 29187.3 35329.1 69448.2 69452.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1430 6.4e-05 512 370 530 251904 15.4444 6.62422 95.2398 206.405 323.925 324.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1480 0.000128 4096 70 690 151776 28.4262 435.079 838.768 1302.32 1302.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1410 6.4e-05 1024 200 570 284160 21.4513 13.4916 223.94 418.815 677.821 677.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1150 0.001024 512 320 290 14592 0.655936 0.399584 2.79606 25.5357 29.4911 29.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 780 0.001024 1024 230 1700 12672 0.720128 0.695616 25.2268 26.2922 53.0045 53.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 860 0.000512 2048 340 5720 22272 4.90669 3.45581 315.427 104.511 428.396 428.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1420 0.001024 512 170 350 17952 0.364544 3.24166 23.3538 27.0037 27.0561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1850 3.2e-05 4096 290 2020 579456 156.667 120.925 6317.99 3598.67 10194.5 10194.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1660 0.000512 512 240 520 35800 0.779776 0.874304 14.8308 26.2312 42.7993 42.8795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 750 3.2e-05 4096 195 11620 432000 4000.89 1243.34 29614.3 37365.6 72229.5 72233.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1430 6.4e-05 512 370 530 249600 15.7123 6.63757 95.0091 206.302 323.877 324.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1480 0.000128 4096 70 690 151800 28.4532 439.48 838.253 1306.23 1306.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1410 6.4e-05 1024 200 570 284000 21.6214 13.6033 225.777 418.775 679.908 680.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1150 0.001024 512 320 290 14400 0.661632 0.385152 2.78029 25.5292 29.4593 29.5567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 780 0.001024 1024 230 1700 12800 0.721952 0.69664 25.8573 26.2925 53.6392 53.7129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 860 0.000512 2048 340 5720 22000 4.9609 3.46496 314.402 104.483 427.412 427.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1420 0.001024 512 170 350 18000 0.366432 3.28909 23.269 26.9657 27.0213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1850 3.2e-05 4096 290 2020 579200 157.861 121.323 6386.27 3597.67 10263.3 10263.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1660 0.000512 512 240 520 35840 0.772096 0.875744 15.1831 26.2011 43.1161 43.1923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 750 3.2e-05 4096 195 11620 431872 3645.96 1137.22 30272.8 34243.2 69304.1 69308.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1430 6.4e-05 512 370 530 250880 15.6907 6.64566 98.6465 206.904 328.095 328.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1480 0.000128 4096 70 690 151760 28.4092 448.78 837.992 1315.23 1315.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1410 6.4e-05 1024 200 570 284032 21.4999 13.514 231.612 418.448 685.202 685.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1150 0.001024 512 320 290 14784 0.656672 0.3864 2.97562 25.577 29.6933 29.7857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 780 0.001024 1024 230 1700 12544 0.716096 0.692224 26.1191 26.1212 53.7179 53.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 860 0.000512 2048 340 5720 21952 4.88605 3.42394 321.441 103.768 433.618 433.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1420 0.001024 512 170 350 17920 0.36224 3.38675 23.0203 26.8119 26.8657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1850 3.2e-05 4096 290 2020 578816 156.982 121.104 6493.87 3596.12 10368.3 10368.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1660 0.000512 512 240 520 35760 0.777952 0.876544 15.3519 26.2946 43.386 43.4668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 750 3.2e-05 4096 195 11620 432000 3888.41 1207.47 30533.7 36330.5 71965.3 71969.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1430 6.4e-05 512 370 530 253440 15.3602 6.62938 100.182 206.233 328.625 328.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1480 0.000128 4096 70 690 151680 28.416 451.109 837.591 1317.16 1317.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1410 6.4e-05 1024 200 570 284160 21.5788 13.5216 233.219 418.731 687.184 687.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1150 0.001024 512 320 290 14400 0.662368 0.384544 2.9184 25.5397 29.6073 29.6966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 780 0.001024 1024 230 1700 12480 0.718656 0.69024 26.0527 26.0438 53.5914 53.6556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 860 0.000512 2048 340 5720 22080 4.95085 3.47341 325.381 104.74 438.648 438.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1420 0.001024 512 170 350 17880 0.362784 3.3863 23.1856 26.9944 27.0396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1850 3.2e-05 4096 290 2020 578880 157.348 121.151 6564.12 3595.65 10438.5 10438.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1660 0.000512 512 240 520 35840 0.77776 0.88096 14.9807 26.3208 43.0425 43.1235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 750 3.2e-05 4096 195 11620 432128 4224.57 1310.95 29464.4 39521.7 74527.3 74531.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1430 6.4e-05 512 370 530 253952 15.7806 6.7049 97.1751 208.97 328.841 329.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1480 0.000128 4096 70 690 151680 28.4153 437.701 837.596 1303.75 1303.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1410 6.4e-05 1024 200 570 284672 21.505 13.5004 226.073 419.137 680.344 680.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1150 0.001024 512 320 290 14336 0.650944 0.37888 2.82317 25.3763 29.3284 29.4227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 780 0.001024 1024 230 1700 12544 0.714752 0.694272 25.3487 26.0518 52.8819 52.9551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 860 0.000512 2048 340 5720 22016 4.94627 3.47955 314.135 104.839 427.502 427.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1420 0.001024 512 170 350 17920 0.36848 3.35462 22.2392 26.0038 26.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1850 3.2e-05 4096 290 2020 579072 156.868 120.967 6345.82 3596.23 10220.1 10220.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1660 0.000512 512 240 520 35712 0.776192 0.87872 14.8582 26.2822 42.8822 42.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 750 3.2e-05 4096 195 11620 430080 4128.54 1282.24 29655.9 38707.2 73779.5 73784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1430 6.4e-05 512 370 530 245760 15.9147 6.61094 95.0698 206.402 324.212 324.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1480 0.000128 4096 70 690 151680 28.4221 441.258 838.236 1307.96 1308.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1410 6.4e-05 1024 200 570 284160 21.5044 13.4963 226.42 418.687 680.24 680.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1150 0.001024 512 320 290 14592 0.659136 0.385824 2.93741 25.5906 29.6753 29.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 780 0.001024 1024 230 1700 12288 0.716704 0.694272 24.9824 26.1446 52.614 52.6856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 860 0.000512 2048 340 5720 21504 4.90275 3.41402 309.779 103.658 421.854 421.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1420 0.001024 512 170 350 17856 0.363744 3.29344 22.9156 26.6147 26.6772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1850 3.2e-05 4096 290 2020 579072 156.702 120.883 6404.45 3594.84 10277.1 10277.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1660 0.000512 512 240 520 35600 0.779904 0.873024 16.0352 26.302 44.0728 44.1547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 750 3.2e-05 4096 195 11620 432000 4000.78 1242.96 31802.5 37390.8 74442.5 74446.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1430 6.4e-05 512 370 530 243200 16.121 6.64835 100.363 206.479 329.822 329.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1480 0.000128 4096 70 690 151600 28.4127 467.616 837.694 1333.77 1333.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1410 6.4e-05 1024 200 570 283200 21.6263 13.5635 240.894 418.99 695.204 695.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1150 0.001024 512 320 290 14400 0.66496 0.386848 3.07002 25.5946 29.8181 29.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 780 0.001024 1024 230 1700 12400 0.720896 0.69632 27.1716 26.1548 54.8119 54.8864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 860 0.000512 2048 340 5720 21600 4.90845 3.41894 333.171 103.672 445.277 445.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1420 0.001024 512 170 350 17800 0.364544 3.55232 23.0819 27.0389 27.0931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1850 3.2e-05 4096 290 2020 579200 157.361 121.283 6798.24 3598.61 10675.7 10675.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1660 0.000512 512 240 520 35328 0.7736 0.870976 18.1007 26.0855 45.9146 45.9919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 750 3.2e-05 4096 195 11620 430080 4107.59 1277.54 36470.7 38535.8 80397.2 80401.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1430 6.4e-05 512 370 530 245760 16.4032 6.7072 119.235 209.302 351.86 352.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1480 0.000128 4096 70 690 151552 28.4018 549.51 838.336 1416.29 1416.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1410 6.4e-05 1024 200 570 282624 21.5156 13.486 282.446 418.303 735.881 735.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1150 0.001024 512 320 290 13312 0.648224 0.371616 3.4167 25.1324 29.6707 29.7636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 780 0.001024 1024 230 1700 12288 0.712896 0.687648 30.5498 25.9032 57.9288 58.0054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 860 0.000512 2048 340 5720 20480 4.87629 3.3648 365.614 102.526 476.484 476.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1420 0.001024 512 170 350 17664 0.36224 4.16618 22.6263 27.1984 27.2588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1850 3.2e-05 4096 290 2020 578560 156.875 121.072 7948.01 3603.41 11829.6 11829.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1660 0.000512 512 240 525 35904 0.77344 0.878912 12.7827 26.3256 40.8412 40.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 750 3.2e-05 4096 195 11625 433152 3641.11 1133.18 25850.8 34223 64853.2 64857.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1430 6.4e-05 512 370 540 258048 15.4741 6.70781 86.7497 209.091 318.242 318.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1480 0.000128 4096 70 690 151840 28.4343 724.163 838.672 1591.32 1591.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1410 6.4e-05 1024 200 570 284416 21.5968 13.4946 374.512 419.479 829.217 829.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1150 0.001024 512 320 285 14848 0.662464 0.39552 5.10186 25.6698 31.9325 32.0246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 780 0.001024 1024 230 1695 12800 0.720128 0.699552 21.9972 26.3873 49.8755 49.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 860 0.000512 2048 340 5715 22400 4.91955 3.46714 279.043 104.678 392.21 392.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1420 0.001024 512 170 345 18080 0.368224 2.82182 23.9134 27.1495 27.2057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1850 3.2e-05 4096 290 2025 579584 157.303 120.907 10357.2 3598.23 14233.8 14234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1660 0.000512 512 240 525 35920 0.780032 0.877696 12.962 26.2946 40.9991 41.0747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 750 3.2e-05 4096 195 11625 433280 3539.42 1101.55 26143.3 33138.9 63927.9 63931.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1430 6.4e-05 512 370 540 258560 15.6338 6.7295 88.6 209.719 320.894 321.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1480 0.000128 4096 70 690 151840 28.4596 386.167 838.028 1252.7 1252.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1410 6.4e-05 1024 200 570 284480 21.65 13.527 245.743 418.971 700.02 700.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1150 0.001024 512 320 285 14720 0.659456 0.387808 2.53587 25.594 29.2785 29.3684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 780 0.001024 1024 230 1695 12800 0.721376 0.6952 22.1679 26.2595 49.9217 49.9959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 860 0.000512 2048 340 5715 22400 4.93702 3.45946 280.572 104.522 393.595 393.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1420 0.001024 512 170 345 18080 0.365056 2.84701 23.7743 27.0308 27.0868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1850 3.2e-05 4096 290 2025 579680 157.877 121.182 10314 3595.47 14188.7 14188.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1660 0.000512 512 240 525 35904 0.776192 0.876096 13.0352 26.3133 41.0846 41.1608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 750 3.2e-05 4096 195 11625 432384 3766.79 1171.56 25979.3 35304.9 66227.6 66231.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1430 6.4e-05 512 370 540 258048 15.3607 6.70381 87.943 208.294 318.511 318.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1480 0.000128 4096 70 690 151824 28.4189 386.021 837.98 1252.47 1252.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1410 6.4e-05 1024 200 570 284160 21.5341 13.7422 196.32 418.893 650.622 650.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1150 0.001024 512 320 285 14784 0.66192 0.403456 2.51459 25.6233 29.303 29.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 780 0.001024 1024 230 1695 12768 0.716864 0.694272 22.0083 26.2006 49.6916 49.7644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 860 0.000512 2048 340 5715 22464 4.93469 3.47341 279.916 104.8 393.223 393.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1420 0.001024 512 170 345 18048 0.372736 2.92269 23.8946 27.233 27.2892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1850 3.2e-05 4096 290 2025 579456 157.125 121.051 5616.08 3594.84 9489.32 9489.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1660 0.000512 512 240 525 35952 0.78208 0.876608 13.1412 26.3437 41.2276 41.3022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 750 3.2e-05 4096 195 11625 432768 3657.52 1137.92 26552.2 34309.4 65672.9 65677.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1430 6.4e-05 512 370 540 258048 15.6077 6.72573 90.1399 209.471 322.165 322.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1480 0.000128 4096 70 690 151816 28.4178 394.696 838.775 1261.93 1261.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1410 6.4e-05 1024 200 570 284480 21.595 13.5621 202.606 419.306 657.207 657.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1150 0.001024 512 320 285 14560 0.65824 0.385024 2.54237 25.5599 29.2448 29.3355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 780 0.001024 1024 230 1695 12768 0.719104 0.69456 22.6693 26.2177 50.3723 50.4461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 860 0.000512 2048 340 5715 22400 4.95434 3.47693 286.981 104.925 400.439 400.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1420 0.001024 512 170 345 18032 0.36608 2.89776 23.5991 26.9049 26.9584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1850 3.2e-05 4096 290 2025 579264 157.423 121.165 5744.42 3599.01 9622.24 9622.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1660 0.000512 512 240 525 35840 0.776768 0.8768 13.7942 26.2804 41.8109 41.8886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 750 3.2e-05 4096 195 11625 433152 3643.66 1133.32 25918 34180.2 64880 64883.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1430 6.4e-05 512 370 540 258048 15.4836 6.70515 91.4292 208.932 322.764 322.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1480 0.000128 4096 70 690 151808 28.4147 405.592 837.935 1271.99 1272.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1410 6.4e-05 1024 200 570 284160 21.5368 14.1758 207.07 419.081 661.996 662.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1150 0.001024 512 320 285 14848 0.661888 0.388928 2.63485 25.6778 29.4633 29.5559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 780 0.001024 1024 230 1695 12800 0.722336 0.699104 22.9885 26.3109 50.7917 50.8661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 860 0.000512 2048 340 5715 22272 4.9312 3.46998 277.34 104.671 390.517 390.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1420 0.001024 512 170 345 18048 0.366592 2.98902 23.6486 27.0474 27.1026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1850 3.2e-05 4096 290 2025 579584 156.986 120.927 5890.16 3595.57 9763.85 9764.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1660 0.000512 512 240 525 35856 0.778592 0.87824 15.5043 26.2883 43.532 43.6085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 750 3.2e-05 4096 195 11625 432000 3776.26 1175.67 30636.6 35390 70983.6 70988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1430 6.4e-05 512 370 540 253440 15.5603 6.68064 102.694 207.493 332.642 332.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1480 0.000128 4096 70 690 151776 28.4156 451.931 838.647 1319.04 1319.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1410 6.4e-05 1024 200 570 283968 21.5848 13.5561 232.279 419.32 686.869 686.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1150 0.001024 512 320 285 14688 0.65968 0.401408 2.93232 25.5809 29.677 29.7606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 780 0.001024 1024 230 1695 12816 0.722976 0.69584 26.9573 26.3252 54.7725 54.8458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 860 0.000512 2048 340 5715 22176 4.93968 3.46707 327.475 104.706 440.692 440.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1420 0.001024 512 170 345 18000 0.363872 3.37984 23.0723 26.8587 26.9133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1850 3.2e-05 4096 290 2025 579168 157.387 121.176 6564.86 3598.94 10442.6 10442.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1660 0.000512 512 240 525 35840 0.770176 0.87504 15.255 26.2889 43.273 43.3558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 750 3.2e-05 4096 195 11625 432640 3649.63 1138.33 29946.5 34298.3 69037.9 69042.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1430 6.4e-05 512 370 540 256000 15.7497 6.71898 101.385 209.877 333.95 334.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1480 0.000128 4096 70 690 151760 28.4053 442.181 838.39 1309.02 1309.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1410 6.4e-05 1024 200 570 284160 21.5387 13.5166 227.286 419.483 681.958 682.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1150 0.001024 512 320 285 14400 0.659456 0.382976 2.83318 25.5249 29.5028 29.5941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 780 0.001024 1024 230 1695 12640 0.717152 0.694368 25.9996 26.2204 53.7053 53.7781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 860 0.000512 2048 340 5715 22080 4.90595 3.45498 318.85 104.274 431.588 431.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1420 0.001024 512 170 345 18000 0.367936 3.3535 23.175 26.9378 26.9952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1850 3.2e-05 4096 290 2025 579200 156.92 121.059 6396.1 3597.74 10272 10272.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1660 0.000512 512 240 525 35712 0.772224 0.87568 16.128 26.2359 44.0971 44.1776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 750 3.2e-05 4096 195 11625 431616 3754.3 1170.03 31729.1 35324.1 71982.9 71987.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1430 6.4e-05 512 370 540 251904 15.4311 6.61507 106.349 206.381 334.993 335.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1480 0.000128 4096 70 690 151776 28.4099 470.264 838.656 1337.38 1337.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1410 6.4e-05 1024 200 570 283392 21.4974 13.4925 241.903 418.879 695.9 696.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1150 0.001024 512 320 285 14592 0.656192 0.40192 3.08816 25.5334 29.7835 29.8639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 780 0.001024 1024 230 1695 12672 0.719168 0.696032 27.7586 26.2951 55.5422 55.6151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 860 0.000512 2048 340 5715 22272 4.90726 3.45293 341.848 104.502 454.809 454.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1420 0.001024 512 170 345 17952 0.364544 3.55331 23.022 26.984 27.0405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1850 3.2e-05 4096 290 2025 579456 156.444 120.904 6823.76 3598.33 10699.7 10699.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1660 0.000512 512 240 525 35600 0.778496 0.88 16.3841 26.2276 44.3554 44.4326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 750 3.2e-05 4096 195 11625 432000 3998.64 1243.31 31548.7 37423.1 74219.3 74223.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1430 6.4e-05 512 370 540 249600 15.7022 6.63616 105.205 206.245 334.005 334.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1480 0.000128 4096 70 690 151800 28.4262 467.891 838.252 1334.61 1334.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1410 6.4e-05 1024 200 570 284000 21.6043 13.5373 241.591 418.741 695.604 695.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1150 0.001024 512 320 285 14400 0.661728 0.38576 3.05104 25.5296 29.7316 29.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 780 0.001024 1024 230 1695 12600 0.72368 0.69632 27.4551 26.287 55.2344 55.3125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 860 0.000512 2048 340 5715 22000 4.94714 3.46666 335.692 104.484 448.69 448.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1420 0.001024 512 170 345 18000 0.364544 3.49485 22.9844 26.8867 26.9447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1850 3.2e-05 4096 290 2025 579200 157.705 121.325 6785.82 3597.6 10662.7 10662.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1660 0.000512 512 240 525 35616 0.7688 0.872448 16.0991 26.2211 44.0471 44.1262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 750 3.2e-05 4096 195 11625 431872 3644.92 1137.3 31766 34252.3 70805.5 70809.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1430 6.4e-05 512 370 540 250880 15.6813 6.63757 106.067 207.058 335.657 335.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1480 0.000128 4096 70 690 151760 28.4099 472.072 838.61 1339.14 1339.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1410 6.4e-05 1024 200 570 284032 21.4941 13.5107 242.688 418.872 696.698 696.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1150 0.001024 512 320 285 14336 0.66352 0.383872 2.96301 25.5897 29.7027 29.8025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 780 0.001024 1024 230 1695 12544 0.715072 0.692224 27.4861 26.1379 55.105 55.1812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 860 0.000512 2048 340 5715 21952 4.88528 3.41968 337.939 103.849 450.193 450.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1420 0.001024 512 170 345 17920 0.363776 3.56154 22.9306 26.8974 26.9534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1850 3.2e-05 4096 290 2025 578816 156.891 121.102 6836.62 3598.76 10713.6 10713.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1660 0.000512 512 240 525 35760 0.780256 0.880224 16.1427 26.31 44.1981 44.2775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 750 3.2e-05 4096 195 11625 432000 3887.49 1207.54 31469.5 36372 72941.7 72946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1430 6.4e-05 512 370 540 253440 15.3668 6.62688 105.335 206.365 333.909 334.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1480 0.000128 4096 70 690 151680 28.418 464.472 838.141 1331.08 1331.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1410 6.4e-05 1024 200 570 284160 21.5751 13.5209 238.756 419.094 693.078 693.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1150 0.001024 512 320 285 14400 0.659456 0.387072 3.01952 25.553 29.72 29.8113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 780 0.001024 1024 230 1695 12480 0.714752 0.690208 26.9225 26.0614 54.4741 54.5362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 860 0.000512 2048 340 5715 22080 4.95421 3.47594 334.31 104.806 447.645 447.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1420 0.001024 512 170 345 18000 0.366464 3.49184 23.2591 27.1758 27.2224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1850 3.2e-05 4096 290 2025 578880 157.243 121.178 6760.09 3597.95 10636.7 10636.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1660 0.000512 512 240 525 35840 0.778464 0.881056 15.4033 26.3437 43.4889 43.5688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 750 3.2e-05 4096 195 11625 432128 4223.74 1310.95 30102.5 39568.4 75211.3 75216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1430 6.4e-05 512 370 540 253952 15.7769 6.7072 101.069 209.124 332.886 333.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1480 0.000128 4096 70 690 151680 28.4037 445.134 838.237 1311.82 1311.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1410 6.4e-05 1024 200 570 283648 21.5756 13.4984 227.93 419.455 682.588 682.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1150 0.001024 512 320 285 14336 0.65104 0.380864 2.8664 25.387 29.3863 29.4789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 780 0.001024 1024 230 1695 12544 0.716128 0.690176 25.9098 26.0707 53.4601 53.5325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 860 0.000512 2048 340 5715 22016 4.94758 3.48493 319.478 104.919 432.93 433.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1420 0.001024 512 170 345 17920 0.362496 3.33386 23.0731 26.8122 26.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1850 3.2e-05 4096 290 2025 579072 156.809 120.974 6469.9 3598.96 10346.8 10347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1660 0.000512 512 240 525 35712 0.780288 0.876544 16.9226 26.2972 44.9638 45.0458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 750 3.2e-05 4096 195 11625 430080 4127.09 1282.41 34501.1 38717.9 78634.3 78639.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1430 6.4e-05 512 370 540 245760 15.9097 6.61312 114.375 206.493 343.609 343.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1480 0.000128 4096 70 690 151680 28.4177 515.043 838.519 1382.03 1382.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1410 6.4e-05 1024 200 570 282624 21.5749 13.4979 264.939 418.844 718.991 719.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1150 0.001024 512 320 285 14592 0.659936 0.386272 3.50435 25.5984 30.249 30.3493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 780 0.001024 1024 230 1695 12288 0.71808 0.694656 29.6096 26.218 57.3105 57.3888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 860 0.000512 2048 340 5715 21504 4.88973 3.41635 360.996 103.708 473.116 473.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1420 0.001024 512 170 345 17856 0.365984 3.89533 22.6958 26.9999 27.0643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1850 3.2e-05 4096 290 2025 579072 156.552 120.879 7450.26 3596.62 11324.5 11324.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1660 0.000512 512 240 525 35600 0.778112 0.877792 17.8958 26.3182 45.956 46.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 750 3.2e-05 4096 195 11625 432000 4001.18 1243.17 34856.6 37435.1 77541.5 77546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1430 6.4e-05 512 370 540 243200 16.1287 6.65395 114.408 206.541 343.949 344.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1480 0.000128 4096 70 690 151600 28.4262 517.233 838.398 1384.1 1384.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1410 6.4e-05 1024 200 570 283200 21.6106 13.5287 264.98 419.256 719.509 719.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1150 0.001024 512 320 285 14400 0.66496 0.387072 3.61354 25.6039 30.3692 30.4535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 780 0.001024 1024 230 1695 12400 0.722848 0.698368 30.291 26.1753 57.9587 58.0365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 860 0.000512 2048 340 5715 21600 4.91194 3.41901 366.156 103.765 478.361 478.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1420 0.001024 512 170 345 17800 0.364608 3.96861 22.8634 27.2369 27.2945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1850 3.2e-05 4096 290 2025 579200 157.354 121.286 7519 3601.63 11399.5 11399.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1660 0.000512 512 240 525 35328 0.771104 0.870944 16.4463 26.0893 44.2612 44.3453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 750 3.2e-05 4096 195 11625 430080 4107.56 1277.67 31718.5 38550.3 75659.9 75664.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1430 6.4e-05 512 370 540 245760 16.3875 6.70925 104.603 209.381 337.302 337.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1480 0.000128 4096 70 690 151552 28.399 473.715 838.42 1340.58 1340.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1410 6.4e-05 1024 200 570 282624 21.5091 13.8998 241.848 418.284 695.679 695.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1150 0.001024 512 320 285 13312 0.650112 0.371104 3.00054 25.1322 29.2563 29.3499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 780 0.001024 1024 230 1695 12288 0.713312 0.689632 26.5263 25.9084 53.9186 53.9948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 860 0.000512 2048 340 5715 20480 4.8767 3.35565 314.306 102.539 425.181 425.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1420 0.001024 512 170 345 17664 0.362528 3.55373 22.3891 26.3494 26.4147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1850 3.2e-05 4096 290 2025 578560 156.852 121.058 6880.31 3603.96 10762.4 10762.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1660 0.000512 512 240 520 35968 0.772224 0.876576 12.0276 26.3261 40.0869 40.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 750 3.2e-05 4096 195 11620 433152 3639.82 1133.01 24426 34239.4 63443.2 63447.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1430 6.4e-05 512 370 540 258048 15.4711 6.70746 81.6737 209.117 313.182 313.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1480 0.000128 4096 70 700 151776 28.4181 368.974 838.776 1236.21 1236.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1410 6.4e-05 1024 200 580 283392 21.5803 13.4943 236.571 419.366 691.143 691.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1150 0.001024 512 320 300 14464 0.6664 0.390208 2.51494 25.6688 29.3386 29.4322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 780 0.001024 1024 230 1700 12864 0.718976 0.696224 20.8408 26.2946 48.6233 48.6973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 860 0.000512 2048 340 5720 22400 4.91942 3.46525 262.05 104.691 375.227 375.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1420 0.001024 512 170 360 18016 0.369248 2.83034 23.9503 27.191 27.2449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1850 3.2e-05 4096 290 2020 579456 156.965 120.951 9582.91 3599.37 13460.4 13460.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1660 0.000512 512 240 520 35920 0.780032 0.878592 13.5398 26.3186 41.5998 41.6765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 750 3.2e-05 4096 195 11620 432640 3657.82 1139.04 27476.8 34297.2 66575.7 66579.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1430 6.4e-05 512 370 540 258560 15.6125 6.72922 93.1448 209.863 325.562 325.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1480 0.000128 4096 70 700 151760 28.4356 412.69 838.773 1279.94 1280
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1410 6.4e-05 1024 200 580 283520 21.6553 13.5497 213.888 419.39 668.618 668.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1150 0.001024 512 320 300 14400 0.664064 0.386656 2.68842 25.607 29.4456 29.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 780 0.001024 1024 230 1700 12800 0.720896 0.694848 23.5963 26.2788 51.3648 51.4367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 860 0.000512 2048 340 5720 22240 4.93907 3.46288 294.196 104.619 407.314 407.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1420 0.001024 512 170 360 18000 0.371264 3.23446 23.7847 27.4342 27.4903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1850 3.2e-05 4096 290 2020 579520 157.479 121.228 5937.62 3599.49 9816.03 9816.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1660 0.000512 512 240 520 35904 0.775968 0.879968 12.8328 26.3365 40.9092 40.9876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 750 3.2e-05 4096 195 11620 432384 3765.4 1171.65 25521.4 35334 65797.7 65802.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1430 6.4e-05 512 370 540 254976 15.6045 6.70502 84.9103 208.493 315.926 316.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1480 0.000128 4096 70 700 151776 28.4447 383.655 838.839 1250.99 1251.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1410 6.4e-05 1024 200 580 283392 21.5746 13.509 198.635 419.306 653.158 653.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1150 0.001024 512 320 300 14400 0.663136 0.406432 2.52493 25.629 29.3256 29.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 780 0.001024 1024 230 1700 12768 0.719552 0.69504 21.9417 26.2249 49.6535 49.7276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 860 0.000512 2048 340 5720 22464 4.93315 3.47363 277.037 104.902 390.448 390.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1420 0.001024 512 170 360 18000 0.371072 3.01056 23.9872 27.4116 27.4698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1850 3.2e-05 4096 290 2020 579264 157.089 121.078 5483.61 3599.23 9361.22 9361.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1660 0.000512 512 240 520 35952 0.781728 0.880672 13.0346 26.3213 41.0988 41.1791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 750 3.2e-05 4096 195 11620 432768 3670.35 1138 25925.2 34613.4 65352.1 65356.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1430 6.4e-05 512 370 540 258048 15.607 6.73018 87.7501 209.304 319.608 319.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1480 0.000128 4096 70 700 151760 28.4384 391.791 838.15 1258.42 1258.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1410 6.4e-05 1024 200 580 283136 21.6737 13.5369 203.37 423.304 662.022 662.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1150 0.001024 512 320 300 14112 0.60416 0.36224 2.47619 25.1222 28.6645 28.7539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 780 0.001024 1024 230 1700 12768 0.721088 0.69504 22.4686 26.195 50.1525 50.2261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 860 0.000512 2048 340 5720 22400 4.95152 3.47978 279.832 104.843 393.21 393.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1420 0.001024 512 170 360 17976 0.433056 2.95373 23.4945 26.9257 26.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1850 3.2e-05 4096 290 2020 579264 157.381 121.207 5625.56 3632.89 9537.26 9537.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1660 0.000512 512 240 520 35840 0.777344 0.879488 12.9659 26.2852 40.9886 41.0634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 750 3.2e-05 4096 195 11620 433152 3642.46 1133.37 24965 34220 63965.9 63970.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1430 6.4e-05 512 370 540 258048 15.4724 6.70906 87.7748 208.935 319.113 319.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1480 0.000128 4096 70 700 151744 28.4242 397.332 837.967 1263.77 1263.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1410 6.4e-05 1024 200 580 283136 21.5965 13.5656 206.107 419.089 660.495 660.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1150 0.001024 512 320 300 14336 0.667456 0.389056 2.58928 25.6768 29.421 29.5126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 780 0.001024 1024 230 1700 12800 0.721088 0.698368 22.2808 26.3151 50.0888 50.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 860 0.000512 2048 340 5720 22272 4.9327 3.47446 267.44 104.675 380.621 380.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1420 0.001024 512 170 360 17984 0.366592 3.02694 23.6662 27.1016 27.1578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1850 3.2e-05 4096 290 2020 579328 156.956 120.996 5691.3 3597.01 9566.48 9566.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1660 0.000512 512 240 520 35856 0.778144 0.876544 16.3347 26.2828 44.3548 44.4298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 750 3.2e-05 4096 195 11620 432000 3775.31 1175.77 32084.5 35429.6 72470.3 72474.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1430 6.4e-05 512 370 540 253440 15.5613 6.67968 107.555 207.377 337.388 337.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1480 0.000128 4096 70 700 151704 28.414 480.478 838.511 1347.45 1347.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1410 6.4e-05 1024 200 580 283392 21.6114 14.2193 249.928 419.251 705.136 705.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1150 0.001024 512 320 300 14112 0.664448 0.406144 3.12208 25.5862 29.8793 29.9598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 780 0.001024 1024 230 1700 12816 0.724256 0.696576 28.342 26.3221 56.1576 56.2298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 860 0.000512 2048 340 5720 22176 4.93942 3.46384 343.364 104.684 456.555 456.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1420 0.001024 512 170 360 17928 0.364544 3.70688 23.1074 27.2201 27.2756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1850 3.2e-05 4096 290 2020 579168 157.323 121.189 6868.5 3598.1 10745.3 10745.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1660 0.000512 512 240 520 35712 0.774176 0.878336 11.6264 26.3096 39.6696 39.7489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 750 3.2e-05 4096 195 11620 430848 4473.97 1388.03 22266.3 41800 69934.5 69939.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1430 6.4e-05 512 370 540 248832 15.3532 6.57459 73.9994 204.152 300.291 300.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1480 0.000128 4096 70 700 151632 28.4209 335.164 837.674 1201.31 1201.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1410 6.4e-05 1024 200 580 283392 21.5652 13.7098 175.431 418.943 629.786 629.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1150 0.001024 512 320 300 13824 0.66048 0.381376 2.30042 25.4278 28.874 28.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 780 0.001024 1024 230 1700 12672 0.718464 0.696544 19.8525 26.1998 47.5417 47.6178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 860 0.000512 2048 340 5720 21888 4.90906 3.43942 236.985 104.016 349.451 349.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1420 0.001024 512 170 360 17856 0.366592 2.59757 22.9278 25.9343 25.9919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1850 3.2e-05 4096 290 2020 578880 156.728 121.061 4754.5 3594.12 8626.63 8626.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1660 0.000512 512 240 520 35840 0.77312 0.878304 16.1406 26.2943 44.1679 44.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 750 3.2e-05 4096 195 11620 432640 3648.71 1138.15 31122.5 34325 70239.5 70243.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1430 6.4e-05 512 370 540 256000 15.7366 6.72154 105.368 209.891 337.936 338.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1480 0.000128 4096 70 700 151680 28.414 466.777 838.62 1333.86 1333.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1410 6.4e-05 1024 200 580 283520 21.5724 13.514 241.986 419.543 696.754 696.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1150 0.001024 512 320 300 14080 0.662368 0.385056 3.00563 25.5268 29.679 29.7713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 780 0.001024 1024 230 1700 12640 0.718848 0.694432 26.964 26.234 54.6818 54.7575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 860 0.000512 2048 340 5720 22080 4.90211 3.45046 330.42 104.302 443.178 443.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1420 0.001024 512 170 360 17920 0.362496 3.5863 21.9277 25.9193 25.9781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1850 3.2e-05 4096 290 2020 579200 156.825 121.046 6685.09 3598.61 10561.8 10562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1660 0.000512 512 240 520 35520 0.771648 0.877312 11.2197 26.2131 39.1637 39.2401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 750 3.2e-05 4096 195 11620 432640 3984.99 1239.64 21673.7 37379.3 64283 64287.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1430 6.4e-05 512 370 540 245760 15.904 6.61715 70.9844 206.361 300.079 300.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1480 0.000128 4096 70 700 151520 28.4247 324.106 837.247 1189.82 1189.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1410 6.4e-05 1024 200 580 282880 21.5586 13.6459 168.729 419.119 623.184 623.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1150 0.001024 512 320 300 14080 0.663712 0.38464 2.19174 25.5671 28.9076 29.0073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 780 0.001024 1024 230 1700 12480 0.716512 0.690176 18.7933 26.0955 46.3659 46.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 860 0.000512 2048 340 5720 21760 4.87021 3.40582 227.473 103.551 339.402 339.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1420 0.001024 512 170 360 17760 0.362336 2.53459 22.6786 25.618 25.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1850 3.2e-05 4096 290 2020 579200 156.331 120.92 4633.75 3595.9 8507.11 8507.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1660 0.000512 512 240 520 35712 0.769792 0.881984 14.8439 26.2383 42.8177 42.8937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 750 3.2e-05 4096 195 11620 431616 3754.32 1169.91 29139.7 35337.3 69406.3 69410.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1430 6.4e-05 512 370 540 251904 15.4303 6.61958 96.4162 206.409 325.088 325.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1480 0.000128 4096 70 700 151680 28.4 438.137 838.605 1305.19 1305.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1410 6.4e-05 1024 200 580 282624 21.5307 13.4902 226.154 418.762 680.069 680.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1150 0.001024 512 320 300 14208 0.661536 0.399488 2.90336 25.5364 29.5997 29.6806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 780 0.001024 1024 230 1700 12672 0.720032 0.69728 25.4736 26.293 53.2539 53.3273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 860 0.000512 2048 340 5720 22272 4.90288 3.45581 313.146 104.509 426.117 426.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1420 0.001024 512 170 360 17952 0.366592 3.3792 22.0391 25.827 25.8826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1850 3.2e-05 4096 290 2020 579072 156.537 120.971 6273.14 3600.8 10151.7 10151.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1660 0.000512 512 240 520 35712 0.77744 0.878592 10.6567 26.2765 38.6749 38.7531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 750 3.2e-05 4096 195 11620 430080 4127.29 1282.15 20552 38696.6 64663.5 64668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1430 6.4e-05 512 370 540 245760 15.9128 6.6159 67.4784 206.395 296.615 296.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1480 0.000128 4096 70 700 151488 28.4217 311.212 837.297 1176.98 1177.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1410 6.4e-05 1024 200 580 282624 21.5554 13.4963 161.654 418.493 615.325 615.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1150 0.001024 512 320 300 13824 0.669024 0.386528 2.09552 25.588 28.8387 28.9315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 780 0.001024 1024 230 1700 12288 0.716704 0.691744 17.6136 26.138 45.233 45.3059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 860 0.000512 2048 340 5720 21504 4.89946 3.41402 214.994 103.643 327.051 327.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1420 0.001024 512 170 360 17856 0.361216 2.41459 22.7703 25.5896 25.6468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1850 3.2e-05 4096 290 2020 578304 156.878 121.033 4438.55 3598.38 8315.06 8315.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1660 0.000512 512 240 520 35600 0.780256 0.876384 15.2063 26.2448 43.1924 43.2672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 750 3.2e-05 4096 195 11620 432000 3998.3 1243.39 30293.4 37425.7 72966.5 72971.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1430 6.4e-05 512 370 540 249600 15.7052 6.63504 99.4995 206.446 328.499 328.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1480 0.000128 4096 70 700 151700 28.4298 454.826 838.636 1321.94 1322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1410 6.4e-05 1024 200 580 283200 21.6367 13.5424 236.201 419.153 690.667 690.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1150 0.001024 512 320 300 14000 0.664128 0.386528 2.98394 25.5386 29.6749 29.7793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 780 0.001024 1024 230 1700 12800 0.72384 0.698912 27.1013 26.3088 54.9052 54.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 860 0.000512 2048 340 5720 22000 4.95984 3.46774 322.757 104.555 435.844 435.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1420 0.001024 512 170 360 17900 0.366592 3.5287 23.1838 27.1236 27.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1850 3.2e-05 4096 290 2020 579200 157.733 121.325 6502.9 3600.04 10382.2 10382.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1660 0.000512 512 240 520 35600 0.77824 0.877248 10.9581 26.3152 39.0135 39.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 750 3.2e-05 4096 195 11620 432000 4000.45 1243.13 21312.5 37404.5 63966 63970.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1430 6.4e-05 512 370 540 243200 16.1291 6.63149 68.8803 206.43 298.279 298.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1480 0.000128 4096 70 700 151600 28.4283 318.945 838.547 1185.96 1186.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1410 6.4e-05 1024 200 580 283200 21.6007 13.5229 166.555 419.062 620.868 620.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1150 0.001024 512 320 300 13600 0.674496 0.387072 2.10141 25.6045 28.8665 28.9694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 780 0.001024 1024 230 1700 12400 0.718816 0.694272 18.4153 26.169 46.0694 46.1452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 860 0.000512 2048 340 5720 21600 4.90291 3.42227 221.793 103.739 333.96 334.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1420 0.001024 512 170 360 17800 0.364096 2.48218 22.7493 25.6388 25.6961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1850 3.2e-05 4096 290 2020 579200 157.327 121.297 4547.07 3600.76 8426.66 8426.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1660 0.000512 512 240 520 35616 0.77168 0.873376 19.2308 26.1989 47.1596 47.2392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 750 3.2e-05 4096 195 11620 431872 3644.34 1137.33 38413.4 34242.4 77442.5 77446.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1430 6.4e-05 512 370 540 250880 15.6775 6.6457 127.528 206.895 356.966 357.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1480 0.000128 4096 70 700 151648 28.416 576.285 837.671 1442.42 1442.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1410 6.4e-05 1024 200 580 282240 21.5883 13.8936 298.593 418.458 752.662 752.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1150 0.001024 512 320 300 13888 0.669248 0.38576 3.86726 25.5764 30.6001 30.6913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 780 0.001024 1024 230 1700 12544 0.71472 0.694336 33.3944 26.1161 60.9928 61.0627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 860 0.000512 2048 340 5720 21952 4.88141 3.41939 406.936 103.766 519.108 519.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1420 0.001024 512 170 360 17920 0.363744 4.49946 22.757 27.6635 27.7179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1850 3.2e-05 4096 290 2020 578816 156.839 121.134 8211.62 3596.03 12085.8 12086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1660 0.000512 512 240 520 35392 0.770048 0.873664 12.4007 26.1487 40.2754 40.3528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 750 3.2e-05 4096 195 11620 430080 4693.47 1456.23 24892.8 43938.1 74990.1 74995.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1430 6.4e-05 512 370 540 243712 15.4027 6.56662 83.0687 202.409 307.662 307.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1480 0.000128 4096 70 700 151424 28.4232 380.484 837.927 1246.88 1246.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1410 6.4e-05 1024 200 580 281344 21.6132 13.4984 196.079 418.88 650.202 650.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1150 0.001024 512 320 300 13440 0.658016 0.380448 2.56717 25.3651 29.0684 29.1634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 780 0.001024 1024 230 1700 12544 0.719648 0.696096 21.6766 26.2901 49.4564 49.5309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 860 0.000512 2048 340 5720 21504 4.91565 3.44678 262.067 104.161 374.692 374.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1420 0.001024 512 170 360 17696 0.362464 2.95424 22.7326 26.0918 26.1496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1850 3.2e-05 4096 290 2020 578816 156.406 120.97 5463.75 3600.28 9341.62 9341.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1660 0.000512 512 240 520 35760 0.779456 0.874624 18.6966 26.3198 46.7524 46.8316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 750 3.2e-05 4096 195 11620 432000 3886.53 1207.56 36853.5 36374.8 78327.6 78331.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1430 6.4e-05 512 370 540 253440 15.3583 6.63142 123.737 206.42 352.362 352.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1480 0.000128 4096 70 700 151680 28.4283 554.283 838.711 1421.47 1421.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1410 6.4e-05 1024 200 580 283200 21.5999 13.5291 286.808 419.217 741.289 741.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1150 0.001024 512 320 300 13920 0.666784 0.385024 3.76378 25.5488 30.4633 30.5548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 780 0.001024 1024 230 1700 12480 0.7168 0.688128 31.8205 26.0675 59.3801 59.4487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 860 0.000512 2048 340 5720 22080 4.94733 3.47533 391.661 104.833 505.021 505.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1420 0.001024 512 170 360 17880 0.362496 4.28646 22.9417 27.6478 27.6946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1850 3.2e-05 4096 290 2020 578880 157.155 121.182 7921.62 3598.95 11799.1 11799.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1660 0.000512 512 240 520 35040 0.767712 0.868064 12.5584 26.07 40.3439 40.4234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 750 3.2e-05 4096 195 11620 430080 4445.25 1379.06 24749 41544.9 72124.2 72129.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1430 6.4e-05 512 370 540 245760 15.9208 6.62918 81.3889 206.45 310.599 310.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1480 0.000128 4096 70 700 151440 28.4242 375.094 837.867 1241.43 1241.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1410 6.4e-05 1024 200 580 282240 21.5235 13.5741 194.58 417.872 647.677 647.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1150 0.001024 512 320 300 13440 0.675488 0.385984 2.4752 25.6309 29.2668 29.3629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 780 0.001024 1024 230 1700 12480 0.720608 0.69168 21.3975 26.2204 49.0993 49.1722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 860 0.000512 2048 340 5720 21120 4.91053 3.42016 255.13 103.843 367.401 367.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1420 0.001024 512 170 360 17760 0.360832 2.91923 22.7492 26.074 26.1304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1850 3.2e-05 4096 290 2020 577920 157.033 121.127 5347.28 3599.38 9225.02 9225.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1660 0.000512 512 240 520 35840 0.77648 0.88064 18.2235 26.3476 46.3103 46.3872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 750 3.2e-05 4096 195 11620 432128 4222.55 1311.01 35918.5 39571.4 81029.1 81033.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1430 6.4e-05 512 370 540 253952 15.7748 6.70442 120.803 209.175 352.67 352.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1480 0.000128 4096 70 700 151680 28.4238 540.16 838.761 1407.39 1407.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1410 6.4e-05 1024 200 580 282624 21.5866 13.5864 278.656 419.515 733.473 733.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1150 0.001024 512 320 300 13824 0.655776 0.37856 3.56147 25.39 30.0881 30.1793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 780 0.001024 1024 230 1700 12544 0.71488 0.688992 31.0946 26.0774 58.6489 58.7244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 860 0.000512 2048 340 5720 22016 4.93978 3.47914 380.666 104.944 494.131 494.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1420 0.001024 512 170 360 17920 0.364544 4.2495 23.003 27.6592 27.7155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1850 3.2e-05 4096 290 2020 579072 156.718 120.979 7742.53 3599.76 11620.2 11620.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1660 0.000512 512 240 520 35328 0.771168 0.870464 12.3376 26.0901 40.1526 40.2295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 750 3.2e-05 4096 195 11620 430080 4107.37 1277.55 23864.3 38550.7 67805.3 67809.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1430 6.4e-05 512 370 540 245760 16.4116 6.71258 79.307 209.317 311.96 312.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1480 0.000128 4096 70 700 151552 28.4354 362.027 838.883 1229.39 1229.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1410 6.4e-05 1024 200 580 280576 21.6238 13.5678 186.403 418.285 640.012 640.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1150 0.001024 512 320 300 13312 0.64816 0.374784 2.39606 25.1329 28.6517 28.7412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 780 0.001024 1024 230 1700 12288 0.714752 0.689536 20.0294 25.9067 47.4101 47.4813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 860 0.000512 2048 340 5720 20480 4.87546 3.35795 238.129 102.539 349.002 349.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1420 0.001024 512 170 360 17664 0.36144 2.83846 21.4138 24.6559 24.7127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1850 3.2e-05 4096 290 2020 578560 156.824 121.035 5178.3 3603.9 9060.26 9060.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1660 0.000512 512 240 520 35712 0.776192 0.878368 16.1934 26.2697 44.2018 44.2773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 750 3.2e-05 4096 195 11620 430080 4127.25 1282.38 31181.3 38690.3 75286.8 75291.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1430 6.4e-05 512 370 540 245760 15.8985 6.61574 101.525 206.328 330.575 330.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1480 0.000128 4096 70 700 151488 28.4308 474.187 837.069 1339.73 1339.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1410 6.4e-05 1024 200 580 282624 21.5604 13.5127 242.981 418.488 696.675 696.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1150 0.001024 512 320 300 13824 0.66832 0.38672 3.16714 25.5901 29.9102 30.0021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 780 0.001024 1024 230 1700 12288 0.720032 0.694656 26.2592 26.1326 53.8858 53.9598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 860 0.000512 2048 340 5720 21504 4.8936 3.41923 324.735 103.617 436.766 436.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1420 0.001024 512 170 360 17856 0.363168 3.64451 22.825 26.8746 26.9375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1850 3.2e-05 4096 290 2020 578304 156.84 121.032 6756.67 3597.58 10632.3 10632.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1660 0.000512 512 240 520 35328 0.773952 0.874496 11.3062 26.1466 39.1834 39.2587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 750 3.2e-05 4096 195 11620 423936 8125.88 2496.15 21244.3 75202.9 107080 107089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1430 6.4e-05 512 370 540 221184 16.4014 6.53875 64.8702 198.224 286.251 286.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1480 0.000128 4096 70 700 151296 28.4227 328.948 837.29 1194.71 1194.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1410 6.4e-05 1024 200 580 279552 21.5837 13.6156 170.38 416.751 622.463 622.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1150 0.001024 512 320 300 12288 0.663488 0.375168 2.2247 25.2069 28.5695 28.6601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 780 0.001024 1024 230 1700 11520 0.703232 0.6736 17.598 25.3656 44.4119 44.4846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 860 0.000512 2048 340 5720 21504 4.91718 3.44291 228.386 104.161 341.009 341.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1420 0.001024 512 170 360 17664 0.363616 2.59696 22.8481 25.8514 25.9088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1850 3.2e-05 4096 290 2020 577536 156.838 120.978 4689.22 3596.36 8563.6 8563.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1660 0.000512 512 240 520 35600 0.780384 0.874496 16.7221 26.3223 44.7835 44.8607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 750 3.2e-05 4096 195 11620 432000 4000.76 1243.12 32604.7 37420.2 75274.2 75278.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1430 6.4e-05 512 370 540 243200 16.1322 6.64938 105.383 206.554 334.929 335.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1480 0.000128 4096 70 700 151600 28.4158 483.846 838.848 1351.15 1351.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1410 6.4e-05 1024 200 580 283200 21.6023 13.5226 252.802 419.324 707.381 707.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1150 0.001024 512 320 300 13600 0.675072 0.388128 3.07814 25.6075 29.847 29.9296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 780 0.001024 1024 230 1700 12400 0.719808 0.692224 28.1677 26.1735 55.8233 55.9004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 860 0.000512 2048 340 5720 21600 4.89997 3.42051 340.201 103.764 452.392 452.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1420 0.001024 512 170 360 17800 0.36368 3.77894 22.9373 27.1223 27.1804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1850 3.2e-05 4096 290 2020 579200 157.333 121.284 6898.82 3601.63 10779.3 10779.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1660 0.000512 512 240 520 35200 0.772096 0.872448 12.0708 26.1579 39.9571 40.0367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 750 3.2e-05 4096 195 11620 428800 3992.84 1242.02 23281.1 37407 65928.6 65933.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1430 6.4e-05 512 370 540 230400 17.1083 6.64998 71.545 206.413 301.933 302.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1480 0.000128 4096 70 700 151200 28.4348 344.492 836.847 1209.82 1209.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1410 6.4e-05 1024 200 580 281600 21.5074 13.4822 179.323 416.876 631.321 631.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1150 0.001024 512 320 300 11200 0.645024 0.359328 2.1567 23.6122 26.8768 26.9654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 780 0.001024 1024 230 1700 11200 0.704512 0.671744 18.259 25.3463 45.0546 45.1274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 860 0.000512 2048 340 5720 20800 4.95917 3.44672 235.761 104.199 348.472 348.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1420 0.001024 512 170 360 17600 0.364224 2.65498 22.8172 25.8798 25.9356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1850 3.2e-05 4096 290 2020 577600 157.216 121.261 4937.83 3600.33 8816.85 8817.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1660 0.000512 512 240 528 35904 0.774592 0.87888 12.2391 26.3255 40.3009 40.3795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 750 3.2e-05 4096 195 11640 433152 3638.76 1132.92 24206 34217.7 63200.4 63204.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1430 6.4e-05 512 370 528 256000 15.643 6.71146 80.0795 209.116 311.771 311.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1480 0.000128 4096 70 696 151808 28.4286 364.333 838.811 1231.62 1231.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1410 6.4e-05 1024 200 576 284160 21.5601 13.4964 232.269 419.447 686.909 687.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1150 0.001024 512 320 288 14208 0.670688 0.391392 2.37856 25.6759 29.2199 29.3071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 780 0.001024 1024 230 1704 12800 0.720576 0.69632 20.6491 26.2955 48.4348 48.5099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 860 0.000512 2048 340 5712 22400 4.91965 3.4671 259.726 104.686 372.898 372.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1420 0.001024 512 170 360 18016 0.364544 2.71034 23.5594 26.6776 26.7325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1850 3.2e-05 4096 290 2016 579328 157.168 120.928 9236.31 3600.16 13114.8 13115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1660 0.000512 512 240 528 35920 0.776928 0.884928 12.9529 26.3192 41.0168 41.0969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 750 3.2e-05 4096 195 11640 433280 3652.18 1135.13 25554.9 34191.7 64539 64543.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1430 6.4e-05 512 370 528 256000 15.7815 6.73555 84.6652 209.912 317.318 317.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1480 0.000128 4096 70 696 151800 28.4283 380.006 838.709 1247.19 1247.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1410 6.4e-05 1024 200 576 284160 21.6325 14.1592 197.07 419.482 652.479 652.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1150 0.001024 512 320 288 14080 0.668096 0.386176 2.37293 25.6047 29.1304 29.2194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 780 0.001024 1024 230 1704 12800 0.721472 0.697248 22.0271 26.281 49.8015 49.8763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 860 0.000512 2048 340 5712 22240 4.93754 3.4657 272.538 104.61 385.657 385.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1420 0.001024 512 170 360 18000 0.364448 2.90691 22.5711 25.8851 25.9431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1850 3.2e-05 4096 290 2016 579360 157.589 121.232 5482.89 3600.29 9362.23 9362.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1660 0.000512 512 240 528 35904 0.773856 0.878464 12.7935 26.3328 40.8621 40.9436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 750 3.2e-05 4096 195 11640 433152 3525.82 1099.02 25191.4 33180.4 63001.4 63005.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1430 6.4e-05 512 370 528 254976 15.6049 6.68672 84.0246 208.415 314.943 315.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1480 0.000128 4096 70 696 151776 28.4242 374.3 838.756 1241.53 1241.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1410 6.4e-05 1024 200 576 283776 21.5396 13.5064 193.894 419.356 648.426 648.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1150 0.001024 512 320 288 14208 0.667136 0.387904 2.42074 25.635 29.2123 29.3108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 780 0.001024 1024 230 1704 12768 0.717504 0.693216 21.8779 26.2263 49.5898 49.6622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 860 0.000512 2048 340 5712 22464 4.93194 3.47331 270.731 104.891 384.13 384.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1420 0.001024 512 170 360 18000 0.366592 2.91315 23.4803 26.8018 26.8571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1850 3.2e-05 4096 290 2016 579264 156.992 121.073 5383.57 3598.93 9260.78 9260.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1660 0.000512 512 240 528 35712 0.772096 0.878592 8.55888 26.2065 36.499 36.5734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 750 3.2e-05 4096 195 11640 431616 3755.1 1169.97 16188.8 35295.2 56414.2 56418.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1430 6.4e-05 512 370 528 251904 15.4413 6.61664 54.1355 206.159 282.565 282.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1480 0.000128 4096 70 696 151680 28.4058 241.908 837.463 1107.83 1107.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1410 6.4e-05 1024 200 576 283392 21.5257 13.5004 188.149 418.345 641.652 641.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1150 0.001024 512 320 288 13824 0.664736 0.386368 1.72346 25.5243 28.3989 28.4897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 780 0.001024 1024 230 1704 12672 0.719744 0.69632 14.2014 26.262 41.9518 42.0258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 860 0.000512 2048 340 5712 22272 4.90368 3.47517 173.776 104.387 286.645 286.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1420 0.001024 512 170 360 17952 0.362496 1.91059 23.0943 25.4097 25.4656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1850 3.2e-05 4096 290 2016 579072 156.884 120.989 9098.95 3596.42 12973.5 12973.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1660 0.000512 512 240 528 35840 0.779968 0.878592 14.6662 26.3144 42.7215 42.7995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 750 3.2e-05 4096 195 11640 432768 3881.85 1206.23 29001.2 36380.1 70474.8 70479.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1430 6.4e-05 512 370 528 254464 15.8577 6.72909 96.9851 209.22 329.005 329.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1480 0.000128 4096 70 696 151760 28.4119 433.429 837.685 1299.57 1299.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1410 6.4e-05 1024 200 576 284032 21.5891 13.5583 224.934 418.808 679.022 679.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1150 0.001024 512 320 288 14112 0.66416 0.387328 2.81139 25.5397 29.507 29.5988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 780 0.001024 1024 230 1704 12768 0.718816 0.700032 25.4547 26.1898 53.137 53.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 860 0.000512 2048 340 5712 22400 4.95488 3.4816 313.764 104.879 427.183 427.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1420 0.001024 512 170 360 17976 0.365344 3.34637 22.096 25.851 25.9166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1850 3.2e-05 4096 290 2016 579040 157.138 121.201 6242.91 3595.91 10117.4 10117.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1660 0.000512 512 240 528 35616 0.772096 0.872416 9.63165 26.2088 37.5709 37.6481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 750 3.2e-05 4096 195 11640 431872 4096.69 1273.93 18290.7 38358.3 62025.1 62029.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1430 6.4e-05 512 370 528 250880 15.6753 6.64314 60.8053 206.908 290.236 290.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1480 0.000128 4096 70 696 151648 28.4098 275.458 837.595 1141.51 1141.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1410 6.4e-05 1024 200 576 283136 21.5371 13.5091 143.567 418.384 597.13 597.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1150 0.001024 512 320 288 13888 0.665376 0.385664 1.82013 25.5808 28.5554 28.6471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 780 0.001024 1024 230 1704 12544 0.718176 0.690176 15.9874 26.1147 43.5827 43.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 860 0.000512 2048 340 5712 21952 4.88397 3.4168 193.852 103.771 306.022 306.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1420 0.001024 512 170 360 17920 0.36432 2.16269 22.8942 25.4639 25.5203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1850 3.2e-05 4096 290 2016 578816 156.841 121.105 3979.18 3596.19 7853.52 7853.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1660 0.000512 512 240 528 35840 0.776928 0.876864 14.1233 26.2773 42.1351 42.2125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 750 3.2e-05 4096 195 11640 433152 3639.88 1133.29 26841.2 34204.5 65823.8 65827.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1430 6.4e-05 512 370 528 253952 15.7741 6.7072 92.066 208.916 323.674 323.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1480 0.000128 4096 70 696 151744 28.4008 424.303 837.75 1290.5 1290.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1410 6.4e-05 1024 200 576 284160 21.5198 13.4922 220.656 419.148 674.944 675.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1150 0.001024 512 320 288 14080 0.669248 0.38912 2.72541 25.6778 29.5624 29.6495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 780 0.001024 1024 230 1704 12800 0.722432 0.697376 24.2217 26.309 52.0221 52.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 860 0.000512 2048 340 5712 22272 4.92474 3.46739 285.75 104.662 398.905 398.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1420 0.001024 512 170 360 17984 0.364544 3.2215 23.1216 26.7506 26.8069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1850 3.2e-05 4096 290 2016 579328 156.858 120.943 6102.38 3596.69 9977.08 9977.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1660 0.000512 512 240 528 35840 0.778112 0.88256 9.63318 26.3465 37.7225 37.8002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 750 3.2e-05 4096 195 11640 432128 4223.23 1311.17 17067.8 39579 62187.1 62192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1430 6.4e-05 512 370 528 253952 15.7811 6.70461 61.0887 209.176 292.958 293.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1480 0.000128 4096 70 696 151680 28.3976 281.917 838.634 1148.99 1149.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1410 6.4e-05 1024 200 576 283648 21.5504 13.4993 147.396 419.547 602.127 602.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1150 0.001024 512 320 288 13312 0.663616 0.379392 1.77347 25.4008 28.3169 28.4078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 780 0.001024 1024 230 1704 12544 0.714752 0.692 15.9352 26.0764 43.4899 43.5659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 860 0.000512 2048 340 5712 22016 4.94509 3.47958 181.469 104.941 294.935 295.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1420 0.001024 512 170 360 17920 0.363904 2.1711 23.1629 25.7404 25.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1850 3.2e-05 4096 290 2016 579072 156.716 120.971 4061.73 3599.86 7939.49 7939.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1660 0.000512 512 240 528 35712 0.776512 0.876544 15.7742 26.2819 43.7921 43.8695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 750 3.2e-05 4096 195 11640 433152 3759.15 1169.42 30944.2 35199.6 71077.7 71082.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1430 6.4e-05 512 370 528 253440 15.5555 6.66022 102.563 207.419 332.418 332.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1480 0.000128 4096 70 696 151776 28.4299 459.928 838.595 1327 1327.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1410 6.4e-05 1024 200 576 283968 21.5905 13.5314 237.868 419.177 692.298 692.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1150 0.001024 512 320 288 14112 0.666336 0.406688 2.90714 25.5867 29.6673 29.7511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 780 0.001024 1024 230 1704 12816 0.72448 0.698048 27.2082 26.3205 55.0231 55.1003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 860 0.000512 2048 340 5712 22176 4.94141 3.46486 329.205 104.675 442.392 442.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1420 0.001024 512 170 360 17928 0.362496 3.53146 22.9721 26.9096 26.9681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1850 3.2e-05 4096 290 2016 579168 157.282 121.207 6613.57 3597.9 10490.2 10490.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1660 0.000512 512 240 528 35712 0.772352 0.878656 11.4504 26.5668 39.7515 39.8276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 750 3.2e-05 4096 195 11640 433152 3749.7 1168.42 21681.6 35710.7 62317.8 62322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1430 6.4e-05 512 370 528 248832 15.3241 6.5759 70.8362 206.147 299.099 299.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1480 0.000128 4096 70 696 151632 28.4014 320.811 845.726 1194.99 1195.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1410 6.4e-05 1024 200 576 283392 21.5532 13.8239 167.316 427.496 630.321 630.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1150 0.001024 512 320 288 13824 0.661472 0.39936 2.0688 25.549 28.7799 28.8614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 780 0.001024 1024 230 1704 12672 0.717696 0.692224 19.0416 26.454 46.977 47.0487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 860 0.000512 2048 340 5712 21888 4.90038 3.4375 228.012 105.03 341.482 341.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1420 0.001024 512 170 360 17856 0.362496 2.51069 21.8451 24.7597 24.8172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1850 3.2e-05 4096 290 2016 578880 156.664 121.051 4611.42 3642.57 8531.93 8532.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1660 0.000512 512 240 528 35840 0.77232 0.878592 15.2564 26.2947 43.2876 43.3623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 750 3.2e-05 4096 195 11640 432640 3990.74 1240.93 29409.6 37401.9 72048.8 72053.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1430 6.4e-05 512 370 528 256000 15.7275 6.72358 98.1144 209.95 330.732 330.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1480 0.000128 4096 70 696 151760 28.4308 438.01 838.818 1305.31 1305.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1410 6.4e-05 1024 200 576 284160 21.5133 13.5127 227.066 419.59 681.813 681.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1150 0.001024 512 320 288 13760 0.667584 0.384576 2.75763 25.5282 29.4411 29.5308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 780 0.001024 1024 230 1704 12640 0.719904 0.694272 25.6732 26.2251 53.3847 53.4569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 860 0.000512 2048 340 5712 22080 4.90214 3.44941 312.115 104.3 424.868 424.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1420 0.001024 512 170 360 17920 0.366176 3.43248 21.9429 25.7855 25.8396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1850 3.2e-05 4096 290 2016 578880 156.808 121.092 6288.11 3600.36 10166.6 10166.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1660 0.000512 512 240 528 35520 0.773376 0.876544 10.9249 26.2175 38.8776 38.9551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 750 3.2e-05 4096 195 11640 432640 3985.19 1239.66 20927.9 37387.4 63545.7 63550.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1430 6.4e-05 512 370 528 245760 15.8758 6.61658 68.2755 206.4 297.385 297.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1480 0.000128 4096 70 696 151680 28.4257 312.334 838.13 1178.93 1178.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1410 6.4e-05 1024 200 576 284160 21.4933 13.4963 162.901 419.261 617.285 617.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1150 0.001024 512 320 288 13440 0.672 0.385792 2.01907 25.5981 28.7757 28.8768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 780 0.001024 1024 230 1704 12480 0.714912 0.692448 18.3511 26.099 45.93 46.0044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 860 0.000512 2048 340 5712 21760 4.8672 3.41606 219.815 103.571 331.771 331.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1420 0.001024 512 170 360 17760 0.3616 2.43171 22.6489 25.4849 25.5425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1850 3.2e-05 4096 290 2016 578560 156.516 121.03 4458.95 3600.04 8336.75 8336.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1660 0.000512 512 240 528 35712 0.772288 0.877952 18.764 26.2372 46.7348 46.8128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 750 3.2e-05 4096 195 11640 431616 3753.64 1169.92 37248.8 35744.9 77922.5 77926.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1430 6.4e-05 512 370 528 251904 15.4309 6.6224 123.892 210.759 356.919 357.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1480 0.000128 4096 70 696 151680 28.3997 554.996 838.276 1421.72 1421.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1410 6.4e-05 1024 200 576 283392 21.495 13.4931 288.38 423.304 746.801 746.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1150 0.001024 512 320 288 13824 0.667328 0.399936 3.73171 25.535 30.4358 30.5197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 780 0.001024 1024 230 1704 12672 0.718848 0.69632 32.8061 26.2916 60.5843 60.6564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 860 0.000512 2048 340 5712 22272 4.90438 3.45517 399.608 104.488 512.559 512.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1420 0.001024 512 170 360 17952 0.364448 4.36074 22.888 40.501 40.5586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1850 3.2e-05 4096 290 2016 579072 156.415 121.001 7940.3 3607.5 11825.4 11825.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1660 0.000512 512 240 528 35712 0.77824 0.878592 12.2287 26.2788 40.2509 40.3241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 750 3.2e-05 4096 195 11640 430080 4127.69 1282.34 23832.1 38708 67956 67960.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1430 6.4e-05 512 370 528 245760 15.9286 6.61197 80.3822 206.308 309.448 309.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1480 0.000128 4096 70 696 151488 28.4221 360.591 837.154 1226.21 1226.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1410 6.4e-05 1024 200 576 282624 21.5617 14.3246 187.067 418.49 641.583 641.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1150 0.001024 512 320 288 13824 0.668352 0.388256 2.41786 25.5897 29.1659 29.2585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 780 0.001024 1024 230 1704 12288 0.717088 0.69296 20.3081 26.135 47.928 48.0036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 860 0.000512 2048 340 5712 21504 4.89386 3.42221 248.345 103.629 360.39 360.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1420 0.001024 512 170 360 17856 0.364544 2.84467 22.7288 25.9795 26.0375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1850 3.2e-05 4096 290 2016 578304 156.86 121.055 5202.19 3597.88 9078.22 9078.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1660 0.000512 512 240 528 35600 0.782144 0.8728 18.8053 26.2277 46.769 46.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 750 3.2e-05 4096 195 11640 432000 3997.67 1243.25 36767.1 37370.5 79383.9 79388.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1430 6.4e-05 512 370 528 249600 15.7109 6.63434 121.819 206.272 350.65 350.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1480 0.000128 4096 70 696 151700 28.3928 547.972 837.796 1414.2 1414.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1410 6.4e-05 1024 200 576 283200 21.6291 13.535 284.079 418.682 738.054 738.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1150 0.001024 512 320 288 14000 0.664096 0.38448 3.76003 25.5291 30.4373 30.5358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 780 0.001024 1024 230 1704 12800 0.722848 0.694336 32.5553 26.2851 60.3263 60.3994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 860 0.000512 2048 340 5712 22000 4.95088 3.46112 388.793 104.467 501.774 501.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1420 0.001024 512 170 360 17900 0.36304 4.2967 21.7858 26.488 26.5438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1850 3.2e-05 4096 290 2016 579200 157.635 121.33 7875.09 3597.05 11751.3 11751.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1660 0.000512 512 240 528 35600 0.77824 0.874048 12.8005 26.3222 40.8565 40.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 750 3.2e-05 4096 195 11640 432000 4000.62 1243.05 24818.5 37421.1 67488.8 67493.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1430 6.4e-05 512 370 528 243200 16.1202 6.63158 80.3216 206.532 309.815 309.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1480 0.000128 4096 70 696 151600 28.3996 372.009 838.703 1239.16 1239.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1410 6.4e-05 1024 200 576 283200 21.6037 13.5285 192.532 419.159 646.951 647.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1150 0.001024 512 320 288 13600 0.67296 0.387072 2.4351 25.6052 29.2045 29.3048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 780 0.001024 1024 230 1704 12400 0.718848 0.69152 21.4133 26.1714 49.0665 49.1382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 860 0.000512 2048 340 5712 21600 4.90074 3.42118 259.755 103.763 371.941 372.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1420 0.001024 512 170 360 17800 0.361376 2.92214 22.7133 26.0399 26.0956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1850 3.2e-05 4096 290 2016 579200 157.306 121.269 5330.73 3601.46 9210.98 9211.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1660 0.000512 512 240 528 35616 0.76864 0.874496 17.855 26.1946 45.7769 45.8527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 750 3.2e-05 4096 195 11640 431872 4096.86 1273.97 36057.3 38338.1 79771.8 79776.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1430 6.4e-05 512 370 528 250880 15.6797 6.64406 119.884 206.908 349.333 349.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1480 0.000128 4096 70 696 151648 28.4046 538.616 837.368 1404.43 1404.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1410 6.4e-05 1024 200 576 283136 21.5392 13.5093 278.48 418.398 732.054 732.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1150 0.001024 512 320 288 13888 0.6656 0.387488 3.41994 25.5798 30.1554 30.2433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 780 0.001024 1024 230 1704 12544 0.715488 0.692224 31.5482 26.112 59.1382 59.2117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 860 0.000512 2048 340 5712 21952 4.8815 3.42157 381.536 103.743 493.686 493.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1420 0.001024 512 170 360 17920 0.364224 4.2135 22.7185 27.3388 27.3946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1850 3.2e-05 4096 290 2016 578816 156.851 121.104 7735.28 3595.44 11608.9 11609.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1660 0.000512 512 240 528 35392 0.770048 0.870944 12.014 26.1232 39.8606 39.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 750 3.2e-05 4096 195 11640 430080 4693.71 1456.24 23548.5 43890.1 73594.8 73599.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1430 6.4e-05 512 370 528 243712 15.4034 6.56589 76.968 202.156 301.301 301.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1480 0.000128 4096 70 696 151424 28.4242 354.244 836.969 1219.68 1219.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1410 6.4e-05 1024 200 576 283136 21.504 13.5023 184.368 418.476 637.976 638.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1150 0.001024 512 320 288 13440 0.657408 0.3792 2.31792 25.3598 28.8167 28.9078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 780 0.001024 1024 230 1704 12544 0.720224 0.694688 20.7345 26.2624 48.4836 48.5565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 860 0.000512 2048 340 5712 21504 4.91888 3.44467 246.787 104.058 359.311 359.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1420 0.001024 512 170 360 17696 0.36224 2.77514 22.7231 25.9032 25.9598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1850 3.2e-05 4096 290 2016 578816 156.408 120.98 5082.24 3596.67 8956.51 8956.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1660 0.000512 512 240 528 35760 0.780288 0.876544 16.9544 26.3172 45.0128 45.0888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 750 3.2e-05 4096 195 11640 432000 3886.57 1207.55 34843.2 36366.8 76309.4 76313.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1430 6.4e-05 512 370 528 245760 15.9516 6.63142 113.74 206.411 342.942 343.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1480 0.000128 4096 70 696 151680 28.3935 518.675 838.521 1385.64 1385.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1410 6.4e-05 1024 200 576 283200 21.6126 13.5231 270.934 419.177 725.38 725.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1150 0.001024 512 320 288 13920 0.666656 0.385472 3.36531 25.5544 30.0728 30.1629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 780 0.001024 1024 230 1704 12480 0.718848 0.68688 30.3241 26.0673 57.8848 57.9501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 860 0.000512 2048 340 5712 22080 4.94771 3.47158 371.058 104.828 484.409 484.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1420 0.001024 512 170 360 17880 0.361248 4.0407 23.1191 27.5774 27.6193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1850 3.2e-05 4096 290 2016 578880 157.177 121.165 7448.28 3598.67 11325.5 11325.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1660 0.000512 512 240 528 35040 0.767104 0.866784 11.8354 26.0516 39.6033 39.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 750 3.2e-05 4096 195 11640 430080 4445.42 1379.04 22409.8 41499.4 69739.8 69744.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1430 6.4e-05 512 370 528 245760 15.9077 6.62371 73.7562 206.258 302.76 302.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1480 0.000128 4096 70 696 151440 28.4039 333.69 836.965 1199.1 1199.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1410 6.4e-05 1024 200 576 282240 21.5297 13.4977 174.55 417.517 627.224 627.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1150 0.001024 512 320 288 13440 0.678272 0.386912 2.2393 25.6159 29.0185 29.1164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 780 0.001024 1024 230 1704 12480 0.720352 0.694368 19.8394 26.2479 47.5734 47.6454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 860 0.000512 2048 340 5712 21120 4.90752 3.42221 229.079 103.747 341.258 341.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1420 0.001024 512 170 360 17760 0.362528 2.6815 22.6955 25.7823 25.8397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1850 3.2e-05 4096 290 2016 577920 157.044 121.124 4802.5 3596.02 8676.91 8677.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1660 0.000512 512 240 528 35840 0.778784 0.88096 16.7673 26.3268 44.8371 44.9147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 750 3.2e-05 4096 195 11640 432128 4223.14 1311.01 33386.3 39539.8 78465.9 78470.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1430 6.4e-05 512 370 528 253952 15.7645 6.70931 111.339 209.017 343.043 343.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1480 0.000128 4096 70 696 151680 28.4037 496.269 837.984 1362.7 1362.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1410 6.4e-05 1024 200 576 283648 21.5461 13.4991 259.292 419.243 713.711 713.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1150 0.001024 512 320 288 13312 0.66304 0.380032 3.05738 25.3773 29.577 29.6686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 780 0.001024 1024 230 1704 12544 0.714752 0.690176 29.1992 26.0564 56.7321 56.8041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 860 0.000512 2048 340 5712 22016 4.94454 3.48458 353.548 104.864 466.942 467.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1420 0.001024 512 170 360 17920 0.364544 3.86637 23.0412 27.3133 27.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1850 3.2e-05 4096 290 2016 579072 156.726 120.959 7111.51 3597.09 10986.5 10986.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1660 0.000512 512 240 528 35328 0.769952 0.871744 11.6234 26.0726 39.4222 39.4961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 750 3.2e-05 4096 195 11640 430080 4107.48 1277.47 22563.7 38517.4 66471.7 66476.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1430 6.4e-05 512 370 528 245760 16.405 6.71043 74.9072 209.154 307.395 307.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1480 0.000128 4096 70 696 151552 28.3999 336.636 838.12 1203.2 1203.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1410 6.4e-05 1024 200 576 282624 21.5118 13.5002 176.972 418.033 630.142 630.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1150 0.001024 512 320 288 12288 0.659136 0.374784 2.06109 25.1238 28.3193 28.4097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 780 0.001024 1024 230 1704 12288 0.712576 0.688576 19.4964 25.8869 46.8565 46.9291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 860 0.000512 2048 340 5712 20480 4.87971 3.35939 224.708 102.456 335.503 335.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1420 0.001024 512 170 360 17664 0.363936 2.68902 22.5628 25.6587 25.7106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1850 3.2e-05 4096 290 2016 578560 156.841 121.067 4877.68 3600.96 8756.76 8756.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1660 0.000512 512 240 525 35904 0.776192 0.879264 13.6577 26.3263 41.7195 41.8045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 750 3.2e-05 4096 195 11625 433152 3636.63 1133.02 27300.8 34210.9 66286.6 66291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1430 6.4e-05 512 370 550 256000 15.6364 6.708 92.9761 209.09 324.625 324.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1480 0.000128 4096 70 700 151776 28.4261 413.596 838.681 1280.75 1280.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1410 6.4e-05 1024 200 575 283648 21.5625 13.5026 259.206 419.395 713.805 713.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1150 0.001024 512 320 300 14080 0.667776 0.38912 2.80714 25.6688 29.6291 29.7267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 780 0.001024 1024 230 1700 12864 0.718848 0.696992 23.603 26.2888 51.3827 51.4618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 860 0.000512 2048 340 5725 22272 4.92592 3.46547 293.781 104.677 406.956 407.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1420 0.001024 512 170 350 18048 0.364544 3.01392 23.4801 26.9012 26.9599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1850 3.2e-05 4096 290 2025 579328 156.84 120.92 10324 3599.63 14201.6 14201.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1660 0.000512 512 240 525 35840 0.77824 0.87824 12.4399 26.3147 40.4949 40.5709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 750 3.2e-05 4096 195 11625 433280 3537.16 1101.52 24553.2 33165.6 62362.3 62366.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1430 6.4e-05 512 370 550 256000 15.7683 6.73027 82.3622 209.839 314.913 315.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1480 0.000128 4096 70 700 151760 28.4508 367.198 838.548 1234.24 1234.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1410 6.4e-05 1024 200 575 283520 21.6498 13.6821 187.855 419.402 642.718 642.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1150 0.001024 512 320 300 13920 0.670144 0.388416 2.35389 25.6533 29.1627 29.2557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 780 0.001024 1024 230 1700 12800 0.721024 0.695296 21.121 26.2749 48.8882 48.9615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 860 0.000512 2048 340 5725 22240 4.94979 3.46605 262.71 104.612 375.857 375.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1420 0.001024 512 170 350 18040 0.364544 2.69312 23.4397 26.5405 26.5953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1850 3.2e-05 4096 290 2025 579360 157.575 121.236 5282.34 3599.95 9161.3 9161.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1660 0.000512 512 240 525 35680 0.773568 0.878592 8.19072 26.2745 36.2015 36.2762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 750 3.2e-05 4096 195 11625 432640 3650.31 1138.21 15782.7 34270.6 54846.7 54850.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1430 6.4e-05 512 370 550 256000 15.7338 6.72275 54.0451 209.691 286.401 286.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1480 0.000128 4096 70 700 151680 28.4119 235.975 837.71 1102.14 1102.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1410 6.4e-05 1024 200 575 283520 21.6404 13.9322 178.275 419.085 633.064 633.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1150 0.001024 512 320 300 13760 0.664448 0.397152 1.83744 25.5551 28.551 28.6413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 780 0.001024 1024 230 1700 12640 0.718656 0.696384 13.7492 26.2052 41.4425 41.5143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 860 0.000512 2048 340 5725 22080 4.90883 3.44883 168.7 104.198 281.355 281.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1420 0.001024 512 170 350 18000 0.364864 1.79814 23.0704 25.2752 25.3314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1850 3.2e-05 4096 290 2025 578880 157.499 121.099 8490.02 3596.96 12365.8 12366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1660 0.000512 512 240 525 35904 0.775744 0.88064 13.3038 26.3065 41.3508 41.4271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 750 3.2e-05 4096 195 11625 432384 3764.22 1171.6 26108.7 35316.1 66365.7 66369.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1430 6.4e-05 512 370 550 254976 15.6115 6.70515 88.6409 208.255 319.425 319.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1480 0.000128 4096 70 700 151776 28.4322 392.475 837.897 1258.85 1258.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1410 6.4e-05 1024 200 575 283392 21.5573 13.8518 199.889 418.793 654.217 654.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1150 0.001024 512 320 300 14016 0.669472 0.404224 2.57123 25.6188 29.3692 29.4482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 780 0.001024 1024 230 1700 12768 0.718848 0.697696 22.5694 26.1984 50.2551 50.3284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 860 0.000512 2048 340 5725 22272 4.93933 3.4775 281.088 104.776 394.381 394.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1420 0.001024 512 170 350 18048 0.36512 2.92368 23.4801 26.8097 26.8694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1850 3.2e-05 4096 290 2025 579072 156.936 121.118 5613.12 3596.16 9487.54 9487.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1660 0.000512 512 240 525 35712 0.77184 0.877664 8.87472 26.2369 36.8433 36.9201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 750 3.2e-05 4096 195 11625 431616 3755.04 1169.95 16815.9 35340.5 57086.5 57090.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1430 6.4e-05 512 370 550 251904 15.4405 6.61789 56.9 206.407 285.578 285.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1480 0.000128 4096 70 700 151680 28.414 253.184 838.601 1120.24 1120.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1410 6.4e-05 1024 200 575 282624 21.5493 13.656 129.347 418.76 583.442 583.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1150 0.001024 512 320 300 13824 0.664864 0.402016 1.75094 25.5439 28.4622 28.5452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 780 0.001024 1024 230 1700 12672 0.719232 0.700416 14.6772 26.2935 42.4638 42.5357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 860 0.000512 2048 340 5725 21888 4.91866 3.45709 178.329 104.515 291.319 291.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1420 0.001024 512 170 350 17952 0.363168 1.90938 23.1511 25.4678 25.5224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1850 3.2e-05 4096 290 2025 579072 156.589 120.972 3633.39 3600.86 7512.02 7512.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1660 0.000512 512 240 525 35840 0.78128 0.877184 14.0977 26.313 42.1533 42.2321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 750 3.2e-05 4096 195 11625 432768 3652.56 1137.9 27864.2 34317.6 66977.4 66981.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1430 6.4e-05 512 370 550 254464 15.8477 6.73171 94.8795 209.236 326.916 327.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1480 0.000128 4096 70 700 151760 28.4332 419.647 837.876 1286 1286.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1410 6.4e-05 1024 200 575 283584 21.6081 13.5576 214.274 418.921 668.492 668.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1150 0.001024 512 320 300 13888 0.6656 0.383936 2.784 25.5418 29.4768 29.5661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 780 0.001024 1024 230 1700 12768 0.720448 0.698368 24.3525 26.1881 52.0286 52.1016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 860 0.000512 2048 340 5725 22176 4.96093 3.47744 297.277 104.806 410.621 410.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1420 0.001024 512 170 350 18032 0.364544 3.14061 23.1241 26.6727 26.7308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1850 3.2e-05 4096 290 2025 579040 157.219 121.204 6007.54 3596.1 9882.28 9882.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1660 0.000512 512 240 525 35616 0.772128 0.874496 9.25648 26.2015 37.1878 37.2637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 750 3.2e-05 4096 195 11625 431872 3644.43 1137.17 17567.1 34232.6 56586.4 56590.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1430 6.4e-05 512 370 550 250880 15.6795 6.64838 59.5287 206.869 288.939 289.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1480 0.000128 4096 70 700 151648 28.4119 267.291 837.574 1133.32 1133.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1410 6.4e-05 1024 200 575 283136 21.5336 13.6847 137.664 418.315 591.326 591.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1150 0.001024 512 320 300 13888 0.6696 0.385024 1.82822 25.5758 28.5583 28.6515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 780 0.001024 1024 230 1700 12544 0.715168 0.689952 15.3032 26.111 42.8923 42.9665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 860 0.000512 2048 340 5725 21504 4.90387 3.41651 183.457 103.752 295.631 295.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1420 0.001024 512 170 350 17920 0.362912 1.99885 22.7837 25.1889 25.2443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1850 3.2e-05 4096 290 2025 578816 156.848 121.118 3847.71 3595.59 7721.48 7721.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1660 0.000512 512 240 525 35840 0.776192 0.876544 14.5179 26.3006 42.5551 42.6322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 750 3.2e-05 4096 195 11625 433152 3638.8 1133.24 28148.1 34224.7 67149.7 67153.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1430 6.4e-05 512 370 550 253952 15.7838 6.7072 97.934 209.111 329.753 329.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1480 0.000128 4096 70 700 151744 28.4241 436.039 838.678 1303.19 1303.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1410 6.4e-05 1024 200 575 283648 21.5409 13.4958 224.21 419.415 678.798 678.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1150 0.001024 512 320 300 14080 0.6696 0.387744 2.89277 25.6904 29.742 29.8332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 780 0.001024 1024 230 1700 12800 0.72096 0.694816 25.2364 26.3352 53.0597 53.1319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 860 0.000512 2048 340 5725 22272 4.92394 3.46784 301.388 104.763 414.645 414.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1420 0.001024 512 170 350 17984 0.362496 3.24272 23.1162 26.7637 26.8201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1850 3.2e-05 4096 290 2025 579328 156.866 120.952 6236.91 3600.05 10115 10115.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1660 0.000512 512 240 525 35840 0.779232 0.882688 9.94102 26.326 38.0143 38.0879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 750 3.2e-05 4096 195 11625 432128 4223.07 1311.1 17789.4 39537.4 62866.9 62871.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1430 6.4e-05 512 370 550 253952 15.7803 6.70515 64.5974 209.005 296.297 296.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1480 0.000128 4096 70 700 151680 28.452 291.611 838.097 1158.2 1158.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1410 6.4e-05 1024 200 575 283648 21.5428 13.4988 149.924 419.157 604.254 604.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1150 0.001024 512 320 300 13312 0.661792 0.37888 1.90118 25.3746 28.4196 28.5134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 780 0.001024 1024 230 1700 12544 0.71664 0.691776 16.3417 26.0564 43.8761 43.9525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 860 0.000512 2048 340 5725 22016 4.9465 3.48774 190.259 104.86 303.653 303.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1420 0.001024 512 170 350 17920 0.364704 2.17664 23.0418 25.6249 25.6829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1850 3.2e-05 4096 290 2025 579072 156.788 120.977 4180.68 3596.78 8055.44 8055.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1660 0.000512 512 240 525 35712 0.780032 0.879264 16.0585 26.2883 44.0899 44.1679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 750 3.2e-05 4096 195 11625 432000 3774.95 1175.7 30931.1 35402.1 71288.9 71293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1430 6.4e-05 512 370 550 253440 15.5723 6.66358 104.691 207.422 334.563 334.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1480 0.000128 4096 70 700 151704 28.4199 461.644 838.605 1328.71 1328.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1410 6.4e-05 1024 200 575 283392 21.6281 13.5272 236.249 419.322 690.853 690.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1150 0.001024 512 320 300 13824 0.668192 0.404192 3.01014 25.5821 29.7641 29.8502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 780 0.001024 1024 230 1700 12816 0.722944 0.697664 27.2601 26.326 55.0783 55.1502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 860 0.000512 2048 340 5725 22176 4.93891 3.46493 330.76 104.708 443.969 444.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1420 0.001024 512 170 350 18000 0.36464 3.46634 21.9828 25.8546 25.9098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1850 3.2e-05 4096 290 2025 578880 157.341 121.262 6632.65 3600.55 10512 10512.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1660 0.000512 512 240 525 35712 0.774528 0.878656 11.504 26.3314 39.5728 39.6518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 750 3.2e-05 4096 195 11625 430848 4472.02 1388.09 22005.3 41844.7 69716.2 69721.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1430 6.4e-05 512 370 550 248832 15.3381 6.57949 73.8142 204.333 300.277 300.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1480 0.000128 4096 70 700 151632 28.4118 329.361 838.406 1196.23 1196.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1410 6.4e-05 1024 200 575 283392 21.5539 13.5059 169.239 419.244 623.669 623.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1150 0.001024 512 320 300 13248 0.665088 0.381664 2.17962 25.4405 28.7679 28.8667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 780 0.001024 1024 230 1700 12672 0.717184 0.69152 19.4155 26.2193 47.1158 47.1918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 860 0.000512 2048 340 5725 21888 4.90282 3.44461 233.868 104.107 346.421 346.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1420 0.001024 512 170 350 17856 0.361888 2.49613 22.7594 25.6585 25.7148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1850 3.2e-05 4096 290 2025 578304 156.935 121.177 4712.19 3600.54 8591.05 8591.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1660 0.000512 512 240 525 35680 0.770048 0.876288 15.3271 26.2903 43.346 43.4213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 750 3.2e-05 4096 195 11625 432640 3648.14 1138.25 29994.2 34620.4 69405.9 69410
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1430 6.4e-05 512 370 550 256000 15.7361 6.7209 102.218 209.928 334.817 334.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1480 0.000128 4096 70 700 151680 28.4195 449.082 838.427 1315.97 1316.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1410 6.4e-05 1024 200 575 283520 21.5545 13.8679 229.321 419.571 684.445 684.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1150 0.001024 512 320 300 13760 0.66496 0.381568 2.91654 25.5247 29.5894 29.6823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 780 0.001024 1024 230 1700 12640 0.717792 0.693696 26.1871 26.2245 53.8924 53.9686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 860 0.000512 2048 340 5725 22080 4.8984 3.44851 320.237 104.289 432.975 433.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1420 0.001024 512 170 350 18000 0.365888 3.40874 23.1144 26.9295 26.9877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1850 3.2e-05 4096 290 2025 578880 156.735 121.094 6415.53 3599.91 10293.5 10293.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1660 0.000512 512 240 525 35520 0.772128 0.877728 10.9385 26.2435 38.9155 38.9919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 750 3.2e-05 4096 195 11625 432640 3985.13 1239.58 21058.4 37426.8 63715.3 63719.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1430 6.4e-05 512 370 550 245760 15.8972 6.61795 69.7126 206.497 298.935 299.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1480 0.000128 4096 70 700 151520 28.4287 314.333 838.077 1180.88 1180.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1410 6.4e-05 1024 200 575 282880 21.5433 13.4998 161.337 419.688 616.196 616.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1150 0.001024 512 320 300 13440 0.670944 0.385024 2.1032 25.5773 28.8396 28.9377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 780 0.001024 1024 230 1700 12480 0.714752 0.690176 18.3398 26.1196 45.9369 46.0083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 860 0.000512 2048 340 5725 21760 4.87485 3.4128 221.05 103.654 333.095 333.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1420 0.001024 512 170 350 17920 0.363904 2.42074 22.7767 25.6051 25.6595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1850 3.2e-05 4096 290 2025 578560 156.542 120.981 4477.62 3602.89 8358.24 8358.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1660 0.000512 512 240 525 35712 0.772096 0.876544 18.5049 26.234 46.4687 46.5449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 750 3.2e-05 4096 195 11625 431616 3753.83 1170 36367.4 35354.6 76650.9 76655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1430 6.4e-05 512 370 550 251904 15.4175 6.61651 123.225 206.354 351.822 351.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1480 0.000128 4096 70 700 151680 28.4078 543.799 838.42 1410.67 1410.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1410 6.4e-05 1024 200 575 282624 21.5273 14.8773 278.232 418.655 733.42 733.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1150 0.001024 512 320 300 13824 0.665536 0.399936 3.83859 25.5372 30.5428 30.6237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 780 0.001024 1024 230 1700 12672 0.720896 0.69712 31.8501 26.2874 59.6284 59.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 860 0.000512 2048 340 5725 21888 4.92582 3.45632 383.899 104.489 496.871 496.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1420 0.001024 512 170 350 17952 0.366592 4.15312 23.0789 27.6404 27.7001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1850 3.2e-05 4096 290 2025 579072 156.427 120.988 7781.15 3599.86 11658.6 11658.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1660 0.000512 512 240 525 35712 0.775648 0.877408 12.321 26.2771 40.3325 40.4091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 750 3.2e-05 4096 195 11625 430080 4126.79 1282.18 24073.5 38692.2 68180.1 68184.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1430 6.4e-05 512 370 550 245760 15.9095 6.61517 81.4972 206.347 310.584 310.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1480 0.000128 4096 70 700 151488 28.4229 366.834 837.325 1232.63 1232.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1410 6.4e-05 1024 200 575 282624 21.5641 13.5004 187.34 418.445 640.976 641.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1150 0.001024 512 320 300 13824 0.672192 0.383552 2.47686 25.5887 29.2268 29.3194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 780 0.001024 1024 230 1700 12288 0.719712 0.690368 20.6353 26.1363 48.2527 48.3266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 860 0.000512 2048 340 5725 21504 4.89472 3.41574 252.961 103.631 365.002 365.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1420 0.001024 512 170 350 17856 0.362976 2.81344 21.7206 24.9383 24.9927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1850 3.2e-05 4096 290 2025 578304 156.847 121.016 5241.17 3598.01 9117.24 9117.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1660 0.000512 512 240 525 35600 0.7792 0.876544 18.5875 26.2316 46.5555 46.6334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 750 3.2e-05 4096 195 11625 432000 3997.64 1243.26 36496 37369.5 79111.9 79116.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1430 6.4e-05 512 370 550 249600 15.7091 6.63584 124.006 206.34 352.904 353.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1480 0.000128 4096 70 700 151700 28.4248 549.231 838.035 1415.74 1415.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1410 6.4e-05 1024 200 575 283200 21.6422 13.5354 281.505 418.69 735.504 735.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1150 0.001024 512 320 300 13600 0.672032 0.385024 3.61795 25.5342 30.3077 30.4087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 780 0.001024 1024 230 1700 12800 0.72272 0.69952 32.553 26.2859 60.3315 60.4058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 860 0.000512 2048 340 5725 22000 4.95046 3.46979 388.977 104.47 501.969 502.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1420 0.001024 512 170 350 18000 0.364896 4.21011 23.0461 27.6641 27.7178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1850 3.2e-05 4096 290 2025 579200 157.623 121.317 7856.6 3597.1 11732.9 11733.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1660 0.000512 512 240 525 35600 0.782432 0.876576 12.8565 26.2932 40.8916 40.9687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 750 3.2e-05 4096 195 11625 432000 4001.17 1243.08 24224.3 37391.7 66865.7 66870.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1430 6.4e-05 512 370 550 243200 16.132 6.628 80.0078 206.332 309.313 309.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1480 0.000128 4096 70 700 151600 28.4268 366.494 837.892 1232.86 1232.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1410 6.4e-05 1024 200 575 283200 21.6071 13.527 186.344 418.822 640.427 640.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1150 0.001024 512 320 300 13600 0.672384 0.388928 2.47194 25.5892 29.2225 29.3212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 780 0.001024 1024 230 1700 12400 0.719776 0.692224 20.8795 26.1478 48.5104 48.5851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 860 0.000512 2048 340 5725 21600 4.90003 3.42016 253.367 103.659 365.448 365.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1420 0.001024 512 170 350 17800 0.364544 2.80035 22.7063 25.9153 25.9718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1850 3.2e-05 4096 290 2025 579200 157.313 121.304 5223.75 3597.97 9100.55 9100.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1660 0.000512 512 240 525 35616 0.772096 0.872128 17.2572 26.2062 45.1904 45.2684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 750 3.2e-05 4096 195 11625 431872 3644.45 1137.31 35171.7 34370.3 74328.8 74333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1430 6.4e-05 512 370 550 250880 15.6754 6.64576 119.452 206.908 348.891 349.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1480 0.000128 4096 70 700 151648 28.4262 527.581 837.731 1393.78 1393.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1410 6.4e-05 1024 200 575 283136 21.5409 18.6103 272.455 427.552 740.289 740.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1150 0.001024 512 320 300 13888 0.667744 0.385024 3.46138 25.5792 30.1962 30.2879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 780 0.001024 1024 230 1700 12544 0.716384 0.692512 30.7196 26.1183 58.3197 58.3929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 860 0.000512 2048 340 5725 21504 4.91155 3.41446 366.194 103.778 478.412 478.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1420 0.001024 512 170 350 17920 0.363168 3.97094 22.7845 27.1628 27.2196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1850 3.2e-05 4096 290 2025 578816 156.85 121.123 7536.18 3600.74 11415.1 11415.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1660 0.000512 512 240 525 35392 0.770016 0.87152 11.7308 26.1488 39.6047 39.6815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 750 3.2e-05 4096 195 11625 430080 4693.71 1456.12 22967.5 43931.6 73055.6 73061.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1430 6.4e-05 512 370 550 243712 15.3977 6.56643 75.9381 202.405 300.526 300.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1480 0.000128 4096 70 700 151424 28.4283 344.394 837.951 1210.82 1210.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1410 6.4e-05 1024 200 575 283136 21.519 13.5113 177.649 418.882 631.696 631.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1150 0.001024 512 320 300 13440 0.661824 0.37936 2.35146 25.3652 28.8615 28.9523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 780 0.001024 1024 230 1700 12544 0.721056 0.695456 20.0419 26.2952 47.8272 47.8986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 860 0.000512 2048 340 5725 21504 4.91267 3.4424 240.221 104.157 352.835 352.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1420 0.001024 512 170 350 17696 0.361056 2.64602 21.7384 24.7859 24.8414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1850 3.2e-05 4096 290 2025 578816 156.457 120.979 4903.65 3600.27 8781.58 8781.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1660 0.000512 512 240 525 35760 0.77856 0.879072 16.9219 26.2919 44.9526 45.0355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 750 3.2e-05 4096 195 11625 432000 3886.38 1207.45 34056.7 36562.9 75718.8 75723.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1430 6.4e-05 512 370 550 245760 15.9509 6.63424 113.102 206.188 342.09 342.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1480 0.000128 4096 70 700 151680 28.4286 510.064 837.785 1376.32 1376.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1410 6.4e-05 1024 200 575 283200 21.5956 13.5335 262.742 438.606 736.61 736.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1150 0.001024 512 320 300 13440 0.675712 0.385024 3.3031 25.5409 30.0033 30.0966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 780 0.001024 1024 230 1700 12480 0.718208 0.69168 29.5285 26.0355 57.0583 57.1234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 860 0.000512 2048 340 5725 22080 4.95571 3.4745 363.995 104.718 477.244 477.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1420 0.001024 512 170 350 17880 0.365344 3.86413 23.1092 27.3961 27.4419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1850 3.2e-05 4096 290 2025 578880 157.176 121.145 7276.25 3594.76 11149.5 11149.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1660 0.000512 512 240 525 35040 0.766464 0.866624 11.7356 26.0462 39.4997 39.5767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 750 3.2e-05 4096 195 11625 430080 4445.53 1378.86 22572.9 41499.1 69902.4 69907.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1430 6.4e-05 512 370 550 245760 15.927 7.19667 75.9822 206.254 305.571 305.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1480 0.000128 4096 70 700 151440 28.421 339.569 837.072 1205.11 1205.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1410 6.4e-05 1024 200 575 282240 21.5291 13.5012 175.275 417.497 627.933 628.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1150 0.001024 512 320 300 13440 0.674176 0.38816 2.33402 25.6189 29.115 29.2124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 780 0.001024 1024 230 1700 12480 0.720896 0.695264 19.3519 26.1937 47.0368 47.1107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 860 0.000512 2048 340 5725 21120 4.91597 3.41693 231.453 103.744 343.629 343.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1420 0.001024 512 170 350 17760 0.36384 2.61376 22.7067 25.7284 25.7836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1850 3.2e-05 4096 290 2025 577920 157.013 121.126 4875.61 3595.97 8749.93 8750.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1660 0.000512 512 240 525 35840 0.779808 0.88064 17.1529 26.3462 45.2456 45.3224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 750 3.2e-05 4096 195 11625 432128 4222.9 1311.12 32612 39566.3 77718 77722.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1430 6.4e-05 512 370 550 253952 15.779 6.70979 111.521 209.172 343.395 343.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1480 0.000128 4096 70 700 151680 28.4204 487.666 838.782 1354.91 1354.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1410 6.4e-05 1024 200 575 283648 21.5442 13.7974 250.285 419.542 705.294 705.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1150 0.001024 512 320 300 13312 0.661952 0.380352 3.1929 25.3874 29.7255 29.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 780 0.001024 1024 230 1700 12544 0.714976 0.690176 28.3346 26.0817 55.8934 55.9729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 860 0.000512 2048 340 5725 22016 4.94669 3.48816 345.461 104.944 458.946 459.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1420 0.001024 512 170 350 17920 0.36368 3.72064 23.0057 27.1292 27.1871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1850 3.2e-05 4096 290 2025 579072 156.736 121 6978.07 3599.83 10855.8 10856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1660 0.000512 512 240 525 35328 0.772864 0.8704 11.7599 26.0896 39.5787 39.6588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 750 3.2e-05 4096 195 11625 430080 4107.36 1277.54 23087.8 38581.1 67064.7 67069.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1430 6.4e-05 512 370 550 245760 16.3944 6.70925 77.2928 209.329 309.932 310.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1480 0.000128 4096 70 700 151552 28.4228 350.159 838.821 1217.45 1217.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1410 6.4e-05 1024 200 575 282624 21.4975 13.4871 177.98 418.376 631.47 631.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1150 0.001024 512 320 300 12288 0.65952 0.373856 2.15549 25.1357 28.4249 28.5175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 780 0.001024 1024 230 1700 12288 0.713696 0.685888 19.2926 25.9042 46.6685 46.7425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 860 0.000512 2048 340 5725 20480 4.87574 3.36282 228.299 102.537 339.173 339.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1420 0.001024 512 170 350 17664 0.360448 2.67059 22.4387 25.5124 25.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1850 3.2e-05 4096 290 2025 578560 156.846 121.053 5000.32 3603.99 8882.41 8882.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1660 0.000512 512 240 544 35776 0.774144 0.88064 12.4727 26.3223 40.5323 40.6067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 750 3.2e-05 4096 195 11648 433152 3637.28 1133 23927.3 34313.2 63019 63023.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1430 6.4e-05 512 370 544 253952 15.7802 6.71318 81.4266 209.085 313.219 313.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1480 0.000128 4096 70 704 151776 28.4323 362.643 838.818 1229.94 1230
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1410 6.4e-05 1024 200 576 284160 21.5601 13.499 222.897 419.315 677.401 677.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1150 0.001024 512 320 288 14720 0.66752 0.388992 2.41357 25.6709 29.2388 29.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 780 0.001024 1024 230 1696 12800 0.720736 0.69472 20.5977 26.2902 48.3744 48.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 860 0.000512 2048 340 5728 22144 4.92874 3.4633 255.015 104.677 368.185 368.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1420 0.001024 512 170 352 18048 0.370272 2.7455 22.6181 25.7756 25.8316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1850 3.2e-05 4096 290 2016 579456 156.939 120.899 8677.46 3598.97 12554.5 12554.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1660 0.000512 512 240 544 35712 0.776192 0.878592 8.26355 26.2858 36.2842 36.3582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 750 3.2e-05 4096 195 11648 433152 3639.9 1133.39 15378.8 34199.1 54356.2 54360.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1430 6.4e-05 512 370 544 253952 15.794 6.70925 52.779 208.961 284.458 284.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1480 0.000128 4096 70 704 151744 28.4243 666.026 838.23 1532.73 1532.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1410 6.4e-05 1024 200 576 284160 21.6616 13.5004 331.903 419.179 786.373 786.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1150 0.001024 512 320 288 14592 0.670944 0.392736 4.26534 25.6862 31.1126 31.2055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 780 0.001024 1024 230 1696 12800 0.721664 0.696448 13.5316 26.3175 41.3398 41.4147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 860 0.000512 2048 340 5728 22016 4.93293 3.46317 163.538 104.692 276.729 276.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1420 0.001024 512 170 352 17984 0.362496 1.75277 23.1834 25.3409 25.3972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1850 3.2e-05 4096 290 2016 579328 157.645 120.975 9109.16 3597.48 12985.5 12985.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1660 0.000512 512 240 544 35760 0.778112 0.878592 12.8589 26.2993 40.8979 40.9741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 750 3.2e-05 4096 195 11648 432640 3891.76 1207.22 24468.6 36337.3 65910.2 65914.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1430 6.4e-05 512 370 544 253440 15.9594 6.73178 83.9843 209.636 316.525 316.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1480 0.000128 4096 70 704 151760 28.4385 369.074 838.201 1235.76 1235.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1410 6.4e-05 1024 200 576 284160 21.6096 13.5266 187.814 419.028 642.108 642.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1150 0.001024 512 320 288 14560 0.663424 0.386592 2.41978 25.6004 29.1699 29.2618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 780 0.001024 1024 230 1696 12800 0.722912 0.697344 21.162 26.2631 48.9153 48.9941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 860 0.000512 2048 340 5728 22080 4.95152 3.46717 261.019 104.538 374.078 374.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1420 0.001024 512 170 352 18040 0.366496 2.74154 23.5189 26.6686 26.7306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1850 3.2e-05 4096 290 2016 579520 157.497 121.245 5274.75 3597.01 9150.72 9150.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1660 0.000512 512 240 544 35680 0.773696 0.87776 8.65414 26.2924 36.6835 36.7596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 750 3.2e-05 4096 195 11648 432640 3991.81 1240.88 15778.6 37399.3 58416.1 58420.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1430 6.4e-05 512 370 544 250880 16.1137 6.72342 53.8925 209.928 286.866 287.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1480 0.000128 4096 70 704 151680 28.416 237.4 838.741 1104.6 1104.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1410 6.4e-05 1024 200 576 284160 21.5788 13.5172 177.448 419.488 632.161 632.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1150 0.001024 512 320 288 14400 0.656864 0.386304 1.68579 25.5285 28.362 28.4436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 780 0.001024 1024 230 1696 12640 0.718368 0.697824 13.7341 26.2286 41.4493 41.5217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 860 0.000512 2048 340 5728 21760 4.91072 3.44883 165.48 104.303 278.25 278.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1420 0.001024 512 170 352 18000 0.366464 1.83213 23.1627 25.4044 25.4599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1850 3.2e-05 4096 290 2016 579200 157.397 121.067 8478.36 3598.49 12355.5 12355.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1660 0.000512 512 240 544 35808 0.774208 0.88064 14.2391 26.3304 42.3085 42.3834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 750 3.2e-05 4096 195 11648 432384 3761.72 1171.56 26487.1 35315.4 66740.9 66745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1430 6.4e-05 512 370 544 251904 15.8173 6.70742 90.4417 208.386 321.564 321.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1480 0.000128 4096 70 704 151728 28.4215 398.078 838.553 1265.1 1265.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1410 6.4e-05 1024 200 576 283776 21.533 13.5089 202.905 419.118 657.197 657.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1150 0.001024 512 320 288 14592 0.662784 0.403456 2.69206 25.6303 29.4899 29.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 780 0.001024 1024 230 1696 12768 0.719328 0.695616 23.1834 26.2246 50.8936 50.9667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 860 0.000512 2048 340 5728 22272 4.94182 3.47478 283.556 104.881 396.955 397.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1420 0.001024 512 170 352 18048 0.366624 3.02611 23.3469 26.7808 26.8374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1850 3.2e-05 4096 290 2016 579264 156.873 121.066 5675.01 3598.45 9551.6 9551.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1660 0.000512 512 240 544 35520 0.772096 0.877184 9.0168 26.2359 36.9836 37.0621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 750 3.2e-05 4096 195 11648 431616 3754.06 1169.89 16860.9 35322.9 57112.7 57116.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1430 6.4e-05 512 370 544 245760 15.8824 6.6128 57.171 206.378 286.256 286.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1480 0.000128 4096 70 704 151680 28.4363 254.221 838.643 1121.35 1121.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1410 6.4e-05 1024 200 576 283392 21.4977 13.6315 130.662 418.771 584.691 584.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1150 0.001024 512 320 288 14208 0.66032 0.404512 1.77552 25.5367 28.474 28.5553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 780 0.001024 1024 230 1696 12672 0.719872 0.697728 14.926 26.2936 42.7075 42.7788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 860 0.000512 2048 340 5728 21888 4.92278 3.45347 178.946 104.5 291.924 292.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1420 0.001024 512 170 352 17952 0.364192 1.98563 21.9898 24.3802 24.4347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1850 3.2e-05 4096 290 2016 579072 156.487 120.989 3594.79 3600.47 7472.94 7473.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1660 0.000512 512 240 544 35728 0.779424 0.878528 13.4752 26.3415 41.558 41.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 750 3.2e-05 4096 195 11648 432768 3882.55 1206.17 25931.2 36312.3 67337.7 67342.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1430 6.4e-05 512 370 544 254464 15.8524 6.72912 89.4548 209.53 321.781 321.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1480 0.000128 4096 70 704 151704 28.4223 391.215 838.681 1258.36 1258.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1410 6.4e-05 1024 200 576 284032 21.6049 13.5209 200.478 419.38 655.115 655.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1150 0.001024 512 320 288 14336 0.662048 0.383424 2.51734 25.5513 29.2188 29.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 780 0.001024 1024 230 1696 12656 0.720896 0.69616 22.6733 26.2149 50.3765 50.4423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 860 0.000512 2048 340 5728 22176 4.96077 3.47331 277.782 104.925 391.242 391.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1420 0.001024 512 170 352 18032 0.364544 2.98157 23.3273 26.7151 26.7623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1850 3.2e-05 4096 290 2016 579264 157.331 121.192 5556.08 3599.04 9433.87 9434.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1660 0.000512 512 240 544 35392 0.774144 0.873888 8.86758 26.2234 36.8231 36.8988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 750 3.2e-05 4096 195 11648 431872 4097.57 1274.1 16603.4 38391.6 60372.1 60376.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1430 6.4e-05 512 370 544 250880 15.6828 6.64211 57.1832 207.081 286.8 286.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1480 0.000128 4096 70 704 151648 28.416 253.393 838.568 1120.42 1120.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1410 6.4e-05 1024 200 576 283136 21.5464 13.5105 129.547 418.798 583.532 583.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1150 0.001024 512 320 288 14336 0.6632 0.387904 1.69587 25.5875 28.4362 28.5245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 780 0.001024 1024 230 1696 12544 0.717792 0.693376 14.5671 26.1468 42.1949 42.2666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 860 0.000512 2048 340 5728 21504 4.90534 3.41389 173.55 103.859 285.829 285.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1420 0.001024 512 170 352 17920 0.362816 1.89546 22.8991 25.1972 25.2521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1850 3.2e-05 4096 290 2016 578816 156.902 121.116 3615.25 3599.15 7492.63 7492.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1660 0.000512 512 240 544 35280 0.776448 0.872128 7.51037 26.1869 35.4302 35.5062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 750 3.2e-05 4096 195 11648 430080 4708.09 1459.3 13551.9 43922.8 63648.5 63653.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1430 6.4e-05 512 370 544 247296 16.383 6.72973 46.8626 209.58 279.762 279.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1480 0.000128 4096 70 704 151536 28.4242 208.728 838.258 1075.45 1075.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1410 6.4e-05 1024 200 576 283584 21.6069 13.8117 108.019 418.872 562.441 562.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1150 0.001024 512 320 288 13440 0.66 0.376832 1.4801 25.3262 27.944 28.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 780 0.001024 1024 230 1696 12432 0.7168 0.69184 11.8595 26.0622 39.4017 39.4776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 860 0.000512 2048 340 5728 21504 4.89187 3.4057 141.824 103.409 253.63 253.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1420 0.001024 512 170 352 17808 0.362496 1.61715 22.6676 24.6895 24.7459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1850 3.2e-05 4096 290 2016 578592 157.14 121.149 2989.17 3598.61 6866.28 6866.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1660 0.000512 512 240 544 35712 0.77584 0.87872 13.9581 26.2822 41.9772 42.0536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 750 3.2e-05 4096 195 11648 433152 3640.07 1133.3 25312.2 34186.6 64277.1 64281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1430 6.4e-05 512 370 544 253952 15.7847 6.70541 89.8837 208.965 321.552 321.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1480 0.000128 4096 70 704 151744 28.4345 401.869 838.242 1268.59 1268.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1410 6.4e-05 1024 200 576 284160 21.5218 13.499 204.888 419.248 659.291 659.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1150 0.001024 512 320 288 14592 0.664384 0.389792 2.67507 25.6785 29.5103 29.5997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 780 0.001024 1024 230 1696 12800 0.72256 0.696096 22.8481 26.3714 50.7093 50.7817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 860 0.000512 2048 340 5728 22016 4.93158 3.47107 268.72 104.687 381.91 381.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1420 0.001024 512 170 352 17984 0.36448 2.98598 23.3166 26.71 26.7639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1850 3.2e-05 4096 290 2016 579328 156.826 120.972 5726.42 3597.51 9601.93 9602.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1660 0.000512 512 240 544 35584 0.7816 0.88064 9.52339 26.3178 37.5848 37.6627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 750 3.2e-05 4096 195 11648 432128 4223.77 1311.1 16256.1 39517.7 61314.6 61319.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1430 6.4e-05 512 370 544 253952 15.7945 6.7033 60.4601 208.924 292.105 292.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1480 0.000128 4096 70 704 151680 28.4363 272.865 837.928 1139.27 1139.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1410 6.4e-05 1024 200 576 283648 21.5552 13.4984 139.462 419.044 593.694 593.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1150 0.001024 512 320 288 13824 0.657216 0.380928 1.87213 25.3773 28.3884 28.4812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 780 0.001024 1024 230 1696 12544 0.71792 0.690176 15.0021 26.0494 42.5316 42.6076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 860 0.000512 2048 340 5728 22016 4.9457 3.48474 173.139 104.819 286.491 286.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1420 0.001024 512 170 352 17920 0.364544 2.04003 23.1046 25.5525 25.6082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1850 3.2e-05 4096 290 2016 579072 156.828 120.984 3888.59 3595.37 7761.99 7762.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1660 0.000512 512 240 544 35328 0.77808 0.87824 8.03168 26.2764 36.0469 36.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 750 3.2e-05 4096 195 11648 430080 5498.97 1698.07 13386.6 51167.5 71758.5 71764.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1430 6.4e-05 512 370 544 245760 15.907 6.61907 48.818 206.256 277.808 277.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1480 0.000128 4096 70 704 151488 28.4185 225.988 837.355 1091.81 1091.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1410 6.4e-05 1024 200 576 282624 21.558 13.496 115.376 418.455 569.013 569.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1150 0.001024 512 320 288 13824 0.668864 0.384352 1.64774 25.587 28.3845 28.4754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 780 0.001024 1024 230 1696 12288 0.717664 0.690208 12.2972 26.1362 39.9146 39.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 860 0.000512 2048 340 5728 21504 4.8959 3.41606 141.246 103.636 253.291 253.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1420 0.001024 512 170 352 17856 0.36112 1.74576 22.7512 24.902 24.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1850 3.2e-05 4096 290 2016 578304 156.875 121.052 3206.91 3598.3 7083.34 7083.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1660 0.000512 512 240 544 35712 0.775552 0.878016 19.4325 26.2641 47.4342 47.5174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 750 3.2e-05 4096 195 11648 432000 4119.63 1278.65 37313.2 38457.2 81174.2 81178.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1430 6.4e-05 512 370 544 248832 15.9156 6.6672 126.056 207.236 356.085 356.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1480 0.000128 4096 70 704 151704 28.4262 560.733 837.98 1427.18 1427.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1410 6.4e-05 1024 200 576 283968 21.5891 13.525 286.38 418.956 740.58 740.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1150 0.001024 512 320 288 14400 0.66464 0.38464 3.72669 25.5714 30.4485 30.5383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 780 0.001024 1024 230 1696 12816 0.722784 0.695872 33.0477 26.3014 60.8383 60.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 860 0.000512 2048 340 5728 22176 4.93558 3.47002 400.294 104.617 513.416 513.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1420 0.001024 512 170 352 18000 0.362944 4.26394 23.1296 27.798 27.8528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1850 3.2e-05 4096 290 2016 579168 157.284 121.188 7923.14 3595.73 11797.6 11797.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1660 0.000512 512 240 544 35712 0.775616 0.882176 12.6999 26.3154 40.7577 40.8337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 750 3.2e-05 4096 195 11648 430848 4471.95 1388.12 24003.9 41821 71691.2 71696.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1430 6.4e-05 512 370 544 239616 16.0433 6.57462 79.839 204.275 306.948 307.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1480 0.000128 4096 70 704 151632 28.4295 363.721 838.069 1230.27 1230.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1410 6.4e-05 1024 200 576 283392 21.5579 13.5086 183.963 419.07 638.227 638.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1150 0.001024 512 320 288 13824 0.659456 0.380928 2.41386 25.4321 28.9892 29.0857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 780 0.001024 1024 230 1696 12672 0.720384 0.694272 21.1085 26.2063 48.8017 48.8748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 860 0.000512 2048 340 5728 21888 4.89725 3.4407 253.511 104.048 366 366.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1420 0.001024 512 170 352 17856 0.364416 2.80531 22.7956 26.0055 26.0625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1850 3.2e-05 4096 290 2016 578880 156.697 121.056 5186.71 3595.23 9059.9 9060.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1660 0.000512 512 240 544 34992 0.773152 0.866432 10.4815 26.0687 38.2745 38.3529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 750 3.2e-05 4096 195 11648 428544 4940.59 1528.19 19573.7 46018.2 72067.4 72072.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1430 6.4e-05 512 370 544 235008 16.4292 6.58637 64.8956 204.239 292.369 292.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1480 0.000128 4096 70 704 151416 28.4338 296.026 837.195 1161.7 1161.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1410 6.4e-05 1024 200 576 281664 21.6144 13.5348 151.819 417.571 604.676 604.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1150 0.001024 512 320 288 13824 0.663296 0.382304 2.07754 25.48 28.7036 28.7949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 780 0.001024 1024 230 1696 12096 0.7168 0.686432 16.757 25.9138 44.1608 44.2267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 860 0.000512 2048 340 5728 20736 4.89267 3.38122 198.612 102.681 309.666 309.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1420 0.001024 512 170 352 17712 0.362784 2.34086 22.4757 25.2359 25.2822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1850 3.2e-05 4096 290 2016 578880 157.318 121.237 4245.87 3598.67 8123.29 8123.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1660 0.000512 512 240 544 35680 0.773856 0.884288 18.5328 26.2927 46.5659 46.6429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 750 3.2e-05 4096 195 11648 432640 3989.72 1240.77 35243.6 37392.4 77871.9 77876.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1430 6.4e-05 512 370 544 250880 16.0931 6.72029 120.467 209.936 353.425 353.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1480 0.000128 4096 70 704 151680 28.4201 528.416 838.654 1395.53 1395.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1410 6.4e-05 1024 200 576 284160 21.5199 13.5108 269.031 419.507 723.698 723.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1150 0.001024 512 320 288 14400 0.657504 0.383424 3.61539 25.5253 30.2821 30.3805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 780 0.001024 1024 230 1696 12640 0.717184 0.692896 30.6052 26.2271 58.3149 58.3876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 860 0.000512 2048 340 5728 21760 4.91773 3.44678 366.963 104.298 479.726 479.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1420 0.001024 512 170 352 18000 0.36496 4.02995 21.8609 26.2972 26.3516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1850 3.2e-05 4096 290 2016 579200 156.779 121.034 7490.91 3598.62 11367.6 11367.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1660 0.000512 512 240 544 35520 0.773568 0.876544 12.7545 26.2097 40.6988 40.7737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 750 3.2e-05 4096 195 11648 432640 3990.83 1239.64 23630.9 37382.3 66249.2 66254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1430 6.4e-05 512 370 544 245760 15.8875 6.61914 78.7928 206.293 307.81 307.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1480 0.000128 4096 70 704 151520 28.4119 354.494 837.447 1220.4 1220.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1410 6.4e-05 1024 200 576 284160 21.4901 13.7431 179.259 419.162 633.786 633.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1150 0.001024 512 320 288 14080 0.664288 0.385056 2.42909 25.5657 29.1464 29.2434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 780 0.001024 1024 230 1696 12480 0.715392 0.692224 20.5476 26.0915 48.1227 48.1975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 860 0.000512 2048 340 5728 21120 4.89606 3.41056 239.617 103.549 351.576 351.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1420 0.001024 512 170 352 17920 0.362624 2.728 22.7728 25.9043 25.9607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1850 3.2e-05 4096 290 2016 579200 156.278 120.916 5016.32 3595.51 8889.24 8889.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1660 0.000512 512 240 544 35040 0.768256 0.866368 10.2989 26.0531 38.0686 38.1461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 750 3.2e-05 4096 195 11648 430080 4469.47 1379 19615.6 41706.2 67188.7 67193.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1430 6.4e-05 512 370 544 245760 15.9217 6.6232 66.3351 206.303 295.398 295.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1480 0.000128 4096 70 704 151440 28.416 297.236 837.425 1163.13 1163.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1410 6.4e-05 1024 200 576 282240 21.5231 13.4961 150.515 417.52 603.183 603.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1150 0.001024 512 320 288 14400 0.664928 0.387008 2.04371 25.6217 28.8216 28.9178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 780 0.001024 1024 230 1696 12480 0.72064 0.690176 17.0349 26.2021 44.7198 44.7918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 860 0.000512 2048 340 5728 21120 4.91654 3.42016 200.935 103.771 313.138 313.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1420 0.001024 512 170 352 17760 0.362144 2.26861 22.7557 25.4299 25.4853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1850 3.2e-05 4096 290 2016 577920 157.008 125.938 4217.81 3596.65 8097.63 8097.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1660 0.000512 512 240 544 35520 0.77232 0.877184 16.6696 26.2441 44.6454 44.7263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 750 3.2e-05 4096 195 11648 431616 3753.72 1169.97 33036.4 35334.5 73299.9 73304.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1430 6.4e-05 512 370 544 245760 15.8936 6.61674 111.068 206.403 340.193 340.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1480 0.000128 4096 70 704 151680 28.4238 496.849 838.735 1364.05 1364.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1410 6.4e-05 1024 200 576 283392 21.4849 15.6982 254.497 418.76 710.575 710.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1150 0.001024 512 320 288 14208 0.660128 0.39936 3.27414 25.538 29.9739 30.0554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 780 0.001024 1024 230 1696 12672 0.719008 0.692736 29.031 26.2926 56.8115 56.8842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 860 0.000512 2048 340 5728 21888 4.91402 3.45936 349.49 104.51 462.475 462.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1420 0.001024 512 170 352 17952 0.36192 3.78768 21.8226 26.0136 26.0724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1850 3.2e-05 4096 290 2016 579072 156.412 120.974 7038.99 3602.06 10918.7 10918.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1660 0.000512 512 240 544 35328 0.776192 0.879232 11.7494 26.2994 39.7888 39.8661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 750 3.2e-05 4096 195 11648 430080 5510.72 1698.04 21456.7 51277.3 79959.5 79965.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1430 6.4e-05 512 370 544 245760 15.9085 6.61418 73.3719 206.418 302.528 302.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1480 0.000128 4096 70 704 151488 28.414 324.763 838.035 1191.26 1191.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1410 6.4e-05 1024 200 576 282624 21.572 13.5338 166.216 418.793 620.244 620.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1150 0.001024 512 320 288 13824 0.669312 0.387072 2.2936 25.6034 29.0546 29.1438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 780 0.001024 1024 230 1696 12288 0.720896 0.692224 18.4653 26.1559 46.107 46.1804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 860 0.000512 2048 340 5728 21504 4.89475 3.41754 225.237 103.717 337.368 337.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1420 0.001024 512 170 352 17856 0.364448 2.57549 21.7068 24.6885 24.7434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1850 3.2e-05 4096 290 2016 578304 156.86 121.032 4626.17 3600.85 8505.12 8505.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1660 0.000512 512 240 544 35136 0.774656 0.877952 10.4894 26.2392 38.4653 38.5428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 750 3.2e-05 4096 195 11648 428544 5493.19 1698.2 18607.5 51209.7 77015.8 77021.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1430 6.4e-05 512 370 544 221184 16.3648 6.53584 56.8114 198.263 278.189 278.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1480 0.000128 4096 70 704 151488 28.4249 280.822 838.64 1147.93 1147.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1410 6.4e-05 1024 200 576 281088 21.5587 13.4892 143.088 417.934 596.2 596.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1150 0.001024 512 320 288 12672 0.656064 0.374528 1.85616 25.1534 28.1427 28.2323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 780 0.001024 1024 230 1696 12096 0.714624 0.68848 15.6489 26.0311 43.1519 43.2263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 860 0.000512 2048 340 5728 20736 4.88822 3.37741 187.808 102.955 299.131 299.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1420 0.001024 512 170 352 17568 0.360448 2.076 22.4774 24.956 25.0143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1850 3.2e-05 4096 290 2016 578304 156.772 121.05 3952.67 3602.34 7833.04 7833.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1660 0.000512 512 240 544 35600 0.782336 0.876544 17.5003 26.2253 45.4672 45.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 750 3.2e-05 4096 195 11648 432000 3997.56 1243.36 32625.1 37376.1 75247.5 75252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1430 6.4e-05 512 370 544 249600 15.6964 6.63501 111.373 206.324 340.242 340.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1480 0.000128 4096 70 704 151700 28.4531 489.529 838.087 1356.12 1356.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1410 6.4e-05 1024 200 576 283200 21.6224 13.534 249.682 418.713 703.683 703.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1150 0.001024 512 320 288 14400 0.662336 0.383232 3.45222 25.5295 30.128 30.2224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 780 0.001024 1024 230 1696 12600 0.723424 0.696128 28.4189 26.2846 56.1962 56.2666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 860 0.000512 2048 340 5728 22000 4.95002 3.46317 346.008 104.469 458.992 459.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1420 0.001024 512 170 352 18000 0.364608 3.7943 22.9217 27.1245 27.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1850 3.2e-05 4096 290 2016 579200 157.638 121.35 6949.55 3597.14 10825.9 10826.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1660 0.000512 512 240 544 35600 0.77872 0.875168 12.1748 26.3142 40.2244 40.3003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 750 3.2e-05 4096 195 11648 432000 4001.08 1242.98 22905.9 37415.6 65571 65575.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1430 6.4e-05 512 370 544 243200 16.1275 6.62938 77.1759 206.497 306.643 306.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1480 0.000128 4096 70 704 151600 28.4543 346.898 838.82 1214.21 1214.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1410 6.4e-05 1024 200 576 283200 21.6023 13.5309 174.771 419.082 629.119 629.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1150 0.001024 512 320 288 14400 0.665376 0.385024 2.48819 25.6029 29.2405 29.3392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 780 0.001024 1024 230 1696 12400 0.720672 0.690176 19.6446 26.17 47.2966 47.3695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 860 0.000512 2048 340 5728 21600 4.90496 3.42221 237.736 103.74 349.903 350
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1420 0.001024 512 170 352 17800 0.363744 2.63523 22.7246 25.7638 25.8196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1850 3.2e-05 4096 290 2016 579200 157.338 121.293 4924.75 3600.84 8804.42 8804.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1660 0.000512 512 240 544 34800 0.780352 0.872448 10.4633 26.1128 38.3186 38.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 750 3.2e-05 4096 195 11648 432000 5262.59 1622.5 19094.4 48795.3 74782.2 74788.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1430 6.4e-05 512 370 544 249600 15.7326 6.63757 65.6932 206.561 294.835 295.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1480 0.000128 4096 70 704 151500 28.4408 286.433 838.695 1153.62 1153.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1410 6.4e-05 1024 200 576 283200 21.6837 13.5377 146.374 419.265 600.992 601.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1150 0.001024 512 320 288 14400 0.667648 0.387616 2.22784 25.6736 29.0579 29.1492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 780 0.001024 1024 230 1696 12000 0.724992 0.696256 16.0952 26.3047 43.8953 43.9725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 860 0.000512 2048 340 5728 21600 4.92896 3.43811 198.31 104.013 310.79 310.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1420 0.001024 512 170 352 17700 0.360672 2.2024 22.7615 25.3689 25.4266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1850 3.2e-05 4096 290 2016 578400 157.51 121.309 4055.03 3597.63 7931.7 7931.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1660 0.000512 512 240 544 35392 0.774144 0.876352 16.5287 26.202 44.4646 44.5428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 750 3.2e-05 4096 195 11648 431872 4097.01 1273.99 31861.4 38352.4 75590.6 75595.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1430 6.4e-05 512 370 544 250880 15.6793 6.64355 109.42 206.917 338.881 339.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1480 0.000128 4096 70 704 151648 28.4201 480.213 837.863 1346.54 1346.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1410 6.4e-05 1024 200 576 283136 21.5431 13.5125 244.004 418.571 697.762 697.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1150 0.001024 512 320 288 14336 0.665184 0.386368 3.14803 25.5776 29.8756 29.9686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 780 0.001024 1024 230 1696 12544 0.716736 0.690176 27.7651 26.1207 55.3653 55.4434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 860 0.000512 2048 340 5728 21504 4.90602 3.42016 331.571 103.774 443.776 443.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1420 0.001024 512 170 352 17920 0.364768 3.63645 22.9788 27.0208 27.0785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1850 3.2e-05 4096 290 2016 578816 156.883 121.117 6815.86 3596.26 10690.3 10690.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1660 0.000512 512 240 544 34944 0.772032 0.8704 11.6736 26.1483 39.5455 39.6236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 750 3.2e-05 4096 195 11648 430080 4693.95 1456.21 22123.1 43926.8 72206.3 72211.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1430 6.4e-05 512 370 544 243712 15.4049 6.55981 74.8131 202.456 299.442 299.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1480 0.000128 4096 70 704 151424 28.4283 336.613 837.96 1203.05 1203.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1410 6.4e-05 1024 200 576 283136 21.5212 13.5046 171.313 418.881 625.351 625.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1150 0.001024 512 320 288 13440 0.659456 0.379424 2.13357 25.3691 28.643 28.7358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 780 0.001024 1024 230 1696 12544 0.71904 0.695616 19.1286 26.2882 46.9035 46.9776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 860 0.000512 2048 340 5728 21504 4.91066 3.43859 231.485 104.158 344.094 344.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1420 0.001024 512 170 352 17696 0.362304 2.54157 22.7526 25.6994 25.7542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1850 3.2e-05 4096 290 2016 578816 156.441 120.975 4791.55 3600.4 8669.58 8669.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1660 0.000512 512 240 544 34944 0.770624 0.866208 10.1875 26.0595 37.9648 38.0427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 750 3.2e-05 4096 195 11648 430080 4703.41 1458.64 18355.2 43932 68455.8 68461.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1430 6.4e-05 512 370 544 236544 15.9722 6.5681 60.7876 202.355 285.898 286.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1480 0.000128 4096 70 704 151200 28.4298 274.547 836.9 1139.92 1139.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1410 6.4e-05 1024 200 576 282240 21.5816 13.5705 140.649 418.747 594.679 594.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1150 0.001024 512 320 288 13440 0.663744 0.380928 2.09309 25.4297 28.6685 28.7642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 780 0.001024 1024 230 1696 12096 0.716032 0.682752 15.8003 25.8226 43.0935 43.1662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 860 0.000512 2048 340 5728 20160 4.85645 3.34029 179.447 101.986 289.733 289.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1420 0.001024 512 170 352 17472 0.35952 2.15712 22.2802 24.838 24.8959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1850 3.2e-05 4096 290 2016 577920 156.718 121.016 3914.66 3594.26 7786.88 7787.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1660 0.000512 512 240 544 35520 0.779552 0.876544 16.9671 26.3145 45.0205 45.0969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 750 3.2e-05 4096 195 11648 432000 3886.64 1207.54 31552.9 36385.8 73038.2 73042.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1430 6.4e-05 512 370 544 245760 15.9489 6.63261 104.057 206.376 333.225 333.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1480 0.000128 4096 70 704 151680 28.4382 474.267 838.687 1341.44 1341.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1410 6.4e-05 1024 200 576 283200 21.6016 13.5367 238.464 419.113 692.849 692.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1150 0.001024 512 320 288 14400 0.66128 0.384416 3.1703 25.5508 29.8677 29.9561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 780 0.001024 1024 230 1696 12480 0.717152 0.705024 26.9764 26.0684 54.5374 54.6019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 860 0.000512 2048 340 5728 22080 4.94413 3.4728 333.942 104.816 447.276 447.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1420 0.001024 512 170 352 17880 0.382528 3.65699 23.1556 27.2379 27.2835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1850 3.2e-05 4096 290 2016 578880 157.125 121.179 6740.2 3598.21 10616.9 10617.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1660 0.000512 512 240 544 35040 0.768064 0.866304 11.8745 26.0564 39.65 39.7295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 750 3.2e-05 4096 195 11648 430080 4446.08 1379.14 22193.3 41505.3 69530.1 69535.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1430 6.4e-05 512 370 544 245760 15.93 6.62922 75.0387 206.31 304.131 304.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1480 0.000128 4096 70 704 151440 28.4223 335.069 837.431 1200.97 1201.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1410 6.4e-05 1024 200 576 282240 21.5295 14.521 170.8 417.527 624.508 624.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1150 0.001024 512 320 288 14400 0.66784 0.3848 2.25827 25.621 29.0323 29.1305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 780 0.001024 1024 230 1696 12480 0.716992 0.691008 19.5568 26.2021 47.2415 47.3155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 860 0.000512 2048 340 5728 21120 4.91792 3.42304 227.213 103.77 339.428 339.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1420 0.001024 512 170 352 17760 0.362304 2.48832 22.753 25.6465 25.7044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1850 3.2e-05 4096 290 2016 577920 157.069 121.145 4725.21 3596.89 8600.54 8600.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1660 0.000512 512 240 544 34560 0.772032 0.86336 10.0253 25.9968 37.7418 37.8168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 750 3.2e-05 4096 195 11648 426240 8698.96 2667.72 18566.3 80266.7 110211 110220
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1430 6.4e-05 512 370 544 230400 16.249 6.56998 59.5115 201.484 284.024 284.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1480 0.000128 4096 70 704 151200 28.4318 280.828 837.575 1146.88 1146.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1410 6.4e-05 1024 200 576 282240 21.6073 13.514 142.972 418.133 596.354 596.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1150 0.001024 512 320 288 12960 0.667488 0.37888 2.00864 25.3981 28.5543 28.6412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 780 0.001024 1024 230 1696 11520 0.713184 0.681088 14.7681 25.7454 41.981 42.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 860 0.000512 2048 340 5728 20160 4.8447 3.32083 181.892 101.614 291.773 291.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1420 0.001024 512 170 352 17640 0.361632 2.06717 21.2467 23.7185 23.7724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1850 3.2e-05 4096 290 2016 577440 157.413 121.204 4009.2 3598.94 7886.96 7887.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1660 0.000512 512 240 544 35584 0.779552 0.880832 16.3768 26.3503 44.4694 44.5501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 750 3.2e-05 4096 195 11648 432128 4222.31 1310.99 31387.6 39563.3 76490 76494.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1430 6.4e-05 512 370 544 253952 15.7733 6.70867 108.396 209.187 340.273 340.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1480 0.000128 4096 70 704 151680 28.434 471.016 838.9 1338.39 1338.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1410 6.4e-05 1024 200 576 283648 21.5387 13.4963 241.103 419.662 695.927 696.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1150 0.001024 512 320 288 13824 0.65824 0.379296 3.0801 25.3924 29.6123 29.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 780 0.001024 1024 230 1696 12544 0.716448 0.693344 27.2194 26.0777 54.7777 54.8495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 860 0.000512 2048 340 5728 22016 4.94976 3.47965 333.341 104.941 446.816 446.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1420 0.001024 512 170 352 17920 0.36416 3.55539 22.1391 26.1015 26.1568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1850 3.2e-05 4096 290 2016 579072 156.731 120.962 6658.77 3599.66 10536.3 10536.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1660 0.000512 512 240 544 34816 0.772032 0.870496 11.8243 26.0863 39.6364 39.7128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 750 3.2e-05 4096 195 11648 430080 4107.81 1277.61 21121.1 38544.5 65056.7 65061.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1430 6.4e-05 512 370 544 245760 16.4161 6.70774 72.462 209.302 305.101 305.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1480 0.000128 4096 70 704 151552 28.4303 319.283 838.81 1186.57 1186.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1410 6.4e-05 1024 200 576 282624 21.5048 13.4866 163.38 418.238 616.739 616.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1150 0.001024 512 320 288 13312 0.64592 0.382624 2.1151 25.1339 28.3807 28.4733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 780 0.001024 1024 230 1696 12288 0.713152 0.682848 18.2286 25.9029 45.6001 45.6761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 860 0.000512 2048 340 5728 20480 4.87923 3.36352 210.316 102.526 321.191 321.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1420 0.001024 512 170 352 17664 0.361472 2.50064 21.3879 24.2925 24.3475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1850 3.2e-05 4096 290 2016 578560 156.867 121.053 4531.13 3603.5 8412.77 8412.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1660 0.000512 512 240 544 34560 0.774144 0.874048 10.0102 26.1715 37.9148 37.9893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 750 3.2e-05 4096 195 11648 423936 8126.87 2496.11 18738.2 75272.1 104644 104653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1430 6.4e-05 512 370 544 221184 16.4004 6.532 59.1455 198.393 280.686 280.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1480 0.000128 4096 70 704 151296 28.4305 294.009 838.142 1160.63 1160.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1410 6.4e-05 1024 200 576 279552 21.5799 13.4625 146.518 417.098 598.788 598.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1150 0.001024 512 320 288 12288 0.66464 0.374784 1.92662 25.2206 28.2846 28.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 780 0.001024 1024 230 1696 11520 0.701248 0.692224 15.3298 25.3898 42.1875 42.2565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 860 0.000512 2048 340 5728 21504 4.92154 3.45005 200.688 104.245 313.409 313.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1420 0.001024 512 170 352 17664 0.379328 2.22592 22.8377 25.4851 25.5304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1850 3.2e-05 4096 290 2016 577536 156.871 120.96 4166.54 3599.28 8043.86 8044.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1660 0.000512 512 240 520 35968 0.774048 0.878592 12.2744 26.3044 40.3143 40.3938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 750 3.2e-05 4096 195 11640 432640 3756.53 1169.86 24304.4 35341.9 64578.1 64582.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1430 6.4e-05 512 370 560 253952 15.789 6.72944 83.04 209.007 314.779 314.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1480 0.000128 4096 70 720 151648 28.4125 377.694 838.101 1244.26 1244.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1410 6.4e-05 1024 200 600 282624 21.6055 13.5811 236.502 419.12 690.946 691.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1150 0.001024 512 320 320 14336 0.671712 0.392256 2.63542 25.6598 29.4577 29.5495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 780 0.001024 1024 230 1720 12736 0.718848 0.700416 21.2876 26.2747 49.0549 49.1287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 860 0.000512 2048 340 5720 22272 4.91197 3.46931 259.591 104.606 372.705 372.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1420 0.001024 512 170 360 18016 0.366016 2.79562 23.3472 26.5538 26.6106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1850 3.2e-05 4096 290 2040 578560 157.323 121.068 9081.25 3601.44 12961.3 12961.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1660 0.000512 512 240 520 35840 0.776192 0.878592 8.22947 26.2793 36.2452 36.3213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 750 3.2e-05 4096 195 11640 432128 3890.87 1207.05 15620.2 36459 57182.2 57186.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1430 6.4e-05 512 370 560 253952 15.7941 6.70963 53.6539 208.937 285.304 285.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1480 0.000128 4096 70 720 151616 28.4099 244.977 837.985 1111.42 1111.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1410 6.4e-05 1024 200 600 282624 21.7059 13.4963 352.138 419.008 806.486 806.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1150 0.001024 512 320 320 14336 0.66512 0.389728 4.57894 25.6769 31.4114 31.4988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 780 0.001024 1024 230 1720 12672 0.72128 0.69792 13.8569 26.3091 41.6587 41.7336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 860 0.000512 2048 340 5720 22272 4.92458 3.46522 167.022 104.672 280.186 280.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1420 0.001024 512 170 360 17984 0.365536 1.8432 23.2152 25.4686 25.5231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1850 3.2e-05 4096 290 2040 578560 158.033 121.117 9570.28 3601.15 13450.8 13451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1660 0.000512 512 240 520 35920 0.77824 0.88064 13.6089 26.2955 41.6462 41.7247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 750 3.2e-05 4096 195 11640 432640 3888.5 1207.14 27872.9 36338.6 69312.4 69316.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1430 6.4e-05 512 370 560 256000 15.7821 6.73178 95.0638 209.611 327.399 327.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1480 0.000128 4096 70 720 151640 28.4169 427.749 837.98 1294.19 1294.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1410 6.4e-05 1024 200 600 282560 21.7006 13.5332 219.925 419.102 674.389 674.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1150 0.001024 512 320 320 14240 0.665216 0.387104 2.88154 25.5954 29.6307 29.7227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 780 0.001024 1024 230 1720 12720 0.721344 0.695584 24.4764 26.2636 52.2304 52.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 860 0.000512 2048 340 5720 22240 4.93232 3.46317 297.197 104.523 410.217 410.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1420 0.001024 512 170 360 18000 0.364544 3.20307 23.1798 26.7888 26.8572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1850 3.2e-05 4096 290 2040 578560 157.737 121.39 6060.27 3601.63 9941.23 9941.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1660 0.000512 512 240 520 35840 0.772096 0.877824 9.06048 26.2677 37.0607 37.1361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 750 3.2e-05 4096 195 11640 432640 3990.02 1240.9 17593.9 37368.1 60202.8 60207.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1430 6.4e-05 512 370 560 256000 15.7453 6.72048 61.8373 209.692 294.21 294.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1480 0.000128 4096 70 720 151600 28.4112 270.159 838.087 1136.7 1136.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1410 6.4e-05 1024 200 600 282240 21.6612 13.5128 207.375 419.084 661.761 661.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1150 0.001024 512 320 320 14080 0.662624 0.38512 1.96163 25.5169 28.6295 28.7109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 780 0.001024 1024 230 1720 12640 0.717888 0.692224 15.7563 26.2057 43.4428 43.5164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 860 0.000512 2048 340 5720 22080 4.90448 3.44896 187.065 104.202 299.724 299.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1420 0.001024 512 170 360 17920 0.364128 2.06643 21.8841 24.3563 24.4101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1850 3.2e-05 4096 290 2040 578240 157.434 121.207 9797.81 3600.24 13676.9 13677.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1660 0.000512 512 240 520 35760 0.781344 0.876448 7.70355 26.316 35.7574 35.8335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 750 3.2e-05 4096 195 11640 432000 3886.85 1207.58 14386.6 36370.5 55856.8 55861.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1430 6.4e-05 512 370 560 245760 15.9524 6.63168 48.5984 206.372 277.766 277.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1480 0.000128 4096 70 720 151560 28.4236 220.058 838.58 1087.11 1087.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1410 6.4e-05 1024 200 600 282240 21.7006 13.5288 184.885 418.962 639.209 639.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1150 0.001024 512 320 320 13920 0.665696 0.383616 1.71082 25.5539 28.4176 28.5082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 780 0.001024 1024 230 1720 12480 0.718496 0.690176 12.739 26.061 40.2768 40.3527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 860 0.000512 2048 340 5720 22080 4.9473 3.47091 153.037 104.813 266.368 266.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1420 0.001024 512 170 360 17880 0.361888 1.71162 22.938 25.0547 25.1103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1850 3.2e-05 4096 290 2040 577920 157.968 121.34 9680.86 3603.33 13563.7 13564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1660 0.000512 512 240 520 35904 0.776064 0.879872 12.9671 26.3173 41.0248 41.0993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 750 3.2e-05 4096 195 11640 432384 3761.64 1171.61 25489.7 35299.8 65728.1 65732.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1430 6.4e-05 512 370 560 251904 15.8064 6.68746 86.3332 208.302 317.338 317.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1480 0.000128 4096 70 720 151632 28.4156 391.89 837.965 1258.32 1258.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1410 6.4e-05 1024 200 600 282624 21.5853 13.5115 203.688 418.865 657.779 657.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1150 0.001024 512 320 320 14208 0.666784 0.405504 2.65248 25.6222 29.4483 29.5301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 780 0.001024 1024 230 1720 12672 0.71856 0.695488 22.3844 26.2022 50.0692 50.1453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 860 0.000512 2048 340 5720 22272 4.93914 3.46947 272.673 104.803 385.988 386.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1420 0.001024 512 170 360 18000 0.367008 2.97395 23.4796 26.8637 26.9205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1850 3.2e-05 4096 290 2040 578496 157.277 121.211 5518.15 3599.93 9396.79 9396.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1660 0.000512 512 240 520 35712 0.771008 0.878784 8.5353 26.2406 36.5094 36.5875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 750 3.2e-05 4096 195 11640 431616 3754.05 1170.08 16610.7 35356.5 56896.7 56901.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1430 6.4e-05 512 370 560 245760 15.9102 6.74406 55.2367 206.524 284.635 284.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1480 0.000128 4096 70 720 151584 28.418 255.672 839.195 1123.33 1123.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1410 6.4e-05 1024 200 600 281856 21.5542 13.4982 132.519 418.984 586.687 586.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1150 0.001024 512 320 320 13824 0.663808 0.384704 1.78874 25.5471 28.4841 28.5757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 780 0.001024 1024 230 1720 12672 0.720992 0.696288 14.8408 26.3112 42.6471 42.7253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 860 0.000512 2048 340 5720 21888 4.9152 3.4576 175.574 104.573 288.641 288.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1420 0.001024 512 170 360 17952 0.364704 1.94624 22.9702 25.3247 25.3829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1850 3.2e-05 4096 290 2040 578304 156.958 121.124 3580.8 3606.8 7465.9 7466.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1660 0.000512 512 240 520 35712 0.774528 0.87824 7.17194 26.3374 35.243 35.3227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 750 3.2e-05 4096 195 11640 430848 4471.63 1388.07 13605.8 41855 61326.5 61331.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1430 6.4e-05 512 370 560 239616 16.0596 6.57613 45.0885 204.383 272.322 272.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1480 0.000128 4096 70 720 151488 28.4269 210.255 838.533 1077.26 1077.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1410 6.4e-05 1024 200 600 282240 21.6067 13.5967 110.371 419.344 565.047 565.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1150 0.001024 512 320 320 13824 0.658016 0.381248 1.63894 25.4381 28.2223 28.3169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 780 0.001024 1024 230 1720 12384 0.719296 0.691904 12.1185 26.2264 39.8267 39.8991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 860 0.000512 2048 340 5720 21888 4.90531 3.43654 144.894 104.13 257.465 257.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1420 0.001024 512 170 360 17856 0.363104 1.63654 21.7316 23.7759 23.8322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1850 3.2e-05 4096 290 2040 577728 157.266 121.279 2961.42 3604.52 6844.7 6844.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1660 0.000512 512 240 520 35952 0.780192 0.877696 17.3463 26.3352 45.4189 45.4988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 750 3.2e-05 4096 195 11640 431872 4121.75 1279.92 36224.5 38532.2 80164.3 80169.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1430 6.4e-05 512 370 560 254464 15.8392 6.72643 124.025 209.484 356.283 356.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1480 0.000128 4096 70 720 151648 28.416 558.665 838.691 1425.82 1425.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1410 6.4e-05 1024 200 600 282688 21.6538 13.5218 296.502 419.259 751.069 751.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1150 0.001024 512 320 320 14112 0.664896 0.386208 3.8745 25.5523 30.5768 30.6692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 780 0.001024 1024 230 1720 12656 0.721216 0.694784 32.3162 26.2105 60.0163 60.0984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 860 0.000512 2048 340 5720 22176 4.95357 3.47587 386.433 104.897 499.863 499.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1420 0.001024 512 170 360 17976 0.364544 4.21274 22.0371 26.6565 26.7129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1850 3.2e-05 4096 290 2040 578368 157.509 121.317 7894.37 3602.94 11776.4 11776.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1660 0.000512 512 240 520 35616 0.773152 0.872352 11.2595 26.2033 39.1909 39.2652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 750 3.2e-05 4096 195 11640 430080 4698.12 1457.19 22733.4 43884.2 72779.2 72784.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1430 6.4e-05 512 370 560 250880 15.6881 6.6415 79.1091 206.999 308.648 308.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1480 0.000128 4096 70 720 151536 28.3974 351.815 838.022 1218.28 1218.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1410 6.4e-05 1024 200 600 282240 21.5867 13.5149 184.423 418.437 638.089 638.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1150 0.001024 512 320 320 13888 0.66832 0.384896 2.4463 25.5754 29.1773 29.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 780 0.001024 1024 230 1720 12544 0.7168 0.691296 20.1622 26.121 47.7613 47.8351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 860 0.000512 2048 340 5720 21504 4.90179 3.41933 236.917 103.784 349.125 349.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1420 0.001024 512 170 360 17920 0.36272 2.7329 22.7594 25.8993 25.9526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1850 3.2e-05 4096 290 2040 577920 157.297 121.25 4929.61 3601.36 8809.73 8809.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1660 0.000512 512 240 520 35616 0.774624 0.872736 9.50512 26.1859 37.4242 37.5009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 750 3.2e-05 4096 195 11640 430080 4707.55 1459.26 18399.5 43916.8 68489.7 68495.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1430 6.4e-05 512 370 560 247296 16.3801 6.72768 63.7793 209.584 296.684 296.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1480 0.000128 4096 70 720 151536 28.4242 287.363 838.793 1154.63 1154.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1410 6.4e-05 1024 200 600 282240 21.6477 13.5371 151.632 418.814 605.765 605.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1150 0.001024 512 320 320 13440 0.660064 0.37872 2.04909 25.3317 28.5207 28.6126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 780 0.001024 1024 230 1720 12432 0.719008 0.688128 16.4887 26.0614 44.0317 44.1032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 860 0.000512 2048 340 5720 21504 4.90006 3.40515 192.737 103.409 304.555 304.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1420 0.001024 512 170 360 17808 0.363968 2.26266 21.6021 24.27 24.3283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1850 3.2e-05 4096 290 2040 577920 157.554 121.328 4049.79 3602.1 7930.99 7931.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1660 0.000512 512 240 520 35840 0.77824 0.87856 16.6786 26.3054 44.7231 44.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 750 3.2e-05 4096 195 11640 432128 3877.48 1207.14 33379 36500.2 74969.1 74973.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1430 6.4e-05 512 370 560 253952 15.7835 6.70634 115.437 209.137 347.276 347.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1480 0.000128 4096 70 720 151616 28.412 518.925 838.839 1386.22 1386.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1410 6.4e-05 1024 200 600 282624 21.5913 13.51 275.087 419.475 729.795 729.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1150 0.001024 512 320 320 14336 0.670912 0.38912 3.71059 25.6903 30.5599 30.6519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 780 0.001024 1024 230 1720 12672 0.722848 0.698016 29.9895 26.338 57.84 57.9011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 860 0.000512 2048 340 5720 22272 4.92544 3.47066 359.155 104.774 472.425 472.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1420 0.001024 512 170 360 17984 0.364128 3.97549 23.0089 27.4061 27.4514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1850 3.2e-05 4096 290 2040 578560 157.143 121.129 7277.21 3604.64 11160.3 11160.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1660 0.000512 512 240 520 35840 0.780288 0.885056 11.0735 26.3333 39.1574 39.2314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 750 3.2e-05 4096 195 11640 432128 4222.5 1311.02 20414.8 39538 65492 65496.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1430 6.4e-05 512 370 560 253952 15.7787 6.70202 74.3692 209.011 306.075 306.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1480 0.000128 4096 70 720 151552 28.4221 335.776 838.099 1202.34 1202.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1410 6.4e-05 1024 200 600 282624 21.5869 13.4952 176.531 419.215 630.959 631.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1150 0.001024 512 320 320 13824 0.65936 0.380288 2.39082 25.3762 28.9077 28.9938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 780 0.001024 1024 230 1720 12288 0.71824 0.69248 18.5684 26.0575 46.1085 46.1804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 860 0.000512 2048 340 5720 22016 4.9455 3.4816 216.59 104.864 329.98 330.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1420 0.001024 512 170 360 17920 0.362816 2.5544 22.966 25.9262 25.9822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1850 3.2e-05 4096 290 2040 578048 157.222 121.13 4721.03 3602.38 8601.98 8602.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1660 0.000512 512 240 520 35712 0.77824 0.8776 9.0281 26.301 37.0688 37.1487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 750 3.2e-05 4096 195 11640 430080 4127.45 1282.33 16778.4 38728.8 60922.7 60927.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1430 6.4e-05 512 370 560 245760 15.9228 6.61715 59.1646 206.541 288.467 288.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1480 0.000128 4096 70 720 151488 28.4192 271.189 838.857 1138.51 1138.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1410 6.4e-05 1024 200 600 281088 21.65 13.4974 141.627 418.874 595.782 595.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1150 0.001024 512 320 320 13824 0.673088 0.387296 2.04934 25.6037 28.8146 28.9093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 780 0.001024 1024 230 1720 12288 0.71712 0.694656 15.2798 26.1622 42.9274 43.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 860 0.000512 2048 340 5720 21504 4.89427 3.41795 174.598 103.736 286.747 286.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1420 0.001024 512 170 360 17856 0.362496 2.12173 22.7834 25.3093 25.3669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1850 3.2e-05 4096 290 2040 577536 157.268 121.178 3810.59 3605.81 7695.07 7695.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1660 0.000512 512 240 520 35856 0.77984 0.876544 16.7177 26.2834 44.7439 44.8241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 750 3.2e-05 4096 195 11640 432000 4119.48 1278.82 34620.9 38487.5 78512.3 78516.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1430 6.4e-05 512 370 560 248832 15.9208 6.66192 117.653 207.399 347.847 348.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1480 0.000128 4096 70 720 151632 28.4201 531.019 838.801 1398.29 1398.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1410 6.4e-05 1024 200 600 282240 21.68 13.5209 278.6 419.313 733.243 733.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1150 0.001024 512 320 320 14112 0.665664 0.387072 3.724 25.5884 30.4664 30.5581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 780 0.001024 1024 230 1720 12672 0.72432 0.696736 30.9839 26.3208 58.7968 58.8677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 860 0.000512 2048 340 5720 22176 4.93581 3.46397 369.716 104.699 482.92 483.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1420 0.001024 512 170 360 17928 0.364128 3.98989 22.9033 27.2992 27.3545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1850 3.2e-05 4096 290 2040 578304 157.618 121.357 7469.55 3603.37 11352.1 11352.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1660 0.000512 512 240 520 35712 0.774144 0.87904 11.7452 26.5692 40.055 40.1303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 750 3.2e-05 4096 195 11640 430848 4472.05 1388.19 22402 42215.2 70483.8 70489.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1430 6.4e-05 512 370 560 239616 16.0556 6.57917 73.3525 206.194 302.399 302.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1480 0.000128 4096 70 720 151488 28.414 344.493 845.932 1218.89 1218.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1410 6.4e-05 1024 200 600 282240 21.6132 13.5084 180.572 423.05 638.88 638.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1150 0.001024 512 320 320 13824 0.660288 0.388672 2.50675 25.5514 29.2119 29.3123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 780 0.001024 1024 230 1720 12384 0.718752 0.692608 19.845 26.4559 47.7867 47.8618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 860 0.000512 2048 340 5720 21888 4.8999 3.44694 237.392 105.048 350.891 350.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1420 0.001024 512 170 360 17856 0.3616 2.64611 22.9016 25.9523 26.0095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1850 3.2e-05 4096 290 2040 577728 157.214 121.27 4815.23 3636.25 8730.18 8730.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1660 0.000512 512 240 520 35424 0.77616 0.870144 10.3423 26.0694 38.1413 38.2157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 750 3.2e-05 4096 195 11640 428544 4935.64 1528.1 19800.4 45973.7 72244.4 72249.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1430 6.4e-05 512 370 560 235008 16.4426 6.58227 63.2929 204.226 290.762 290.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1480 0.000128 4096 70 720 151416 28.4029 304.489 837.696 1170.63 1170.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1410 6.4e-05 1024 200 600 279936 21.7107 13.8445 157.992 417.487 611.165 611.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1150 0.001024 512 320 320 13824 0.663968 0.382112 2.26086 25.4756 28.8816 28.9731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 780 0.001024 1024 230 1720 12096 0.714752 0.688128 17.2498 25.9143 44.65 44.7145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 860 0.000512 2048 340 5720 20736 4.89565 3.36998 199 102.676 310.041 310.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1420 0.001024 512 170 360 17712 0.36128 2.28342 21.4452 24.1488 24.1951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1850 3.2e-05 4096 290 2040 578016 157.788 121.411 4268.22 3603.1 8150.73 8150.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1660 0.000512 512 240 520 35136 0.772288 0.876736 9.2184 26.2125 37.1655 37.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 750 3.2e-05 4096 195 11640 428544 5499 1698.39 17797.9 51180.4 76188.6 76194.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1430 6.4e-05 512 370 560 221184 16.3701 6.53469 54.2636 198.096 275.478 275.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1480 0.000128 4096 70 720 151200 28.4107 271.813 836.921 1137.19 1137.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1410 6.4e-05 1024 200 600 281088 21.5483 13.4902 142.258 417.58 595.005 595.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1150 0.001024 512 320 320 12672 0.657504 0.375168 1.95683 25.1357 28.2279 28.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 780 0.001024 1024 230 1720 12096 0.71504 0.690752 15.5095 26.0089 42.9941 43.0677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 860 0.000512 2048 340 5720 20736 4.87526 3.38259 178.499 102.869 289.726 289.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1420 0.001024 512 170 360 17568 0.362112 2.16198 22.4483 25.0135 25.0696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1850 3.2e-05 4096 290 2040 577152 157.218 121.297 3831.32 3605.44 7715.48 7715.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1660 0.000512 512 240 520 35840 0.772896 0.876544 16.5272 26.2919 44.5501 44.6281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 750 3.2e-05 4096 195 11640 432640 3989.95 1240.83 32517.5 37402.2 75155.9 75160.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1430 6.4e-05 512 370 560 256000 15.7331 6.72234 113.006 209.91 345.585 345.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1480 0.000128 4096 70 720 151600 28.4081 498.295 838.679 1365.43 1365.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1410 6.4e-05 1024 200 600 282240 21.6341 13.5105 259.766 419.558 714.602 714.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1150 0.001024 512 320 320 14080 0.663872 0.382976 3.4297 25.5271 30.1032 30.2037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 780 0.001024 1024 230 1720 12640 0.720256 0.690464 28.9191 26.2266 56.6315 56.7067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 860 0.000512 2048 340 5720 22080 4.90458 3.44845 345.352 104.291 458.1 458.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1420 0.001024 512 170 360 17920 0.36448 3.81133 23.0346 27.2549 27.3111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1850 3.2e-05 4096 290 2040 578240 157.139 121.21 6980.56 3603.27 10862.4 10862.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1660 0.000512 512 240 520 35520 0.772064 0.876544 11.3461 26.2392 39.316 39.3912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 750 3.2e-05 4096 195 11640 432640 3984.9 1239.59 22272.6 37416.4 64918.8 64923.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1430 6.4e-05 512 370 560 245760 15.9055 6.62144 75.3547 206.45 304.541 304.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1480 0.000128 4096 70 720 151520 28.4142 341.68 838.76 1208.9 1208.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1410 6.4e-05 1024 200 600 281600 21.6226 13.6296 177.589 419.531 632.498 632.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1150 0.001024 512 320 320 14080 0.665344 0.386656 2.4817 25.579 29.213 29.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 780 0.001024 1024 230 1720 12480 0.71728 0.690176 19.6812 26.1182 47.277 47.3518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 860 0.000512 2048 340 5720 21760 4.86976 3.41232 232.512 103.652 344.544 344.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1420 0.001024 512 170 360 17760 0.364544 2.60157 22.6573 25.666 25.7226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1850 3.2e-05 4096 290 2040 577920 156.942 121.152 4815.25 3606.3 8699.86 8700.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1660 0.000512 512 240 520 35040 0.768 0.86496 9.92182 26.0547 37.6907 37.7677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 750 3.2e-05 4096 195 11640 430080 4445.47 1378.98 18677.3 41497.4 66005.2 66010.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1430 6.4e-05 512 370 560 245760 15.9307 6.62688 63.0246 206.351 292.138 292.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1480 0.000128 4096 70 720 151440 28.4103 285.978 837.962 1152.4 1152.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1410 6.4e-05 1024 200 600 280320 21.6084 13.4974 148.585 417.523 601.341 601.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1150 0.001024 512 320 320 13440 0.675328 0.387072 2.1617 25.6184 28.9399 29.0358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 780 0.001024 1024 230 1720 12480 0.718976 0.694272 16.2224 26.2008 43.9083 43.9827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 860 0.000512 2048 340 5720 21120 4.91104 3.41914 190.411 103.767 302.609 302.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1420 0.001024 512 170 360 17760 0.362848 2.17046 22.7387 25.3138 25.3694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1850 3.2e-05 4096 290 2040 576960 157.389 121.326 4017.32 3601.92 7898.16 7898.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1660 0.000512 512 240 520 35200 0.770272 0.873664 9.30115 26.1062 37.1357 37.2115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 750 3.2e-05 4096 195 11640 430080 4951.98 1533.15 18451.6 46217.7 71161.1 71166.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1430 6.4e-05 512 370 560 245760 15.9375 6.61939 62.3857 206.418 291.577 291.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1480 0.000128 4096 70 720 151360 28.4197 290.758 838.073 1157.3 1157.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1410 6.4e-05 1024 200 600 279040 21.5194 13.4205 145.024 415.912 596.007 596.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1150 0.001024 512 320 320 14080 0.676 0.389088 2.16896 25.6734 29.007 29.0976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 780 0.001024 1024 230 1720 12160 0.71984 0.714752 15.6325 26.3133 43.4541 43.5191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 860 0.000512 2048 340 5720 21760 4.89651 3.43821 194.051 103.98 306.467 306.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1420 0.001024 512 170 360 17600 0.379072 2.20035 22.7211 25.345 25.3911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1850 3.2e-05 4096 290 2040 577280 157.249 121.3 4049.96 3607.89 7936.6 7936.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1660 0.000512 512 240 520 35712 0.771264 0.876992 15.9345 26.2058 43.8741 43.9521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 750 3.2e-05 4096 195 11640 431616 3753.39 1169.87 30999.1 35749 71676.5 71680.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1430 6.4e-05 512 370 560 245760 15.8933 6.61798 101.747 206.169 330.645 330.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1480 0.000128 4096 70 720 151584 28.4059 475.777 837.818 1342.07 1342.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1410 6.4e-05 1024 200 600 281856 21.5599 13.4904 243.067 431.451 709.697 709.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1150 0.001024 512 320 320 13824 0.665216 0.383008 3.28954 25.5199 29.9606 30.0503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 780 0.001024 1024 230 1720 12672 0.716896 0.695328 27.2376 26.2616 54.9826 55.0551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 860 0.000512 2048 340 5720 21888 4.90813 3.45702 322.853 104.397 435.728 435.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1420 0.001024 512 170 360 17952 0.36496 3.62003 22.8845 26.9115 26.9676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1850 3.2e-05 4096 290 2040 578304 156.833 121.131 6697.45 3600.84 10576.5 10576.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1660 0.000512 512 240 520 35712 0.777632 0.87856 11.1867 26.2886 39.2169 39.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 750 3.2e-05 4096 195 11640 430080 4127.65 1282.28 21666.8 38705.4 65787.7 65792.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1430 6.4e-05 512 370 560 245760 15.9248 6.61702 73.7721 206.367 302.891 303.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1480 0.000128 4096 70 720 151488 28.412 335.998 838.07 1202.52 1202.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1410 6.4e-05 1024 200 600 281088 21.6416 13.4963 175.202 418.542 629.013 629.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1150 0.001024 512 320 320 13824 0.668608 0.385024 2.43843 25.5908 29.1857 29.2803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 780 0.001024 1024 230 1720 12288 0.7184 0.690592 19.1619 26.1427 46.7865 46.8603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 860 0.000512 2048 340 5720 21504 4.88995 3.41629 226.639 103.662 338.711 338.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1420 0.001024 512 170 360 17856 0.364672 2.63357 22.7719 25.8106 25.8668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1850 3.2e-05 4096 290 2040 577536 157.273 121.162 4716.93 3602.93 8598.51 8598.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1660 0.000512 512 240 520 35136 0.774144 0.87632 9.4599 26.2404 37.4325 37.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 750 3.2e-05 4096 195 11640 428544 5493.4 1698.33 18072.8 51223.3 76495.2 76501.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1430 6.4e-05 512 370 560 221184 16.3765 6.53715 55.0848 198.291 276.499 276.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1480 0.000128 4096 70 720 151200 28.4048 276.842 837.735 1143.03 1143.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1410 6.4e-05 1024 200 600 281088 21.5342 13.484 144.474 417.991 597.61 597.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1150 0.001024 512 320 320 12672 0.655616 0.374848 1.96141 25.1535 28.2463 28.3372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 780 0.001024 1024 230 1720 12096 0.715008 0.689856 15.7801 26.0334 43.2915 43.3622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 860 0.000512 2048 340 5720 20736 4.88512 3.38243 181.16 102.965 292.49 292.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1420 0.001024 512 170 360 17568 0.360544 2.20563 22.4597 25.0675 25.1216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1850 3.2e-05 4096 290 2040 577152 157.244 121.302 3891.67 3611.72 7782.14 7782.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1660 0.000512 512 240 520 35328 0.774624 0.874496 8.95373 26.1429 36.8313 36.9029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 750 3.2e-05 4096 195 11640 423936 8126.29 2496.16 16863 75186.2 102683 102692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1430 6.4e-05 512 370 560 221184 16.3918 6.5384 51.6206 198.127 272.896 273.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1480 0.000128 4096 70 720 151296 28.4211 259.308 837.803 1125.58 1125.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1410 6.4e-05 1024 200 600 279552 21.5804 13.4719 134.983 416.608 586.78 586.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1150 0.001024 512 320 320 12288 0.663104 0.374144 1.85264 25.2037 28.1947 28.2885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 780 0.001024 1024 230 1720 11520 0.704544 0.694272 13.6524 25.3668 40.4913 40.5604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 860 0.000512 2048 340 5720 21504 4.91859 3.44678 175.883 104.142 288.49 288.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1420 0.001024 512 170 360 17664 0.384576 2.11533 22.8461 25.3881 25.4361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1850 3.2e-05 4096 290 2040 576000 157.308 121.235 3606.23 3603.7 7488.69 7488.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1660 0.000512 512 240 520 35600 0.782336 0.87232 15.9669 26.2495 43.9556 44.0358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 750 3.2e-05 4096 195 11640 432000 3998.12 1243.41 31896.2 37441.2 74584.5 74589.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1430 6.4e-05 512 370 560 249600 15.6905 6.63738 108.357 206.509 337.428 337.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1480 0.000128 4096 70 720 151600 28.3842 488.11 838.865 1355.41 1355.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1410 6.4e-05 1024 200 600 282400 21.6722 13.5332 255.555 419.147 710.039 710.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1150 0.001024 512 320 320 14000 0.665664 0.384928 3.40867 25.5349 30.0951 30.1979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 780 0.001024 1024 230 1720 12600 0.724992 0.69648 28.2651 26.3091 56.0687 56.1446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 860 0.000512 2048 340 5720 22000 4.95206 3.46538 337.656 104.568 450.749 450.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1420 0.001024 512 170 360 17900 0.364544 3.70893 23.074 27.1908 27.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1850 3.2e-05 4096 290 2040 578400 157.998 121.446 6871.98 3604.78 10756.4 10756.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1660 0.000512 512 240 520 35600 0.779232 0.878304 11.8408 26.2964 39.8777 39.9555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 750 3.2e-05 4096 195 11640 432000 4001.08 1243.09 21623.7 37375.8 64249.1 64253.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1430 6.4e-05 512 370 560 243200 16.1331 6.63142 72.1959 206.338 301.527 301.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1480 0.000128 4096 70 720 151400 28.4058 331.366 837.545 1197.36 1197.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1410 6.4e-05 1024 200 600 281600 21.6983 13.5874 173.522 418.759 627.696 627.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1150 0.001024 512 320 320 13600 0.673568 0.38816 2.33933 25.5947 29.0929 29.1926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 780 0.001024 1024 230 1720 12400 0.7168 0.692224 18.9581 26.1546 46.5947 46.6651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 860 0.000512 2048 340 5720 21600 4.91075 3.41994 225.123 103.661 337.219 337.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1420 0.001024 512 170 360 17800 0.364992 2.5129 22.8263 25.7471 25.8013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1850 3.2e-05 4096 290 2040 578400 157.642 121.436 4678.38 3602.56 8560.23 8560.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1660 0.000512 512 240 520 34800 0.776768 0.868352 9.88774 26.0934 37.7123 37.7863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 750 3.2e-05 4096 195 11640 432000 5262.28 1622.41 19441.1 48760.1 75092.9 75098.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1430 6.4e-05 512 370 560 249600 15.7369 6.64106 64.9349 206.43 293.959 294.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1480 0.000128 4096 70 720 151200 28.3832 296.296 836.998 1161.72 1161.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1410 6.4e-05 1024 200 600 280800 21.7799 13.6127 150.653 418.897 605.07 605.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1150 0.001024 512 320 320 13200 0.6816 0.38912 2.18278 25.6653 29.0228 29.1162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 780 0.001024 1024 230 1720 12000 0.722944 0.693792 16.1262 26.2863 43.9053 43.9764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 860 0.000512 2048 340 5720 21600 4.93382 3.43859 197.165 103.934 309.572 309.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1420 0.001024 512 170 360 17700 0.364448 2.17779 22.7796 25.3647 25.4198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1850 3.2e-05 4096 290 2040 577200 158.162 121.524 4208.99 3601.55 8090.44 8090.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1660 0.000512 512 240 520 35200 0.772096 0.8704 9.07034 26.1794 36.9756 37.0509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 750 3.2e-05 4096 195 11640 428800 3992.46 1241.93 17397.2 37439.5 60076.5 60080.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1430 6.4e-05 512 370 560 230400 17.1049 6.63344 55.1931 206.585 285.743 285.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1480 0.000128 4096 70 720 151200 28.4136 266.121 838.232 1132.81 1132.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1410 6.4e-05 1024 200 600 278400 21.6647 13.482 137.768 417.231 590.272 590.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1150 0.001024 512 320 320 11200 0.642336 0.360448 1.97917 23.6213 26.7019 26.8001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 780 0.001024 1024 230 1720 11200 0.70416 0.671744 13.9832 25.3652 40.7945 40.8658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 860 0.000512 2048 340 5720 20800 4.94883 3.44813 174.409 104.292 287.196 287.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1420 0.001024 512 170 360 17600 0.364736 2.03891 22.828 25.2759 25.3317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1850 3.2e-05 4096 290 2040 577600 157.194 121.26 3732.26 3603.29 7614.21 7614.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1660 0.000512 512 240 528 35712 0.774144 0.881184 13.8849 26.5536 42.1755 42.2595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 750 3.2e-05 4096 195 11664 432640 3871.12 1204.36 26284.2 36664.1 68029.3 68033.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1430 6.4e-05 512 370 528 249856 16.0257 6.7113 87.7606 210.976 321.685 321.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1480 0.000128 4096 70 720 151648 28.4206 406.927 846.004 1281.4 1281.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1410 6.4e-05 1024 200 576 283392 21.5646 13.4945 254.293 423.026 712.512 712.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1150 0.001024 512 320 288 13952 0.61008 0.364032 2.61747 24.4547 28.1434 28.2379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 780 0.001024 1024 230 1728 12672 0.71952 0.715968 23.2955 26.5197 51.3215 51.3872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 860 0.000512 2048 340 5712 22400 4.91296 3.46522 283.313 105.585 397.379 397.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1420 0.001024 512 170 384 17920 0.382752 3.21187 22.2875 25.9233 25.9722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1850 3.2e-05 4096 290 2016 579072 156.645 120.971 10180.3 3632.46 14090.6 14090.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1660 0.000512 512 240 528 35584 0.776192 0.87968 8.89434 26.2996 36.9316 37.0078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 750 3.2e-05 4096 195 11664 432128 4221.46 1310.59 16809.6 39555.6 61902.8 61907.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1430 6.4e-05 512 370 528 249856 16.0466 6.70899 56.6331 209.076 288.673 288.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1480 0.000128 4096 70 720 151616 28.4091 260.372 838.545 1127.37 1127.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1410 6.4e-05 1024 200 576 283136 21.5926 13.5005 195.863 419.298 650.384 650.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1150 0.001024 512 320 288 13824 0.675104 0.391168 1.89363 25.6906 28.7491 28.8468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 780 0.001024 1024 230 1728 12672 0.721376 0.696768 15.2409 26.3319 43.0636 43.1391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 860 0.000512 2048 340 5712 22272 4.92339 3.47069 180.239 104.746 293.483 293.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1420 0.001024 512 170 384 17856 0.362528 2.07667 21.8615 24.3431 24.3979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1850 3.2e-05 4096 290 2016 579072 157.145 121.04 9708.6 3600.8 13587.8 13588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1660 0.000512 512 240 528 35520 0.771584 0.876736 7.46352 26.2337 35.4284 35.5041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 750 3.2e-05 4096 195 11664 431616 4221.89 1308.03 13925.6 39511.8 58985.2 58990
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1430 6.4e-05 512 370 528 245760 15.8871 6.6273 46.2094 206.383 275.316 275.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1480 0.000128 4096 70 720 151584 28.4249 808.531 838.671 1675.68 1675.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1410 6.4e-05 1024 200 576 282624 21.5986 13.4893 370.447 418.772 824.439 824.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1150 0.001024 512 320 288 13440 0.667552 0.385696 4.56547 25.5376 31.2614 31.3526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 780 0.001024 1024 230 1728 12480 0.719616 0.700672 12.4428 26.2926 40.2307 40.3035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 860 0.000512 2048 340 5712 22272 4.90547 3.45498 149.514 104.503 262.481 262.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1420 0.001024 512 170 384 17856 0.364544 1.73075 23.0097 25.1478 25.2027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1850 3.2e-05 4096 290 2016 578688 157.036 121.024 10780.6 3602.43 14661.3 14661.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1660 0.000512 512 240 528 35680 0.77792 0.880256 13.2412 26.3158 41.302 41.3787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 750 3.2e-05 4096 195 11664 432640 3888.89 1207.21 25503.2 36364.4 66969.2 66973.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1430 6.4e-05 512 370 528 250880 16.1169 6.72768 85.2148 209.813 318.08 318.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1480 0.000128 4096 70 720 151640 28.4039 390.521 838.613 1257.58 1257.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1410 6.4e-05 1024 200 576 283200 21.672 13.525 197.715 419.353 652.396 652.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1150 0.001024 512 320 288 13760 0.669856 0.387072 2.45286 25.605 29.214 29.3066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 780 0.001024 1024 230 1728 12640 0.720896 0.696896 22.4487 26.278 50.2177 50.2822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 860 0.000512 2048 340 5712 22240 4.93504 3.46522 270.975 104.601 384.08 384.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1420 0.001024 512 170 384 17920 0.366592 3.13958 23.318 26.8655 26.9128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1850 3.2e-05 4096 290 2016 579040 157.574 121.318 5482.05 3601.68 9362.84 9363.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1660 0.000512 512 240 528 35520 0.773088 0.878496 8.73882 26.2697 36.7494 36.8274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 750 3.2e-05 4096 195 11664 432640 3990.15 1240.91 16643.8 37376.2 59256.5 59261.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1430 6.4e-05 512 370 528 250880 16.1048 6.72154 55.9913 209.699 288.726 288.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1480 0.000128 4096 70 720 151600 28.3995 254.865 837.976 1121.29 1121.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1410 6.4e-05 1024 200 576 282880 21.593 13.514 128.865 419.035 583.137 583.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1150 0.001024 512 320 288 13440 0.668992 0.383808 1.63626 25.5144 28.3036 28.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 780 0.001024 1024 230 1728 12480 0.718144 0.694272 14.6771 26.2016 42.3617 42.4366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 860 0.000512 2048 340 5712 22080 4.90496 3.44922 176.843 104.201 289.503 289.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1420 0.001024 512 170 384 17840 0.364192 2.0848 22.908 25.3986 25.4546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1850 3.2e-05 4096 290 2016 578560 156.954 121.136 3557.43 3598.69 7434.43 7434.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1660 0.000512 512 240 528 35520 0.778048 0.876544 7.42064 26.2964 35.4559 35.5348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 750 3.2e-05 4096 195 11664 432000 3886.99 1207.6 13643.1 36381.5 55124.5 55129.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1430 6.4e-05 512 370 528 245760 15.9497 6.62755 45.8169 206.227 274.84 275.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1480 0.000128 4096 70 720 151560 28.4163 208.931 837.967 1075.36 1075.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1410 6.4e-05 1024 200 576 282240 21.7259 13.7994 166.137 418.655 620.448 620.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1150 0.001024 512 320 288 13440 0.671968 0.387168 1.51379 25.5457 28.2177 28.3116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 780 0.001024 1024 230 1728 12240 0.717312 0.696384 12.0805 26.0424 39.6085 39.6863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 860 0.000512 2048 340 5712 22080 4.9472 3.46682 145.105 104.739 258.356 258.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1420 0.001024 512 170 384 17760 0.362976 1.73075 21.8214 23.9589 24.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1850 3.2e-05 4096 290 2016 578400 157.91 121.247 8472.74 3598.07 12350.2 12350.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1660 0.000512 512 240 528 35712 0.776288 0.87984 17.2863 26.3316 45.3588 45.4352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 750 3.2e-05 4096 195 11664 432384 3990.65 1240.85 35379.1 37393.2 78009.3 78013.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1430 6.4e-05 512 370 528 248832 16.011 6.68512 117.245 208.388 348.54 348.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1480 0.000128 4096 70 720 151632 28.414 543.673 838.564 1410.7 1410.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1410 6.4e-05 1024 200 576 283008 21.5582 13.5804 280.24 419.172 734.679 734.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1150 0.001024 512 320 288 13824 0.67072 0.387072 3.67235 25.6333 30.4683 30.5582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 780 0.001024 1024 230 1728 12576 0.7168 0.692832 31.815 26.2177 59.5156 59.5886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 860 0.000512 2048 340 5712 22464 4.92451 3.47078 384.019 104.879 497.402 497.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1420 0.001024 512 170 384 17904 0.36352 4.30579 23.1484 27.8602 27.9174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1850 3.2e-05 4096 290 2016 578880 156.779 121.131 7558.57 3600.33 11437 11437.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1660 0.000512 512 240 528 35520 0.772384 0.878272 11.3163 26.2349 39.2853 39.3636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 750 3.2e-05 4096 195 11664 431616 4208.66 1308.04 22218.5 39447.9 67189.1 67194.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1430 6.4e-05 512 370 528 245760 15.8911 6.61677 74.3997 206.381 303.503 303.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1480 0.000128 4096 70 720 151584 28.418 341.056 838.667 1208.19 1208.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1410 6.4e-05 1024 200 576 282624 21.5163 13.4943 173.554 418.709 627.405 627.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1150 0.001024 512 320 288 13440 0.669984 0.384832 2.30586 25.5343 28.9958 29.0883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 780 0.001024 1024 230 1728 12480 0.718848 0.699296 19.656 26.2907 47.439 47.5158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 860 0.000512 2048 340 5712 22272 4.90086 3.45514 237.535 104.503 350.495 350.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1420 0.001024 512 170 384 17856 0.364416 2.73174 22.8618 26.0012 26.0583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1850 3.2e-05 4096 290 2016 578688 156.67 121.057 4744.1 3602.44 8624.49 8624.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1660 0.000512 512 240 528 35424 0.774144 0.878592 9.51514 26.3175 37.5681 37.6422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 750 3.2e-05 4096 195 11664 430848 4471.27 1388.07 17987.8 41815.8 65669 65674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1430 6.4e-05 512 370 528 239616 16.0641 6.57456 59.7709 204.225 286.85 287.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1480 0.000128 4096 70 720 151488 28.3996 277.663 837.853 1143.96 1144.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1410 6.4e-05 1024 200 576 282240 21.6189 13.5097 141.768 419.013 596.034 596.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1150 0.001024 512 320 288 13248 0.668384 0.381344 2.03754 25.4301 28.618 28.7147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 780 0.001024 1024 230 1728 12384 0.720224 0.693824 15.8655 26.2046 43.5523 43.6265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 860 0.000512 2048 340 5712 21888 4.90877 3.44784 190.82 104.048 303.324 303.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1420 0.001024 512 170 384 17712 0.362496 2.28538 22.7941 25.4831 25.5393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1850 3.2e-05 4096 290 2016 578304 156.807 121.16 3830.02 3598.3 7706.5 7706.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1660 0.000512 512 240 528 35328 0.776192 0.87872 8.23501 26.2795 36.2517 36.3284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 750 3.2e-05 4096 195 11664 430080 5498.85 1697.96 14998.3 51251.2 73465.6 73471.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1430 6.4e-05 512 370 528 245760 15.9223 6.61504 51.69 206.278 280.713 280.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1480 0.000128 4096 70 720 151488 28.4068 233.06 837.97 1099.48 1099.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1410 6.4e-05 1024 200 576 282624 21.5593 13.5004 213.739 418.491 667.419 667.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1150 0.001024 512 320 288 13056 0.67632 0.387776 1.66438 25.5871 28.4203 28.5204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 780 0.001024 1024 230 1728 12288 0.717504 0.698368 13.4413 26.1376 41.067 41.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 860 0.000512 2048 340 5712 21504 4.8928 3.42016 158.135 103.645 270.192 270.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1420 0.001024 512 170 384 17664 0.362496 1.8903 22.6694 24.9639 25.0186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1850 3.2e-05 4096 290 2016 578304 156.88 121.031 12023.2 3598.46 15899.8 15900
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1660 0.000512 512 240 528 35616 0.781184 0.878592 16.5938 26.321 44.6585 44.7346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 750 3.2e-05 4096 195 11664 431872 4121.95 1280 32504.7 38515.3 76427.7 76432.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1430 6.4e-05 512 370 528 247296 16.3619 6.72973 108 209.305 340.615 340.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1480 0.000128 4096 70 720 151648 28.4446 499.687 838.225 1366.4 1366.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1410 6.4e-05 1024 200 576 283136 21.6419 13.6929 258.942 419.03 713.441 713.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1150 0.001024 512 320 288 13664 0.673152 0.383968 3.34717 25.5378 30.0426 30.1372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 780 0.001024 1024 230 1728 12544 0.721248 0.695424 29.203 26.1958 56.8868 56.9689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 860 0.000512 2048 340 5712 22400 4.9513 3.4775 350.222 104.838 463.59 463.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1420 0.001024 512 170 384 17864 0.365024 4.02035 23.002 27.4319 27.4862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1850 3.2e-05 4096 290 2016 578816 157.117 121.273 7004 3598.56 10881.2 10881.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1660 0.000512 512 240 528 35392 0.772288 0.876672 10.8917 26.1961 38.8228 38.8977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 750 3.2e-05 4096 195 11664 430080 4698.27 1457.31 20547.3 43857.1 70566.5 70571.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1430 6.4e-05 512 370 528 243712 16.1657 6.6448 70.1045 206.971 300.103 300.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1480 0.000128 4096 70 720 151536 28.3935 318.451 837.598 1184.49 1184.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1410 6.4e-05 1024 200 576 282240 21.5979 13.5101 163.58 418.279 617.097 617.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1150 0.001024 512 320 288 13440 0.672928 0.389568 2.16438 25.5771 28.91 28.9988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 780 0.001024 1024 230 1728 12320 0.717152 0.690208 18.1835 26.1169 45.7817 45.8535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 860 0.000512 2048 340 5712 21952 4.88698 3.42016 218.311 103.743 330.464 330.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1420 0.001024 512 170 384 17808 0.360896 2.61354 22.7098 25.727 25.7764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1850 3.2e-05 4096 290 2016 578368 157.1 121.162 4458.84 3597.76 8335.08 8335.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1660 0.000512 512 240 528 35280 0.77648 0.8728 9.09434 26.1616 36.9883 37.0668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 750 3.2e-05 4096 195 11664 430080 4707.95 1459.27 16770.4 43862.9 66807 66812.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1430 6.4e-05 512 370 528 247296 16.3867 6.73267 58.5251 209.361 291.219 291.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1480 0.000128 4096 70 720 151536 28.4099 262.52 838.017 1128.99 1129.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1410 6.4e-05 1024 200 576 282240 21.6539 13.5297 134.17 418.358 587.847 587.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1150 0.001024 512 320 288 12768 0.667584 0.377376 1.7592 25.3143 28.2215 28.3128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 780 0.001024 1024 230 1728 12096 0.717696 0.688128 14.7736 26.0383 42.2888 42.3646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 860 0.000512 2048 340 5712 21504 4.89514 3.40496 175.856 103.297 287.555 287.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1420 0.001024 512 170 384 17640 0.362496 2.17978 22.5957 25.1805 25.2366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1850 3.2e-05 4096 290 2016 577920 157.542 121.295 3669.54 3598.57 7547.16 7547.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1660 0.000512 512 240 528 34944 0.768032 0.873088 8.14051 26.126 35.9916 36.0792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 750 3.2e-05 4096 195 11664 430080 4693.52 1456.17 15161.6 43891 65208.7 65213.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1430 6.4e-05 512 370 528 229376 16.4485 6.56733 48.937 202.238 274.404 274.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1480 0.000128 4096 70 720 151424 28.3915 238.01 837.849 1104.29 1104.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1410 6.4e-05 1024 200 576 281344 21.6 13.4984 121.803 418.505 575.531 575.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1150 0.001024 512 320 288 12544 0.669088 0.37888 1.66317 25.3557 28.1661 28.2583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 780 0.001024 1024 230 1728 12096 0.720896 0.695488 13.3098 26.2671 41.0628 41.1341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 860 0.000512 2048 340 5712 21504 4.92154 3.44134 159.37 104.065 271.901 271.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1420 0.001024 512 170 384 17696 0.362688 2.00518 22.7916 25.2016 25.2587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1850 3.2e-05 4096 290 2016 577920 156.97 121.146 3321.88 3602.05 7202.26 7202.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1660 0.000512 512 240 528 35584 0.775872 0.88064 15.9629 26.3054 44.0049 44.0793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 750 3.2e-05 4096 195 11664 432128 4221.92 1310.79 30706.3 39566.7 75811.4 75816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1430 6.4e-05 512 370 528 249856 16.0376 6.7057 107.263 209.138 339.355 339.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1480 0.000128 4096 70 720 151616 28.414 487.096 838.767 1354.32 1354.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1410 6.4e-05 1024 200 576 283136 21.5612 13.5033 250.059 419.467 704.718 704.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1150 0.001024 512 320 288 13824 0.678976 0.388608 3.21818 25.6901 30.0733 30.1676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 780 0.001024 1024 230 1728 12672 0.719552 0.69648 28.2941 26.3368 56.1188 56.1923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 860 0.000512 2048 340 5712 22272 4.92182 3.47142 328.095 104.772 441.363 441.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1420 0.001024 512 170 384 17856 0.363072 3.93126 22.9746 27.3111 27.3657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1850 3.2e-05 4096 290 2016 579072 156.837 121.051 6810.06 3601.8 10690 10690.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1660 0.000512 512 240 528 35584 0.778336 0.886272 10.9156 26.3205 38.9854 39.0636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 750 3.2e-05 4096 195 11664 432128 4222.8 1311 19561.8 39533.4 64634.7 64639.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1430 6.4e-05 512 370 528 245760 16.3769 6.70925 68.1147 208.935 300.354 300.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1480 0.000128 4096 70 720 151552 28.4069 316.494 837.806 1182.75 1182.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1410 6.4e-05 1024 200 576 282624 21.6035 13.4993 160.716 419.002 614.951 615.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1150 0.001024 512 320 288 13312 0.663328 0.380928 2.18918 25.3748 28.706 28.8002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 780 0.001024 1024 230 1728 12288 0.71648 0.690464 17.5905 26.0517 45.1214 45.1946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 860 0.000512 2048 340 5712 22016 4.94739 3.48058 206.725 104.892 320.142 320.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1420 0.001024 512 170 384 17792 0.362272 2.59277 22.9463 25.9437 25.9997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1850 3.2e-05 4096 290 2016 578560 157.002 121.043 4414.69 3598.35 8291.3 8291.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1660 0.000512 512 240 528 35328 0.77824 0.878592 9.1136 26.3085 37.1626 37.2388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 750 3.2e-05 4096 195 11664 430080 5499.14 1697.93 15770.7 51211.8 74187.1 74193.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1430 6.4e-05 512 370 528 245760 15.915 6.61357 57.2752 206.472 286.486 286.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1480 0.000128 4096 70 720 151488 28.416 266.977 838.771 1134.21 1134.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1410 6.4e-05 1024 200 576 282624 21.5702 13.4968 136.619 418.943 590.758 590.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1150 0.001024 512 320 288 13056 0.676096 0.386784 1.79402 25.5984 28.5577 28.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 780 0.001024 1024 230 1728 12288 0.718976 0.690176 14.7948 26.1644 42.4397 42.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 860 0.000512 2048 340 5712 21504 4.89718 3.41261 166.824 103.739 278.972 279.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1420 0.001024 512 170 384 17664 0.362496 2.12998 21.6262 24.161 24.2157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1850 3.2e-05 4096 290 2016 578304 156.845 121.016 3720.24 3601.69 7600 7600.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1660 0.000512 512 240 528 34816 0.770048 0.869216 8.03827 26.0696 35.831 35.9076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 750 3.2e-05 4096 195 11664 430080 4107.44 1277.46 14140.4 38525.2 58056.2 58060.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1430 6.4e-05 512 370 528 245760 16.4017 6.71043 50.3495 209.15 282.824 282.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1480 0.000128 4096 70 720 151296 28.4123 235.886 837.397 1101.74 1101.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1410 6.4e-05 1024 200 576 280576 21.635 13.4861 119.741 417.946 572.938 573.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1150 0.001024 512 320 288 12288 0.658816 0.37888 1.81094 25.1176 28.0673 28.1591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 780 0.001024 1024 230 1728 11776 0.712704 0.69024 12.6594 25.8856 40.0204 40.0937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 860 0.000512 2048 340 5712 20480 4.87578 3.36042 139.684 102.458 250.482 250.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1420 0.001024 512 170 384 17664 0.363168 2.00982 22.5078 24.9241 24.9809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1850 3.2e-05 4096 290 2016 578560 156.737 121.051 3264.1 3600.84 7142.94 7143.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1660 0.000512 512 240 528 35568 0.779072 0.877984 16.3778 26.2592 44.3779 44.4539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 750 3.2e-05 4096 195 11664 432000 4120.23 1278.92 31561.4 38485.2 75451.5 75456.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1430 6.4e-05 512 370 528 244224 16.2182 6.66522 102.953 207.176 333.225 333.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1480 0.000128 4096 70 720 151632 28.4242 478.025 837.924 1344.42 1344.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1410 6.4e-05 1024 200 576 282816 21.6316 13.5414 241.338 418.834 695.478 695.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1150 0.001024 512 320 288 13824 0.668576 0.386752 3.19434 25.5707 29.9199 30.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 780 0.001024 1024 230 1728 12528 0.722656 0.69632 27.7911 26.2968 55.5781 55.6551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 860 0.000512 2048 340 5712 22176 4.93734 3.46179 331.966 104.589 445.057 445.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1420 0.001024 512 170 384 17856 0.364544 3.95302 22.9664 27.3271 27.3839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1850 3.2e-05 4096 290 2016 578592 157.52 121.322 6715.22 3597.95 10592.2 10592.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1660 0.000512 512 240 528 35424 0.774144 0.878816 11.5964 26.3272 39.6602 39.7369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 750 3.2e-05 4096 195 11664 430848 4482.68 1388.06 21846.3 41944.8 69670.8 69675.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1430 6.4e-05 512 370 528 239616 16.0556 6.57619 71.4772 204.327 298.651 298.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1480 0.000128 4096 70 720 151488 28.4092 332.843 838.32 1199.62 1199.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1410 6.4e-05 1024 200 576 282240 21.6208 13.5075 169.314 419.242 623.812 623.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1150 0.001024 512 320 288 13248 0.66688 0.382944 2.34659 25.4426 28.9372 29.0343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 780 0.001024 1024 230 1728 12384 0.71904 0.692928 19.1717 26.2247 46.8806 46.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 860 0.000512 2048 340 5712 21888 4.90342 3.44506 229.692 104.103 342.245 342.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1420 0.001024 512 170 384 17712 0.363296 2.7489 22.9066 26.062 26.1196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1850 3.2e-05 4096 290 2016 578304 156.939 121.158 4645.72 3600.37 8524.39 8524.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1660 0.000512 512 240 528 34992 0.775008 0.868352 9.96083 26.0688 37.7564 37.8327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 750 3.2e-05 4096 195 11664 428544 5017.65 1528.35 18340.5 46498.9 71458.7 71464.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1430 6.4e-05 512 370 528 235008 16.435 6.57968 58.4368 204.228 285.887 286.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1480 0.000128 4096 70 720 151416 28.4078 280.361 837.704 1146.52 1146.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1410 6.4e-05 1024 200 576 281664 21.6165 13.5134 141.98 417.49 594.733 594.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1150 0.001024 512 320 288 12960 0.672448 0.381536 2.10026 25.4778 28.7296 28.8222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 780 0.001024 1024 230 1728 12096 0.716736 0.702592 15.9867 25.917 43.395 43.4606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 860 0.000512 2048 340 5712 20736 4.89658 3.37162 183.822 102.675 294.868 294.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1420 0.001024 512 170 384 17712 0.382976 2.30586 22.5251 25.255 25.2993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1850 3.2e-05 4096 290 2016 578016 157.826 121.415 3918.33 3603.25 7801.03 7801.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1660 0.000512 512 240 528 35136 0.77392 0.880608 9.36054 26.2195 37.3145 37.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 750 3.2e-05 4096 195 11664 428544 5499.47 1698.49 18365.8 51318.4 76893.3 76899.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1430 6.4e-05 512 370 528 221184 16.3764 6.54288 55.9216 198.13 277.186 277.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1480 0.000128 4096 70 720 151200 28.416 282.5 837.06 1148.02 1148.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1410 6.4e-05 1024 200 576 281088 21.5636 14.8563 142.781 417.654 596.989 597.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1150 0.001024 512 320 288 12672 0.658112 0.373152 1.78013 25.1484 28.0609 28.1515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 780 0.001024 1024 230 1728 12096 0.71504 0.690176 16.3549 26.0117 43.8402 43.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 860 0.000512 2048 340 5712 20736 4.88346 3.38294 184.776 102.885 296.03 296.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1420 0.001024 512 170 384 17568 0.364256 2.43904 22.5545 25.4013 25.4566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1850 3.2e-05 4096 290 2016 578304 156.746 121.072 3915.15 3599.78 7792.95 7793.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1660 0.000512 512 240 528 35520 0.770944 0.876832 16.3415 26.2911 44.3621 44.4378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 750 3.2e-05 4096 195 11664 432640 3990.1 1240.82 31198.3 37382.6 73817.4 73822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1430 6.4e-05 512 370 528 250880 16.1096 6.72403 103.392 209.875 336.332 336.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1480 0.000128 4096 70 720 151600 28.4242 476.336 838.566 1343.37 1343.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1410 6.4e-05 1024 200 576 282880 21.5891 13.7462 236.029 419.426 690.92 691.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1150 0.001024 512 320 288 13440 0.67088 0.384288 3.0057 25.523 29.6873 29.7863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 780 0.001024 1024 230 1728 12480 0.717792 0.692416 27.1321 26.2251 54.8391 54.9151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 860 0.000512 2048 340 5712 22080 4.90528 3.4431 326.102 104.273 438.826 438.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1420 0.001024 512 170 384 17840 0.362496 3.87869 22.8621 27.1451 27.2017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1850 3.2e-05 4096 290 2016 578560 156.867 121.146 6646.18 3601.1 10525.5 10525.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1660 0.000512 512 240 528 35200 0.770976 0.876544 11.3976 26.2328 39.3596 39.4375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 750 3.2e-05 4096 195 11664 432640 3985.16 1239.65 22119.6 37603.5 64987.9 64992.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1430 6.4e-05 512 370 528 245760 15.903 6.6144 74.02 206.459 303.22 303.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1480 0.000128 4096 70 720 151520 28.4199 338.405 838.74 1205.61 1205.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1410 6.4e-05 1024 200 576 282880 21.5356 13.4984 171.568 419.442 626.174 626.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1150 0.001024 512 320 288 13440 0.673792 0.385024 2.24653 25.5816 28.9878 29.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 780 0.001024 1024 230 1728 12160 0.714976 0.692064 19.334 26.1153 46.9287 47.0013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 860 0.000512 2048 340 5712 21760 4.86595 3.4111 231.088 103.632 343.098 343.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1420 0.001024 512 170 384 17760 0.363968 2.81453 22.7526 25.9722 26.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1850 3.2e-05 4096 290 2016 578560 156.522 120.999 4710.95 3601.96 8590.63 8590.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1660 0.000512 512 240 528 35040 0.76752 0.86608 9.97376 26.058 37.745 37.8208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 750 3.2e-05 4096 195 11664 430080 4453.29 1378.97 18266.8 41523.2 65628.4 65633.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1430 6.4e-05 512 370 528 245760 15.9224 6.6239 60.922 206.34 290.024 290.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1480 0.000128 4096 70 720 151440 28.4119 278.979 838.098 1145.53 1145.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1410 6.4e-05 1024 200 576 280320 21.6054 13.5638 140.613 417.581 593.492 593.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1150 0.001024 512 320 288 13440 0.676256 0.385728 1.97533 25.6235 28.761 28.8583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 780 0.001024 1024 230 1728 12000 0.720896 0.69264 15.9463 26.2075 43.6383 43.7106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 860 0.000512 2048 340 5712 21120 4.9137 3.42035 185.641 103.783 297.859 297.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1420 0.001024 512 170 384 17520 0.360448 2.27158 22.6052 25.2792 25.3367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1850 3.2e-05 4096 290 2016 577920 157.03 121.142 3893.44 3597.42 7769.25 7769.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1660 0.000512 512 240 528 34560 0.77216 0.87232 9.19968 26.1284 37.0577 37.1327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 750 3.2e-05 4096 195 11664 430080 4977.45 1533.12 16960 46435.3 69935.3 69940.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1430 6.4e-05 512 370 528 245760 15.9377 6.61914 57.1832 211.201 291.153 291.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1480 0.000128 4096 70 720 151360 28.4166 259.555 838.689 1126.71 1126.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1410 6.4e-05 1024 200 576 279040 21.5262 13.4172 131.286 416.266 582.629 582.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1150 0.001024 512 320 288 12800 0.684096 0.387136 1.85789 25.6872 28.7182 28.8089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 780 0.001024 1024 230 1728 12160 0.722048 0.7168 15.3923 26.3344 43.2355 43.2988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 860 0.000512 2048 340 5712 21760 4.90192 3.43558 178.388 104.081 290.906 291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1420 0.001024 512 170 384 17600 0.3808 2.20365 22.8012 25.4306 25.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1850 3.2e-05 4096 290 2016 578560 156.962 121.091 3591.66 3608.69 7478.62 7478.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1660 0.000512 512 240 550 35520 0.774784 0.878784 14.4193 26.3238 42.4779 42.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 750 3.2e-05 4096 195 11650 432640 3753.93 1169.78 27591.1 35359 67878.9 67882.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1430 6.4e-05 512 370 550 251904 15.8938 6.70346 91.5986 209.172 323.582 323.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1480 0.000128 4096 70 700 151776 28.418 415.292 838.686 1282.44 1282.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1410 6.4e-05 1024 200 600 282112 21.6498 13.5844 269.367 419.377 724.111 724.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1150 0.001024 512 320 300 13696 0.671424 0.389056 2.84826 25.667 29.6752 29.7651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 780 0.001024 1024 230 1700 12864 0.718848 0.69632 24.1497 26.2909 51.9261 51.9988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 860 0.000512 2048 340 5750 22144 4.91792 3.48979 295.476 104.675 408.66 408.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1420 0.001024 512 170 350 18048 0.364224 3.09453 23.182 26.6848 26.7387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1850 3.2e-05 4096 290 2050 578176 157.24 121.119 10362.2 3605.93 14246.8 14246.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1660 0.000512 512 240 550 35456 0.776256 0.881984 9.67206 26.3001 37.7121 37.7875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 750 3.2e-05 4096 195 11650 432128 3877.69 1207.04 17492.2 36580.2 59170.2 59174.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1430 6.4e-05 512 370 550 249856 16.0529 6.70515 58.958 209.159 291.089 291.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1480 0.000128 4096 70 700 151744 28.4236 263.27 838.663 1130.4 1130.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1410 6.4e-05 1024 200 600 282112 21.6687 13.4944 210.055 419.408 664.762 664.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1150 0.001024 512 320 300 13568 0.67664 0.388064 1.94698 25.6917 28.8072 28.9014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 780 0.001024 1024 230 1700 12800 0.720864 0.697248 15.658 26.3331 43.4816 43.5531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 860 0.000512 2048 340 5750 22016 4.93386 3.47334 187.374 104.76 300.642 300.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1420 0.001024 512 170 350 17984 0.363008 1.99632 23.1781 25.5804 25.6368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1850 3.2e-05 4096 290 2050 578048 157.647 121.209 9859.22 3606.8 13745.1 13745.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1660 0.000512 512 240 550 35328 0.771744 0.876544 8.14067 26.2123 36.0829 36.1585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 750 3.2e-05 4096 195 11650 431616 4208.18 1308.2 14338.1 39445.2 59305.4 59310
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1430 6.4e-05 512 370 550 245760 15.9003 6.61744 47.9056 206.206 276.844 277.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1480 0.000128 4096 70 700 151680 28.4119 781.49 837.791 1647.74 1647.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1410 6.4e-05 1024 200 600 281088 21.694 13.4902 388.955 418.527 842.795 842.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1150 0.001024 512 320 300 13440 0.66592 0.385312 4.65158 25.526 31.3346 31.4265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 780 0.001024 1024 230 1700 12672 0.72352 0.6984 12.8246 26.2676 40.5866 40.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 860 0.000512 2048 340 5750 21888 4.91152 3.4535 153.33 104.412 266.209 266.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1420 0.001024 512 170 350 17952 0.364256 1.70982 23.0871 25.2051 25.2613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1850 3.2e-05 4096 290 2050 577920 157.63 121.209 10819 3603.38 14701.4 14701.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1660 0.000512 512 240 550 35520 0.780192 0.878464 13.6621 26.2914 41.6951 41.7702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 750 3.2e-05 4096 195 11650 432640 3889.18 1207.15 25601 36471.3 67174 67178.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1430 6.4e-05 512 370 550 253440 15.9457 6.7359 86.4413 209.642 318.975 319.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1480 0.000128 4096 70 700 151760 28.4278 381.559 837.822 1247.85 1247.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1410 6.4e-05 1024 200 600 282240 21.6971 13.5291 206.383 419.053 660.794 660.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1150 0.001024 512 320 300 13600 0.671648 0.38544 2.53878 25.5974 29.2926 29.3818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 780 0.001024 1024 230 1700 12800 0.720896 0.694624 22.4038 26.2561 50.1475 50.2108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 860 0.000512 2048 340 5750 22080 4.94506 3.468 273.585 104.507 386.605 386.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1420 0.001024 512 170 350 18040 0.366592 2.93302 23.4037 26.7458 26.7901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1850 3.2e-05 4096 290 2050 578240 158.016 121.478 5559.96 3602.91 9442.58 9442.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1660 0.000512 512 240 550 35360 0.774016 0.878592 9.03971 26.2887 37.0663 37.1405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 750 3.2e-05 4096 195 11650 432640 3997.05 1240.95 16436.9 37406.9 59087.2 59091.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1430 6.4e-05 512 370 550 250880 16.1092 6.72426 55.3862 209.855 288.284 288.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1480 0.000128 4096 70 700 151680 28.416 245.078 838.421 1111.96 1112.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1410 6.4e-05 1024 200 600 282240 21.6351 13.5127 132.784 419.377 587.438 587.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1150 0.001024 512 320 300 13440 0.67008 0.384288 1.71197 25.526 28.3926 28.4918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 780 0.001024 1024 230 1700 12640 0.718848 0.693696 14.4726 26.2215 42.1821 42.2545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 860 0.000512 2048 340 5750 21760 4.92282 3.45091 173.237 104.285 285.998 286.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1420 0.001024 512 170 350 18000 0.363072 1.91936 23.0545 25.3812 25.4342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1850 3.2e-05 4096 290 2050 577920 157.356 121.264 3572.32 3605.04 7456.19 7456.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1660 0.000512 512 240 550 35280 0.780416 0.874912 7.59859 26.5559 35.8926 35.9729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 750 3.2e-05 4096 195 11650 432000 3913.86 1207.51 13731.3 37038.6 55957.6 55962.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1430 6.4e-05 512 370 550 245760 15.9634 6.63062 45.7676 208.243 276.815 276.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1480 0.000128 4096 70 700 151680 28.4326 204.495 846.151 1079.12 1079.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1410 6.4e-05 1024 200 600 281280 21.7705 13.5477 172.229 427.742 635.423 635.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1150 0.001024 512 320 300 13440 0.672128 0.388352 1.56112 25.6634 28.4634 28.5592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 780 0.001024 1024 230 1700 12480 0.719136 0.689984 12.0025 26.299 39.7817 39.8593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 860 0.000512 2048 340 5750 22080 4.9521 3.4775 147.338 105.762 261.629 261.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1420 0.001024 512 170 350 17880 0.362112 1.6073 22.0502 24.0644 24.1207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1850 3.2e-05 4096 290 2050 577440 158.439 121.426 8515.86 3645.73 12441.7 12441.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1660 0.000512 512 240 550 35200 0.774144 0.878112 6.68266 26.2121 34.6287 34.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 750 3.2e-05 4096 195 11650 432640 3984.95 1239.47 11859.9 37387.4 54477.1 54481.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1430 6.4e-05 512 370 550 245760 15.9145 6.61459 39.6655 206.254 268.658 268.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1480 0.000128 4096 70 700 151520 28.4331 175.788 837.282 1041.55 1041.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1410 6.4e-05 1024 200 600 281600 21.67 13.5069 163.419 419.123 617.849 617.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1150 0.001024 512 320 300 13440 0.67488 0.388512 1.43434 25.5713 28.172 28.2531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 780 0.001024 1024 230 1700 12480 0.716864 0.693536 10.3468 26.0982 37.928 38.0006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 860 0.000512 2048 340 5750 21120 4.89712 3.41162 121.023 103.557 232.991 233.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1420 0.001024 512 170 350 17920 0.363328 1.40198 21.7498 23.5572 23.6155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1850 3.2e-05 4096 290 2050 577920 157.512 121.126 8302.67 3602.8 12184.3 12184.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1660 0.000512 512 240 550 35520 0.775936 0.880352 17.6572 26.3318 45.7284 45.8041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 750 3.2e-05 4096 195 11650 432384 3759.84 1171.57 34772.5 35326.2 75035.2 75039.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1430 6.4e-05 512 370 550 251904 15.7991 6.68698 115.241 208.41 346.346 346.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1480 0.000128 4096 70 700 151776 28.4349 517.173 838.746 1384.4 1384.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1410 6.4e-05 1024 200 600 281856 21.6292 13.5107 283.379 419.168 737.817 737.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1150 0.001024 512 320 300 13632 0.671904 0.405504 3.7201 25.6332 30.5344 30.6153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 780 0.001024 1024 230 1700 12768 0.717984 0.691232 30.776 26.2222 58.4781 58.5526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 860 0.000512 2048 340 5750 22080 4.93814 3.47405 371.305 104.889 484.708 484.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1420 0.001024 512 170 350 18048 0.362496 3.8641 23.0594 27.3286 27.3818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1850 3.2e-05 4096 290 2050 578112 157.282 121.27 7514.37 3605.02 11398.2 11398.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1660 0.000512 512 240 550 35328 0.773216 0.876288 11.5134 26.2372 39.4833 39.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 750 3.2e-05 4096 195 11650 431616 4208.49 1308.05 21558.9 39479 66560.1 66564.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1430 6.4e-05 512 370 550 245760 15.9009 6.61683 72.0412 206.407 301.174 301.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1480 0.000128 4096 70 700 151680 28.4037 322.084 838.606 1189.14 1189.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1410 6.4e-05 1024 200 600 281088 21.6278 13.6426 174.453 418.81 628.664 628.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1150 0.001024 512 320 300 13440 0.669536 0.383136 2.35386 25.537 29.0426 29.1331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 780 0.001024 1024 230 1700 12672 0.72 0.693888 18.9481 26.2923 46.7255 46.7965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 860 0.000512 2048 340 5750 21888 4.91405 3.45859 229.349 104.517 342.338 342.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1420 0.001024 512 170 350 17952 0.36304 2.52096 22.9486 25.8772 25.9318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1850 3.2e-05 4096 290 2050 577920 157.105 121.224 4642.83 3607.04 8528.39 8528.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1660 0.000512 512 240 550 35424 0.77472 0.879328 9.57235 26.3177 37.6272 37.7023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 750 3.2e-05 4096 195 11650 430848 4471.55 1388.22 17658.2 41926.4 65459.7 65464.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1430 6.4e-05 512 370 550 239616 16.0509 6.57296 57.8183 204.182 284.835 285.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1480 0.000128 4096 70 700 151632 28.4083 263.571 837.788 1129.81 1129.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1410 6.4e-05 1024 200 600 281088 21.6615 13.5107 142.948 418.935 597.183 597.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1150 0.001024 512 320 300 13248 0.666016 0.380928 2.05469 25.4257 28.628 28.7229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 780 0.001024 1024 230 1700 12672 0.720992 0.692224 15.5686 26.2018 43.2539 43.3254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 860 0.000512 2048 340 5750 21312 4.92026 3.44454 182.793 104.026 295.286 295.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1420 0.001024 512 170 350 17856 0.362208 2.01696 22.825 25.2471 25.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1850 3.2e-05 4096 290 2050 577728 157.263 121.272 3821.05 3600.99 7700.79 7700.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1660 0.000512 512 240 550 35328 0.777888 0.878592 8.47334 26.31 36.5221 36.5984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 750 3.2e-05 4096 195 11650 430080 5502.45 1697.92 14799.6 51221.3 73228.6 73234.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1430 6.4e-05 512 370 550 245760 15.9135 6.6112 50.9014 206.471 280.111 280.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1480 0.000128 4096 70 700 151488 28.4298 224.63 838.074 1091.18 1091.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1410 6.4e-05 1024 200 600 281088 21.6567 13.5004 216.396 418.879 670.56 670.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1150 0.001024 512 320 300 13056 0.679936 0.385024 1.70061 25.6015 28.4622 28.5636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 780 0.001024 1024 230 1700 12288 0.718912 0.692704 12.7972 26.161 40.4428 40.5154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 860 0.000512 2048 340 5750 21504 4.89062 3.4159 157.942 103.739 270.088 270.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1420 0.001024 512 170 350 17856 0.363744 1.76752 22.835 25.0086 25.0655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1850 3.2e-05 4096 290 2050 577536 157.283 121.17 11786 3605.86 15670.6 15670.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1660 0.000512 512 240 550 35504 0.781472 0.878912 16.7912 26.3155 44.8466 44.9219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 750 3.2e-05 4096 195 11650 432768 3880.73 1206.32 31929.3 36278.8 73300.6 73305.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1430 6.4e-05 512 370 550 250880 16.0726 6.72563 105.813 209.269 338.099 338.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1480 0.000128 4096 70 700 151760 28.4492 475.608 838.023 1342.13 1342.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1410 6.4e-05 1024 200 600 281792 21.7081 13.5269 262.275 418.912 716.555 716.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1150 0.001024 512 320 300 13440 0.672384 0.385024 3.3881 25.5327 30.0808 30.1732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 780 0.001024 1024 230 1700 12768 0.721952 0.692992 28.2168 26.1965 55.9169 55.9841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 860 0.000512 2048 340 5750 22176 4.95235 3.48061 341.527 104.827 454.891 454.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1420 0.001024 512 170 350 18032 0.366144 3.67408 13.212 17.3109 17.3568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1850 3.2e-05 4096 290 2050 577920 157.732 121.394 6952.59 3602.82 10834.8 10835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1660 0.000512 512 240 550 35168 0.772096 0.87424 11.0184 26.2016 38.9508 39.0264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 750 3.2e-05 4096 195 11650 431872 4096.72 1273.93 20310.1 38346.3 64032.7 64037.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1430 6.4e-05 512 370 550 243712 16.1641 6.64349 68.2858 206.908 298.217 298.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1480 0.000128 4096 70 700 151648 28.4158 304.224 837.73 1170.41 1170.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1410 6.4e-05 1024 200 600 281344 21.6542 13.6335 166.878 418.425 620.726 620.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1150 0.001024 512 320 300 13440 0.672704 0.391168 2.21648 25.5784 28.9597 29.0514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 780 0.001024 1024 230 1700 12544 0.7168 0.68912 17.8381 26.1233 45.4373 45.5107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 860 0.000512 2048 340 5750 21504 4.90218 3.41728 212.148 103.77 324.338 324.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1420 0.001024 512 170 350 17920 0.360448 2.39398 22.8068 25.6045 25.6612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1850 3.2e-05 4096 290 2050 577472 157.548 121.354 4426.24 3603.36 8308.71 8308.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1660 0.000512 512 240 550 34944 0.776288 0.872096 9.17254 26.1913 37.0973 37.1714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 750 3.2e-05 4096 195 11650 430080 4748.02 1459.4 16424.5 44169.3 66823 66828.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1430 6.4e-05 512 370 550 247296 16.3908 6.73382 56.8928 213.961 294.188 294.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1480 0.000128 4096 70 700 151536 28.4144 250.204 838.21 1116.88 1116.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1410 6.4e-05 1024 200 600 280896 21.7264 13.5317 136.413 418.853 590.654 590.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1150 0.001024 512 320 300 12768 0.671296 0.390848 1.79142 25.3288 28.2815 28.3749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 780 0.001024 1024 230 1700 12432 0.721984 0.688704 14.4606 26.0678 42.0089 42.0823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 860 0.000512 2048 340 5750 21504 4.88765 3.40621 173.914 103.416 285.732 285.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1420 0.001024 512 170 350 17808 0.36448 1.88384 22.7062 24.9967 25.0493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1850 3.2e-05 4096 290 2050 577248 157.891 121.415 3637.83 3638.21 7555.56 7555.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1660 0.000512 512 240 550 34944 0.768576 0.868512 8.28998 26.146 36.1552 36.2307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 750 3.2e-05 4096 195 11650 430080 4713.12 1456.2 14842 44119.9 65154.8 65160
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1430 6.4e-05 512 370 550 229376 16.4394 6.57046 47.2317 202.313 272.765 272.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1480 0.000128 4096 70 700 151424 28.4221 225.299 837.711 1091.48 1091.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1410 6.4e-05 1024 200 600 281344 21.6062 13.4968 123.197 418.837 577.264 577.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1150 0.001024 512 320 300 12544 0.671328 0.378912 1.67824 25.3661 28.1915 28.2788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 780 0.001024 1024 230 1700 12544 0.720896 0.693568 13.2019 26.2889 40.9755 41.0459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 860 0.000512 2048 340 5750 21504 4.91907 3.43907 157.865 104.145 270.473 270.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1420 0.001024 512 170 350 17696 0.362016 1.82461 22.8197 25.0496 25.1036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1850 3.2e-05 4096 290 2050 577024 157.213 121.334 3267.03 3609.43 7155.22 7155.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1660 0.000512 512 240 550 35456 0.777984 0.87904 16.4912 26.3052 44.5332 44.6141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 750 3.2e-05 4096 195 11650 432128 3877.92 1207.09 30843.2 36476.8 72410.3 72414.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1430 6.4e-05 512 370 550 249856 16.0458 6.70509 106.593 209.227 338.789 338.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1480 0.000128 4096 70 700 151744 28.4324 473.284 838.763 1340.53 1340.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1410 6.4e-05 1024 200 600 282112 21.6157 13.4971 256.837 419.48 711.564 711.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1150 0.001024 512 320 300 13568 0.679008 0.389152 3.18752 25.6862 30.0424 30.1322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 780 0.001024 1024 230 1700 12800 0.72096 0.718528 27.7843 26.3372 55.6332 55.6954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 860 0.000512 2048 340 5750 22016 4.93315 3.46957 327.748 104.772 441.023 441.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1420 0.001024 512 170 350 17984 0.381504 3.55722 23.0267 27.0083 27.0561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1850 3.2e-05 4096 290 2050 578048 157.424 121.225 6849.11 3607.33 10735.3 10735.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1660 0.000512 512 240 550 35328 0.779648 0.880512 11.2612 26.3428 39.3452 39.4196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 750 3.2e-05 4096 195 11650 432128 4223.03 1311 20031.7 39575.1 65146.5 65151.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1430 6.4e-05 512 370 550 245760 16.3779 6.70915 68.5142 209.144 300.96 301.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1480 0.000128 4096 70 700 151680 28.4217 308.025 838.662 1175.15 1175.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1410 6.4e-05 1024 200 600 281600 21.6439 13.5026 167.524 419.507 622.308 622.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1150 0.001024 512 320 300 12800 0.66704 0.379936 2.14333 25.3851 28.6767 28.7709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 780 0.001024 1024 230 1700 12544 0.718208 0.690176 17.8555 26.0715 45.4051 45.4768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 860 0.000512 2048 340 5750 22016 4.94918 3.48365 213.303 104.937 326.77 326.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1420 0.001024 512 170 350 17920 0.364 2.40918 23.063 25.8777 25.9318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1850 3.2e-05 4096 290 2050 577536 157.515 121.268 4464.86 3607.44 8351.29 8351.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1660 0.000512 512 240 550 35328 0.778944 0.878368 9.788 26.3017 37.8293 37.9062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 750 3.2e-05 4096 195 11650 430080 5498.94 1698.04 16220.1 51216.1 74640.5 74646.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1430 6.4e-05 512 370 550 245760 15.9052 6.61094 57.7087 206.506 286.945 287.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1480 0.000128 4096 70 700 151488 28.4282 261.944 837.997 1128.41 1128.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1410 6.4e-05 1024 200 600 281088 21.6388 13.4948 141.675 418.846 595.783 595.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1150 0.001024 512 320 300 13056 0.676864 0.385824 1.89069 25.6021 28.6574 28.7472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 780 0.001024 1024 230 1700 12288 0.721184 0.694272 14.5107 26.1619 42.1582 42.2319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 860 0.000512 2048 340 5750 21504 4.89178 3.41805 173.081 103.729 285.219 285.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1420 0.001024 512 170 350 17856 0.362496 2.03309 22.8293 25.2664 25.3194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1850 3.2e-05 4096 290 2050 577536 157.263 121.169 3790.9 3605.46 7675 7675.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1660 0.000512 512 240 550 34816 0.77184 0.872448 8.44902 26.0652 36.2408 36.3195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 750 3.2e-05 4096 195 11650 430080 4107.37 1277.5 14142.1 38502.3 58034.6 58039.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1430 6.4e-05 512 370 550 245760 16.397 6.70704 51.5076 209.123 283.949 284.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1480 0.000128 4096 70 700 151552 28.4259 235.503 837.978 1101.95 1102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1410 6.4e-05 1024 200 600 280576 21.6239 13.5167 127.146 417.95 580.367 580.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1150 0.001024 512 320 300 12288 0.6576 0.372384 1.92832 25.124 28.1841 28.2813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 780 0.001024 1024 230 1700 12288 0.714752 0.688032 12.8921 25.8821 40.2491 40.3279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 860 0.000512 2048 340 5750 20480 4.88058 3.36077 143.872 102.443 254.659 254.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1420 0.001024 512 170 350 17664 0.362496 1.90602 22.5337 24.8441 24.9001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1850 3.2e-05 4096 290 2050 577536 157.241 121.244 3392.33 3605.95 7276.96 7277.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1660 0.000512 512 240 550 35424 0.77488 0.878624 17.6619 26.2862 45.6837 45.7643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 750 3.2e-05 4096 195 11650 432000 4119.91 1278.94 32531.2 38506.7 76442.4 76447.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1430 6.4e-05 512 370 550 248832 15.9237 6.65984 107.76 207.397 337.96 338.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1480 0.000128 4096 70 700 151704 28.4152 483.852 838.508 1350.82 1350.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1410 6.4e-05 1024 200 600 281664 21.7059 13.525 259.204 419.3 713.863 713.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1150 0.001024 512 320 300 13536 0.67216 0.384928 3.36346 25.5826 30.1063 30.1991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 780 0.001024 1024 230 1700 12816 0.724192 0.695424 28.809 26.3244 56.6247 56.6968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 860 0.000512 2048 340 5750 21888 4.95142 3.45914 342.606 104.694 455.812 455.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1420 0.001024 512 170 350 18000 0.366592 3.67875 23.0959 27.184 27.2609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1850 3.2e-05 4096 290 2050 578016 157.871 121.435 7028.91 3604.82 10913.2 10913.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1660 0.000512 512 240 550 35424 0.776192 0.88048 12.521 26.334 40.5955 40.6712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 750 3.2e-05 4096 195 11650 430848 4471.87 1388.13 23091.4 41828.7 70786.4 70791.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1430 6.4e-05 512 370 550 239616 16.053 6.57856 74.5547 204.315 301.714 301.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1480 0.000128 4096 70 700 151632 28.4091 344.431 838.354 1211.24 1211.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1410 6.4e-05 1024 200 600 281088 21.6549 13.5475 185.945 419.298 640.575 640.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1150 0.001024 512 320 300 13248 0.6648 0.381088 2.54502 25.4414 29.1344 29.2312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 780 0.001024 1024 230 1700 12672 0.723328 0.692224 20.3719 26.2201 48.0804 48.1498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 860 0.000512 2048 340 5750 21312 4.92282 3.44269 238.349 104.101 350.915 351.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1420 0.001024 512 170 350 17856 0.362528 2.60915 22.8334 25.8482 25.9045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1850 3.2e-05 4096 290 2050 577728 157.257 121.271 5004.17 3603.19 8886.11 8886.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1660 0.000512 512 240 550 34992 0.776192 0.868064 10.7021 26.0723 38.5022 38.5767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 750 3.2e-05 4096 195 11650 428544 4947.59 1528.34 19037.1 46038.2 71558 71563.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1430 6.4e-05 512 370 550 235008 16.4382 6.58317 60.5173 204.256 288.01 288.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1480 0.000128 4096 70 700 151416 28.4283 283.751 837.128 1149.35 1149.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1410 6.4e-05 1024 200 600 279936 21.7185 13.5086 153.099 417.539 605.997 606.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1150 0.001024 512 320 300 12960 0.6736 0.383424 2.21517 25.4766 28.8493 28.9389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 780 0.001024 1024 230 1700 12096 0.716576 0.70656 16.3688 25.9176 43.7818 43.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 860 0.000512 2048 340 5750 20736 4.89478 3.37642 192.928 102.692 303.995 304.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1420 0.001024 512 170 350 17712 0.381088 2.23862 22.5506 25.214 25.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1850 3.2e-05 4096 290 2050 578016 157.797 121.419 4119.67 3603.6 8002.7 8002.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1660 0.000512 512 240 550 35136 0.774368 0.882624 9.852 26.2066 37.798 37.8755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 750 3.2e-05 4096 195 11650 428544 5493.2 1698.29 18022.1 51166.3 76387.3 76393.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1430 6.4e-05 512 370 550 221184 16.3673 6.53978 54.2517 198.063 275.434 275.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1480 0.000128 4096 70 700 151488 28.4324 268.895 837.65 1135.02 1135.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1410 6.4e-05 1024 200 600 278784 21.6585 13.8711 144.075 417.515 597.248 597.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1150 0.001024 512 320 300 12672 0.655264 0.37296 1.85149 25.1406 28.1179 28.2073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 780 0.001024 1024 230 1700 12096 0.7168 0.691584 15.3745 26.0033 42.8579 42.9318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 860 0.000512 2048 340 5750 20736 4.88624 3.3792 181.614 102.853 292.834 292.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1420 0.001024 512 170 350 17568 0.360448 2.19341 22.5592 25.1544 25.2097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1850 3.2e-05 4096 290 2050 577152 157.264 121.271 3861.06 3604.91 7744.71 7744.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1660 0.000512 512 240 550 34560 0.77488 0.864256 9.67178 25.978 37.3708 37.4467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 750 3.2e-05 4096 195 11650 426240 8697.92 2667.52 16867.6 80203 108448 108457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1430 6.4e-05 512 370 550 230400 16.26 7.71072 52.1258 201.274 277.579 277.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1480 0.000128 4096 70 700 151200 28.4236 246.21 836.778 1111.46 1111.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1410 6.4e-05 1024 200 600 279360 21.7239 13.5145 133.273 417.817 586.458 586.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1150 0.001024 512 320 300 12960 0.668992 0.380896 2.10781 25.385 28.6422 28.7348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 780 0.001024 1024 230 1700 11520 0.714752 0.681056 13.8769 25.7252 41.0677 41.1412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 860 0.000512 2048 340 5750 20160 4.85606 3.32227 163.883 101.534 273.694 273.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1420 0.001024 512 170 350 17640 0.362496 2.0521 22.3663 24.8215 24.8776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1850 3.2e-05 4096 290 2050 576000 157.932 121.454 3553.39 3604.98 7437.97 7438.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1660 0.000512 512 240 550 35360 0.774528 0.87712 16.9188 26.2923 44.9477 45.0305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 750 3.2e-05 4096 195 11650 432640 3989.99 1240.95 31585.2 37401.6 74223.3 74228.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1430 6.4e-05 512 370 550 250880 16.1088 6.72154 107.005 209.875 339.938 340.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1480 0.000128 4096 70 700 151680 28.4157 469.384 838.31 1336.16 1336.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1410 6.4e-05 1024 200 600 282240 21.628 13.5178 255.111 419.393 709.775 709.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1150 0.001024 512 320 300 13440 0.671648 0.382976 3.10864 25.5248 29.789 29.8886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 780 0.001024 1024 230 1700 12640 0.720512 0.692992 27.4652 26.2183 55.1662 55.2409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 860 0.000512 2048 340 5750 21760 4.91821 3.4463 331.531 104.273 444.272 444.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1420 0.001024 512 170 350 18000 0.363552 3.64544 22.9926 27.0448 27.0993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1850 3.2e-05 4096 290 2050 577920 157.299 121.256 6808.42 3604.55 10691.7 10691.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1660 0.000512 512 240 550 35200 0.774304 0.876896 12.2457 26.213 40.192 40.2724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 750 3.2e-05 4096 195 11650 432640 3984.94 1239.63 21676.7 37372.1 64278.8 64283.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1430 6.4e-05 512 370 550 245760 15.9068 6.61709 71.5418 206.315 300.607 300.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1480 0.000128 4096 70 700 151520 28.4296 321.01 837.269 1186.75 1186.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1410 6.4e-05 1024 200 600 281600 21.618 13.5647 174.036 419.191 628.541 628.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1150 0.001024 512 320 300 13440 0.673792 0.385024 2.26925 25.5675 28.9989 29.0994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 780 0.001024 1024 230 1700 12480 0.7168 0.692896 18.6185 26.0943 46.1976 46.2721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 860 0.000512 2048 340 5750 21120 4.90115 3.40992 221.587 103.554 333.548 333.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1420 0.001024 512 170 350 17920 0.364128 2.49174 22.8438 25.7415 25.7992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1850 3.2e-05 4096 290 2050 577920 156.971 121.148 4638.6 3602.84 8519.77 8519.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1660 0.000512 512 240 550 34560 0.770048 0.866528 10.4243 26.075 38.218 38.2937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 750 3.2e-05 4096 195 11650 430080 4445.72 1378.94 18609.6 41531.5 65971.7 65976.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1430 6.4e-05 512 370 550 245760 15.9324 6.62733 61.2931 206.478 290.541 290.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1480 0.000128 4096 70 700 151440 28.4216 276.17 837.988 1142.62 1142.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1410 6.4e-05 1024 200 600 280320 21.6145 13.8682 147.847 417.874 601.332 601.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1150 0.001024 512 320 300 13440 0.677024 0.386016 2.07296 25.6288 28.8663 28.9608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 780 0.001024 1024 230 1700 12480 0.72128 0.69424 15.8483 26.2259 43.5609 43.6343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 860 0.000512 2048 340 5750 21120 4.92106 3.41949 189.151 103.858 301.447 301.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1420 0.001024 512 170 350 17760 0.363296 2.12128 22.7965 25.3239 25.3809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1850 3.2e-05 4096 290 2050 576960 157.394 121.324 4026.21 3605.06 7910.19 7910.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1660 0.000512 512 240 550 34560 0.772096 0.879808 9.71843 26.099 37.553 37.6284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 750 3.2e-05 4096 195 11650 430080 4951.53 1533.32 17118.8 46222 69832.3 69837.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1430 6.4e-05 512 370 550 245760 15.9272 6.61946 56.9945 206.38 286.135 286.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1480 0.000128 4096 70 700 151360 28.4324 254.125 837.079 1119.68 1119.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1410 6.4e-05 1024 200 600 279040 21.5164 13.4207 137.001 415.8 587.87 587.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1150 0.001024 512 320 300 12800 0.685952 0.388352 1.93763 25.6717 28.7845 28.8763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 780 0.001024 1024 230 1700 12160 0.724704 0.713504 14.501 26.3046 42.315 42.3795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 860 0.000512 2048 340 5750 20480 4.95181 3.43859 169.617 103.957 282.065 282.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1420 0.001024 512 170 350 17600 0.379456 1.97302 22.7681 25.1646 25.2106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1850 3.2e-05 4096 290 2050 577280 157.274 121.324 3664.2 3607.21 7550.22 7550.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1660 0.000512 512 240 550 34400 0.7728 0.870656 9.7664 26.1775 37.6696 37.7467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 750 3.2e-05 4096 195 11650 428800 3992.07 1241.92 16436.6 37439.1 59115.2 59119.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1430 6.4e-05 512 370 550 230400 17.1067 6.63146 51.9346 206.553 282.452 282.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1480 0.000128 4096 70 700 151200 28.4406 243.844 837.438 1109.77 1109.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1410 6.4e-05 1024 200 600 278400 21.6575 13.9454 131.092 417.17 583.993 584.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1150 0.001024 512 320 300 11200 0.639616 0.365952 1.90147 23.6229 26.6318 26.7291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 780 0.001024 1024 230 1700 11200 0.704256 0.673792 13.2618 25.3624 40.0725 40.1456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 860 0.000512 2048 340 5750 20800 4.95126 3.44618 165.641 104.275 278.414 278.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1420 0.001024 512 170 350 17600 0.35936 1.95994 22.8746 25.2365 25.2945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1850 3.2e-05 4096 290 2050 576000 157.662 121.528 3529.74 3611.4 7420.53 7420.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1660 0.000512 512 240 540 35840 0.774944 0.88112 13.2271 26.3044 41.2734 41.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 750 3.2e-05 4096 195 11640 433152 3634.05 1133 25356.8 34199.5 64328.4 64332.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1430 6.4e-05 512 370 540 241664 16.676 6.70602 82.9851 209.007 315.584 315.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1480 0.000128 4096 70 720 151648 28.418 391.256 838.125 1257.84 1257.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1410 6.4e-05 1024 200 600 280064 21.7057 13.4963 241.521 419.135 695.987 696.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1150 0.001024 512 320 300 13824 0.669856 0.389472 2.60358 25.6598 29.4249 29.5145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 780 0.001024 1024 230 1740 12544 0.719168 0.69824 22.2682 26.2732 50.0284 50.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 860 0.000512 2048 340 5760 22016 4.9263 3.46554 269.306 104.601 382.399 382.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1420 0.001024 512 170 360 18016 0.364544 2.92496 23.3585 26.688 26.7438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1850 3.2e-05 4096 290 2040 577920 157.602 121.185 9180.67 3604.73 13064.4 13064.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1660 0.000512 512 240 540 35712 0.77824 0.879136 8.77686 26.306 36.8267 36.9071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 750 3.2e-05 4096 195 11640 433152 3638.55 1133.31 16552 34231.5 55560.4 55564.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1430 6.4e-05 512 370 540 241664 16.6832 6.7039 54.4588 209.137 287.195 287.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1480 0.000128 4096 70 720 151616 28.4157 255.762 838.764 1122.99 1123.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1410 6.4e-05 1024 200 600 280064 21.7645 13.5025 189.476 419.407 644.28 644.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1150 0.001024 512 320 300 13824 0.677888 0.391168 1.8393 25.6892 28.6995 28.7908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 780 0.001024 1024 230 1740 12544 0.72192 0.698368 14.7935 26.3359 42.6207 42.6967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 860 0.000512 2048 340 5760 22016 4.93206 3.4728 176.155 104.769 289.433 289.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1420 0.001024 512 170 360 17984 0.363008 1.92032 23.1245 25.4494 25.5059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1850 3.2e-05 4096 290 2040 577792 158.084 121.248 8718.65 3608.68 12606.9 12607.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1660 0.000512 512 240 540 35520 0.770624 0.876544 7.35226 26.2179 35.2994 35.3751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 750 3.2e-05 4096 195 11640 431616 3896.87 1170.14 13436.8 35680.7 54253.5 54257.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1430 6.4e-05 512 370 540 233472 16.8153 7.42918 43.8778 206.244 274.582 274.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1480 0.000128 4096 70 720 151584 28.4058 209.125 838.089 1075.67 1075.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1410 6.4e-05 1024 200 600 279552 21.7849 13.5352 347.589 418.426 801.47 801.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1150 0.001024 512 320 300 13440 0.606464 0.363008 3.77555 18.367 23.213 23.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 780 0.001024 1024 230 1740 12480 0.722208 0.697504 12.3358 26.2742 40.1011 40.1736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 860 0.000512 2048 340 5760 21888 4.91533 3.456 144.546 104.428 257.443 257.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1420 0.001024 512 170 360 17952 0.3656 1.63853 22.104 24.1508 24.2041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1850 3.2e-05 4096 290 2040 577536 157.844 121.268 9591.45 3611.17 13482 13482.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1660 0.000512 512 240 540 35584 0.780288 0.884576 6.50122 26.326 34.5765 34.6527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 750 3.2e-05 4096 195 11640 432128 4222.21 1311.11 11678.6 39545.4 56763.1 56767.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1430 6.4e-05 512 370 540 237568 17.0056 6.70214 38.6311 209.007 271.559 271.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1480 0.000128 4096 70 720 151552 28.4087 687.385 838.086 1553.93 1553.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1410 6.4e-05 1024 200 600 279552 21.8471 13.5776 343.827 419.334 798.716 798.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1150 0.001024 512 320 300 13312 0.669664 0.382432 3.92026 25.3931 30.4697 30.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 780 0.001024 1024 230 1740 12288 0.718496 0.694208 10.5272 26.0559 38.0673 38.1464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 860 0.000512 2048 340 5760 22016 4.94925 3.48618 125.182 104.858 238.579 238.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1420 0.001024 512 170 360 17920 0.36608 1.44384 23.2307 25.0831 25.1372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1850 3.2e-05 4096 290 2040 577536 158.236 121.25 9518.71 3605.02 13403.4 13403.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1660 0.000512 512 240 540 35840 0.780864 0.8808 17.0511 26.3204 45.1147 45.1912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 750 3.2e-05 4096 195 11640 432640 3886.45 1207.02 34724.6 36362.6 76185.9 76190.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1430 6.4e-05 512 370 540 243200 16.7063 6.73398 113.143 209.78 346.575 346.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1480 0.000128 4096 70 720 151640 28.4037 531.464 838.676 1398.59 1398.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1410 6.4e-05 1024 200 600 280000 21.7859 13.5254 280.899 419.327 735.669 735.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1150 0.001024 512 320 300 13600 0.673312 0.387072 3.40944 25.6071 30.1747 30.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 780 0.001024 1024 230 1740 12560 0.721216 0.694272 31.1961 26.2854 58.9874 59.0501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 860 0.000512 2048 340 5760 21920 4.9416 3.46646 369.042 104.61 482.164 482.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1420 0.001024 512 170 360 18000 0.362624 3.94448 21.992 26.3602 26.4068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1850 3.2e-05 4096 290 2040 577920 158.03 121.534 7537.93 3608.07 11425.8 11426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1660 0.000512 512 240 540 35680 0.770944 0.876544 11.119 26.2955 39.1468 39.2221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 750 3.2e-05 4096 195 11640 432640 3990.02 1240.92 21619.6 37404.1 64260.1 64264.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1430 6.4e-05 512 370 540 240640 16.8866 6.71949 72.2228 209.896 305.951 306.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1480 0.000128 4096 70 720 151600 28.4114 331.19 838.773 1198.42 1198.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1410 6.4e-05 1024 200 600 279680 21.731 13.8401 173.12 419.428 628.255 628.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1150 0.001024 512 320 300 13440 0.666944 0.385024 2.21955 25.5255 28.8973 28.9965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 780 0.001024 1024 230 1740 12480 0.717408 0.694272 19.472 26.2284 47.1844 47.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 860 0.000512 2048 340 5760 21760 4.92384 3.45107 227.573 104.302 340.354 340.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1420 0.001024 512 170 360 17920 0.363904 2.53354 22.9415 25.8823 25.9389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1850 3.2e-05 4096 290 2040 577600 157.443 121.345 4649.02 3607.3 8535.32 8535.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1660 0.000512 512 240 540 35760 0.782336 0.87536 9.35971 26.3144 37.4204 37.4965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 750 3.2e-05 4096 195 11640 432000 3886.58 1207.38 17656.7 36364.5 59120.4 59124.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1430 6.4e-05 512 370 540 238080 16.5271 6.63123 58.694 206.399 288.461 288.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1480 0.000128 4096 70 720 151560 28.3993 270.64 838.701 1137.79 1137.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1410 6.4e-05 1024 200 600 279360 21.8018 13.5291 225.955 418.998 680.418 680.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1150 0.001024 512 320 300 13440 0.673312 0.386464 2.00739 25.5547 28.7228 28.8137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 780 0.001024 1024 230 1740 12240 0.718272 0.691648 15.6303 26.0632 43.1767 43.2502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 860 0.000512 2048 340 5760 21600 4.96778 3.47338 185.53 104.825 298.896 298.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1420 0.001024 512 170 360 17880 0.363488 2.16438 23.0564 25.6278 25.6819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1850 3.2e-05 4096 290 2040 577440 157.896 121.41 11896.3 3606.34 15782.1 15782.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1660 0.000512 512 240 540 35520 0.772352 0.87536 8.2016 26.2417 36.1775 36.2537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 750 3.2e-05 4096 195 11640 432640 3984.81 1239.55 15016.2 37415 57661.2 57665.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1430 6.4e-05 512 370 540 235520 16.6561 6.61597 49.8901 206.506 279.903 280.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1480 0.000128 4096 70 720 151520 28.4141 230.288 838.844 1097.59 1097.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1410 6.4e-05 1024 200 600 279040 21.7168 13.5496 217.4 419.534 672.332 672.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1150 0.001024 512 320 300 13440 0.669696 0.387072 1.93562 25.5801 28.6929 28.7764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 780 0.001024 1024 230 1740 12160 0.718848 0.69632 13.6524 26.237 41.3772 41.4474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 860 0.000512 2048 340 5760 21120 4.90451 3.40858 155.244 103.653 267.316 267.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1420 0.001024 512 170 360 17760 0.364928 1.78976 22.9249 25.1235 25.1802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1850 3.2e-05 4096 290 2040 577280 157.24 121.265 11739.6 3609.58 15627.9 15628.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1660 0.000512 512 240 540 35808 0.776608 0.88064 16.2335 26.3345 44.3085 44.3879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 750 3.2e-05 4096 195 11640 432384 3760.79 1171.52 31872.9 35446.1 72263.5 72267.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1430 6.4e-05 512 370 540 239616 16.7205 6.68835 102.415 208.438 334.47 334.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1480 0.000128 4096 70 720 151632 28.4099 487.898 838.759 1355.13 1355.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1410 6.4e-05 1024 200 600 279936 21.7024 13.5127 259.074 423.826 718.246 718.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1150 0.001024 512 320 300 13632 0.671552 0.387488 3.33229 25.6286 30.1219 30.2147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 780 0.001024 1024 230 1740 12480 0.718848 0.698272 28.6458 26.2251 56.3606 56.4324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 860 0.000512 2048 340 5760 22080 10.2277 3.47706 341.088 104.905 459.814 459.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1420 0.001024 512 170 360 18000 0.364 3.7055 23.1444 27.256 27.3121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1850 3.2e-05 4096 290 2040 577728 157.447 121.35 6908.39 3630.44 10817.8 10818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1660 0.000512 512 240 540 35520 0.773888 0.8768 10.7814 26.2223 38.7396 38.8196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 750 3.2e-05 4096 195 11640 431616 3754.23 1170.03 20012.3 35309 60250.9 60255.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1430 6.4e-05 512 370 540 233472 16.8196 6.61754 66.5317 206.248 296.434 296.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1480 0.000128 4096 70 720 151584 28.4192 306.285 838.107 1172.87 1172.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1410 6.4e-05 1024 200 600 279552 21.6931 13.4945 162.24 418.427 615.989 616.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1150 0.001024 512 320 300 13440 0.66928 0.383936 2.23232 25.5248 28.9127 29.0071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 780 0.001024 1024 230 1740 12480 0.72096 0.693568 18.1226 26.2731 45.8811 45.9572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 860 0.000512 2048 340 5760 21888 4.91414 3.4576 213.135 104.43 326.057 326.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1420 0.001024 512 170 360 17952 0.364544 2.44928 23.0016 25.858 25.9151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1850 3.2e-05 4096 290 2040 577536 157.221 121.314 4324.57 3606.21 8209.55 8209.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1660 0.000512 512 240 540 35712 0.774784 0.876448 8.88611 26.3028 36.9268 37.0012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 750 3.2e-05 4096 195 11640 430848 4471.76 1388.06 16442.2 41802.5 64110.6 64115.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1430 6.4e-05 512 370 540 230400 16.7498 6.57613 53.416 204.127 281.083 281.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1480 0.000128 4096 70 720 151488 28.3999 253.132 837.489 1119.07 1119.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1410 6.4e-05 1024 200 600 279936 21.7128 13.5113 133.226 418.821 587.401 587.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1150 0.001024 512 320 300 13248 0.667552 0.379264 1.80803 25.4283 28.3852 28.4815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 780 0.001024 1024 230 1740 12384 0.718784 0.69248 14.7042 26.1967 42.3852 42.4574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 860 0.000512 2048 340 5760 21312 4.9223 3.44496 171.147 104 283.616 283.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1420 0.001024 512 170 360 17856 0.361952 1.92138 22.8928 25.2196 25.2744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1850 3.2e-05 4096 290 2040 577152 157.524 121.378 3573.02 3603.25 7455.37 7455.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1660 0.000512 512 240 540 35328 0.777824 0.8768 7.92611 26.2844 35.9468 36.0264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 750 3.2e-05 4096 195 11640 430080 4126.81 1282.19 14849.9 38705.5 58969.9 58974.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1430 6.4e-05 512 370 540 233472 16.8507 6.61427 48.2296 206.363 278.271 278.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1480 0.000128 4096 70 720 151488 28.4175 229.332 838.092 1095.88 1095.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1410 6.4e-05 1024 200 600 279552 21.7097 13.5449 119.655 418.561 573.602 573.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1150 0.001024 512 320 300 13056 0.67776 0.38544 1.47974 25.5905 28.236 28.3332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 780 0.001024 1024 230 1740 12288 0.718848 0.694272 13.5486 26.141 41.1727 41.2545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 860 0.000512 2048 340 5760 21504 4.88653 3.42016 156.499 103.657 268.565 268.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1420 0.001024 512 170 360 17856 0.362688 1.86368 22.884 25.1533 25.2093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1850 3.2e-05 4096 290 2040 576768 157.313 121.307 3207.12 3607.11 7093.06 7093.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1660 0.000512 512 240 540 35040 0.768512 0.866752 7.18083 26.0542 34.9535 35.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 750 3.2e-05 4096 195 11640 430080 4445.36 1378.89 12668.6 41503.9 60002.8 60007.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1430 6.4e-05 512 370 540 230400 17.0983 6.62672 42.2481 206.306 272.486 272.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1480 0.000128 4096 70 720 151440 28.4142 198.229 837.98 1064.67 1064.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1410 6.4e-05 1024 200 600 278400 21.7251 13.5025 185.029 417.527 637.913 638.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1150 0.001024 512 320 300 13440 0.67568 0.38544 1.64301 25.6235 28.4296 28.5285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 780 0.001024 1024 230 1740 12000 0.720448 0.6936 11.4202 26.2032 39.1081 39.1805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 860 0.000512 2048 340 5760 21120 4.91203 3.41606 132.557 103.773 244.762 244.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1420 0.001024 512 170 360 17760 0.361952 1.57075 22.8556 24.8312 24.8878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1850 3.2e-05 4096 290 2040 576960 157.618 121.33 10133.3 3602.07 14014.6 14014.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1660 0.000512 512 240 540 35840 0.784544 0.880704 15.3608 26.3126 43.423 43.5005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 750 3.2e-05 4096 195 11640 432768 3880.9 1206.18 30527.4 36283.3 71902.9 71907.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1430 6.4e-05 512 370 540 240128 16.8933 6.73181 100.848 209.257 333.939 334.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1480 0.000128 4096 70 720 151648 28.416 467.591 838.038 1334.09 1334.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1410 6.4e-05 1024 200 600 280000 21.781 13.5204 245.241 418.875 699.547 699.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1150 0.001024 512 320 300 13440 0.672288 0.385024 2.97155 25.5421 29.6692 29.7663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 780 0.001024 1024 230 1740 12432 0.719712 0.712704 27.0413 26.1867 54.7332 54.7994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 860 0.000512 2048 340 5760 21952 4.96026 3.47888 323.752 104.815 437.105 437.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1420 0.001024 512 170 360 17976 0.383392 3.61677 23.1597 27.2014 27.2486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1850 3.2e-05 4096 290 2040 577696 157.876 121.458 6609.27 3603.73 10492.5 10492.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1660 0.000512 512 240 540 35616 0.772864 0.87408 10.4216 26.2023 38.353 38.4307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 750 3.2e-05 4096 195 11640 431872 4097.49 1274.12 19313.6 38376.4 63070.4 63075.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1430 6.4e-05 512 370 540 236544 16.7047 6.64576 63.9277 206.904 294.4 294.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1480 0.000128 4096 70 720 151536 28.3899 297.785 837.798 1164.02 1164.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1410 6.4e-05 1024 200 600 279552 21.7202 14.0022 156.003 418.377 610.236 610.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1150 0.001024 512 320 300 13440 0.674368 0.38624 1.98483 25.5812 28.7275 28.8236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 780 0.001024 1024 230 1740 12320 0.718624 0.693696 17.2008 26.1198 44.8032 44.8758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 860 0.000512 2048 340 5760 21504 4.90608 3.42026 201.971 103.77 314.172 314.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1420 0.001024 512 170 360 17920 0.36448 2.38797 22.877 25.6721 25.7309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1850 3.2e-05 4096 290 2040 577472 157.632 121.378 4216.64 3603.35 8099.21 8099.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1660 0.000512 512 240 540 35280 0.776256 0.872448 8.77002 26.1695 36.6729 36.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 750 3.2e-05 4096 195 11640 430080 4707.79 1459.28 16112.5 43899.1 66185 66190.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1430 6.4e-05 512 370 540 236544 17.172 6.72563 54.4902 209.431 288.031 288.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1480 0.000128 4096 70 720 151536 28.4177 252.756 838.212 1119.43 1119.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1410 6.4e-05 1024 200 600 279552 21.8051 13.5556 132.753 418.512 586.754 586.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1150 0.001024 512 320 300 12768 0.669024 0.379296 1.86528 25.3181 28.3318 28.4226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 780 0.001024 1024 230 1740 12096 0.720224 0.690176 14.1642 26.0427 41.6863 41.7596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 860 0.000512 2048 340 5760 20832 4.924 3.40787 164.844 103.336 276.61 276.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1420 0.001024 512 170 360 17808 0.364544 2.00045 22.7631 25.17 25.2273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1850 3.2e-05 4096 290 2040 577248 157.804 121.442 3571.46 3603.24 7454.15 7454.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1660 0.000512 512 240 540 35392 0.77392 0.873696 7.71197 26.1263 35.5672 35.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 750 3.2e-05 4096 195 11640 430080 4726.68 1456.37 13964.3 43984.3 64149.3 64154.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1430 6.4e-05 512 370 540 229376 16.4521 6.56611 46.3302 202.235 271.797 271.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1480 0.000128 4096 70 720 151424 28.4018 221.223 837.796 1087.46 1087.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1410 6.4e-05 1024 200 600 279552 21.6827 13.5539 116.802 418.532 570.698 570.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1150 0.001024 512 320 300 12544 0.667872 0.37888 1.67344 25.3579 28.179 28.2706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 780 0.001024 1024 230 1740 12096 0.721408 0.694272 12.6034 26.2698 40.3599 40.4332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 860 0.000512 2048 340 5760 21504 4.91309 3.44301 149.771 104.074 262.299 262.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1420 0.001024 512 170 360 17696 0.36304 1.6384 22.836 24.8826 24.9382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1850 3.2e-05 4096 290 2040 577024 157.183 121.332 3138.92 3607.09 7024.73 7024.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1660 0.000512 512 240 540 35280 0.77824 0.873952 6.83824 26.2476 34.8217 34.8987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 750 3.2e-05 4096 195 11640 430080 5615.49 1728.77 12571.8 52009.6 71933.2 71939.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1430 6.4e-05 512 370 540 232960 16.6489 6.86429 42.0564 204.646 270.428 270.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1480 0.000128 4096 70 720 151200 28.4212 197.865 837.023 1063.35 1063.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1410 6.4e-05 1024 200 600 277760 21.8366 13.5408 104.151 418.075 557.732 557.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1150 0.001024 512 320 300 12320 0.682208 0.385024 1.59722 25.5395 28.3072 28.3988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 780 0.001024 1024 230 1740 11760 0.721152 0.688416 10.5673 26.0456 38.093 38.1654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 860 0.000512 2048 340 5760 20160 4.93472 3.38982 124.332 103.036 235.798 235.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1420 0.001024 512 170 360 17640 0.361696 1.53808 22.6444 24.5885 24.6443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1850 3.2e-05 4096 290 2040 576800 157.866 121.362 2822 3602.14 6703.58 6703.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1660 0.000512 512 240 540 35712 0.77824 0.878848 15.2474 26.3043 43.2936 43.3725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 750 3.2e-05 4096 195 11640 433152 3638.12 1133.41 27912.4 34214.2 66903.2 66907.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1430 6.4e-05 512 370 540 241664 16.6689 6.70483 97.1572 209.132 329.882 330.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1480 0.000128 4096 70 720 151616 28.4152 446.136 838.759 1313.36 1313.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1410 6.4e-05 1024 200 600 280064 21.7166 13.4977 235.227 419.568 690.142 690.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1150 0.001024 512 320 300 13824 0.67344 0.388352 2.98998 25.6901 29.8447 29.9336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 780 0.001024 1024 230 1740 12544 0.721248 0.697088 25.7622 26.3352 53.5886 53.6576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 860 0.000512 2048 340 5760 22016 4.93098 3.46624 296.992 104.774 410.266 410.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1420 0.001024 512 170 360 17984 0.362848 3.4416 22.0391 25.8871 25.9424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1850 3.2e-05 4096 290 2040 577792 157.56 121.255 6326 3631.54 10236.6 10236.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1660 0.000512 512 240 540 35584 0.780128 0.88048 10.522 26.3399 38.6051 38.6812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 750 3.2e-05 4096 195 11640 432128 4222.52 1310.92 18617.5 39568.9 63725.4 63729.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1430 6.4e-05 512 370 540 237568 16.9984 6.7032 64.4664 209.152 297.525 297.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1480 0.000128 4096 70 720 151552 28.406 307.486 838.68 1174.61 1174.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1410 6.4e-05 1024 200 600 279552 21.7443 13.9018 160.928 419.502 616.203 616.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1150 0.001024 512 320 300 13312 0.66176 0.379552 2.08717 25.3905 28.6234 28.7131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 780 0.001024 1024 230 1740 12288 0.7168 0.693984 17.1804 26.0773 44.7396 44.8123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 860 0.000512 2048 340 5760 22016 4.9457 3.47997 199.009 104.934 312.466 312.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1420 0.001024 512 170 360 17920 0.364256 2.39392 23.0905 25.8879 25.9441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1850 3.2e-05 4096 290 2040 577536 157.492 121.255 4339.67 3607.68 8226.3 8226.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1660 0.000512 512 240 540 35328 0.776064 0.8752 8.9271 26.3044 36.9672 37.0423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 750 3.2e-05 4096 195 11640 430080 4127.68 1282.31 15172.4 38740.2 59328.3 59333.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1430 6.4e-05 512 370 540 233472 16.842 6.61504 52.8762 206.587 283.134 283.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1480 0.000128 4096 70 720 151488 28.4142 255.562 838.761 1122.78 1122.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1410 6.4e-05 1024 200 600 279552 21.725 13.4984 133.286 418.887 587.527 587.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1150 0.001024 512 320 300 13056 0.6792 0.385024 1.65085 25.5988 28.4164 28.5082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 780 0.001024 1024 230 1740 12288 0.717408 0.691904 14.5595 26.1609 42.2018 42.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 860 0.000512 2048 340 5760 21504 4.89411 3.41818 161.455 103.739 273.609 273.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1420 0.001024 512 170 360 17856 0.364288 2.04166 22.8597 25.3066 25.3624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1850 3.2e-05 4096 290 2040 576768 157.351 121.307 3596.76 3610 7485.63 7485.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1660 0.000512 512 240 540 34816 0.77424 0.872192 7.87846 26.0623 35.6705 35.7458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 750 3.2e-05 4096 195 11640 430080 4107.4 1277.54 13671.1 38510.2 57571.7 57576.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1430 6.4e-05 512 370 540 229376 17.615 6.70752 48.0539 209.118 281.705 281.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1480 0.000128 4096 70 720 151296 28.416 236.931 837.273 1102.66 1102.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1410 6.4e-05 1024 200 600 278528 21.7117 13.4879 123.217 417.878 576.424 576.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1150 0.001024 512 320 300 12288 0.65936 0.373504 1.70138 25.1185 27.9523 28.0433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 780 0.001024 1024 230 1740 11776 0.715264 0.687104 12.8251 25.8808 40.1797 40.2521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 860 0.000512 2048 340 5760 20480 4.87722 3.36032 137.672 102.437 248.451 248.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1420 0.001024 512 170 360 17664 0.361536 1.9313 22.5683 24.9049 24.9587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1850 3.2e-05 4096 290 2040 577536 157.302 121.263 3339.16 3605.89 7223.82 7224.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1660 0.000512 512 240 540 35200 0.7744 0.871232 7.51786 26.1276 35.3716 35.4488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 750 3.2e-05 4096 195 11640 430080 4951.57 1533.2 12482.4 46271.7 65245.5 65250.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1430 6.4e-05 512 370 540 225280 17.4808 6.62112 43.6514 206.591 274.554 274.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1480 0.000128 4096 70 720 151360 28.4185 216.709 838.675 1083.85 1083.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1410 6.4e-05 1024 200 600 276480 21.6471 13.4193 112.288 416.264 563.748 563.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1150 0.001024 512 320 300 12800 0.684768 0.387072 1.62797 25.6907 28.4904 28.5819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 780 0.001024 1024 230 1740 12160 0.720896 0.711648 12.2966 26.3327 40.1327 40.1967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 860 0.000512 2048 340 5760 20480 4.95034 3.4399 125.303 104.072 237.866 237.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1420 0.001024 512 170 360 17600 0.380448 1.61331 22.8851 24.9215 24.9682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1850 3.2e-05 4096 290 2040 577280 157.261 121.278 3045.17 3611.06 6934.98 6935.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1660 0.000512 512 240 576 35648 0.773088 0.883744 13.6949 26.3063 41.7416 41.8181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 750 3.2e-05 4096 195 11648 431616 3996.35 1243.97 24866.9 37553.4 67665.9 67670.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1430 6.4e-05 512 370 576 243712 16.5033 6.71082 88.0246 209.063 320.512 320.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1480 0.000128 4096 70 704 151776 28.4385 376.101 838.235 1242.82 1242.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1410 6.4e-05 1024 200 576 282624 21.5923 13.4925 235.632 419.021 689.869 689.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1150 0.001024 512 320 320 13440 0.674176 0.391168 2.7311 25.6596 29.5578 29.6384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 780 0.001024 1024 230 1728 12736 0.718848 0.700608 22.1664 26.276 49.9358 50.0049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 860 0.000512 2048 340 5760 21888 4.93363 3.46608 264.548 104.607 377.658 377.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1420 0.001024 512 170 384 17920 0.364544 3.06118 22.3288 25.7966 25.8506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1850 3.2e-05 4096 290 2048 578048 157.628 121.158 8908.1 3603.97 12791.1 12791.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1660 0.000512 512 240 576 35584 0.779712 0.876576 9.08582 26.2973 37.1209 37.1978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 750 3.2e-05 4096 195 11648 431104 4240.05 1316.2 15945.8 39733.2 61240.9 61245.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1430 6.4e-05 512 370 576 241664 16.6824 6.70947 56.397 209.061 289.064 289.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1480 0.000128 4096 70 704 151744 28.4262 242.735 838.659 1109.87 1109.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1410 6.4e-05 1024 200 576 282624 21.6283 13.7122 182.566 419.316 637.351 637.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1150 0.001024 512 320 320 13312 0.67824 0.389664 1.89552 25.6909 28.754 28.8444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 780 0.001024 1024 230 1728 12672 0.720928 0.696768 14.3237 26.327 42.142 42.2139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 860 0.000512 2048 340 5760 21760 4.94595 3.46986 168.614 104.736 281.87 281.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1420 0.001024 512 170 384 17856 0.362688 1.98483 23.0691 25.4598 25.5174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1850 3.2e-05 4096 290 2048 578048 157.818 121.215 8449.93 3606.1 12335.3 12335.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1660 0.000512 512 240 576 35328 0.773376 0.878528 7.54506 26.2116 35.49 35.5655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 750 3.2e-05 4096 195 11648 430080 4120.79 1281.49 13210.4 38666.7 57284.9 57289.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1430 6.4e-05 512 370 576 239616 16.3459 6.61709 47.2243 206.349 276.743 276.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1480 0.000128 4096 70 704 151680 28.4321 201.391 837.941 1067.81 1067.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1410 6.4e-05 1024 200 576 281856 21.6868 13.4936 331.68 418.365 785.356 785.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1150 0.001024 512 320 320 13056 0.608864 0.387072 3.7848 25.5267 30.4063 30.4992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 780 0.001024 1024 230 1728 12672 0.722304 0.717856 12.1565 26.2676 39.9346 39.9991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 860 0.000512 2048 340 5760 21504 4.93392 3.45702 140.246 104.415 253.152 253.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1420 0.001024 512 170 384 17856 0.382464 1.70909 23.1544 25.2885 25.3347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1850 3.2e-05 4096 290 2048 577920 157.912 121.209 9306.67 3603.48 13189.5 13189.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1660 0.000512 512 240 576 35584 0.77824 0.888704 6.81402 26.3168 34.8783 34.9594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 750 3.2e-05 4096 195 11648 430080 4949.63 1531.38 11454.9 46176.7 64119.5 64125.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1430 6.4e-05 512 370 576 237568 17.0123 6.70925 40.3424 208.993 273.269 273.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1480 0.000128 4096 70 704 151680 28.4361 652.577 837.906 1518.97 1519.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1410 6.4e-05 1024 200 576 282624 21.7041 13.5005 331.958 419.114 786.415 786.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1150 0.001024 512 320 320 12800 0.669856 0.384128 3.9049 25.3758 30.4345 30.5273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 780 0.001024 1024 230 1728 12288 0.71664 0.695552 10.2272 26.0505 37.7588 37.8348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 860 0.000512 2048 340 5760 21504 4.96314 3.48346 119.31 104.822 232.68 232.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1420 0.001024 512 170 384 17792 0.363104 1.50758 22.0051 23.9198 23.9754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1850 3.2e-05 4096 290 2048 577536 158.224 121.235 9250.18 3603.64 13133.5 13133.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1660 0.000512 512 240 576 35600 0.778912 0.880672 17.5664 26.32 45.6282 45.7069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 750 3.2e-05 4096 195 11648 432000 4005.86 1245.04 33462.8 37505.6 76224.9 76229.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1430 6.4e-05 512 370 576 245760 16.5151 6.73174 117.118 209.904 350.482 350.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1480 0.000128 4096 70 704 151760 28.4348 501.432 838.849 1368.76 1368.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1410 6.4e-05 1024 200 576 282560 21.6733 14.4347 264.733 419.367 720.338 720.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1150 0.001024 512 320 320 13280 0.677664 0.385312 3.51066 25.5999 30.2748 30.3732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 780 0.001024 1024 230 1728 12720 0.7208 0.694272 30.0403 26.2806 57.807 57.8817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 860 0.000512 2048 340 5760 21760 4.95274 3.4721 352.284 104.623 465.434 465.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1420 0.001024 512 170 384 17920 0.364 4.03818 23.0579 27.5019 27.5609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1850 3.2e-05 4096 290 2048 578080 157.882 121.568 7244.05 3607.57 11131.3 11131.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1660 0.000512 512 240 576 35520 0.771584 0.876896 11.3826 26.2631 39.3756 39.4537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 750 3.2e-05 4096 195 11648 431360 4467.75 1386.28 20289.6 41761.4 67922.6 67927.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1430 6.4e-05 512 370 576 245760 16.503 6.7217 75.07 209.585 308.095 308.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1480 0.000128 4096 70 704 151680 28.414 304.382 837.64 1170.48 1170.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1410 6.4e-05 1024 200 576 282240 21.6254 13.5115 162.096 418.918 616.283 616.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1150 0.001024 512 320 320 13120 0.67168 0.383008 2.28378 25.509 28.9519 29.0468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 780 0.001024 1024 230 1728 12640 0.718848 0.692736 18.4401 26.1969 46.1228 46.1967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 860 0.000512 2048 340 5760 21440 4.92739 3.44227 212.031 104.174 324.68 324.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1420 0.001024 512 170 384 17840 0.362592 2.58867 22.9441 25.9401 25.9969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1850 3.2e-05 4096 290 2048 577600 157.429 121.338 4391.81 3602.75 8273.54 8273.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1660 0.000512 512 240 576 35520 0.77824 0.87472 9.45715 26.5528 37.7491 37.8208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 750 3.2e-05 4096 195 11648 430080 4493.82 1391.33 16780.1 42289.1 64960.4 64965.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1430 6.4e-05 512 370 576 238080 16.5448 6.63037 59.3954 208.281 291.064 291.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1480 0.000128 4096 70 704 151680 28.4443 253.126 846.299 1127.91 1127.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1410 6.4e-05 1024 200 576 282240 21.6723 13.5332 216.45 422.756 674.541 674.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1150 0.001024 512 320 320 12960 0.677312 0.386944 1.88054 25.6634 28.7067 28.8081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 780 0.001024 1024 230 1728 12480 0.716608 0.69456 15.2572 26.2955 43.0366 43.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 860 0.000512 2048 340 5760 21600 4.96765 3.47341 177.019 105.764 291.325 291.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1420 0.001024 512 170 384 17760 0.362496 2.19917 23.1546 25.758 25.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1850 3.2e-05 4096 290 2048 577440 157.943 121.449 11172.4 3638.52 15090.5 15090.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1660 0.000512 512 240 576 35200 0.774528 0.87504 8.45974 26.214 36.4071 36.4862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 750 3.2e-05 4096 195 11648 430080 4945.08 1531.87 14406.1 46188.8 67078.6 67084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1430 6.4e-05 512 370 576 235520 16.6658 6.62096 52.0078 206.312 281.82 281.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1480 0.000128 4096 70 704 151520 28.4118 217.362 837.543 1083.36 1083.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1410 6.4e-05 1024 200 576 281600 21.6272 13.4984 210.768 419.128 665.15 665.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1150 0.001024 512 320 320 12800 0.68176 0.38576 1.80077 25.5702 28.5384 28.6305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 780 0.001024 1024 230 1728 12480 0.719072 0.692224 12.9427 26.1455 40.5723 40.6465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 860 0.000512 2048 340 5760 21120 4.89885 3.41411 148.859 103.56 260.833 260.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1420 0.001024 512 170 384 17760 0.362496 1.83907 22.829 25.0743 25.1316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1850 3.2e-05 4096 290 2048 577280 157.223 121.275 11162.2 3606.2 15047.1 15047.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1660 0.000512 512 240 576 35200 0.778848 0.875296 7.52781 26.3225 35.5865 35.6616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 750 3.2e-05 4096 195 11648 428800 5334.93 1645.28 13161.4 49578.6 69727.3 69733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1430 6.4e-05 512 370 576 230400 17.1319 6.6337 45.5311 206.45 275.956 276.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1480 0.000128 4096 70 704 151600 28.457 199.139 838.781 1066.42 1066.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1410 6.4e-05 1024 200 576 281600 21.7138 13.5229 204.172 419.118 658.66 658.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1150 0.001024 512 320 320 12800 0.681984 0.385376 1.54339 25.6098 28.3232 28.4124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 780 0.001024 1024 230 1728 12400 0.719136 0.69344 11.8222 26.1721 39.478 39.5489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 860 0.000512 2048 340 5760 20800 4.93773 3.41613 134.601 103.753 246.807 246.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1420 0.001024 512 170 384 17600 0.361664 1.65648 21.7436 23.805 23.8617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1850 3.2e-05 4096 290 2048 577600 158.133 121.571 10783.8 3609.8 14673.5 14673.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1660 0.000512 512 240 576 35616 0.776352 0.879808 16.6503 26.3326 44.7253 44.8002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 750 3.2e-05 4096 195 11648 431616 4000.09 1244.52 30691.2 37527.4 73468.9 73473.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1430 6.4e-05 512 370 576 242688 16.498 6.68502 106.678 208.409 338.495 338.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1480 0.000128 4096 70 704 151728 28.4324 461.552 838.634 1328.67 1328.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1410 6.4e-05 1024 200 576 282240 21.5971 13.5087 246.625 419.236 701.11 701.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1150 0.001024 512 320 320 13248 0.677088 0.386976 3.41037 25.6328 30.2077 30.3063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 780 0.001024 1024 230 1728 12672 0.72032 0.694272 27.6759 26.2259 55.3878 55.4701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 860 0.000512 2048 340 5760 21888 4.94678 3.46992 327.081 104.886 440.489 440.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1420 0.001024 512 170 384 17904 0.362816 3.71882 23.0909 27.2144 27.2716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1850 3.2e-05 4096 290 2048 577920 157.42 121.316 6667.99 3606.03 10553 10553.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1660 0.000512 512 240 576 35328 0.77392 0.877952 10.9468 26.2352 38.9167 38.9933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 750 3.2e-05 4096 195 11648 430080 4120.72 1281.61 19223.3 38703.3 63334.7 63339.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1430 6.4e-05 512 370 576 239616 16.3468 6.61571 70.7317 206.486 300.402 300.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1480 0.000128 4096 70 704 151680 28.4292 288.688 838.64 1155.8 1155.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1410 6.4e-05 1024 200 576 281856 21.5816 13.4902 154.72 418.715 608.635 608.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1150 0.001024 512 320 320 13056 0.675488 0.384672 1.99539 25.5378 28.6928 28.7846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 780 0.001024 1024 230 1728 12672 0.720032 0.694848 17.5016 26.2984 45.2899 45.3645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 860 0.000512 2048 340 5760 21504 4.93728 3.46035 201.58 104.503 314.579 314.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1420 0.001024 512 170 384 17856 0.364544 2.51219 23.0128 25.9304 25.9875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1850 3.2e-05 4096 290 2048 577920 157.123 121.195 4189.16 3606.68 8074.38 8074.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1660 0.000512 512 240 576 35424 0.774144 0.88016 9.11315 26.3222 37.1721 37.2495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 750 3.2e-05 4096 195 11648 430848 4478.29 1388.17 15828.2 41861.2 63561.9 63566.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1430 6.4e-05 512 370 576 230400 16.7539 6.5784 54.7302 204.213 282.49 282.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1480 0.000128 4096 70 704 151632 28.4287 238.337 838.072 1104.88 1104.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1410 6.4e-05 1024 200 576 282240 21.6034 13.6596 126.003 419.01 580.404 580.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1150 0.001024 512 320 320 12672 0.67184 0.38112 1.84563 25.43 28.4321 28.5265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 780 0.001024 1024 230 1728 12384 0.718848 0.692224 14.3781 26.2048 42.0656 42.1396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 860 0.000512 2048 340 5760 21312 4.92835 3.44118 164.852 104.043 277.367 277.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1420 0.001024 512 170 384 17712 0.362656 1.97718 22.8649 25.248 25.3023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1850 3.2e-05 4096 290 2048 577152 157.544 121.387 3441.08 3604.66 7324.88 7325.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1660 0.000512 512 240 576 35328 0.776512 0.876992 8.19958 26.2845 36.224 36.3078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 750 3.2e-05 4096 195 11648 430080 5497.71 1698.15 14060.8 51158 72422.2 72428.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1430 6.4e-05 512 370 576 233472 16.8552 6.61709 48.4498 206.304 278.437 278.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1480 0.000128 4096 70 704 151488 28.4126 210.717 837.558 1076.73 1076.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1410 6.4e-05 1024 200 576 281088 21.6405 13.5116 111.317 418.559 565.16 565.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1150 0.001024 512 320 320 13056 0.680576 0.385344 1.5024 25.5904 28.259 28.3486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 780 0.001024 1024 230 1728 12288 0.7168 0.692352 12.4346 26.1426 40.0557 40.1306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 860 0.000512 2048 340 5760 20736 4.92896 3.4121 141.9 103.659 253.997 254.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1420 0.001024 512 170 384 17664 0.362496 1.88413 22.7834 25.0719 25.1287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1850 3.2e-05 4096 290 2048 577536 157.24 121.182 3028.5 3603.02 6910.15 6910.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1660 0.000512 512 240 576 35040 0.768544 0.863104 7.2881 26.0486 35.0526 35.1293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 750 3.2e-05 4096 195 11648 426240 6598.89 2033.38 12016.7 61200.3 81858 81865.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1430 6.4e-05 512 370 576 230400 17.1064 6.62384 43.3535 206.288 273.586 273.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1480 0.000128 4096 70 704 151440 28.4262 186.26 837.345 1052.08 1052.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1410 6.4e-05 1024 200 576 280320 21.6186 13.5072 179.219 417.48 631.953 632.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1150 0.001024 512 320 320 12480 0.686592 0.390784 1.4657 25.6647 28.3095 28.4066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 780 0.001024 1024 230 1728 12480 0.721024 0.693472 11.2935 26.2036 38.9842 39.0575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 860 0.000512 2048 340 5760 21120 4.91837 3.41395 126.983 103.757 239.171 239.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1420 0.001024 512 170 384 17520 0.360448 1.61997 22.7561 24.778 24.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1850 3.2e-05 4096 290 2048 576960 157.657 121.322 9640.26 3601.53 13521 13521.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1660 0.000512 512 240 576 35616 0.781504 0.878592 15.7957 26.341 43.8764 43.9569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 750 3.2e-05 4096 195 11648 431872 4121.76 1279.9 28918.3 38536.1 72861.7 72866.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1430 6.4e-05 512 370 576 243712 16.6278 6.7288 103.146 209.544 336.259 336.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1480 0.000128 4096 70 704 151704 28.4283 434.408 838.657 1301.54 1301.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1410 6.4e-05 1024 200 576 282240 21.6719 13.5209 229.663 419.395 684.379 684.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1150 0.001024 512 320 320 13216 0.675168 0.385024 3.04154 25.5588 29.759 29.8508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 780 0.001024 1024 230 1728 12656 0.720896 0.692224 25.9135 26.2188 53.6183 53.6942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 860 0.000512 2048 340 5760 21952 4.968 3.47546 308.297 104.923 421.763 421.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1420 0.001024 512 170 384 17864 0.364224 3.65341 22.2208 26.281 26.3397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1850 3.2e-05 4096 290 2048 577920 157.76 121.363 6247.7 3606.1 10133.1 10133.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1660 0.000512 512 240 576 35392 0.77472 0.873152 10.4335 26.227 38.3914 38.4675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 750 3.2e-05 4096 195 11648 430080 4698.6 1457.31 18316.3 43923 68401.5 68406.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1430 6.4e-05 512 370 576 236544 16.7084 6.64134 65.3589 207.225 296.14 296.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1480 0.000128 4096 70 704 151648 28.4196 278.192 838.664 1145.32 1145.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1410 6.4e-05 1024 200 576 281344 21.6513 13.5084 147.023 418.871 601.187 601.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1150 0.001024 512 320 320 12992 0.67824 0.385024 2.02582 25.5859 28.7749 28.8666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 780 0.001024 1024 230 1728 12544 0.7168 0.693632 16.5295 26.1488 44.1591 44.2328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 860 0.000512 2048 340 5760 21504 4.90992 3.42237 192.681 103.868 304.98 305.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1420 0.001024 512 170 384 17808 0.364448 2.42675 22.8795 25.7105 25.7676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1850 3.2e-05 4096 290 2048 577472 157.594 121.332 4034.03 3606.83 7919.98 7920.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1660 0.000512 512 240 576 35280 0.77824 0.874144 8.96061 26.1888 36.8835 36.9603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 750 3.2e-05 4096 195 11648 430080 4707.93 1459.39 15516.2 43935.2 65625.3 65630.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1430 6.4e-05 512 370 576 236544 17.1745 6.72941 55.4853 209.608 289.209 289.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1480 0.000128 4096 70 704 151536 28.4176 236.202 838.456 1103.12 1103.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1410 6.4e-05 1024 200 576 280896 21.719 13.5285 124.834 418.866 579.075 579.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1150 0.001024 512 320 320 12768 0.666464 0.381088 1.89018 25.3265 28.3674 28.4574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 780 0.001024 1024 230 1728 12432 0.7168 0.69024 14.0759 26.0674 41.6223 41.6977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 860 0.000512 2048 340 5760 20832 4.91648 3.40787 158.452 103.42 270.298 270.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1420 0.001024 512 170 384 17640 0.362144 2.03565 22.7278 25.1669 25.2213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1850 3.2e-05 4096 290 2048 577248 157.86 121.425 3410.36 3606.22 7296.08 7296.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1660 0.000512 512 240 576 34944 0.772224 0.874496 7.86922 26.1294 35.7255 35.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 750 3.2e-05 4096 195 11648 430080 4694.11 1456.28 13392.5 43902.6 63452 63457.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1430 6.4e-05 512 370 576 229376 16.4457 6.56461 47.2854 202.186 272.693 272.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1480 0.000128 4096 70 704 151424 28.4258 207.321 837.254 1073.05 1073.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1410 6.4e-05 1024 200 576 281344 21.6149 13.8936 109.699 418.535 563.872 563.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1150 0.001024 512 320 320 12544 0.670944 0.380896 1.70957 25.3542 28.2147 28.3118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 780 0.001024 1024 230 1728 12544 0.718848 0.695968 12.4969 26.2695 40.2566 40.3393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 860 0.000512 2048 340 5760 21504 4.92458 3.44678 143.359 104.074 255.906 256.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1420 0.001024 512 170 384 17696 0.364192 1.66298 21.8495 23.92 23.9768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1850 3.2e-05 4096 290 2048 577024 157.212 121.338 3007.53 3606.94 6893.24 6893.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1660 0.000512 512 240 576 35280 0.778528 0.87472 6.98451 26.2405 34.9608 35.0392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 750 3.2e-05 4096 195 11648 430080 5615.57 1728.81 11822 51990.1 71164.3 71170.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1430 6.4e-05 512 370 576 232960 16.6401 6.59251 43.1291 204.67 271.247 271.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1480 0.000128 4096 70 704 151480 28.4262 186.366 837.7 1052.54 1052.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1410 6.4e-05 1024 200 576 280000 21.731 13.5398 98.7887 417.915 552.107 552.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1150 0.001024 512 320 320 12320 0.684224 0.38368 1.62941 25.5388 28.3364 28.4282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 780 0.001024 1024 230 1728 12320 0.718976 0.689664 10.7667 26.0354 38.2844 38.3572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 860 0.000512 2048 340 5760 20160 4.93568 3.3833 119.077 103.002 230.503 230.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1420 0.001024 512 170 384 17640 0.363424 1.57741 21.6556 23.6402 23.6979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1850 3.2e-05 4096 290 2048 576800 157.848 121.375 2715.76 3600.86 6596.06 6596.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1660 0.000512 512 240 576 35584 0.774944 0.879296 15.916 26.2794 43.9352 44.0124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 750 3.2e-05 4096 195 11648 431104 4239.77 1316.32 27655.3 39716.4 72933.6 72938.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1430 6.4e-05 512 370 576 241664 16.6737 6.70515 102.497 208.934 335.026 335.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1480 0.000128 4096 70 704 151744 28.4398 433.465 838.115 1300.06 1300.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1410 6.4e-05 1024 200 576 282624 21.6002 13.546 230.234 419.007 684.519 684.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1150 0.001024 512 320 320 13312 0.677728 0.38912 3.1232 25.6759 29.9652 30.0647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 780 0.001024 1024 230 1728 12672 0.722368 0.69472 25.5201 26.3111 53.3224 53.4001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 860 0.000512 2048 340 5760 21760 4.94272 3.46883 292.291 104.675 405.477 405.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1420 0.001024 512 170 384 17856 0.362496 3.61472 23.0608 27.0798 27.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1850 3.2e-05 4096 290 2048 578048 157.432 121.219 6268.84 3603.92 10151.6 10151.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1660 0.000512 512 240 576 35584 0.778816 0.8792 10.978 26.3444 39.0633 39.1414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 750 3.2e-05 4096 195 11648 430080 4954.86 1531.57 18017.6 46280.7 70812.8 70818.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1430 6.4e-05 512 370 576 237568 17.0023 6.70906 67.1123 209.232 300.266 300.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1480 0.000128 4096 70 704 151680 28.4416 292.768 838.735 1159.99 1160.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1410 6.4e-05 1024 200 576 282624 21.6 13.5067 155.706 419.458 610.407 610.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1150 0.001024 512 320 320 12800 0.66816 0.380384 2.13734 25.3871 28.6732 28.7683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 780 0.001024 1024 230 1728 12288 0.71632 0.708512 16.7137 26.073 44.282 44.3495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 860 0.000512 2048 340 5760 21504 4.96474 3.4775 188.944 104.921 302.41 302.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1420 0.001024 512 170 384 17792 0.380992 2.4759 23.0745 25.9733 26.0204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1850 3.2e-05 4096 290 2048 577536 157.463 121.243 4233.79 3607.39 8120.1 8120.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1660 0.000512 512 240 576 35328 0.776192 0.879424 9.20198 26.2976 37.237 37.3126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 750 3.2e-05 4096 195 11648 430080 5504 1697.95 14433.7 51276.3 72933.5 72939.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1430 6.4e-05 512 370 576 233472 16.8422 6.62118 54.7174 206.422 284.819 284.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1480 0.000128 4096 70 704 151488 28.4122 243.617 838.05 1110.13 1110.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1410 6.4e-05 1024 200 576 281088 21.6494 13.5002 128.519 418.802 582.603 582.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1150 0.001024 512 320 320 13056 0.68016 0.386048 1.71165 25.6023 28.4783 28.5692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 780 0.001024 1024 230 1728 12288 0.718592 0.692224 13.6727 26.1601 41.3128 41.3903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 860 0.000512 2048 340 5760 20736 4.92512 3.42221 150.121 103.721 262.295 262.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1420 0.001024 512 170 384 17664 0.362752 2.11546 22.794 25.3154 25.3727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1850 3.2e-05 4096 290 2048 577536 157.277 121.179 3530.22 3605.12 7414.02 7414.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1660 0.000512 512 240 576 34816 0.772096 0.8704 8.17971 26.068 35.9759 36.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 750 3.2e-05 4096 195 11648 425984 6152.06 1897.97 12908.5 57227 78193.9 78200.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1430 6.4e-05 512 370 576 229376 17.6236 6.72899 49.5846 209.158 283.311 283.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1480 0.000128 4096 70 704 151552 28.4303 224.932 838.229 1091.63 1091.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1410 6.4e-05 1024 200 576 280576 21.6194 13.4881 118.79 417.964 571.993 572.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1150 0.001024 512 320 320 12288 0.659264 0.372736 1.77402 25.1228 28.0318 28.1162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 780 0.001024 1024 230 1728 11776 0.713088 0.687872 12.1671 25.8875 39.5263 39.6001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 860 0.000512 2048 340 5760 20480 4.87811 3.36077 133.057 102.456 243.851 243.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1420 0.001024 512 170 384 17664 0.363744 1.99398 22.6351 25.0382 25.0957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1850 3.2e-05 4096 290 2048 577536 157.26 121.236 3250.38 3606.49 7135.58 7135.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1660 0.000512 512 240 576 34560 0.776192 0.875616 7.83798 26.1046 35.6772 35.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 750 3.2e-05 4096 195 11648 430080 4951.84 1533.28 12053.1 46223.5 64768.7 64774.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1430 6.4e-05 512 370 576 225280 17.4839 6.62323 44.9957 206.352 275.67 275.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1480 0.000128 4096 70 704 151360 28.4358 208.263 837.36 1074.1 1074.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1410 6.4e-05 1024 200 576 279040 21.5195 13.4185 108.425 415.889 559.383 559.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1150 0.001024 512 320 320 12800 0.685344 0.387104 1.68541 25.6744 28.5359 28.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 780 0.001024 1024 230 1728 12160 0.720416 0.7168 12.0999 26.3102 39.9179 39.9824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 860 0.000512 2048 340 5760 20480 4.95021 3.43654 122.254 103.981 234.725 234.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1420 0.001024 512 170 384 17600 0.382752 1.68435 22.9596 25.0716 25.1174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1850 3.2e-05 4096 290 2048 577280 157.278 121.306 2998.1 3607.83 6884.74 6884.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1660 0.000512 512 240 576 34560 0.777824 0.872672 7.51523 26.1698 35.4191 35.4966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 750 3.2e-05 4096 195 11648 423936 8126.56 2495.91 10925.5 75265.5 96824.4 96833.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1430 6.4e-05 512 370 576 221184 16.3939 6.53565 41.9385 198.331 263.407 263.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1480 0.000128 4096 70 704 151296 28.4206 197.317 838.125 1063.91 1063.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1410 6.4e-05 1024 200 576 279552 21.588 13.4649 104.304 417.039 556.523 556.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1150 0.001024 512 320 320 12288 0.666016 0.374784 1.78122 25.217 28.1419 28.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 780 0.001024 1024 230 1728 11520 0.706528 0.673792 10.1107 25.3854 36.947 37.0204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 860 0.000512 2048 340 5760 19968 4.98765 3.44813 108.623 104.246 221.403 221.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1420 0.001024 512 170 384 17280 0.358336 1.52986 22.7826 24.713 24.7694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1850 3.2e-05 4096 290 2048 576000 157.362 121.24 2846.4 3607.61 6732.82 6733.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1660 0.000512 512 240 640 35520 0.777824 0.879488 15.6474 26.3551 43.741 43.8155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 750 3.2e-05 4096 195 11648 430336 4606.99 1427.72 24743.4 43141 73925.3 73930.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1430 6.4e-05 512 370 640 228352 17.8144 6.72358 95.0786 209.762 329.594 329.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1480 0.000128 4096 70 768 151392 28.4321 777.757 838.827 1645.06 1645.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1410 6.4e-05 1024 200 640 278016 21.9318 13.5108 362.045 419.586 817.203 817.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1150 0.001024 512 320 384 10816 0.705984 0.391488 4.0033 25.6517 30.8523 30.9444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 780 0.001024 1024 230 1792 12608 0.721408 0.694784 22.4255 26.3152 50.2278 50.3009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 860 0.000512 2048 340 5760 21632 4.96694 3.48099 259.941 104.975 373.464 373.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1420 0.001024 512 170 384 17952 0.36624 4.81587 22.4817 27.7075 27.7639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1850 3.2e-05 4096 290 2048 578176 157.933 121.306 10824.4 3606.32 14710.2 14710.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1660 0.000512 512 240 640 35456 0.77744 0.87984 16.4094 26.2986 44.4519 44.5297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 750 3.2e-05 4096 195 11648 430080 4597.62 1426.1 27738.1 43035.1 76803.4 76808.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1430 6.4e-05 512 370 640 227328 17.7451 6.70515 96.3967 208.89 329.951 330.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1480 0.000128 4096 70 768 151360 28.4344 454.561 837.961 1321 1321.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1410 6.4e-05 1024 200 640 277760 21.7619 13.4983 271.412 419.125 725.924 726.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1150 0.001024 512 320 384 10752 0.710048 0.391584 2.99814 25.6595 29.861 29.9516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 780 0.001024 1024 230 1792 12544 0.72096 0.70048 25.7907 26.2687 53.5558 53.6317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 860 0.000512 2048 340 5760 21504 4.95162 3.46726 291.912 104.579 405.013 405.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1420 0.001024 512 170 384 17920 0.3656 3.36406 23.195 26.9661 27.0238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1850 3.2e-05 4096 290 2048 578048 157.381 121.162 9610.23 3603.13 13492.1 13492.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1660 0.000512 512 240 640 35328 0.777152 0.878976 11.3788 26.3062 39.4255 39.5018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 750 3.2e-05 4096 195 11648 430080 4603.2 1426.53 17995.6 43071.3 67102.7 67107.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1430 6.4e-05 512 370 640 225280 17.9215 6.7079 65.0281 209.13 298.998 299.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1480 0.000128 4096 70 768 151296 28.4288 293.186 838.652 1160.31 1160.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1410 6.4e-05 1024 200 640 277504 21.8391 13.4932 210.995 419.41 665.869 665.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1150 0.001024 512 320 384 10752 0.704512 0.391168 2.20557 25.6911 29.0902 29.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 780 0.001024 1024 230 1792 12544 0.722304 0.698848 16.7234 26.3394 44.5561 44.6268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 860 0.000512 2048 340 5760 21504 4.95552 3.46726 188.304 104.775 301.599 301.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1420 0.001024 512 170 384 17856 0.364256 2.33472 23.0727 25.8138 25.8702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1850 3.2e-05 4096 290 2048 578048 157.773 121.236 9094.91 3607.21 12981.3 12981.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1660 0.000512 512 240 640 35136 0.774368 0.876896 9.27725 26.2117 37.2215 37.2985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 750 3.2e-05 4096 195 11648 428544 4725.2 1464.46 14589.2 44195.3 64997.5 65002.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1430 6.4e-05 512 370 640 221184 17.733 6.62118 52.7103 206.255 283.533 283.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1480 0.000128 4096 70 768 151296 28.4318 242.193 837.958 1108.63 1108.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1410 6.4e-05 1024 200 640 277248 21.8004 13.5074 190.957 418.329 644.724 644.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1150 0.001024 512 320 384 10368 0.702368 0.384768 1.67101 25.527 28.385 28.4724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 780 0.001024 1024 230 1792 12480 0.72112 0.698368 13.4887 26.269 41.2489 41.3206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 860 0.000512 2048 340 5760 21120 4.95562 3.45702 151.249 104.407 264.169 264.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1420 0.001024 512 170 384 17856 0.362496 1.97821 23.0027 25.3859 25.4436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1850 3.2e-05 4096 290 2048 577920 157.577 121.217 8936.38 3603.13 12818.5 12818.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1660 0.000512 512 240 640 35328 0.780224 0.881088 8.69354 26.3221 36.7577 36.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 750 3.2e-05 4096 195 11648 430080 5000.91 1531.43 13206.9 46476.6 66272 66277.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1430 6.4e-05 512 370 640 221184 18.2318 6.70851 47.3262 213.326 285.804 285.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1480 0.000128 4096 70 768 151168 28.4283 218.229 837.489 1084.19 1084.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1410 6.4e-05 1024 200 640 277504 21.8489 13.5046 179.886 419.049 634.427 634.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1150 0.001024 512 320 384 10240 0.694816 0.383264 1.66643 25.3805 28.3503 28.4478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 780 0.001024 1024 230 1792 12288 0.718848 0.690912 11.8519 26.0527 39.3872 39.4603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 860 0.000512 2048 340 5760 21504 4.96915 3.48499 138.04 104.838 251.434 251.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1420 0.001024 512 170 384 17792 0.363936 1.81658 23.0588 25.2834 25.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1850 3.2e-05 4096 290 2048 577536 157.829 121.258 8843.08 3621.61 12744 12744.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1660 0.000512 512 240 640 35200 0.772096 0.87824 7.82131 26.2286 35.7847 35.8584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 750 3.2e-05 4096 195 11648 430080 4955.97 1531.8 11882.7 46382.6 64795.2 64800.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1430 6.4e-05 512 370 640 215040 18.2201 6.61936 42.3066 206.457 273.816 273.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1480 0.000128 4096 70 768 151200 28.4154 200.36 838.472 1067.29 1067.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1410 6.4e-05 1024 200 640 277760 21.782 13.5043 176.005 419.446 630.872 630.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1150 0.001024 512 320 384 10240 0.707936 0.386784 1.55082 25.5817 28.3268 28.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 780 0.001024 1024 230 1792 12160 0.720096 0.692288 11.2676 26.1135 38.8631 38.9342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 860 0.000512 2048 340 5760 20480 4.92374 3.41491 119.652 103.632 231.725 231.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1420 0.001024 512 170 384 17760 0.362112 1.51523 22.8405 24.7607 24.8163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1850 3.2e-05 4096 290 2048 577280 157.525 121.264 8793.54 3608.9 12681.4 12681.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1660 0.000512 512 240 640 34944 0.780288 0.880032 7.44714 26.2738 35.4666 35.5451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 750 3.2e-05 4096 195 11648 427008 8238.55 2529.56 10780.8 76192.4 97752.5 97761.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1430 6.4e-05 512 370 640 221184 17.7678 6.6169 40.3064 206.242 271.151 271.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1480 0.000128 4096 70 768 151104 28.4235 185.893 837.385 1051.75 1051.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1410 6.4e-05 1024 200 640 276480 21.8972 13.5043 364.56 418.417 818.517 818.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1150 0.001024 512 320 384 9984 0.707008 0.39152 3.9088 25.5889 30.7004 30.7927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 780 0.001024 1024 230 1792 12288 0.721728 0.708 10.8885 26.197 38.586 38.6609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 860 0.000512 2048 340 5760 20736 4.93229 3.41811 113.662 103.626 225.743 225.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1420 0.001024 512 170 384 17664 0.362016 1.65526 22.935 24.9948 25.0491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1850 3.2e-05 4096 290 2048 577536 157.779 121.167 9833.03 3601.81 13714 13714.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1660 0.000512 512 240 640 34944 0.770592 0.8704 7.08317 26.1303 34.9396 35.0159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 750 3.2e-05 4096 195 11648 426496 7088.55 2183.76 10231.1 65835.6 85348.5 85356.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1430 6.4e-05 512 370 640 215040 17.5322 6.56179 36.9901 202.206 263.503 263.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1480 0.000128 4096 70 768 150976 28.4175 764.58 837.141 1630.19 1630.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1410 6.4e-05 1024 200 640 275968 21.9019 13.5047 365.016 430.773 831.33 831.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1150 0.001024 512 320 384 9856 0.690432 0.38352 3.91104 25.3588 30.4448 30.5383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 780 0.001024 1024 230 1792 12096 0.720544 0.711616 10.345 34.4543 46.3055 46.3873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 860 0.000512 2048 340 5760 20608 4.95206 3.44269 106.351 104.089 218.937 219.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1420 0.001024 512 170 384 17696 0.363456 1.4784 23.0592 24.9442 25.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1850 3.2e-05 4096 290 2048 577024 157.702 121.313 9848.28 3607.42 13734.9 13735.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1660 0.000512 512 240 640 34816 0.774336 0.8704 6.24419 26.0621 34.0361 34.1096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 750 3.2e-05 4096 195 11648 425984 6150.82 1898.22 9652.49 57198.5 74908.3 74915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1430 6.4e-05 512 370 640 212992 18.8658 6.72614 35.4239 209.048 270.278 270.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1480 0.000128 4096 70 768 151040 28.4249 764.516 837.468 1630.46 1630.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1410 6.4e-05 1024 200 640 276480 21.8805 13.5037 364.982 418.012 818.514 818.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1150 0.001024 512 320 384 9216 0.693216 0.375808 3.53715 25.1268 29.8408 29.9497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 780 0.001024 1024 230 1792 11776 0.714848 0.693248 9.38138 25.8864 36.7476 36.8249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 860 0.000512 2048 340 5760 20480 4.88742 3.36294 99.7818 102.435 210.568 210.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1420 0.001024 512 170 384 17664 0.36416 1.58269 22.7846 24.774 24.8279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1850 3.2e-05 4096 290 2048 577536 157.826 121.288 9816.77 3605.67 13701.8 13702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1660 0.000512 512 240 540 35392 0.774144 0.872416 7.00182 26.1458 34.8757 34.9541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 750 3.2e-05 4096 195 11640 430080 4693.28 1456.34 9716.74 43933.9 59806.8 59812.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1430 6.4e-05 512 370 540 229376 16.4464 6.56982 34.6852 202.325 260.245 260.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1480 0.000128 4096 70 720 151424 28.3914 685.228 838.457 1552.12 1552.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1410 6.4e-05 1024 200 600 279552 21.8013 13.5178 346.837 418.957 801.245 801.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1150 0.001024 512 320 300 12544 0.666432 0.381536 3.72352 25.3618 30.2377 30.3288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 780 0.001024 1024 230 1740 12096 0.722464 0.698368 8.85075 26.288 36.629 36.7046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 860 0.000512 2048 340 5760 21504 4.91894 3.4473 102.364 104.147 214.979 215.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1420 0.001024 512 170 360 17696 0.362496 1.14227 22.9979 24.5464 24.6026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1850 3.2e-05 4096 290 2040 577024 157.95 121.354 10144.8 3609.7 14034 14034.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1660 0.000512 512 240 576 34944 0.775936 0.87088 7.1369 26.1262 34.9927 35.0686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 750 3.2e-05 4096 195 11648 430080 4693.88 1456.51 9487.31 43884.8 59529 59534.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1430 6.4e-05 512 370 576 229376 16.46 6.56592 32.6607 202.138 258.04 258.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1480 0.000128 4096 70 704 151424 28.4386 654.656 837.083 1520.23 1520.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1410 6.4e-05 1024 200 576 281344 21.7199 13.5004 330.391 418.636 784.398 784.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1150 0.001024 512 320 320 12544 0.67344 0.388128 4.02998 25.4115 30.6022 30.6973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 780 0.001024 1024 230 1728 12544 0.720896 0.700416 8.99738 26.2721 36.7648 36.8404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 860 0.000512 2048 340 5760 21504 4.91776 3.4433 100.694 104.054 213.214 213.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1420 0.001024 512 170 384 17696 0.364032 1.19722 22.0033 23.6065 23.6646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1850 3.2e-05 4096 290 2048 577024 157.967 121.353 9782.3 3606.2 13668 13668.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1660 0.000512 512 240 550 34720 0.777088 0.874496 7.57917 26.2641 35.5766 35.6536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 750 3.2e-05 4096 195 11650 430080 5614.58 1728.76 9781.65 52033.6 69166 69171.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1430 6.4e-05 512 370 550 232960 16.6465 6.58637 31.5511 204.764 259.759 259.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1480 0.000128 4096 70 700 151480 28.4214 676.452 838.322 1543.24 1543.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1410 6.4e-05 1024 200 600 280000 21.8441 13.5251 355.961 418.494 809.956 810.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1150 0.001024 512 320 300 12320 0.681952 0.387616 3.95139 25.5506 30.6734 30.7632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 780 0.001024 1024 230 1700 12320 0.721376 0.693152 8.70032 26.0626 36.2497 36.3204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 860 0.000512 2048 340 5750 21280 4.8937 3.38944 101.9 103.097 213.375 213.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1420 0.001024 512 170 350 17640 0.36096 1.20096 22.7415 24.3472 24.4036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1850 3.2e-05 4096 290 2050 576800 158.588 121.394 10011.7 3604.16 13896 13896.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1660 0.000512 512 240 528 35280 0.775936 0.874496 7.27878 26.2726 35.2846 35.3594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 750 3.2e-05 4096 195 11664 430080 5615.47 1728.88 9703.54 52040.5 69095.8 69101.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1430 6.4e-05 512 370 528 232960 16.6319 6.5896 36.9523 204.81 265.191 265.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1480 0.000128 4096 70 720 151200 28.4136 693.256 837.672 1559.39 1559.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1410 6.4e-05 1024 200 576 282240 21.7284 13.5192 346.757 418.491 800.627 800.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1150 0.001024 512 320 288 13440 0.671744 0.386112 4.11872 25.5569 30.8321 30.9218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 780 0.001024 1024 230 1728 11760 0.717664 0.692416 8.58045 26.0644 36.1239 36.1984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 860 0.000512 2048 340 5712 21280 4.89098 3.38739 100.555 103.115 212.048 212.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1420 0.001024 512 170 384 17640 0.36352 1.30029 22.7206 24.4248 24.4817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1850 3.2e-05 4096 290 2016 577920 158.189 121.137 9946.93 3599.08 13825.6 13825.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1660 0.000512 512 240 544 35584 0.779776 0.8808 7.67715 26.3443 35.7683 35.8452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 750 3.2e-05 4096 195 11648 432128 4223.55 1311.08 11137 39576 56253.2 56257.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1430 6.4e-05 512 370 544 253952 15.7901 6.70336 52.3686 209.154 284.229 284.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1480 0.000128 4096 70 704 151680 28.4344 666.651 838.824 1533.95 1534.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1410 6.4e-05 1024 200 576 283648 21.6724 13.8389 330.309 419.602 785.554 785.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1150 0.001024 512 320 288 13824 0.6624 0.388096 4.20211 25.4418 30.793 30.8772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 780 0.001024 1024 230 1696 12544 0.7168 0.692512 9.86141 26.0801 37.4191 37.4928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 860 0.000512 2048 340 5728 22016 4.95248 3.48208 119.267 104.934 232.736 232.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1420 0.001024 512 170 352 17920 0.363168 1.3007 23.3124 25.0201 25.0781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1850 3.2e-05 4096 290 2016 579072 157.694 120.994 9607.1 3599.31 13485.3 13485.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1660 0.000512 512 240 544 34560 0.772032 0.874688 8.85958 26.2181 36.8075 36.8865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 750 3.2e-05 4096 195 11648 430080 6495.37 1996.22 16777.2 60147.5 85425.4 85433.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1430 6.4e-05 512 370 544 245760 15.9306 6.6271 57.2567 206.503 286.532 286.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1480 0.000128 4096 70 704 151200 28.4167 940.317 837.547 1806.33 1806.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1410 6.4e-05 1024 200 576 280320 21.6165 13.5823 438.437 417.905 891.676 891.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1150 0.001024 512 320 288 11520 0.626336 0.354912 4.79814 23.4496 29.3299 29.4223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 780 0.001024 1024 230 1696 11520 0.70112 0.672864 13.6115 25.2411 40.3004 40.3794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 860 0.000512 2048 340 5728 21120 4.95827 3.45872 171.193 104.429 284.141 284.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1420 0.001024 512 170 352 17280 0.360448 1.86573 22.7151 24.9836 25.0404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1850 3.2e-05 4096 290 2016 577920 157.12 121.13 13388.4 3601.48 17268.3 17268.5
