
SpaceShooter-v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a8a8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008e0  0800aa38  0800aa38  0000ba38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b318  0800b318  0000d07c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b318  0800b318  0000c318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b320  0800b320  0000d07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b320  0800b320  0000c320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b324  0800b324  0000c324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800b328  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b54  2000007c  0800b3a4  0000d07c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004bd0  0800b3a4  0000dbd0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d07c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015b93  00000000  00000000  0000d0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000365b  00000000  00000000  00022c3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015e0  00000000  00000000  000262a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010b0  00000000  00000000  00027880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024699  00000000  00000000  00028930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000194ac  00000000  00000000  0004cfc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db353  00000000  00000000  00066475  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001417c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000692c  00000000  00000000  0014180c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  00148138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800aa20 	.word	0x0800aa20

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	0800aa20 	.word	0x0800aa20

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <GFX_DrawLine>:
	        }
	   }
}

//Bresenham's algorithm - Wikipedia
void GFX_DrawLine(int X1, int Y1,int X2,int Y2,int I_O) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b08e      	sub	sp, #56	@ 0x38
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	60f8      	str	r0, [r7, #12]
 8000b50:	60b9      	str	r1, [r7, #8]
 8000b52:	607a      	str	r2, [r7, #4]
 8000b54:	603b      	str	r3, [r7, #0]
	int CurrentX, CurrentY, Xinc, Yinc,
		Dx, Dy, TwoDx, TwoDy,
		TwoDxAccumulatedError, TwoDyAccumulatedError;

	Dx = (X2-X1);
 8000b56:	687a      	ldr	r2, [r7, #4]
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	1ad3      	subs	r3, r2, r3
 8000b5c:	627b      	str	r3, [r7, #36]	@ 0x24
	Dy = (Y2-Y1);
 8000b5e:	683a      	ldr	r2, [r7, #0]
 8000b60:	68bb      	ldr	r3, [r7, #8]
 8000b62:	1ad3      	subs	r3, r2, r3
 8000b64:	623b      	str	r3, [r7, #32]

	TwoDx = Dx + Dx;
 8000b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b68:	005b      	lsls	r3, r3, #1
 8000b6a:	61fb      	str	r3, [r7, #28]
	TwoDy = Dy + Dy;
 8000b6c:	6a3b      	ldr	r3, [r7, #32]
 8000b6e:	005b      	lsls	r3, r3, #1
 8000b70:	61bb      	str	r3, [r7, #24]

	CurrentX = X1;
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	637b      	str	r3, [r7, #52]	@ 0x34
	CurrentY = Y1;
 8000b76:	68bb      	ldr	r3, [r7, #8]
 8000b78:	633b      	str	r3, [r7, #48]	@ 0x30

	Xinc = 1;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	Yinc = 1;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	62bb      	str	r3, [r7, #40]	@ 0x28

	if(Dx < 0) {
 8000b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	da08      	bge.n	8000b9a <GFX_DrawLine+0x52>

		Xinc = -1;
 8000b88:	f04f 33ff 	mov.w	r3, #4294967295
 8000b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		Dx = -Dx;
 8000b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b90:	425b      	negs	r3, r3
 8000b92:	627b      	str	r3, [r7, #36]	@ 0x24
		TwoDx = -TwoDx;
 8000b94:	69fb      	ldr	r3, [r7, #28]
 8000b96:	425b      	negs	r3, r3
 8000b98:	61fb      	str	r3, [r7, #28]
	}

	if (Dy < 0) {
 8000b9a:	6a3b      	ldr	r3, [r7, #32]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	da08      	bge.n	8000bb2 <GFX_DrawLine+0x6a>
		Yinc = -1;
 8000ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ba4:	62bb      	str	r3, [r7, #40]	@ 0x28
		Dy = -Dy;
 8000ba6:	6a3b      	ldr	r3, [r7, #32]
 8000ba8:	425b      	negs	r3, r3
 8000baa:	623b      	str	r3, [r7, #32]
		TwoDy = -TwoDy;
 8000bac:	69bb      	ldr	r3, [r7, #24]
 8000bae:	425b      	negs	r3, r3
 8000bb0:	61bb      	str	r3, [r7, #24]
	}

	SSD1327_SetPixel(X1,Y1,I_O);
 8000bb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000bb4:	b2db      	uxtb	r3, r3
 8000bb6:	461a      	mov	r2, r3
 8000bb8:	68b9      	ldr	r1, [r7, #8]
 8000bba:	68f8      	ldr	r0, [r7, #12]
 8000bbc:	f003 fc44 	bl	8004448 <SSD1327_SetPixel>

	if ((Dx != 0) || (Dy != 0)) {
 8000bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d102      	bne.n	8000bcc <GFX_DrawLine+0x84>
 8000bc6:	6a3b      	ldr	r3, [r7, #32]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d046      	beq.n	8000c5a <GFX_DrawLine+0x112>

		if (Dy <= Dx) {
 8000bcc:	6a3a      	ldr	r2, [r7, #32]
 8000bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bd0:	429a      	cmp	r2, r3
 8000bd2:	dc21      	bgt.n	8000c18 <GFX_DrawLine+0xd0>
			TwoDxAccumulatedError = 0;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	617b      	str	r3, [r7, #20]
			do {
			    CurrentX += Xinc;
 8000bd8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bdc:	4413      	add	r3, r2
 8000bde:	637b      	str	r3, [r7, #52]	@ 0x34
			    TwoDxAccumulatedError += TwoDy;
 8000be0:	697a      	ldr	r2, [r7, #20]
 8000be2:	69bb      	ldr	r3, [r7, #24]
 8000be4:	4413      	add	r3, r2
 8000be6:	617b      	str	r3, [r7, #20]
			    if(TwoDxAccumulatedError > Dx) {
 8000be8:	697a      	ldr	r2, [r7, #20]
 8000bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bec:	429a      	cmp	r2, r3
 8000bee:	dd07      	ble.n	8000c00 <GFX_DrawLine+0xb8>
			        CurrentY += Yinc;
 8000bf0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bf4:	4413      	add	r3, r2
 8000bf6:	633b      	str	r3, [r7, #48]	@ 0x30
			        TwoDxAccumulatedError -= TwoDx;
 8000bf8:	697a      	ldr	r2, [r7, #20]
 8000bfa:	69fb      	ldr	r3, [r7, #28]
 8000bfc:	1ad3      	subs	r3, r2, r3
 8000bfe:	617b      	str	r3, [r7, #20]
			    }
			    SSD1327_SetPixel(CurrentX,CurrentY,I_O);
 8000c00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000c02:	b2db      	uxtb	r3, r3
 8000c04:	461a      	mov	r2, r3
 8000c06:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8000c08:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000c0a:	f003 fc1d 	bl	8004448 <SSD1327_SetPixel>
			  } while (CurrentX != X2);
 8000c0e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	429a      	cmp	r2, r3
 8000c14:	d1e0      	bne.n	8000bd8 <GFX_DrawLine+0x90>
			      }
			      SSD1327_SetPixel(CurrentX,CurrentY,I_O);
			  } while (CurrentY != Y2);
		  }
	}
}
 8000c16:	e020      	b.n	8000c5a <GFX_DrawLine+0x112>
			  TwoDyAccumulatedError = 0;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	613b      	str	r3, [r7, #16]
			      CurrentY += Yinc;
 8000c1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c20:	4413      	add	r3, r2
 8000c22:	633b      	str	r3, [r7, #48]	@ 0x30
			      TwoDyAccumulatedError += TwoDx;
 8000c24:	693a      	ldr	r2, [r7, #16]
 8000c26:	69fb      	ldr	r3, [r7, #28]
 8000c28:	4413      	add	r3, r2
 8000c2a:	613b      	str	r3, [r7, #16]
			      if(TwoDyAccumulatedError>Dy) {
 8000c2c:	693a      	ldr	r2, [r7, #16]
 8000c2e:	6a3b      	ldr	r3, [r7, #32]
 8000c30:	429a      	cmp	r2, r3
 8000c32:	dd07      	ble.n	8000c44 <GFX_DrawLine+0xfc>
				      CurrentX += Xinc;
 8000c34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c38:	4413      	add	r3, r2
 8000c3a:	637b      	str	r3, [r7, #52]	@ 0x34
				      TwoDyAccumulatedError -= TwoDy;
 8000c3c:	693a      	ldr	r2, [r7, #16]
 8000c3e:	69bb      	ldr	r3, [r7, #24]
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	613b      	str	r3, [r7, #16]
			      SSD1327_SetPixel(CurrentX,CurrentY,I_O);
 8000c44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	461a      	mov	r2, r3
 8000c4a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8000c4c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000c4e:	f003 fbfb 	bl	8004448 <SSD1327_SetPixel>
			  } while (CurrentY != Y2);
 8000c52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	429a      	cmp	r2, r3
 8000c58:	d1e0      	bne.n	8000c1c <GFX_DrawLine+0xd4>
}
 8000c5a:	bf00      	nop
 8000c5c:	3738      	adds	r7, #56	@ 0x38
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}

08000c62 <GFX_DrawCircleHelper>:
		}
	}
}

void GFX_DrawCircleHelper(int x0, int y0, int r, uint8_t cornername, uint8_t color )
{
 8000c62:	b580      	push	{r7, lr}
 8000c64:	b08a      	sub	sp, #40	@ 0x28
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	60f8      	str	r0, [r7, #12]
 8000c6a:	60b9      	str	r1, [r7, #8]
 8000c6c:	607a      	str	r2, [r7, #4]
 8000c6e:	70fb      	strb	r3, [r7, #3]
	int f 		= 1 - r;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	f1c3 0301 	rsb	r3, r3, #1
 8000c76:	627b      	str	r3, [r7, #36]	@ 0x24
	int ddF_x 	= 1;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	623b      	str	r3, [r7, #32]
	int ddF_y	= -2 * r;
 8000c7c:	687a      	ldr	r2, [r7, #4]
 8000c7e:	4613      	mov	r3, r2
 8000c80:	07db      	lsls	r3, r3, #31
 8000c82:	1a9b      	subs	r3, r3, r2
 8000c84:	005b      	lsls	r3, r3, #1
 8000c86:	61fb      	str	r3, [r7, #28]
	int x		= 0;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	61bb      	str	r3, [r7, #24]
	int y		= r;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	617b      	str	r3, [r7, #20]

	while(x<y)
 8000c90:	e082      	b.n	8000d98 <GFX_DrawCircleHelper+0x136>
	{
		if(f >= 0)
 8000c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	db09      	blt.n	8000cac <GFX_DrawCircleHelper+0x4a>
		{
			y--;
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	3b01      	subs	r3, #1
 8000c9c:	617b      	str	r3, [r7, #20]
			ddF_y += 2;
 8000c9e:	69fb      	ldr	r3, [r7, #28]
 8000ca0:	3302      	adds	r3, #2
 8000ca2:	61fb      	str	r3, [r7, #28]
			f += ddF_y;
 8000ca4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ca6:	69fb      	ldr	r3, [r7, #28]
 8000ca8:	4413      	add	r3, r2
 8000caa:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		x++;
 8000cac:	69bb      	ldr	r3, [r7, #24]
 8000cae:	3301      	adds	r3, #1
 8000cb0:	61bb      	str	r3, [r7, #24]
		ddF_x += 2;
 8000cb2:	6a3b      	ldr	r3, [r7, #32]
 8000cb4:	3302      	adds	r3, #2
 8000cb6:	623b      	str	r3, [r7, #32]
		f += ddF_x;
 8000cb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000cba:	6a3b      	ldr	r3, [r7, #32]
 8000cbc:	4413      	add	r3, r2
 8000cbe:	627b      	str	r3, [r7, #36]	@ 0x24

		if(cornername & 0x4)
 8000cc0:	78fb      	ldrb	r3, [r7, #3]
 8000cc2:	f003 0304 	and.w	r3, r3, #4
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d015      	beq.n	8000cf6 <GFX_DrawCircleHelper+0x94>
		{
			SSD1327_SetPixel(x0 + x, y0 + y, color);
 8000cca:	68fa      	ldr	r2, [r7, #12]
 8000ccc:	69bb      	ldr	r3, [r7, #24]
 8000cce:	18d0      	adds	r0, r2, r3
 8000cd0:	68ba      	ldr	r2, [r7, #8]
 8000cd2:	697b      	ldr	r3, [r7, #20]
 8000cd4:	4413      	add	r3, r2
 8000cd6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8000cda:	4619      	mov	r1, r3
 8000cdc:	f003 fbb4 	bl	8004448 <SSD1327_SetPixel>
			SSD1327_SetPixel(x0 + y, y0 + x, color);
 8000ce0:	68fa      	ldr	r2, [r7, #12]
 8000ce2:	697b      	ldr	r3, [r7, #20]
 8000ce4:	18d0      	adds	r0, r2, r3
 8000ce6:	68ba      	ldr	r2, [r7, #8]
 8000ce8:	69bb      	ldr	r3, [r7, #24]
 8000cea:	4413      	add	r3, r2
 8000cec:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	f003 fba9 	bl	8004448 <SSD1327_SetPixel>
		}
		if(cornername & 0x2)
 8000cf6:	78fb      	ldrb	r3, [r7, #3]
 8000cf8:	f003 0302 	and.w	r3, r3, #2
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d015      	beq.n	8000d2c <GFX_DrawCircleHelper+0xca>
		{
			SSD1327_SetPixel(x0 + x, y0 - y, color);
 8000d00:	68fa      	ldr	r2, [r7, #12]
 8000d02:	69bb      	ldr	r3, [r7, #24]
 8000d04:	18d0      	adds	r0, r2, r3
 8000d06:	68ba      	ldr	r2, [r7, #8]
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	1ad3      	subs	r3, r2, r3
 8000d0c:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8000d10:	4619      	mov	r1, r3
 8000d12:	f003 fb99 	bl	8004448 <SSD1327_SetPixel>
			SSD1327_SetPixel(x0 + y, y0 - x, color);
 8000d16:	68fa      	ldr	r2, [r7, #12]
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	18d0      	adds	r0, r2, r3
 8000d1c:	68ba      	ldr	r2, [r7, #8]
 8000d1e:	69bb      	ldr	r3, [r7, #24]
 8000d20:	1ad3      	subs	r3, r2, r3
 8000d22:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8000d26:	4619      	mov	r1, r3
 8000d28:	f003 fb8e 	bl	8004448 <SSD1327_SetPixel>
		}
		if(cornername & 0x8)
 8000d2c:	78fb      	ldrb	r3, [r7, #3]
 8000d2e:	f003 0308 	and.w	r3, r3, #8
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d015      	beq.n	8000d62 <GFX_DrawCircleHelper+0x100>
		{
			SSD1327_SetPixel(x0 - x, y0 + y, color);
 8000d36:	68fa      	ldr	r2, [r7, #12]
 8000d38:	69bb      	ldr	r3, [r7, #24]
 8000d3a:	1ad0      	subs	r0, r2, r3
 8000d3c:	68ba      	ldr	r2, [r7, #8]
 8000d3e:	697b      	ldr	r3, [r7, #20]
 8000d40:	4413      	add	r3, r2
 8000d42:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8000d46:	4619      	mov	r1, r3
 8000d48:	f003 fb7e 	bl	8004448 <SSD1327_SetPixel>
			SSD1327_SetPixel(x0 - y, y0 + x, color);
 8000d4c:	68fa      	ldr	r2, [r7, #12]
 8000d4e:	697b      	ldr	r3, [r7, #20]
 8000d50:	1ad0      	subs	r0, r2, r3
 8000d52:	68ba      	ldr	r2, [r7, #8]
 8000d54:	69bb      	ldr	r3, [r7, #24]
 8000d56:	4413      	add	r3, r2
 8000d58:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	f003 fb73 	bl	8004448 <SSD1327_SetPixel>
		}
		if(cornername & 0x1)
 8000d62:	78fb      	ldrb	r3, [r7, #3]
 8000d64:	f003 0301 	and.w	r3, r3, #1
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d015      	beq.n	8000d98 <GFX_DrawCircleHelper+0x136>
		{
			SSD1327_SetPixel(x0 - x, y0 - y, color);
 8000d6c:	68fa      	ldr	r2, [r7, #12]
 8000d6e:	69bb      	ldr	r3, [r7, #24]
 8000d70:	1ad0      	subs	r0, r2, r3
 8000d72:	68ba      	ldr	r2, [r7, #8]
 8000d74:	697b      	ldr	r3, [r7, #20]
 8000d76:	1ad3      	subs	r3, r2, r3
 8000d78:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	f003 fb63 	bl	8004448 <SSD1327_SetPixel>
			SSD1327_SetPixel(x0 - y, y0 - x, color);
 8000d82:	68fa      	ldr	r2, [r7, #12]
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	1ad0      	subs	r0, r2, r3
 8000d88:	68ba      	ldr	r2, [r7, #8]
 8000d8a:	69bb      	ldr	r3, [r7, #24]
 8000d8c:	1ad3      	subs	r3, r2, r3
 8000d8e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8000d92:	4619      	mov	r1, r3
 8000d94:	f003 fb58 	bl	8004448 <SSD1327_SetPixel>
	while(x<y)
 8000d98:	69ba      	ldr	r2, [r7, #24]
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f6ff af78 	blt.w	8000c92 <GFX_DrawCircleHelper+0x30>
		}
	}
}
 8000da2:	bf00      	nop
 8000da4:	bf00      	nop
 8000da6:	3728      	adds	r7, #40	@ 0x28
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}

08000dac <GFX_DrawBitMap_P>:
		GFX_DrawLine(x0-y, y0+x, x0-y, y0-x,I_O);
  	}
}

void GFX_DrawBitMap_P (int x, int y, const uint8_t *bitmap, uint8_t w, uint8_t h, uint8_t color)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b086      	sub	sp, #24
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	60f8      	str	r0, [r7, #12]
 8000db4:	60b9      	str	r1, [r7, #8]
 8000db6:	607a      	str	r2, [r7, #4]
 8000db8:	70fb      	strb	r3, [r7, #3]
//
//			ssd1327_setPixel(x+i, y+j, );
//		}
//	}

	uint8_t i, j, byteWidth = (w+7)/8;
 8000dba:	78fb      	ldrb	r3, [r7, #3]
 8000dbc:	3307      	adds	r3, #7
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	da00      	bge.n	8000dc4 <GFX_DrawBitMap_P+0x18>
 8000dc2:	3307      	adds	r3, #7
 8000dc4:	10db      	asrs	r3, r3, #3
 8000dc6:	757b      	strb	r3, [r7, #21]

	for(j = 0; j < h; j++)
 8000dc8:	2300      	movs	r3, #0
 8000dca:	75bb      	strb	r3, [r7, #22]
 8000dcc:	e02d      	b.n	8000e2a <GFX_DrawBitMap_P+0x7e>
	{
		for(i = 0; i < w; i++)
 8000dce:	2300      	movs	r3, #0
 8000dd0:	75fb      	strb	r3, [r7, #23]
 8000dd2:	e023      	b.n	8000e1c <GFX_DrawBitMap_P+0x70>
		{
			if(*(bitmap + j *byteWidth + i /8) & (128 >> (i&7)) )
 8000dd4:	7dbb      	ldrb	r3, [r7, #22]
 8000dd6:	7d7a      	ldrb	r2, [r7, #21]
 8000dd8:	fb02 f303 	mul.w	r3, r2, r3
 8000ddc:	461a      	mov	r2, r3
 8000dde:	7dfb      	ldrb	r3, [r7, #23]
 8000de0:	08db      	lsrs	r3, r3, #3
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	4413      	add	r3, r2
 8000de6:	687a      	ldr	r2, [r7, #4]
 8000de8:	4413      	add	r3, r2
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	4619      	mov	r1, r3
 8000dee:	7dfb      	ldrb	r3, [r7, #23]
 8000df0:	f003 0307 	and.w	r3, r3, #7
 8000df4:	2280      	movs	r2, #128	@ 0x80
 8000df6:	fa42 f303 	asr.w	r3, r2, r3
 8000dfa:	400b      	ands	r3, r1
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d00a      	beq.n	8000e16 <GFX_DrawBitMap_P+0x6a>
				SSD1327_SetPixel(x+i, y+j, color);
 8000e00:	7dfa      	ldrb	r2, [r7, #23]
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	18d0      	adds	r0, r2, r3
 8000e06:	7dba      	ldrb	r2, [r7, #22]
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	4413      	add	r3, r2
 8000e0c:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8000e10:	4619      	mov	r1, r3
 8000e12:	f003 fb19 	bl	8004448 <SSD1327_SetPixel>
		for(i = 0; i < w; i++)
 8000e16:	7dfb      	ldrb	r3, [r7, #23]
 8000e18:	3301      	adds	r3, #1
 8000e1a:	75fb      	strb	r3, [r7, #23]
 8000e1c:	7dfa      	ldrb	r2, [r7, #23]
 8000e1e:	78fb      	ldrb	r3, [r7, #3]
 8000e20:	429a      	cmp	r2, r3
 8000e22:	d3d7      	bcc.n	8000dd4 <GFX_DrawBitMap_P+0x28>
	for(j = 0; j < h; j++)
 8000e24:	7dbb      	ldrb	r3, [r7, #22]
 8000e26:	3301      	adds	r3, #1
 8000e28:	75bb      	strb	r3, [r7, #22]
 8000e2a:	7dba      	ldrb	r2, [r7, #22]
 8000e2c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e30:	429a      	cmp	r2, r3
 8000e32:	d3cc      	bcc.n	8000dce <GFX_DrawBitMap_P+0x22>
		}
	}

}
 8000e34:	bf00      	nop
 8000e36:	bf00      	nop
 8000e38:	3718      	adds	r7, #24
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
	...

08000e40 <GFX_DrawChar>:

void GFX_DrawChar(int x, int y, char c, uint8_t color, uint8_t bg, uint8_t size)
{
 8000e40:	b590      	push	{r4, r7, lr}
 8000e42:	b089      	sub	sp, #36	@ 0x24
 8000e44:	af02      	add	r7, sp, #8
 8000e46:	60f8      	str	r0, [r7, #12]
 8000e48:	60b9      	str	r1, [r7, #8]
 8000e4a:	4611      	mov	r1, r2
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	460b      	mov	r3, r1
 8000e50:	71fb      	strb	r3, [r7, #7]
 8000e52:	4613      	mov	r3, r2
 8000e54:	71bb      	strb	r3, [r7, #6]

	  uint8_t line;
	  int8_t i,j;
	  if((x >= SSD1327_WIDTH)            || // Clip right
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e5a:	f300 80a9 	bgt.w	8000fb0 <GFX_DrawChar+0x170>
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e62:	f300 80a5 	bgt.w	8000fb0 <GFX_DrawChar+0x170>
	     (y >= SSD1327_HEIGHT)           || // Clip bottom
	     ((x + 6 * size - 1) < 0) || // Clip left
 8000e66:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	005b      	lsls	r3, r3, #1
 8000e6e:	4413      	add	r3, r2
 8000e70:	005b      	lsls	r3, r3, #1
 8000e72:	461a      	mov	r2, r3
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	4413      	add	r3, r2
	     (y >= SSD1327_HEIGHT)           || // Clip bottom
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	f340 8099 	ble.w	8000fb0 <GFX_DrawChar+0x170>
	     ((y + 8 * size - 1) < 0))   // Clip top
 8000e7e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000e82:	00da      	lsls	r2, r3, #3
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	4413      	add	r3, r2
	     ((x + 6 * size - 1) < 0) || // Clip left
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	f340 8091 	ble.w	8000fb0 <GFX_DrawChar+0x170>
	    return;

	  for  (i=0; i<6; i++ ) {
 8000e8e:	2300      	movs	r3, #0
 8000e90:	75bb      	strb	r3, [r7, #22]
 8000e92:	e087      	b.n	8000fa4 <GFX_DrawChar+0x164>
	    if (i == 5)
 8000e94:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000e98:	2b05      	cmp	r3, #5
 8000e9a:	d102      	bne.n	8000ea2 <GFX_DrawChar+0x62>
	      line = 0x0;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	75fb      	strb	r3, [r7, #23]
 8000ea0:	e009      	b.n	8000eb6 <GFX_DrawChar+0x76>
	    else
	      //line = pgm_read_byte(font+(c*5)+i);
	    	line = (font[(c*5)+i]);
 8000ea2:	79fa      	ldrb	r2, [r7, #7]
 8000ea4:	4613      	mov	r3, r2
 8000ea6:	009b      	lsls	r3, r3, #2
 8000ea8:	441a      	add	r2, r3
 8000eaa:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000eae:	4413      	add	r3, r2
 8000eb0:	4a41      	ldr	r2, [pc, #260]	@ (8000fb8 <GFX_DrawChar+0x178>)
 8000eb2:	5cd3      	ldrb	r3, [r2, r3]
 8000eb4:	75fb      	strb	r3, [r7, #23]
	    for (j = 0; j<8; j++) {
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	757b      	strb	r3, [r7, #21]
 8000eba:	e069      	b.n	8000f90 <GFX_DrawChar+0x150>
	      if (line & 0x1) {
 8000ebc:	7dfb      	ldrb	r3, [r7, #23]
 8000ebe:	f003 0301 	and.w	r3, r3, #1
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d02a      	beq.n	8000f1c <GFX_DrawChar+0xdc>
	        if (size == 1) // default size
 8000ec6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000eca:	2b01      	cmp	r3, #1
 8000ecc:	d10c      	bne.n	8000ee8 <GFX_DrawChar+0xa8>
	        	SSD1327_SetPixel(x+i, y+j, color);
 8000ece:	f997 2016 	ldrsb.w	r2, [r7, #22]
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	18d0      	adds	r0, r2, r3
 8000ed6:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8000eda:	68bb      	ldr	r3, [r7, #8]
 8000edc:	4413      	add	r3, r2
 8000ede:	79ba      	ldrb	r2, [r7, #6]
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	f003 fab1 	bl	8004448 <SSD1327_SetPixel>
 8000ee6:	e04a      	b.n	8000f7e <GFX_DrawChar+0x13e>
	        else {  // big size
	        	GFX_FillRect(x+(i*size), y+(j*size), size, size, color);
 8000ee8:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000eec:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000ef0:	fb03 f202 	mul.w	r2, r3, r2
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	18d0      	adds	r0, r2, r3
 8000ef8:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000efc:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000f00:	fb03 f202 	mul.w	r2, r3, r2
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	18d1      	adds	r1, r2, r3
 8000f08:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000f0c:	f897 402c 	ldrb.w	r4, [r7, #44]	@ 0x2c
 8000f10:	79bb      	ldrb	r3, [r7, #6]
 8000f12:	9300      	str	r3, [sp, #0]
 8000f14:	4623      	mov	r3, r4
 8000f16:	f000 f851 	bl	8000fbc <GFX_FillRect>
 8000f1a:	e030      	b.n	8000f7e <GFX_DrawChar+0x13e>
	        }
	      } else if (bg != color) {
 8000f1c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000f20:	79bb      	ldrb	r3, [r7, #6]
 8000f22:	429a      	cmp	r2, r3
 8000f24:	d02b      	beq.n	8000f7e <GFX_DrawChar+0x13e>
	        if (size == 1) // default size
 8000f26:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	d10d      	bne.n	8000f4a <GFX_DrawChar+0x10a>
	        	SSD1327_SetPixel(x+i, y+j, bg);
 8000f2e:	f997 2016 	ldrsb.w	r2, [r7, #22]
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	18d0      	adds	r0, r2, r3
 8000f36:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8000f3a:	68bb      	ldr	r3, [r7, #8]
 8000f3c:	4413      	add	r3, r2
 8000f3e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000f42:	4619      	mov	r1, r3
 8000f44:	f003 fa80 	bl	8004448 <SSD1327_SetPixel>
 8000f48:	e019      	b.n	8000f7e <GFX_DrawChar+0x13e>
	        else {  // big size
	        	GFX_FillRect(x+i*size, y+j*size, size, size, bg);
 8000f4a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000f4e:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000f52:	fb03 f202 	mul.w	r2, r3, r2
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	18d0      	adds	r0, r2, r3
 8000f5a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000f5e:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000f62:	fb03 f202 	mul.w	r2, r3, r2
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	18d1      	adds	r1, r2, r3
 8000f6a:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000f6e:	f897 402c 	ldrb.w	r4, [r7, #44]	@ 0x2c
 8000f72:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000f76:	9300      	str	r3, [sp, #0]
 8000f78:	4623      	mov	r3, r4
 8000f7a:	f000 f81f 	bl	8000fbc <GFX_FillRect>
	        }
	      }
	      line >>= 1;
 8000f7e:	7dfb      	ldrb	r3, [r7, #23]
 8000f80:	085b      	lsrs	r3, r3, #1
 8000f82:	75fb      	strb	r3, [r7, #23]
	    for (j = 0; j<8; j++) {
 8000f84:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	757b      	strb	r3, [r7, #21]
 8000f90:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000f94:	2b07      	cmp	r3, #7
 8000f96:	dd91      	ble.n	8000ebc <GFX_DrawChar+0x7c>
	  for  (i=0; i<6; i++ ) {
 8000f98:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	75bb      	strb	r3, [r7, #22]
 8000fa4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000fa8:	2b05      	cmp	r3, #5
 8000faa:	f77f af73 	ble.w	8000e94 <GFX_DrawChar+0x54>
 8000fae:	e000      	b.n	8000fb2 <GFX_DrawChar+0x172>
	    return;
 8000fb0:	bf00      	nop
	    }
	  }
}
 8000fb2:	371c      	adds	r7, #28
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd90      	pop	{r4, r7, pc}
 8000fb8:	0800aa38 	.word	0x0800aa38

08000fbc <GFX_FillRect>:

void GFX_FillRect (int x, int y, int w, int h, uint8_t color )
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b086      	sub	sp, #24
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	60f8      	str	r0, [r7, #12]
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	607a      	str	r2, [r7, #4]
 8000fc8:	603b      	str	r3, [r7, #0]
	int16_t i;
	for(i=x; i <x+w; i++)
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	82fb      	strh	r3, [r7, #22]
 8000fce:	e00d      	b.n	8000fec <GFX_FillRect+0x30>
	{
		GFX_DrawFastVLine(i, y, h, color);
 8000fd0:	f9b7 0016 	ldrsh.w	r0, [r7, #22]
 8000fd4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000fd8:	683a      	ldr	r2, [r7, #0]
 8000fda:	68b9      	ldr	r1, [r7, #8]
 8000fdc:	f000 f812 	bl	8001004 <GFX_DrawFastVLine>
	for(i=x; i <x+w; i++)
 8000fe0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000fe4:	b29b      	uxth	r3, r3
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	b29b      	uxth	r3, r3
 8000fea:	82fb      	strh	r3, [r7, #22]
 8000fec:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8000ff0:	68f9      	ldr	r1, [r7, #12]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	440b      	add	r3, r1
 8000ff6:	429a      	cmp	r2, r3
 8000ff8:	dbea      	blt.n	8000fd0 <GFX_FillRect+0x14>
	}
}
 8000ffa:	bf00      	nop
 8000ffc:	bf00      	nop
 8000ffe:	3718      	adds	r7, #24
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}

08001004 <GFX_DrawFastVLine>:

void GFX_DrawFastVLine(int x, int y, int h, uint8_t color)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b086      	sub	sp, #24
 8001008:	af02      	add	r7, sp, #8
 800100a:	60f8      	str	r0, [r7, #12]
 800100c:	60b9      	str	r1, [r7, #8]
 800100e:	607a      	str	r2, [r7, #4]
 8001010:	70fb      	strb	r3, [r7, #3]
	GFX_DrawLine(x, y, x, y+h-1, color);
 8001012:	68ba      	ldr	r2, [r7, #8]
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	4413      	add	r3, r2
 8001018:	1e5a      	subs	r2, r3, #1
 800101a:	78fb      	ldrb	r3, [r7, #3]
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	4613      	mov	r3, r2
 8001020:	68fa      	ldr	r2, [r7, #12]
 8001022:	68b9      	ldr	r1, [r7, #8]
 8001024:	68f8      	ldr	r0, [r7, #12]
 8001026:	f7ff fd8f 	bl	8000b48 <GFX_DrawLine>
}
 800102a:	bf00      	nop
 800102c:	3710      	adds	r7, #16
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}

08001032 <GFX_DrawFastHLine>:

void GFX_DrawFastHLine(int x, int y, int w, uint8_t color)
{
 8001032:	b580      	push	{r7, lr}
 8001034:	b086      	sub	sp, #24
 8001036:	af02      	add	r7, sp, #8
 8001038:	60f8      	str	r0, [r7, #12]
 800103a:	60b9      	str	r1, [r7, #8]
 800103c:	607a      	str	r2, [r7, #4]
 800103e:	70fb      	strb	r3, [r7, #3]
	GFX_DrawLine(x, y, x+w-1 ,y , color);
 8001040:	68fa      	ldr	r2, [r7, #12]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4413      	add	r3, r2
 8001046:	1e5a      	subs	r2, r3, #1
 8001048:	78fb      	ldrb	r3, [r7, #3]
 800104a:	9300      	str	r3, [sp, #0]
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	68b9      	ldr	r1, [r7, #8]
 8001050:	68f8      	ldr	r0, [r7, #12]
 8001052:	f7ff fd79 	bl	8000b48 <GFX_DrawLine>
}
 8001056:	bf00      	nop
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
	...

08001060 <GFX_PutString>:

void GFX_PutString(int x, int y, char* str, uint8_t txt_size, uint8_t color, uint8_t bg)
{
 8001060:	b590      	push	{r4, r7, lr}
 8001062:	b087      	sub	sp, #28
 8001064:	af02      	add	r7, sp, #8
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	60b9      	str	r1, [r7, #8]
 800106a:	607a      	str	r2, [r7, #4]
 800106c:	70fb      	strb	r3, [r7, #3]
	cursor_x = x;
 800106e:	4a16      	ldr	r2, [pc, #88]	@ (80010c8 <GFX_PutString+0x68>)
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	6013      	str	r3, [r2, #0]
	cursor_y = y;
 8001074:	4a15      	ldr	r2, [pc, #84]	@ (80010cc <GFX_PutString+0x6c>)
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	6013      	str	r3, [r2, #0]

	while(*str)		//do kiedy jest cos w stringu
 800107a:	e01c      	b.n	80010b6 <GFX_PutString+0x56>
	{
		GFX_DrawChar(cursor_x,cursor_y, *str++, color, bg, txt_size);
 800107c:	4b12      	ldr	r3, [pc, #72]	@ (80010c8 <GFX_PutString+0x68>)
 800107e:	6818      	ldr	r0, [r3, #0]
 8001080:	4b12      	ldr	r3, [pc, #72]	@ (80010cc <GFX_PutString+0x6c>)
 8001082:	6819      	ldr	r1, [r3, #0]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	1c5a      	adds	r2, r3, #1
 8001088:	607a      	str	r2, [r7, #4]
 800108a:	781a      	ldrb	r2, [r3, #0]
 800108c:	f897 4020 	ldrb.w	r4, [r7, #32]
 8001090:	78fb      	ldrb	r3, [r7, #3]
 8001092:	9301      	str	r3, [sp, #4]
 8001094:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001098:	9300      	str	r3, [sp, #0]
 800109a:	4623      	mov	r3, r4
 800109c:	f7ff fed0 	bl	8000e40 <GFX_DrawChar>
		cursor_x += txt_size*6; // tylko pod dany font trzeba potem to korygowa
 80010a0:	78fa      	ldrb	r2, [r7, #3]
 80010a2:	4613      	mov	r3, r2
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	4413      	add	r3, r2
 80010a8:	005b      	lsls	r3, r3, #1
 80010aa:	461a      	mov	r2, r3
 80010ac:	4b06      	ldr	r3, [pc, #24]	@ (80010c8 <GFX_PutString+0x68>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4413      	add	r3, r2
 80010b2:	4a05      	ldr	r2, [pc, #20]	@ (80010c8 <GFX_PutString+0x68>)
 80010b4:	6013      	str	r3, [r2, #0]
	while(*str)		//do kiedy jest cos w stringu
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d1de      	bne.n	800107c <GFX_PutString+0x1c>
	}
}
 80010be:	bf00      	nop
 80010c0:	bf00      	nop
 80010c2:	3714      	adds	r7, #20
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd90      	pop	{r4, r7, pc}
 80010c8:	20000098 	.word	0x20000098
 80010cc:	2000009c 	.word	0x2000009c

080010d0 <GFX_PutInt>:

void GFX_PutInt (int x, int y, int data, uint8_t txt_size, uint8_t color, uint8_t bg)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b08a      	sub	sp, #40	@ 0x28
 80010d4:	af02      	add	r7, sp, #8
 80010d6:	60f8      	str	r0, [r7, #12]
 80010d8:	60b9      	str	r1, [r7, #8]
 80010da:	607a      	str	r2, [r7, #4]
 80010dc:	70fb      	strb	r3, [r7, #3]
	char buf[16];
	GFX_PutString(x, y, itoa(data, buf,10), txt_size, color, bg);
 80010de:	f107 0310 	add.w	r3, r7, #16
 80010e2:	220a      	movs	r2, #10
 80010e4:	4619      	mov	r1, r3
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f002 fc1a 	bl	8003920 <itoa>
 80010ec:	4601      	mov	r1, r0
 80010ee:	78fa      	ldrb	r2, [r7, #3]
 80010f0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80010f4:	9301      	str	r3, [sp, #4]
 80010f6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80010fa:	9300      	str	r3, [sp, #0]
 80010fc:	4613      	mov	r3, r2
 80010fe:	460a      	mov	r2, r1
 8001100:	68b9      	ldr	r1, [r7, #8]
 8001102:	68f8      	ldr	r0, [r7, #12]
 8001104:	f7ff ffac 	bl	8001060 <GFX_PutString>
	//GFX_PutString(x, y, dtoa((double)data,1,1,1,1,buf), txt_size, color, bg);
	//itoa(data,buf);
	//GFX_PutString(x, y, buf , txt_size, color, bg);
}
 8001108:	bf00      	nop
 800110a:	3720      	adds	r7, #32
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}

08001110 <GFX_DrawRoundRect>:

void GFX_DrawRoundRect(int x, int y, int w, int h, uint8_t r, uint8_t color)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b086      	sub	sp, #24
 8001114:	af02      	add	r7, sp, #8
 8001116:	60f8      	str	r0, [r7, #12]
 8001118:	60b9      	str	r1, [r7, #8]
 800111a:	607a      	str	r2, [r7, #4]
 800111c:	603b      	str	r3, [r7, #0]
	// r - to jest wielkosc zaokraglonego naronika
	GFX_DrawFastHLine(x+r	,y		,w-2*r	,color );
 800111e:	7e3a      	ldrb	r2, [r7, #24]
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	18d0      	adds	r0, r2, r3
 8001124:	7e3b      	ldrb	r3, [r7, #24]
 8001126:	005b      	lsls	r3, r3, #1
 8001128:	687a      	ldr	r2, [r7, #4]
 800112a:	1ad2      	subs	r2, r2, r3
 800112c:	7f3b      	ldrb	r3, [r7, #28]
 800112e:	68b9      	ldr	r1, [r7, #8]
 8001130:	f7ff ff7f 	bl	8001032 <GFX_DrawFastHLine>
	GFX_DrawFastHLine(x+r	,y+h-1	,w-2*r	,color );
 8001134:	7e3a      	ldrb	r2, [r7, #24]
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	18d0      	adds	r0, r2, r3
 800113a:	68ba      	ldr	r2, [r7, #8]
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	4413      	add	r3, r2
 8001140:	1e59      	subs	r1, r3, #1
 8001142:	7e3b      	ldrb	r3, [r7, #24]
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	687a      	ldr	r2, [r7, #4]
 8001148:	1ad2      	subs	r2, r2, r3
 800114a:	7f3b      	ldrb	r3, [r7, #28]
 800114c:	f7ff ff71 	bl	8001032 <GFX_DrawFastHLine>
	GFX_DrawFastVLine(x		,y+r	,h-2*r	,color );
 8001150:	7e3a      	ldrb	r2, [r7, #24]
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	18d1      	adds	r1, r2, r3
 8001156:	7e3b      	ldrb	r3, [r7, #24]
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	683a      	ldr	r2, [r7, #0]
 800115c:	1ad2      	subs	r2, r2, r3
 800115e:	7f3b      	ldrb	r3, [r7, #28]
 8001160:	68f8      	ldr	r0, [r7, #12]
 8001162:	f7ff ff4f 	bl	8001004 <GFX_DrawFastVLine>
	GFX_DrawFastVLine(x+w-1	,y+r	,h-2*r	,color );
 8001166:	68fa      	ldr	r2, [r7, #12]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	4413      	add	r3, r2
 800116c:	1e58      	subs	r0, r3, #1
 800116e:	7e3a      	ldrb	r2, [r7, #24]
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	18d1      	adds	r1, r2, r3
 8001174:	7e3b      	ldrb	r3, [r7, #24]
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	683a      	ldr	r2, [r7, #0]
 800117a:	1ad2      	subs	r2, r2, r3
 800117c:	7f3b      	ldrb	r3, [r7, #28]
 800117e:	f7ff ff41 	bl	8001004 <GFX_DrawFastVLine>

	GFX_DrawCircleHelper(x+r	,y+r	,r	,1	,color);
 8001182:	7e3a      	ldrb	r2, [r7, #24]
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	18d0      	adds	r0, r2, r3
 8001188:	7e3a      	ldrb	r2, [r7, #24]
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	18d1      	adds	r1, r2, r3
 800118e:	7e3a      	ldrb	r2, [r7, #24]
 8001190:	7f3b      	ldrb	r3, [r7, #28]
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	2301      	movs	r3, #1
 8001196:	f7ff fd64 	bl	8000c62 <GFX_DrawCircleHelper>
	GFX_DrawCircleHelper(x+w-r-1,y+r	,r	,2	,color);
 800119a:	68fa      	ldr	r2, [r7, #12]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	441a      	add	r2, r3
 80011a0:	7e3b      	ldrb	r3, [r7, #24]
 80011a2:	1ad3      	subs	r3, r2, r3
 80011a4:	1e58      	subs	r0, r3, #1
 80011a6:	7e3a      	ldrb	r2, [r7, #24]
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	18d1      	adds	r1, r2, r3
 80011ac:	7e3a      	ldrb	r2, [r7, #24]
 80011ae:	7f3b      	ldrb	r3, [r7, #28]
 80011b0:	9300      	str	r3, [sp, #0]
 80011b2:	2302      	movs	r3, #2
 80011b4:	f7ff fd55 	bl	8000c62 <GFX_DrawCircleHelper>
	GFX_DrawCircleHelper(x+w-r-1,y+h-r-1,r	,4	,color);
 80011b8:	68fa      	ldr	r2, [r7, #12]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	441a      	add	r2, r3
 80011be:	7e3b      	ldrb	r3, [r7, #24]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	1e58      	subs	r0, r3, #1
 80011c4:	68ba      	ldr	r2, [r7, #8]
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	441a      	add	r2, r3
 80011ca:	7e3b      	ldrb	r3, [r7, #24]
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	1e59      	subs	r1, r3, #1
 80011d0:	7e3a      	ldrb	r2, [r7, #24]
 80011d2:	7f3b      	ldrb	r3, [r7, #28]
 80011d4:	9300      	str	r3, [sp, #0]
 80011d6:	2304      	movs	r3, #4
 80011d8:	f7ff fd43 	bl	8000c62 <GFX_DrawCircleHelper>
	GFX_DrawCircleHelper(x+r	,y+h-r-1,r	,8	,color);
 80011dc:	7e3a      	ldrb	r2, [r7, #24]
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	18d0      	adds	r0, r2, r3
 80011e2:	68ba      	ldr	r2, [r7, #8]
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	441a      	add	r2, r3
 80011e8:	7e3b      	ldrb	r3, [r7, #24]
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	1e59      	subs	r1, r3, #1
 80011ee:	7e3a      	ldrb	r2, [r7, #24]
 80011f0:	7f3b      	ldrb	r3, [r7, #28]
 80011f2:	9300      	str	r3, [sp, #0]
 80011f4:	2308      	movs	r3, #8
 80011f6:	f7ff fd34 	bl	8000c62 <GFX_DrawCircleHelper>
}
 80011fa:	bf00      	nop
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}

08001202 <ButtonInitKey>:

/**
 * @brief Initializes the button FSM structure.
 */

void ButtonInitKey(TButton* Key, GPIO_TypeDef* GpioPort, uint16_t GpioPin, uint32_t TimerDebounce) {
 8001202:	b480      	push	{r7}
 8001204:	b085      	sub	sp, #20
 8001206:	af00      	add	r7, sp, #0
 8001208:	60f8      	str	r0, [r7, #12]
 800120a:	60b9      	str	r1, [r7, #8]
 800120c:	603b      	str	r3, [r7, #0]
 800120e:	4613      	mov	r3, r2
 8001210:	80fb      	strh	r3, [r7, #6]

	Key->State = IDLE;
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	2200      	movs	r2, #0
 8001216:	701a      	strb	r2, [r3, #0]

	Key->GpioPort = GpioPort;
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	68ba      	ldr	r2, [r7, #8]
 800121c:	605a      	str	r2, [r3, #4]
	Key->GpioPin = GpioPin;
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	88fa      	ldrh	r2, [r7, #6]
 8001222:	811a      	strh	r2, [r3, #8]

	Key->TimerDebounce = TimerDebounce;
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	683a      	ldr	r2, [r7, #0]
 8001228:	611a      	str	r2, [r3, #16]

}
 800122a:	bf00      	nop
 800122c:	3714      	adds	r7, #20
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr

08001236 <ButtonPressedRegisterCallback>:


/**
 * @brief Registers callback function for button press.
 */
void ButtonPressedRegisterCallback(TButton* Key, void *Callback){
 8001236:	b480      	push	{r7}
 8001238:	b083      	sub	sp, #12
 800123a:	af00      	add	r7, sp, #0
 800123c:	6078      	str	r0, [r7, #4]
 800123e:	6039      	str	r1, [r7, #0]
	Key->ButtonPressed = Callback;
 8001240:	683a      	ldr	r2, [r7, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	615a      	str	r2, [r3, #20]
}
 8001246:	bf00      	nop
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr

08001252 <ButtonIdleRutine>:
 *  @name Internal State Handlers
 *  @brief FSM routines for each button state.
 *  ##########################################################################
 */

static void ButtonIdleRutine(TButton* Key){
 8001252:	b580      	push	{r7, lr}
 8001254:	b082      	sub	sp, #8
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
	if(GPIO_PIN_SET == HAL_GPIO_ReadPin(Key->GpioPort, Key->GpioPin)){
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	685a      	ldr	r2, [r3, #4]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	891b      	ldrh	r3, [r3, #8]
 8001262:	4619      	mov	r1, r3
 8001264:	4610      	mov	r0, r2
 8001266:	f005 f9f3 	bl	8006650 <HAL_GPIO_ReadPin>
 800126a:	4603      	mov	r3, r0
 800126c:	2b01      	cmp	r3, #1
 800126e:	d107      	bne.n	8001280 <ButtonIdleRutine+0x2e>

		Key->State = DEBOUNCE;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2201      	movs	r2, #1
 8001274:	701a      	strb	r2, [r3, #0]
		Key->LastTick = HAL_GetTick();
 8001276:	f003 fc27 	bl	8004ac8 <HAL_GetTick>
 800127a:	4602      	mov	r2, r0
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	60da      	str	r2, [r3, #12]
	}
}
 8001280:	bf00      	nop
 8001282:	3708      	adds	r7, #8
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}

08001288 <ButtonDebounceRutine>:

static void ButtonDebounceRutine(TButton* Key){
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
	if((HAL_GetTick() - Key->LastTick) > Key->TimerDebounce){
 8001290:	f003 fc1a 	bl	8004ac8 <HAL_GetTick>
 8001294:	4602      	mov	r2, r0
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	68db      	ldr	r3, [r3, #12]
 800129a:	1ad2      	subs	r2, r2, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	691b      	ldr	r3, [r3, #16]
 80012a0:	429a      	cmp	r2, r3
 80012a2:	d91d      	bls.n	80012e0 <ButtonDebounceRutine+0x58>
		if(GPIO_PIN_SET == HAL_GPIO_ReadPin(Key->GpioPort, Key->GpioPin)) {
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	685a      	ldr	r2, [r3, #4]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	891b      	ldrh	r3, [r3, #8]
 80012ac:	4619      	mov	r1, r3
 80012ae:	4610      	mov	r0, r2
 80012b0:	f005 f9ce 	bl	8006650 <HAL_GPIO_ReadPin>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b01      	cmp	r3, #1
 80012b8:	d10f      	bne.n	80012da <ButtonDebounceRutine+0x52>
			Key->State = PRESSED;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2202      	movs	r2, #2
 80012be:	701a      	strb	r2, [r3, #0]
			Key->LastTick = HAL_GetTick();
 80012c0:	f003 fc02 	bl	8004ac8 <HAL_GetTick>
 80012c4:	4602      	mov	r2, r0
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	60da      	str	r2, [r3, #12]
			if(Key->ButtonPressed != NULL){
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	695b      	ldr	r3, [r3, #20]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d006      	beq.n	80012e0 <ButtonDebounceRutine+0x58>
				Key->ButtonPressed();
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	695b      	ldr	r3, [r3, #20]
 80012d6:	4798      	blx	r3
			}
		} else {
			Key->State = IDLE;
		}
	}
}
 80012d8:	e002      	b.n	80012e0 <ButtonDebounceRutine+0x58>
			Key->State = IDLE;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2200      	movs	r2, #0
 80012de:	701a      	strb	r2, [r3, #0]
}
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <ButtonPressedRutine>:

static void ButtonPressedRutine(TButton* Key){
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
	if(GPIO_PIN_RESET == HAL_GPIO_ReadPin(Key->GpioPort, Key->GpioPin)) {
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	685a      	ldr	r2, [r3, #4]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	891b      	ldrh	r3, [r3, #8]
 80012f8:	4619      	mov	r1, r3
 80012fa:	4610      	mov	r0, r2
 80012fc:	f005 f9a8 	bl	8006650 <HAL_GPIO_ReadPin>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d102      	bne.n	800130c <ButtonPressedRutine+0x24>
		Key->State = RELEASE;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2203      	movs	r2, #3
 800130a:	701a      	strb	r2, [r3, #0]
	}
}
 800130c:	bf00      	nop
 800130e:	3708      	adds	r7, #8
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}

08001314 <ButtonReleaseRutine>:


static void ButtonReleaseRutine(TButton* Key){
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
	if(Key->ButtonRelease != NULL){
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	699b      	ldr	r3, [r3, #24]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d002      	beq.n	800132a <ButtonReleaseRutine+0x16>
		Key->ButtonRelease();
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	699b      	ldr	r3, [r3, #24]
 8001328:	4798      	blx	r3
	}
	Key->State = IDLE;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	2200      	movs	r2, #0
 800132e:	701a      	strb	r2, [r3, #0]
}
 8001330:	bf00      	nop
 8001332:	3708      	adds	r7, #8
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}

08001338 <ButtonTask>:
/**
 * @brief Executes the button state machine routine.
 * @param Key Pointer to TButton structure.
 */

void ButtonTask(TButton* Key){
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]

	switch(Key->State){
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	2b03      	cmp	r3, #3
 8001346:	d81b      	bhi.n	8001380 <ButtonTask+0x48>
 8001348:	a201      	add	r2, pc, #4	@ (adr r2, 8001350 <ButtonTask+0x18>)
 800134a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800134e:	bf00      	nop
 8001350:	08001361 	.word	0x08001361
 8001354:	08001369 	.word	0x08001369
 8001358:	08001371 	.word	0x08001371
 800135c:	08001379 	.word	0x08001379
	case IDLE:
		ButtonIdleRutine(Key);
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f7ff ff76 	bl	8001252 <ButtonIdleRutine>
		break;
 8001366:	e00b      	b.n	8001380 <ButtonTask+0x48>

	case DEBOUNCE:
		ButtonDebounceRutine(Key);
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f7ff ff8d 	bl	8001288 <ButtonDebounceRutine>
		break;
 800136e:	e007      	b.n	8001380 <ButtonTask+0x48>

	case PRESSED:
		ButtonPressedRutine(Key);
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff ffb9 	bl	80012e8 <ButtonPressedRutine>
		break;
 8001376:	e003      	b.n	8001380 <ButtonTask+0x48>

	case RELEASE:
		ButtonReleaseRutine(Key);
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f7ff ffcb 	bl	8001314 <ButtonReleaseRutine>
		break;
 800137e:	bf00      	nop
	}
}
 8001380:	bf00      	nop
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}

08001388 <GameInit>:
#include <stdlib.h>
#include <math.h>

GameCtx g_singleton;

void GameInit(GameCtx *g) {
 8001388:	b480      	push	{r7}
 800138a:	b085      	sub	sp, #20
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
	 * the player and the first boss. Furthermore, it "resets"
	 * the arrays of shot, opponents and bonuses.
	 */
	uint8_t i;
	//Player initial settings
	g->player.lives = INITIAL_LIVES;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2205      	movs	r2, #5
 8001394:	611a      	str	r2, [r3, #16]
	g->player.score = INITIAL_SCORE;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2200      	movs	r2, #0
 800139a:	609a      	str	r2, [r3, #8]
	g->player.x = INITIAL_X;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2202      	movs	r2, #2
 80013a0:	601a      	str	r2, [r3, #0]
	g->player.y = INITIAL_Y;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2240      	movs	r2, #64	@ 0x40
 80013a6:	605a      	str	r2, [r3, #4]
	g->player.level = INITIAL_LEVEL;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2201      	movs	r2, #1
 80013ac:	615a      	str	r2, [r3, #20]
	g->player.gameProgres = INITIAL_GAME_PROGRES;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2200      	movs	r2, #0
 80013b2:	619a      	str	r2, [r3, #24]
	g->player.shootType = ST_Normal;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2200      	movs	r2, #0
 80013b8:	771a      	strb	r2, [r3, #28]

	//Deactivation of player shots
	for (i = 0; i < NUMBER_SHOTS; ++i)
 80013ba:	2300      	movs	r3, #0
 80013bc:	73fb      	strb	r3, [r7, #15]
 80013be:	e00c      	b.n	80013da <GameInit+0x52>
		g->shots[i].active = false;
 80013c0:	7bfa      	ldrb	r2, [r7, #15]
 80013c2:	6879      	ldr	r1, [r7, #4]
 80013c4:	4613      	mov	r3, r2
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	4413      	add	r3, r2
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	440b      	add	r3, r1
 80013ce:	3328      	adds	r3, #40	@ 0x28
 80013d0:	2200      	movs	r2, #0
 80013d2:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < NUMBER_SHOTS; ++i)
 80013d4:	7bfb      	ldrb	r3, [r7, #15]
 80013d6:	3301      	adds	r3, #1
 80013d8:	73fb      	strb	r3, [r7, #15]
 80013da:	7bfb      	ldrb	r3, [r7, #15]
 80013dc:	2b18      	cmp	r3, #24
 80013de:	d9ef      	bls.n	80013c0 <GameInit+0x38>

	//Deactivation of boss shots
	for (i = 0; i < NUMBER_BOSS_SHOTS; ++i)
 80013e0:	2300      	movs	r3, #0
 80013e2:	73fb      	strb	r3, [r7, #15]
 80013e4:	e00d      	b.n	8001402 <GameInit+0x7a>
		g->bossShots[i].active = false;
 80013e6:	7bfa      	ldrb	r2, [r7, #15]
 80013e8:	6879      	ldr	r1, [r7, #4]
 80013ea:	4613      	mov	r3, r2
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	4413      	add	r3, r2
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	440b      	add	r3, r1
 80013f4:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 80013f8:	2200      	movs	r2, #0
 80013fa:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < NUMBER_BOSS_SHOTS; ++i)
 80013fc:	7bfb      	ldrb	r3, [r7, #15]
 80013fe:	3301      	adds	r3, #1
 8001400:	73fb      	strb	r3, [r7, #15]
 8001402:	7bfb      	ldrb	r3, [r7, #15]
 8001404:	2b04      	cmp	r3, #4
 8001406:	d9ee      	bls.n	80013e6 <GameInit+0x5e>

	//Deactivation enemies
	for (i = 0; i < NUMBER_ENEMIES; i++) {
 8001408:	2300      	movs	r3, #0
 800140a:	73fb      	strb	r3, [r7, #15]
 800140c:	e023      	b.n	8001456 <GameInit+0xce>
		g->enemies[i].active = false;
 800140e:	7bfa      	ldrb	r2, [r7, #15]
 8001410:	6879      	ldr	r1, [r7, #4]
 8001412:	4613      	mov	r3, r2
 8001414:	00db      	lsls	r3, r3, #3
 8001416:	4413      	add	r3, r2
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	440b      	add	r3, r1
 800141c:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8001420:	2200      	movs	r2, #0
 8001422:	701a      	strb	r2, [r3, #0]
		g->enemies[i].trackNumber = 0;
 8001424:	7bfa      	ldrb	r2, [r7, #15]
 8001426:	6879      	ldr	r1, [r7, #4]
 8001428:	4613      	mov	r3, r2
 800142a:	00db      	lsls	r3, r3, #3
 800142c:	4413      	add	r3, r2
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	440b      	add	r3, r1
 8001432:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
		g->enemies[i].trackedByMissile = false;
 800143a:	7bfa      	ldrb	r2, [r7, #15]
 800143c:	6879      	ldr	r1, [r7, #4]
 800143e:	4613      	mov	r3, r2
 8001440:	00db      	lsls	r3, r3, #3
 8001442:	4413      	add	r3, r2
 8001444:	009b      	lsls	r3, r3, #2
 8001446:	440b      	add	r3, r1
 8001448:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800144c:	2200      	movs	r2, #0
 800144e:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < NUMBER_ENEMIES; i++) {
 8001450:	7bfb      	ldrb	r3, [r7, #15]
 8001452:	3301      	adds	r3, #1
 8001454:	73fb      	strb	r3, [r7, #15]
 8001456:	7bfb      	ldrb	r3, [r7, #15]
 8001458:	2b09      	cmp	r3, #9
 800145a:	d9d8      	bls.n	800140e <GameInit+0x86>
	}

	//Deactivation bonuses
	for (i = 0; i < NUMBER_BONUS; i++)
 800145c:	2300      	movs	r3, #0
 800145e:	73fb      	strb	r3, [r7, #15]
 8001460:	e00d      	b.n	800147e <GameInit+0xf6>
		g->bonuses[i].active = false;
 8001462:	7bfa      	ldrb	r2, [r7, #15]
 8001464:	6879      	ldr	r1, [r7, #4]
 8001466:	4613      	mov	r3, r2
 8001468:	00db      	lsls	r3, r3, #3
 800146a:	1a9b      	subs	r3, r3, r2
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	440b      	add	r3, r1
 8001470:	f203 7324 	addw	r3, r3, #1828	@ 0x724
 8001474:	2200      	movs	r2, #0
 8001476:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < NUMBER_BONUS; i++)
 8001478:	7bfb      	ldrb	r3, [r7, #15]
 800147a:	3301      	adds	r3, #1
 800147c:	73fb      	strb	r3, [r7, #15]
 800147e:	7bfb      	ldrb	r3, [r7, #15]
 8001480:	2b02      	cmp	r3, #2
 8001482:	d9ee      	bls.n	8001462 <GameInit+0xda>

	//Deactivation boss
	g->boss.active = false;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2200      	movs	r2, #0
 8001488:	f883 2708 	strb.w	r2, [r3, #1800]	@ 0x708
	g->boss.x = INITIAL_BOSS_X;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	228c      	movs	r2, #140	@ 0x8c
 8001490:	f8c3 270c 	str.w	r2, [r3, #1804]	@ 0x70c
	g->boss.y = INITIAL_BOSS_Y;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2240      	movs	r2, #64	@ 0x40
 8001498:	f8c3 2710 	str.w	r2, [r3, #1808]	@ 0x710
	g->boss.updateDelay = INITIAL_BOSS_UPDATE_DELAY;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2203      	movs	r2, #3
 80014a0:	f8c3 2718 	str.w	r2, [r3, #1816]	@ 0x718

	//Deactivation of explosion
	for(i = 0; i < NUMBER_EXPLOSION; i++)
 80014a4:	2300      	movs	r3, #0
 80014a6:	73fb      	strb	r3, [r7, #15]
 80014a8:	e00a      	b.n	80014c0 <GameInit+0x138>
		g->explosion[i].active = false;
 80014aa:	7bfb      	ldrb	r3, [r7, #15]
 80014ac:	687a      	ldr	r2, [r7, #4]
 80014ae:	011b      	lsls	r3, r3, #4
 80014b0:	4413      	add	r3, r2
 80014b2:	f503 63ef 	add.w	r3, r3, #1912	@ 0x778
 80014b6:	2200      	movs	r2, #0
 80014b8:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < NUMBER_EXPLOSION; i++)
 80014ba:	7bfb      	ldrb	r3, [r7, #15]
 80014bc:	3301      	adds	r3, #1
 80014be:	73fb      	strb	r3, [r7, #15]
 80014c0:	7bfb      	ldrb	r3, [r7, #15]
 80014c2:	2b0b      	cmp	r3, #11
 80014c4:	d9f1      	bls.n	80014aa <GameInit+0x122>

}
 80014c6:	bf00      	nop
 80014c8:	bf00      	nop
 80014ca:	3714      	adds	r7, #20
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr

080014d4 <GameTick>:

void GameTick(GameCtx *g, InputSnapshot* in) {
 80014d4:	b5b0      	push	{r4, r5, r7, lr}
 80014d6:	b088      	sub	sp, #32
 80014d8:	af02      	add	r7, sp, #8
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	6039      	str	r1, [r7, #0]
	 */
	uint8_t i, j, k;

	static uint8_t y = 0, dy = 1;
	// Read analog stick
	int stick = in->joystickYValue;
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	60bb      	str	r3, [r7, #8]

	if (stick < JOYSTICK_LOW_THRESH)
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80014ea:	da05      	bge.n	80014f8 <GameTick+0x24>
		g->player.y -= 1;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	1e5a      	subs	r2, r3, #1
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	605a      	str	r2, [r3, #4]
 80014f6:	e009      	b.n	800150c <GameTick+0x38>
	else if (stick > JOYSTICK_HIGH_THRESH)
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	f640 52ac 	movw	r2, #3500	@ 0xdac
 80014fe:	4293      	cmp	r3, r2
 8001500:	dd04      	ble.n	800150c <GameTick+0x38>
		g->player.y += 1;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	1c5a      	adds	r2, r3, #1
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	605a      	str	r2, [r3, #4]

	// Keeping the player within the screen
	if (g->player.y < PLAYER_Y_MIN)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	2b09      	cmp	r3, #9
 8001512:	dc02      	bgt.n	800151a <GameTick+0x46>
		g->player.y = PLAYER_Y_MIN;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	220a      	movs	r2, #10
 8001518:	605a      	str	r2, [r3, #4]
	if (g->player.y > PLAYER_Y_MAX)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	2b72      	cmp	r3, #114	@ 0x72
 8001520:	dd02      	ble.n	8001528 <GameTick+0x54>
		g->player.y = PLAYER_Y_MAX;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2272      	movs	r2, #114	@ 0x72
 8001526:	605a      	str	r2, [r3, #4]


	for (i = 0; i < NUMBER_SHOTS; ++i) {
 8001528:	2300      	movs	r3, #0
 800152a:	75fb      	strb	r3, [r7, #23]
 800152c:	e153      	b.n	80017d6 <GameTick+0x302>

		// Shifting shots forward
		bool shoot_updated = false;
 800152e:	2300      	movs	r3, #0
 8001530:	753b      	strb	r3, [r7, #20]

		switch (g->shots[i].type) {
 8001532:	7dfa      	ldrb	r2, [r7, #23]
 8001534:	6879      	ldr	r1, [r7, #4]
 8001536:	4613      	mov	r3, r2
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	4413      	add	r3, r2
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	440b      	add	r3, r1
 8001540:	3334      	adds	r3, #52	@ 0x34
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d002      	beq.n	800154e <GameTick+0x7a>
 8001548:	2b01      	cmp	r3, #1
 800154a:	d034      	beq.n	80015b6 <GameTick+0xe2>
 800154c:	e140      	b.n	80017d0 <GameTick+0x2fc>
		case ST_Normal:
			if (g->shots[i].active)
 800154e:	7dfa      	ldrb	r2, [r7, #23]
 8001550:	6879      	ldr	r1, [r7, #4]
 8001552:	4613      	mov	r3, r2
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	4413      	add	r3, r2
 8001558:	009b      	lsls	r3, r3, #2
 800155a:	440b      	add	r3, r1
 800155c:	3328      	adds	r3, #40	@ 0x28
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d011      	beq.n	8001588 <GameTick+0xb4>
				g->shots[i].x++;
 8001564:	7dfa      	ldrb	r2, [r7, #23]
 8001566:	6879      	ldr	r1, [r7, #4]
 8001568:	4613      	mov	r3, r2
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	4413      	add	r3, r2
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	440b      	add	r3, r1
 8001572:	332c      	adds	r3, #44	@ 0x2c
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	1c59      	adds	r1, r3, #1
 8001578:	6878      	ldr	r0, [r7, #4]
 800157a:	4613      	mov	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	4413      	add	r3, r2
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	4403      	add	r3, r0
 8001584:	332c      	adds	r3, #44	@ 0x2c
 8001586:	6019      	str	r1, [r3, #0]
			if (g->shots[i].x > SCREEN_WIDTH)
 8001588:	7dfa      	ldrb	r2, [r7, #23]
 800158a:	6879      	ldr	r1, [r7, #4]
 800158c:	4613      	mov	r3, r2
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	4413      	add	r3, r2
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	440b      	add	r3, r1
 8001596:	332c      	adds	r3, #44	@ 0x2c
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	2b80      	cmp	r3, #128	@ 0x80
 800159c:	f340 8115 	ble.w	80017ca <GameTick+0x2f6>
				g->shots[i].active = false;
 80015a0:	7dfa      	ldrb	r2, [r7, #23]
 80015a2:	6879      	ldr	r1, [r7, #4]
 80015a4:	4613      	mov	r3, r2
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	4413      	add	r3, r2
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	440b      	add	r3, r1
 80015ae:	3328      	adds	r3, #40	@ 0x28
 80015b0:	2200      	movs	r2, #0
 80015b2:	701a      	strb	r2, [r3, #0]
			break;
 80015b4:	e109      	b.n	80017ca <GameTick+0x2f6>
		case ST_Tracker:

			for (int j = 0; j < NUMBER_ENEMIES; j++) {
 80015b6:	2300      	movs	r3, #0
 80015b8:	613b      	str	r3, [r7, #16]
 80015ba:	e0bb      	b.n	8001734 <GameTick+0x260>
				if (g->shots[i].trackNumber == g->enemies[j].trackNumber) {
 80015bc:	7dfa      	ldrb	r2, [r7, #23]
 80015be:	6879      	ldr	r1, [r7, #4]
 80015c0:	4613      	mov	r3, r2
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	4413      	add	r3, r2
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	440b      	add	r3, r1
 80015ca:	3338      	adds	r3, #56	@ 0x38
 80015cc:	6819      	ldr	r1, [r3, #0]
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	693a      	ldr	r2, [r7, #16]
 80015d2:	4613      	mov	r3, r2
 80015d4:	00db      	lsls	r3, r3, #3
 80015d6:	4413      	add	r3, r2
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	4403      	add	r3, r0
 80015dc:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4299      	cmp	r1, r3
 80015e4:	f040 80a3 	bne.w	800172e <GameTick+0x25a>
					if (g->shots[i].x > g->enemies[j].x)
 80015e8:	7dfa      	ldrb	r2, [r7, #23]
 80015ea:	6879      	ldr	r1, [r7, #4]
 80015ec:	4613      	mov	r3, r2
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	4413      	add	r3, r2
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	440b      	add	r3, r1
 80015f6:	332c      	adds	r3, #44	@ 0x2c
 80015f8:	6819      	ldr	r1, [r3, #0]
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	693a      	ldr	r2, [r7, #16]
 80015fe:	4613      	mov	r3, r2
 8001600:	00db      	lsls	r3, r3, #3
 8001602:	4413      	add	r3, r2
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	4403      	add	r3, r0
 8001608:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4299      	cmp	r1, r3
 8001610:	dd12      	ble.n	8001638 <GameTick+0x164>
						g->shots[i].x -= 2;
 8001612:	7dfa      	ldrb	r2, [r7, #23]
 8001614:	6879      	ldr	r1, [r7, #4]
 8001616:	4613      	mov	r3, r2
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	4413      	add	r3, r2
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	440b      	add	r3, r1
 8001620:	332c      	adds	r3, #44	@ 0x2c
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	7dfa      	ldrb	r2, [r7, #23]
 8001626:	1e99      	subs	r1, r3, #2
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	4613      	mov	r3, r2
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	4413      	add	r3, r2
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	4403      	add	r3, r0
 8001634:	332c      	adds	r3, #44	@ 0x2c
 8001636:	6019      	str	r1, [r3, #0]
					if (g->shots[i].x < g->enemies[j].x)
 8001638:	7dfa      	ldrb	r2, [r7, #23]
 800163a:	6879      	ldr	r1, [r7, #4]
 800163c:	4613      	mov	r3, r2
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	4413      	add	r3, r2
 8001642:	009b      	lsls	r3, r3, #2
 8001644:	440b      	add	r3, r1
 8001646:	332c      	adds	r3, #44	@ 0x2c
 8001648:	6819      	ldr	r1, [r3, #0]
 800164a:	6878      	ldr	r0, [r7, #4]
 800164c:	693a      	ldr	r2, [r7, #16]
 800164e:	4613      	mov	r3, r2
 8001650:	00db      	lsls	r3, r3, #3
 8001652:	4413      	add	r3, r2
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	4403      	add	r3, r0
 8001658:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4299      	cmp	r1, r3
 8001660:	da12      	bge.n	8001688 <GameTick+0x1b4>
						g->shots[i].x += 2;
 8001662:	7dfa      	ldrb	r2, [r7, #23]
 8001664:	6879      	ldr	r1, [r7, #4]
 8001666:	4613      	mov	r3, r2
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	4413      	add	r3, r2
 800166c:	009b      	lsls	r3, r3, #2
 800166e:	440b      	add	r3, r1
 8001670:	332c      	adds	r3, #44	@ 0x2c
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	7dfa      	ldrb	r2, [r7, #23]
 8001676:	1c99      	adds	r1, r3, #2
 8001678:	6878      	ldr	r0, [r7, #4]
 800167a:	4613      	mov	r3, r2
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	4413      	add	r3, r2
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	4403      	add	r3, r0
 8001684:	332c      	adds	r3, #44	@ 0x2c
 8001686:	6019      	str	r1, [r3, #0]
					if (g->shots[i].y > g->enemies[j].y)
 8001688:	7dfa      	ldrb	r2, [r7, #23]
 800168a:	6879      	ldr	r1, [r7, #4]
 800168c:	4613      	mov	r3, r2
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	4413      	add	r3, r2
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	440b      	add	r3, r1
 8001696:	3330      	adds	r3, #48	@ 0x30
 8001698:	6819      	ldr	r1, [r3, #0]
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	693a      	ldr	r2, [r7, #16]
 800169e:	4613      	mov	r3, r2
 80016a0:	00db      	lsls	r3, r3, #3
 80016a2:	4413      	add	r3, r2
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	4403      	add	r3, r0
 80016a8:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4299      	cmp	r1, r3
 80016b0:	dd12      	ble.n	80016d8 <GameTick+0x204>
						g->shots[i].y -= 2;
 80016b2:	7dfa      	ldrb	r2, [r7, #23]
 80016b4:	6879      	ldr	r1, [r7, #4]
 80016b6:	4613      	mov	r3, r2
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	4413      	add	r3, r2
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	440b      	add	r3, r1
 80016c0:	3330      	adds	r3, #48	@ 0x30
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	7dfa      	ldrb	r2, [r7, #23]
 80016c6:	1e99      	subs	r1, r3, #2
 80016c8:	6878      	ldr	r0, [r7, #4]
 80016ca:	4613      	mov	r3, r2
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	4413      	add	r3, r2
 80016d0:	009b      	lsls	r3, r3, #2
 80016d2:	4403      	add	r3, r0
 80016d4:	3330      	adds	r3, #48	@ 0x30
 80016d6:	6019      	str	r1, [r3, #0]
					if (g->shots[i].y < g->enemies[j].y)
 80016d8:	7dfa      	ldrb	r2, [r7, #23]
 80016da:	6879      	ldr	r1, [r7, #4]
 80016dc:	4613      	mov	r3, r2
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	4413      	add	r3, r2
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	440b      	add	r3, r1
 80016e6:	3330      	adds	r3, #48	@ 0x30
 80016e8:	6819      	ldr	r1, [r3, #0]
 80016ea:	6878      	ldr	r0, [r7, #4]
 80016ec:	693a      	ldr	r2, [r7, #16]
 80016ee:	4613      	mov	r3, r2
 80016f0:	00db      	lsls	r3, r3, #3
 80016f2:	4413      	add	r3, r2
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	4403      	add	r3, r0
 80016f8:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4299      	cmp	r1, r3
 8001700:	da12      	bge.n	8001728 <GameTick+0x254>
						g->shots[i].y += 2;
 8001702:	7dfa      	ldrb	r2, [r7, #23]
 8001704:	6879      	ldr	r1, [r7, #4]
 8001706:	4613      	mov	r3, r2
 8001708:	009b      	lsls	r3, r3, #2
 800170a:	4413      	add	r3, r2
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	440b      	add	r3, r1
 8001710:	3330      	adds	r3, #48	@ 0x30
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	7dfa      	ldrb	r2, [r7, #23]
 8001716:	1c99      	adds	r1, r3, #2
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	4613      	mov	r3, r2
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	4413      	add	r3, r2
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	4403      	add	r3, r0
 8001724:	3330      	adds	r3, #48	@ 0x30
 8001726:	6019      	str	r1, [r3, #0]
					shoot_updated = true;
 8001728:	2301      	movs	r3, #1
 800172a:	753b      	strb	r3, [r7, #20]
					break;
 800172c:	e006      	b.n	800173c <GameTick+0x268>
			for (int j = 0; j < NUMBER_ENEMIES; j++) {
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	3301      	adds	r3, #1
 8001732:	613b      	str	r3, [r7, #16]
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	2b09      	cmp	r3, #9
 8001738:	f77f af40 	ble.w	80015bc <GameTick+0xe8>
				}
			}
			//Remove tracking missiles that have no target
			if (!shoot_updated && g->shots[i].type == ST_Tracker) {
 800173c:	7d3b      	ldrb	r3, [r7, #20]
 800173e:	f083 0301 	eor.w	r3, r3, #1
 8001742:	b2db      	uxtb	r3, r3
 8001744:	2b00      	cmp	r3, #0
 8001746:	d020      	beq.n	800178a <GameTick+0x2b6>
 8001748:	7dfa      	ldrb	r2, [r7, #23]
 800174a:	6879      	ldr	r1, [r7, #4]
 800174c:	4613      	mov	r3, r2
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	4413      	add	r3, r2
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	440b      	add	r3, r1
 8001756:	3334      	adds	r3, #52	@ 0x34
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d115      	bne.n	800178a <GameTick+0x2b6>
				g->shots[i].active = false;
 800175e:	7dfa      	ldrb	r2, [r7, #23]
 8001760:	6879      	ldr	r1, [r7, #4]
 8001762:	4613      	mov	r3, r2
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	4413      	add	r3, r2
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	440b      	add	r3, r1
 800176c:	3328      	adds	r3, #40	@ 0x28
 800176e:	2200      	movs	r2, #0
 8001770:	701a      	strb	r2, [r3, #0]
				g->shots[i].trackNumber = 0;
 8001772:	7dfa      	ldrb	r2, [r7, #23]
 8001774:	6879      	ldr	r1, [r7, #4]
 8001776:	4613      	mov	r3, r2
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	4413      	add	r3, r2
 800177c:	009b      	lsls	r3, r3, #2
 800177e:	440b      	add	r3, r1
 8001780:	3338      	adds	r3, #56	@ 0x38
 8001782:	2200      	movs	r2, #0
 8001784:	601a      	str	r2, [r3, #0]
				shoot_updated = false;
 8001786:	2300      	movs	r3, #0
 8001788:	753b      	strb	r3, [r7, #20]
			}

			//Remove off-map shots
			if (g->shots[i].x > SCREEN_WIDTH) {
 800178a:	7dfa      	ldrb	r2, [r7, #23]
 800178c:	6879      	ldr	r1, [r7, #4]
 800178e:	4613      	mov	r3, r2
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	4413      	add	r3, r2
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	440b      	add	r3, r1
 8001798:	332c      	adds	r3, #44	@ 0x2c
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2b80      	cmp	r3, #128	@ 0x80
 800179e:	dd16      	ble.n	80017ce <GameTick+0x2fa>
				g->shots[i].active = false;
 80017a0:	7dfa      	ldrb	r2, [r7, #23]
 80017a2:	6879      	ldr	r1, [r7, #4]
 80017a4:	4613      	mov	r3, r2
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	4413      	add	r3, r2
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	440b      	add	r3, r1
 80017ae:	3328      	adds	r3, #40	@ 0x28
 80017b0:	2200      	movs	r2, #0
 80017b2:	701a      	strb	r2, [r3, #0]
				g->shots[i].trackNumber = 0;
 80017b4:	7dfa      	ldrb	r2, [r7, #23]
 80017b6:	6879      	ldr	r1, [r7, #4]
 80017b8:	4613      	mov	r3, r2
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	4413      	add	r3, r2
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	440b      	add	r3, r1
 80017c2:	3338      	adds	r3, #56	@ 0x38
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]
			}
			break;
 80017c8:	e001      	b.n	80017ce <GameTick+0x2fa>
			break;
 80017ca:	bf00      	nop
 80017cc:	e000      	b.n	80017d0 <GameTick+0x2fc>
			break;
 80017ce:	bf00      	nop
	for (i = 0; i < NUMBER_SHOTS; ++i) {
 80017d0:	7dfb      	ldrb	r3, [r7, #23]
 80017d2:	3301      	adds	r3, #1
 80017d4:	75fb      	strb	r3, [r7, #23]
 80017d6:	7dfb      	ldrb	r3, [r7, #23]
 80017d8:	2b18      	cmp	r3, #24
 80017da:	f67f aea8 	bls.w	800152e <GameTick+0x5a>

	}

	//Remove the markers on enemies whose shots have been used on others
	bool is_there_a_missile;
	for (i = 0; i < NUMBER_ENEMIES; i++) {
 80017de:	2300      	movs	r3, #0
 80017e0:	75fb      	strb	r3, [r7, #23]
 80017e2:	e035      	b.n	8001850 <GameTick+0x37c>
		is_there_a_missile = false;
 80017e4:	2300      	movs	r3, #0
 80017e6:	73fb      	strb	r3, [r7, #15]

		for (j = 0; j < NUMBER_SHOTS; j++) {
 80017e8:	2300      	movs	r3, #0
 80017ea:	75bb      	strb	r3, [r7, #22]
 80017ec:	e019      	b.n	8001822 <GameTick+0x34e>
			if (g->enemies[i].trackNumber == g->shots[j].trackNumber)
 80017ee:	7dfa      	ldrb	r2, [r7, #23]
 80017f0:	6879      	ldr	r1, [r7, #4]
 80017f2:	4613      	mov	r3, r2
 80017f4:	00db      	lsls	r3, r3, #3
 80017f6:	4413      	add	r3, r2
 80017f8:	009b      	lsls	r3, r3, #2
 80017fa:	440b      	add	r3, r1
 80017fc:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8001800:	6819      	ldr	r1, [r3, #0]
 8001802:	7dba      	ldrb	r2, [r7, #22]
 8001804:	6878      	ldr	r0, [r7, #4]
 8001806:	4613      	mov	r3, r2
 8001808:	009b      	lsls	r3, r3, #2
 800180a:	4413      	add	r3, r2
 800180c:	009b      	lsls	r3, r3, #2
 800180e:	4403      	add	r3, r0
 8001810:	3338      	adds	r3, #56	@ 0x38
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4299      	cmp	r1, r3
 8001816:	d101      	bne.n	800181c <GameTick+0x348>
				is_there_a_missile = true;
 8001818:	2301      	movs	r3, #1
 800181a:	73fb      	strb	r3, [r7, #15]
		for (j = 0; j < NUMBER_SHOTS; j++) {
 800181c:	7dbb      	ldrb	r3, [r7, #22]
 800181e:	3301      	adds	r3, #1
 8001820:	75bb      	strb	r3, [r7, #22]
 8001822:	7dbb      	ldrb	r3, [r7, #22]
 8001824:	2b18      	cmp	r3, #24
 8001826:	d9e2      	bls.n	80017ee <GameTick+0x31a>
		}

		if (!is_there_a_missile)
 8001828:	7bfb      	ldrb	r3, [r7, #15]
 800182a:	f083 0301 	eor.w	r3, r3, #1
 800182e:	b2db      	uxtb	r3, r3
 8001830:	2b00      	cmp	r3, #0
 8001832:	d00a      	beq.n	800184a <GameTick+0x376>
			g->enemies[i].trackNumber = 0;
 8001834:	7dfa      	ldrb	r2, [r7, #23]
 8001836:	6879      	ldr	r1, [r7, #4]
 8001838:	4613      	mov	r3, r2
 800183a:	00db      	lsls	r3, r3, #3
 800183c:	4413      	add	r3, r2
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	440b      	add	r3, r1
 8001842:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8001846:	2200      	movs	r2, #0
 8001848:	601a      	str	r2, [r3, #0]
	for (i = 0; i < NUMBER_ENEMIES; i++) {
 800184a:	7dfb      	ldrb	r3, [r7, #23]
 800184c:	3301      	adds	r3, #1
 800184e:	75fb      	strb	r3, [r7, #23]
 8001850:	7dfb      	ldrb	r3, [r7, #23]
 8001852:	2b09      	cmp	r3, #9
 8001854:	d9c6      	bls.n	80017e4 <GameTick+0x310>
	}

	// Updated enemies
	for (i = 0; i < NUMBER_ENEMIES; ++i) {
 8001856:	2300      	movs	r3, #0
 8001858:	75fb      	strb	r3, [r7, #23]
 800185a:	e2cb      	b.n	8001df4 <GameTick+0x920>

		if (g->enemies[i].active) {
 800185c:	7dfa      	ldrb	r2, [r7, #23]
 800185e:	6879      	ldr	r1, [r7, #4]
 8001860:	4613      	mov	r3, r2
 8001862:	00db      	lsls	r3, r3, #3
 8001864:	4413      	add	r3, r2
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	440b      	add	r3, r1
 800186a:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	2b00      	cmp	r3, #0
 8001872:	f000 82bc 	beq.w	8001dee <GameTick+0x91a>
			g->enemies[i].nextUpdate -= 1;
 8001876:	7dfa      	ldrb	r2, [r7, #23]
 8001878:	6879      	ldr	r1, [r7, #4]
 800187a:	4613      	mov	r3, r2
 800187c:	00db      	lsls	r3, r3, #3
 800187e:	4413      	add	r3, r2
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	440b      	add	r3, r1
 8001884:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	7dfa      	ldrb	r2, [r7, #23]
 800188c:	1e59      	subs	r1, r3, #1
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	4613      	mov	r3, r2
 8001892:	00db      	lsls	r3, r3, #3
 8001894:	4413      	add	r3, r2
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	4403      	add	r3, r0
 800189a:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 800189e:	6019      	str	r1, [r3, #0]
			if (g->enemies[i].nextUpdate <= 0) {
 80018a0:	7dfa      	ldrb	r2, [r7, #23]
 80018a2:	6879      	ldr	r1, [r7, #4]
 80018a4:	4613      	mov	r3, r2
 80018a6:	00db      	lsls	r3, r3, #3
 80018a8:	4413      	add	r3, r2
 80018aa:	009b      	lsls	r3, r3, #2
 80018ac:	440b      	add	r3, r1
 80018ae:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	f300 829a 	bgt.w	8001dee <GameTick+0x91a>
				if (g->enemies[i].active) {
 80018ba:	7dfa      	ldrb	r2, [r7, #23]
 80018bc:	6879      	ldr	r1, [r7, #4]
 80018be:	4613      	mov	r3, r2
 80018c0:	00db      	lsls	r3, r3, #3
 80018c2:	4413      	add	r3, r2
 80018c4:	009b      	lsls	r3, r3, #2
 80018c6:	440b      	add	r3, r1
 80018c8:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	f000 828d 	beq.w	8001dee <GameTick+0x91a>

					g->enemies[i].nextUpdate = g->enemies[i].updateDelay;
 80018d4:	7df9      	ldrb	r1, [r7, #23]
 80018d6:	7dfa      	ldrb	r2, [r7, #23]
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	460b      	mov	r3, r1
 80018dc:	00db      	lsls	r3, r3, #3
 80018de:	440b      	add	r3, r1
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	4403      	add	r3, r0
 80018e4:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80018e8:	6819      	ldr	r1, [r3, #0]
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	4613      	mov	r3, r2
 80018ee:	00db      	lsls	r3, r3, #3
 80018f0:	4413      	add	r3, r2
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	4403      	add	r3, r0
 80018f6:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 80018fa:	6019      	str	r1, [r3, #0]

					//Checking for collisions between opponents and the player
					if (Colliding(g->enemies[i].x, g->enemies[i].y, g->player.x,
 80018fc:	7dfa      	ldrb	r2, [r7, #23]
 80018fe:	6879      	ldr	r1, [r7, #4]
 8001900:	4613      	mov	r3, r2
 8001902:	00db      	lsls	r3, r3, #3
 8001904:	4413      	add	r3, r2
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	440b      	add	r3, r1
 800190a:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 800190e:	6818      	ldr	r0, [r3, #0]
 8001910:	7dfa      	ldrb	r2, [r7, #23]
 8001912:	6879      	ldr	r1, [r7, #4]
 8001914:	4613      	mov	r3, r2
 8001916:	00db      	lsls	r3, r3, #3
 8001918:	4413      	add	r3, r2
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	440b      	add	r3, r1
 800191e:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8001922:	6819      	ldr	r1, [r3, #0]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	f001 fdf2 	bl	8003514 <Colliding>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d15b      	bne.n	80019ee <GameTick+0x51a>
							g->player.y)
							|| Colliding(g->enemies[i].x, g->enemies[i].y,
 8001936:	7dfa      	ldrb	r2, [r7, #23]
 8001938:	6879      	ldr	r1, [r7, #4]
 800193a:	4613      	mov	r3, r2
 800193c:	00db      	lsls	r3, r3, #3
 800193e:	4413      	add	r3, r2
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	440b      	add	r3, r1
 8001944:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001948:	6818      	ldr	r0, [r3, #0]
 800194a:	7dfa      	ldrb	r2, [r7, #23]
 800194c:	6879      	ldr	r1, [r7, #4]
 800194e:	4613      	mov	r3, r2
 8001950:	00db      	lsls	r3, r3, #3
 8001952:	4413      	add	r3, r2
 8001954:	009b      	lsls	r3, r3, #2
 8001956:	440b      	add	r3, r1
 8001958:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800195c:	6819      	ldr	r1, [r3, #0]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681a      	ldr	r2, [r3, #0]
									g->player.x, g->player.y + 5)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	685b      	ldr	r3, [r3, #4]
							|| Colliding(g->enemies[i].x, g->enemies[i].y,
 8001966:	3305      	adds	r3, #5
 8001968:	f001 fdd4 	bl	8003514 <Colliding>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d13d      	bne.n	80019ee <GameTick+0x51a>
							|| Colliding(g->enemies[i].x, g->enemies[i].y,
 8001972:	7dfa      	ldrb	r2, [r7, #23]
 8001974:	6879      	ldr	r1, [r7, #4]
 8001976:	4613      	mov	r3, r2
 8001978:	00db      	lsls	r3, r3, #3
 800197a:	4413      	add	r3, r2
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	440b      	add	r3, r1
 8001980:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001984:	6818      	ldr	r0, [r3, #0]
 8001986:	7dfa      	ldrb	r2, [r7, #23]
 8001988:	6879      	ldr	r1, [r7, #4]
 800198a:	4613      	mov	r3, r2
 800198c:	00db      	lsls	r3, r3, #3
 800198e:	4413      	add	r3, r2
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	440b      	add	r3, r1
 8001994:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8001998:	6819      	ldr	r1, [r3, #0]
									g->player.x + 7, g->player.y)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
							|| Colliding(g->enemies[i].x, g->enemies[i].y,
 800199e:	1dda      	adds	r2, r3, #7
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	f001 fdb6 	bl	8003514 <Colliding>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d11f      	bne.n	80019ee <GameTick+0x51a>
							|| Colliding(g->enemies[i].x, g->enemies[i].y,
 80019ae:	7dfa      	ldrb	r2, [r7, #23]
 80019b0:	6879      	ldr	r1, [r7, #4]
 80019b2:	4613      	mov	r3, r2
 80019b4:	00db      	lsls	r3, r3, #3
 80019b6:	4413      	add	r3, r2
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	440b      	add	r3, r1
 80019bc:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 80019c0:	6818      	ldr	r0, [r3, #0]
 80019c2:	7dfa      	ldrb	r2, [r7, #23]
 80019c4:	6879      	ldr	r1, [r7, #4]
 80019c6:	4613      	mov	r3, r2
 80019c8:	00db      	lsls	r3, r3, #3
 80019ca:	4413      	add	r3, r2
 80019cc:	009b      	lsls	r3, r3, #2
 80019ce:	440b      	add	r3, r1
 80019d0:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 80019d4:	6819      	ldr	r1, [r3, #0]
									g->player.x + 7, g->player.y + 5)) {
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
							|| Colliding(g->enemies[i].x, g->enemies[i].y,
 80019da:	1dda      	adds	r2, r3, #7
									g->player.x + 7, g->player.y + 5)) {
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	685b      	ldr	r3, [r3, #4]
							|| Colliding(g->enemies[i].x, g->enemies[i].y,
 80019e0:	3305      	adds	r3, #5
 80019e2:	f001 fd97 	bl	8003514 <Colliding>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	f000 8094 	beq.w	8001b16 <GameTick+0x642>
						g->player.lives -= 1;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	691b      	ldr	r3, [r3, #16]
 80019f2:	1e5a      	subs	r2, r3, #1
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	611a      	str	r2, [r3, #16]
						;
						g->enemies[i].active = false;
 80019f8:	7dfa      	ldrb	r2, [r7, #23]
 80019fa:	6879      	ldr	r1, [r7, #4]
 80019fc:	4613      	mov	r3, r2
 80019fe:	00db      	lsls	r3, r3, #3
 8001a00:	4413      	add	r3, r2
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	440b      	add	r3, r1
 8001a06:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	701a      	strb	r2, [r3, #0]
						g->enemies[i].trackedByMissile = false;
 8001a0e:	7dfa      	ldrb	r2, [r7, #23]
 8001a10:	6879      	ldr	r1, [r7, #4]
 8001a12:	4613      	mov	r3, r2
 8001a14:	00db      	lsls	r3, r3, #3
 8001a16:	4413      	add	r3, r2
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	440b      	add	r3, r1
 8001a1c:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 8001a20:	2200      	movs	r2, #0
 8001a22:	701a      	strb	r2, [r3, #0]
						g->enemies[i].trackNumber = 0;
 8001a24:	7dfa      	ldrb	r2, [r7, #23]
 8001a26:	6879      	ldr	r1, [r7, #4]
 8001a28:	4613      	mov	r3, r2
 8001a2a:	00db      	lsls	r3, r3, #3
 8001a2c:	4413      	add	r3, r2
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	440b      	add	r3, r1
 8001a32:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8001a36:	2200      	movs	r2, #0
 8001a38:	601a      	str	r2, [r3, #0]

//						GFX_DrowBitMap_P(g->enemies[i].x + 2, g->enemies[i].y,
//								explosion_map, 10, 10, 1);
						for (j = 0; j < NUMBER_EXPLOSION; j++){
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	75bb      	strb	r3, [r7, #22]
 8001a3e:	e042      	b.n	8001ac6 <GameTick+0x5f2>
							if (!g->explosion[j].active){
 8001a40:	7dbb      	ldrb	r3, [r7, #22]
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	011b      	lsls	r3, r3, #4
 8001a46:	4413      	add	r3, r2
 8001a48:	f503 63ef 	add.w	r3, r3, #1912	@ 0x778
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	f083 0301 	eor.w	r3, r3, #1
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d033      	beq.n	8001ac0 <GameTick+0x5ec>
								g->explosion[j].active = true;
 8001a58:	7dbb      	ldrb	r3, [r7, #22]
 8001a5a:	687a      	ldr	r2, [r7, #4]
 8001a5c:	011b      	lsls	r3, r3, #4
 8001a5e:	4413      	add	r3, r2
 8001a60:	f503 63ef 	add.w	r3, r3, #1912	@ 0x778
 8001a64:	2201      	movs	r2, #1
 8001a66:	701a      	strb	r2, [r3, #0]
								g->explosion[j].x = g->enemies[i].x + 2;
 8001a68:	7dfa      	ldrb	r2, [r7, #23]
 8001a6a:	6879      	ldr	r1, [r7, #4]
 8001a6c:	4613      	mov	r3, r2
 8001a6e:	00db      	lsls	r3, r3, #3
 8001a70:	4413      	add	r3, r2
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	440b      	add	r3, r1
 8001a76:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	7dbb      	ldrb	r3, [r7, #22]
 8001a7e:	3202      	adds	r2, #2
 8001a80:	6879      	ldr	r1, [r7, #4]
 8001a82:	3378      	adds	r3, #120	@ 0x78
 8001a84:	011b      	lsls	r3, r3, #4
 8001a86:	440b      	add	r3, r1
 8001a88:	601a      	str	r2, [r3, #0]
								g->explosion[j].y = g->enemies[i].y;
 8001a8a:	7dfa      	ldrb	r2, [r7, #23]
 8001a8c:	7db8      	ldrb	r0, [r7, #22]
 8001a8e:	6879      	ldr	r1, [r7, #4]
 8001a90:	4613      	mov	r3, r2
 8001a92:	00db      	lsls	r3, r3, #3
 8001a94:	4413      	add	r3, r2
 8001a96:	009b      	lsls	r3, r3, #2
 8001a98:	440b      	add	r3, r1
 8001a9a:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	6879      	ldr	r1, [r7, #4]
 8001aa2:	f100 0378 	add.w	r3, r0, #120	@ 0x78
 8001aa6:	011b      	lsls	r3, r3, #4
 8001aa8:	440b      	add	r3, r1
 8001aaa:	3304      	adds	r3, #4
 8001aac:	601a      	str	r2, [r3, #0]
								g->explosion[j].explosionTimer = EXPLOSION_TIMER;
 8001aae:	7dbb      	ldrb	r3, [r7, #22]
 8001ab0:	687a      	ldr	r2, [r7, #4]
 8001ab2:	011b      	lsls	r3, r3, #4
 8001ab4:	4413      	add	r3, r2
 8001ab6:	f203 737c 	addw	r3, r3, #1916	@ 0x77c
 8001aba:	2214      	movs	r2, #20
 8001abc:	601a      	str	r2, [r3, #0]

								break;
 8001abe:	e005      	b.n	8001acc <GameTick+0x5f8>
						for (j = 0; j < NUMBER_EXPLOSION; j++){
 8001ac0:	7dbb      	ldrb	r3, [r7, #22]
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	75bb      	strb	r3, [r7, #22]
 8001ac6:	7dbb      	ldrb	r3, [r7, #22]
 8001ac8:	2b0b      	cmp	r3, #11
 8001aca:	d9b9      	bls.n	8001a40 <GameTick+0x56c>
							}
						}
						GFX_DrawBitMap_P(g->player.x + 8, g->player.y - 2,
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f103 0008 	add.w	r0, r3, #8
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	1e99      	subs	r1, r3, #2
 8001ada:	2301      	movs	r3, #1
 8001adc:	9301      	str	r3, [sp, #4]
 8001ade:	2310      	movs	r3, #16
 8001ae0:	9300      	str	r3, [sp, #0]
 8001ae2:	230a      	movs	r3, #10
 8001ae4:	4aa8      	ldr	r2, [pc, #672]	@ (8001d88 <GameTick+0x8b4>)
 8001ae6:	f7ff f961 	bl	8000dac <GFX_DrawBitMap_P>
								player_shield_map, 10, 16, 1);
						GFX_DrawBitMap_P(g->player.x, g->player.y, player_map,
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6818      	ldr	r0, [r3, #0]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6859      	ldr	r1, [r3, #4]
 8001af2:	2301      	movs	r3, #1
 8001af4:	9301      	str	r3, [sp, #4]
 8001af6:	230b      	movs	r3, #11
 8001af8:	9300      	str	r3, [sp, #0]
 8001afa:	230b      	movs	r3, #11
 8001afc:	4aa3      	ldr	r2, [pc, #652]	@ (8001d8c <GameTick+0x8b8>)
 8001afe:	f7ff f955 	bl	8000dac <GFX_DrawBitMap_P>
								11, 11, 1);

						//SSD1327_Display();
						if (g->player.lives <= 0) {
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	691b      	ldr	r3, [r3, #16]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	dc05      	bgt.n	8001b16 <GameTick+0x642>
							PlayDeadAnim();
 8001b0a:	f002 fa97 	bl	800403c <PlayDeadAnim>
							g->state = GS_Dead;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2202      	movs	r2, #2
 8001b12:	f883 2838 	strb.w	r2, [r3, #2104]	@ 0x838
						}
					}

					// Moving to the left and making special moves
					g->enemies[i].x -= 1;
 8001b16:	7dfa      	ldrb	r2, [r7, #23]
 8001b18:	6879      	ldr	r1, [r7, #4]
 8001b1a:	4613      	mov	r3, r2
 8001b1c:	00db      	lsls	r3, r3, #3
 8001b1e:	4413      	add	r3, r2
 8001b20:	009b      	lsls	r3, r3, #2
 8001b22:	440b      	add	r3, r1
 8001b24:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	7dfa      	ldrb	r2, [r7, #23]
 8001b2c:	1e59      	subs	r1, r3, #1
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	4613      	mov	r3, r2
 8001b32:	00db      	lsls	r3, r3, #3
 8001b34:	4413      	add	r3, r2
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	4403      	add	r3, r0
 8001b3a:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001b3e:	6019      	str	r1, [r3, #0]

					switch (g->enemies[i].type) {
 8001b40:	7dfa      	ldrb	r2, [r7, #23]
 8001b42:	6879      	ldr	r1, [r7, #4]
 8001b44:	4613      	mov	r3, r2
 8001b46:	00db      	lsls	r3, r3, #3
 8001b48:	4413      	add	r3, r2
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	440b      	add	r3, r1
 8001b4e:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	2b02      	cmp	r3, #2
 8001b56:	d05d      	beq.n	8001c14 <GameTick+0x740>
 8001b58:	2b02      	cmp	r3, #2
 8001b5a:	f300 811a 	bgt.w	8001d92 <GameTick+0x8be>
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	f000 810d 	beq.w	8001d7e <GameTick+0x8aa>
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	f040 8114 	bne.w	8001d92 <GameTick+0x8be>
					case ET_Tracker:
						if (g->enemies[i].x < 70) {
 8001b6a:	7dfa      	ldrb	r2, [r7, #23]
 8001b6c:	6879      	ldr	r1, [r7, #4]
 8001b6e:	4613      	mov	r3, r2
 8001b70:	00db      	lsls	r3, r3, #3
 8001b72:	4413      	add	r3, r2
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	440b      	add	r3, r1
 8001b78:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	2b45      	cmp	r3, #69	@ 0x45
 8001b80:	f300 80ff 	bgt.w	8001d82 <GameTick+0x8ae>
							if (g->player.y > g->enemies[i].y)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6859      	ldr	r1, [r3, #4]
 8001b88:	7dfa      	ldrb	r2, [r7, #23]
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	00db      	lsls	r3, r3, #3
 8001b90:	4413      	add	r3, r2
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	4403      	add	r3, r0
 8001b96:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4299      	cmp	r1, r3
 8001b9e:	dd14      	ble.n	8001bca <GameTick+0x6f6>
								g->enemies[i].y += 1;
 8001ba0:	7dfa      	ldrb	r2, [r7, #23]
 8001ba2:	6879      	ldr	r1, [r7, #4]
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	00db      	lsls	r3, r3, #3
 8001ba8:	4413      	add	r3, r2
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	440b      	add	r3, r1
 8001bae:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	7dfa      	ldrb	r2, [r7, #23]
 8001bb6:	1c59      	adds	r1, r3, #1
 8001bb8:	6878      	ldr	r0, [r7, #4]
 8001bba:	4613      	mov	r3, r2
 8001bbc:	00db      	lsls	r3, r3, #3
 8001bbe:	4413      	add	r3, r2
 8001bc0:	009b      	lsls	r3, r3, #2
 8001bc2:	4403      	add	r3, r0
 8001bc4:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8001bc8:	6019      	str	r1, [r3, #0]
							if (g->player.y < g->enemies[i].y)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6859      	ldr	r1, [r3, #4]
 8001bce:	7dfa      	ldrb	r2, [r7, #23]
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	4613      	mov	r3, r2
 8001bd4:	00db      	lsls	r3, r3, #3
 8001bd6:	4413      	add	r3, r2
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	4403      	add	r3, r0
 8001bdc:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4299      	cmp	r1, r3
 8001be4:	f280 80cd 	bge.w	8001d82 <GameTick+0x8ae>
								g->enemies[i].y -= 1;
 8001be8:	7dfa      	ldrb	r2, [r7, #23]
 8001bea:	6879      	ldr	r1, [r7, #4]
 8001bec:	4613      	mov	r3, r2
 8001bee:	00db      	lsls	r3, r3, #3
 8001bf0:	4413      	add	r3, r2
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	440b      	add	r3, r1
 8001bf6:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	7dfa      	ldrb	r2, [r7, #23]
 8001bfe:	1e59      	subs	r1, r3, #1
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	4613      	mov	r3, r2
 8001c04:	00db      	lsls	r3, r3, #3
 8001c06:	4413      	add	r3, r2
 8001c08:	009b      	lsls	r3, r3, #2
 8001c0a:	4403      	add	r3, r0
 8001c0c:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8001c10:	6019      	str	r1, [r3, #0]
						}
						break;
 8001c12:	e0b6      	b.n	8001d82 <GameTick+0x8ae>
					case ET_Diver:
						break;
					case ET_Bobber:
						if ((g->enemies[i].x % 4 == 0)
 8001c14:	7dfa      	ldrb	r2, [r7, #23]
 8001c16:	6879      	ldr	r1, [r7, #4]
 8001c18:	4613      	mov	r3, r2
 8001c1a:	00db      	lsls	r3, r3, #3
 8001c1c:	4413      	add	r3, r2
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	440b      	add	r3, r1
 8001c22:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f003 0303 	and.w	r3, r3, #3
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d122      	bne.n	8001c76 <GameTick+0x7a2>
								&& (g->enemies[i].x % 8 == 0))
 8001c30:	7dfa      	ldrb	r2, [r7, #23]
 8001c32:	6879      	ldr	r1, [r7, #4]
 8001c34:	4613      	mov	r3, r2
 8001c36:	00db      	lsls	r3, r3, #3
 8001c38:	4413      	add	r3, r2
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	440b      	add	r3, r1
 8001c3e:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 0307 	and.w	r3, r3, #7
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d114      	bne.n	8001c76 <GameTick+0x7a2>
							g->enemies[i].y += 4;
 8001c4c:	7dfa      	ldrb	r2, [r7, #23]
 8001c4e:	6879      	ldr	r1, [r7, #4]
 8001c50:	4613      	mov	r3, r2
 8001c52:	00db      	lsls	r3, r3, #3
 8001c54:	4413      	add	r3, r2
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	440b      	add	r3, r1
 8001c5a:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	7dfa      	ldrb	r2, [r7, #23]
 8001c62:	1d19      	adds	r1, r3, #4
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	4613      	mov	r3, r2
 8001c68:	00db      	lsls	r3, r3, #3
 8001c6a:	4413      	add	r3, r2
 8001c6c:	009b      	lsls	r3, r3, #2
 8001c6e:	4403      	add	r3, r0
 8001c70:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8001c74:	6019      	str	r1, [r3, #0]
						if ((g->enemies[i].x % 4 == 0)
 8001c76:	7dfa      	ldrb	r2, [r7, #23]
 8001c78:	6879      	ldr	r1, [r7, #4]
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	00db      	lsls	r3, r3, #3
 8001c7e:	4413      	add	r3, r2
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	440b      	add	r3, r1
 8001c84:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0303 	and.w	r3, r3, #3
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d122      	bne.n	8001cd8 <GameTick+0x804>
								&& !(g->enemies[i].x % 8 == 0))
 8001c92:	7dfa      	ldrb	r2, [r7, #23]
 8001c94:	6879      	ldr	r1, [r7, #4]
 8001c96:	4613      	mov	r3, r2
 8001c98:	00db      	lsls	r3, r3, #3
 8001c9a:	4413      	add	r3, r2
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	440b      	add	r3, r1
 8001ca0:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 0307 	and.w	r3, r3, #7
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d014      	beq.n	8001cd8 <GameTick+0x804>
							g->enemies[i].y -= 4;
 8001cae:	7dfa      	ldrb	r2, [r7, #23]
 8001cb0:	6879      	ldr	r1, [r7, #4]
 8001cb2:	4613      	mov	r3, r2
 8001cb4:	00db      	lsls	r3, r3, #3
 8001cb6:	4413      	add	r3, r2
 8001cb8:	009b      	lsls	r3, r3, #2
 8001cba:	440b      	add	r3, r1
 8001cbc:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	7dfa      	ldrb	r2, [r7, #23]
 8001cc4:	1f19      	subs	r1, r3, #4
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	4613      	mov	r3, r2
 8001cca:	00db      	lsls	r3, r3, #3
 8001ccc:	4413      	add	r3, r2
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	4403      	add	r3, r0
 8001cd2:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8001cd6:	6019      	str	r1, [r3, #0]
						if (g->enemies[i].x < 70) {
 8001cd8:	7dfa      	ldrb	r2, [r7, #23]
 8001cda:	6879      	ldr	r1, [r7, #4]
 8001cdc:	4613      	mov	r3, r2
 8001cde:	00db      	lsls	r3, r3, #3
 8001ce0:	4413      	add	r3, r2
 8001ce2:	009b      	lsls	r3, r3, #2
 8001ce4:	440b      	add	r3, r1
 8001ce6:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	2b45      	cmp	r3, #69	@ 0x45
 8001cee:	dc4f      	bgt.n	8001d90 <GameTick+0x8bc>
							if (g->player.y > g->enemies[i].y)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6859      	ldr	r1, [r3, #4]
 8001cf4:	7dfa      	ldrb	r2, [r7, #23]
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	4613      	mov	r3, r2
 8001cfa:	00db      	lsls	r3, r3, #3
 8001cfc:	4413      	add	r3, r2
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	4403      	add	r3, r0
 8001d02:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4299      	cmp	r1, r3
 8001d0a:	dd14      	ble.n	8001d36 <GameTick+0x862>
								g->enemies[i].y += 1;
 8001d0c:	7dfa      	ldrb	r2, [r7, #23]
 8001d0e:	6879      	ldr	r1, [r7, #4]
 8001d10:	4613      	mov	r3, r2
 8001d12:	00db      	lsls	r3, r3, #3
 8001d14:	4413      	add	r3, r2
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	440b      	add	r3, r1
 8001d1a:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	7dfa      	ldrb	r2, [r7, #23]
 8001d22:	1c59      	adds	r1, r3, #1
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	4613      	mov	r3, r2
 8001d28:	00db      	lsls	r3, r3, #3
 8001d2a:	4413      	add	r3, r2
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	4403      	add	r3, r0
 8001d30:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8001d34:	6019      	str	r1, [r3, #0]
							if (g->player.y < g->enemies[i].y)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6859      	ldr	r1, [r3, #4]
 8001d3a:	7dfa      	ldrb	r2, [r7, #23]
 8001d3c:	6878      	ldr	r0, [r7, #4]
 8001d3e:	4613      	mov	r3, r2
 8001d40:	00db      	lsls	r3, r3, #3
 8001d42:	4413      	add	r3, r2
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	4403      	add	r3, r0
 8001d48:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4299      	cmp	r1, r3
 8001d50:	da1e      	bge.n	8001d90 <GameTick+0x8bc>
								g->enemies[i].y -= 1;
 8001d52:	7dfa      	ldrb	r2, [r7, #23]
 8001d54:	6879      	ldr	r1, [r7, #4]
 8001d56:	4613      	mov	r3, r2
 8001d58:	00db      	lsls	r3, r3, #3
 8001d5a:	4413      	add	r3, r2
 8001d5c:	009b      	lsls	r3, r3, #2
 8001d5e:	440b      	add	r3, r1
 8001d60:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	7dfa      	ldrb	r2, [r7, #23]
 8001d68:	1e59      	subs	r1, r3, #1
 8001d6a:	6878      	ldr	r0, [r7, #4]
 8001d6c:	4613      	mov	r3, r2
 8001d6e:	00db      	lsls	r3, r3, #3
 8001d70:	4413      	add	r3, r2
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	4403      	add	r3, r0
 8001d76:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8001d7a:	6019      	str	r1, [r3, #0]
						}
						break;
 8001d7c:	e008      	b.n	8001d90 <GameTick+0x8bc>
						break;
 8001d7e:	bf00      	nop
 8001d80:	e007      	b.n	8001d92 <GameTick+0x8be>
						break;
 8001d82:	bf00      	nop
 8001d84:	e005      	b.n	8001d92 <GameTick+0x8be>
 8001d86:	bf00      	nop
 8001d88:	0800b100 	.word	0x0800b100
 8001d8c:	0800af38 	.word	0x0800af38
						break;
 8001d90:	bf00      	nop
					}

					// If off-screen, deactivation
					if (g->enemies[i].x < ENEMY_OFFSCREEN_X) {
 8001d92:	7dfa      	ldrb	r2, [r7, #23]
 8001d94:	6879      	ldr	r1, [r7, #4]
 8001d96:	4613      	mov	r3, r2
 8001d98:	00db      	lsls	r3, r3, #3
 8001d9a:	4413      	add	r3, r2
 8001d9c:	009b      	lsls	r3, r3, #2
 8001d9e:	440b      	add	r3, r1
 8001da0:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f113 0f04 	cmn.w	r3, #4
 8001daa:	da20      	bge.n	8001dee <GameTick+0x91a>
						g->enemies[i].active = false;
 8001dac:	7dfa      	ldrb	r2, [r7, #23]
 8001dae:	6879      	ldr	r1, [r7, #4]
 8001db0:	4613      	mov	r3, r2
 8001db2:	00db      	lsls	r3, r3, #3
 8001db4:	4413      	add	r3, r2
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	440b      	add	r3, r1
 8001dba:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	701a      	strb	r2, [r3, #0]
						g->enemies[i].trackedByMissile = false;
 8001dc2:	7dfa      	ldrb	r2, [r7, #23]
 8001dc4:	6879      	ldr	r1, [r7, #4]
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	00db      	lsls	r3, r3, #3
 8001dca:	4413      	add	r3, r2
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	440b      	add	r3, r1
 8001dd0:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	701a      	strb	r2, [r3, #0]
						g->enemies[i].trackNumber = 0;
 8001dd8:	7dfa      	ldrb	r2, [r7, #23]
 8001dda:	6879      	ldr	r1, [r7, #4]
 8001ddc:	4613      	mov	r3, r2
 8001dde:	00db      	lsls	r3, r3, #3
 8001de0:	4413      	add	r3, r2
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	440b      	add	r3, r1
 8001de6:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8001dea:	2200      	movs	r2, #0
 8001dec:	601a      	str	r2, [r3, #0]
	for (i = 0; i < NUMBER_ENEMIES; ++i) {
 8001dee:	7dfb      	ldrb	r3, [r7, #23]
 8001df0:	3301      	adds	r3, #1
 8001df2:	75fb      	strb	r3, [r7, #23]
 8001df4:	7dfb      	ldrb	r3, [r7, #23]
 8001df6:	2b09      	cmp	r3, #9
 8001df8:	f67f ad30 	bls.w	800185c <GameTick+0x388>
			}
		}
	}

	//------------- Boss service ---------------
	if (g->boss.active) {
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f893 3708 	ldrb.w	r3, [r3, #1800]	@ 0x708
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	f000 82a4 	beq.w	8002350 <GameTick+0xe7c>
		g->boss.nextUpdate -= 1;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	f8d3 3714 	ldr.w	r3, [r3, #1812]	@ 0x714
 8001e0e:	1e5a      	subs	r2, r3, #1
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f8c3 2714 	str.w	r2, [r3, #1812]	@ 0x714

		//Boss position
		if (g->boss.nextUpdate <= 0) {
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	f8d3 3714 	ldr.w	r3, [r3, #1812]	@ 0x714
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	dc43      	bgt.n	8001ea8 <GameTick+0x9d4>
			g->boss.nextUpdate = g->boss.updateDelay;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f8d3 2718 	ldr.w	r2, [r3, #1816]	@ 0x718
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f8c3 2714 	str.w	r2, [r3, #1812]	@ 0x714

			y += dy;
 8001e2c:	4b99      	ldr	r3, [pc, #612]	@ (8002094 <GameTick+0xbc0>)
 8001e2e:	781a      	ldrb	r2, [r3, #0]
 8001e30:	4b99      	ldr	r3, [pc, #612]	@ (8002098 <GameTick+0xbc4>)
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	4413      	add	r3, r2
 8001e36:	b2da      	uxtb	r2, r3
 8001e38:	4b96      	ldr	r3, [pc, #600]	@ (8002094 <GameTick+0xbc0>)
 8001e3a:	701a      	strb	r2, [r3, #0]
			if (y < BOSS_Y_MIN || y > BOSS_Y_MAX)
 8001e3c:	4b95      	ldr	r3, [pc, #596]	@ (8002094 <GameTick+0xbc0>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d003      	beq.n	8001e4c <GameTick+0x978>
 8001e44:	4b93      	ldr	r3, [pc, #588]	@ (8002094 <GameTick+0xbc0>)
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	2b68      	cmp	r3, #104	@ 0x68
 8001e4a:	d905      	bls.n	8001e58 <GameTick+0x984>
				dy = -dy;
 8001e4c:	4b92      	ldr	r3, [pc, #584]	@ (8002098 <GameTick+0xbc4>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	425b      	negs	r3, r3
 8001e52:	b2da      	uxtb	r2, r3
 8001e54:	4b90      	ldr	r3, [pc, #576]	@ (8002098 <GameTick+0xbc4>)
 8001e56:	701a      	strb	r2, [r3, #0]

			g->boss.y = y;
 8001e58:	4b8e      	ldr	r3, [pc, #568]	@ (8002094 <GameTick+0xbc0>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	f8c3 2710 	str.w	r2, [r3, #1808]	@ 0x710

			if (g->boss.y < BOSS_Y_MIN)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	f8d3 3710 	ldr.w	r3, [r3, #1808]	@ 0x710
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	dc03      	bgt.n	8001e76 <GameTick+0x9a2>
				g->boss.y = BOSS_Y_MIN;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2201      	movs	r2, #1
 8001e72:	f8c3 2710 	str.w	r2, [r3, #1808]	@ 0x710
			if (g->boss.y > BOSS_Y_MAX)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	f8d3 3710 	ldr.w	r3, [r3, #1808]	@ 0x710
 8001e7c:	2b68      	cmp	r3, #104	@ 0x68
 8001e7e:	dd03      	ble.n	8001e88 <GameTick+0x9b4>
				g->boss.y = BOSS_Y_MAX;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2268      	movs	r2, #104	@ 0x68
 8001e84:	f8c3 2710 	str.w	r2, [r3, #1808]	@ 0x710

			g->boss.x -= 1;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	f8d3 370c 	ldr.w	r3, [r3, #1804]	@ 0x70c
 8001e8e:	1e5a      	subs	r2, r3, #1
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f8c3 270c 	str.w	r2, [r3, #1804]	@ 0x70c
			if (g->boss.x < 100)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f8d3 370c 	ldr.w	r3, [r3, #1804]	@ 0x70c
 8001e9c:	2b63      	cmp	r3, #99	@ 0x63
 8001e9e:	dc03      	bgt.n	8001ea8 <GameTick+0x9d4>
				g->boss.x = 100;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2264      	movs	r2, #100	@ 0x64
 8001ea4:	f8c3 270c 	str.w	r2, [r3, #1804]	@ 0x70c
		}

		//Frequency of boss shots
		if ((rand() % 100) < (g->boss.level * 5))
 8001ea8:	f006 fe54 	bl	8008b54 <rand>
 8001eac:	4602      	mov	r2, r0
 8001eae:	4b7b      	ldr	r3, [pc, #492]	@ (800209c <GameTick+0xbc8>)
 8001eb0:	fb83 1302 	smull	r1, r3, r3, r2
 8001eb4:	1159      	asrs	r1, r3, #5
 8001eb6:	17d3      	asrs	r3, r2, #31
 8001eb8:	1acb      	subs	r3, r1, r3
 8001eba:	2164      	movs	r1, #100	@ 0x64
 8001ebc:	fb01 f303 	mul.w	r3, r1, r3
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	f8d2 1720 	ldr.w	r1, [r2, #1824]	@ 0x720
 8001ec8:	460a      	mov	r2, r1
 8001eca:	0092      	lsls	r2, r2, #2
 8001ecc:	440a      	add	r2, r1
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	da02      	bge.n	8001ed8 <GameTick+0xa04>
			GameShotBoss(g);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f001 fad6 	bl	8003484 <GameShotBoss>


		for (i = 0; i < NUMBER_BOSS_SHOTS; ++i) {
 8001ed8:	2300      	movs	r3, #0
 8001eda:	75fb      	strb	r3, [r7, #23]
 8001edc:	e03a      	b.n	8001f54 <GameTick+0xa80>
			if (g->bossShots[i].active)
 8001ede:	7dfa      	ldrb	r2, [r7, #23]
 8001ee0:	6879      	ldr	r1, [r7, #4]
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	4413      	add	r3, r2
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	440b      	add	r3, r1
 8001eec:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d013      	beq.n	8001f1e <GameTick+0xa4a>
				g->bossShots[i].x--;
 8001ef6:	7dfa      	ldrb	r2, [r7, #23]
 8001ef8:	6879      	ldr	r1, [r7, #4]
 8001efa:	4613      	mov	r3, r2
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	4413      	add	r3, r2
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	440b      	add	r3, r1
 8001f04:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	1e59      	subs	r1, r3, #1
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	4613      	mov	r3, r2
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	4413      	add	r3, r2
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	4403      	add	r3, r0
 8001f18:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 8001f1c:	6019      	str	r1, [r3, #0]
			if (g->bossShots[i].x < ENEMY_OFFSCREEN_X)
 8001f1e:	7dfa      	ldrb	r2, [r7, #23]
 8001f20:	6879      	ldr	r1, [r7, #4]
 8001f22:	4613      	mov	r3, r2
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	4413      	add	r3, r2
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	440b      	add	r3, r1
 8001f2c:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f113 0f04 	cmn.w	r3, #4
 8001f36:	da0a      	bge.n	8001f4e <GameTick+0xa7a>
				g->bossShots[i].active = false;
 8001f38:	7dfa      	ldrb	r2, [r7, #23]
 8001f3a:	6879      	ldr	r1, [r7, #4]
 8001f3c:	4613      	mov	r3, r2
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	4413      	add	r3, r2
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	440b      	add	r3, r1
 8001f46:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < NUMBER_BOSS_SHOTS; ++i) {
 8001f4e:	7dfb      	ldrb	r3, [r7, #23]
 8001f50:	3301      	adds	r3, #1
 8001f52:	75fb      	strb	r3, [r7, #23]
 8001f54:	7dfb      	ldrb	r3, [r7, #23]
 8001f56:	2b04      	cmp	r3, #4
 8001f58:	d9c1      	bls.n	8001ede <GameTick+0xa0a>
		}

		for (i = 0; i < NUMBER_BOSS_SHOTS; i++) {
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	75fb      	strb	r3, [r7, #23]
 8001f5e:	e10d      	b.n	800217c <GameTick+0xca8>
			if (g->bossShots[i].active) {
 8001f60:	7dfa      	ldrb	r2, [r7, #23]
 8001f62:	6879      	ldr	r1, [r7, #4]
 8001f64:	4613      	mov	r3, r2
 8001f66:	009b      	lsls	r3, r3, #2
 8001f68:	4413      	add	r3, r2
 8001f6a:	009b      	lsls	r3, r3, #2
 8001f6c:	440b      	add	r3, r1
 8001f6e:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	f000 80fe 	beq.w	8002176 <GameTick+0xca2>
				if (Colliding(g->bossShots[i].x, g->bossShots[i].y,
 8001f7a:	7dfa      	ldrb	r2, [r7, #23]
 8001f7c:	6879      	ldr	r1, [r7, #4]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	4413      	add	r3, r2
 8001f84:	009b      	lsls	r3, r3, #2
 8001f86:	440b      	add	r3, r1
 8001f88:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 8001f8c:	6818      	ldr	r0, [r3, #0]
 8001f8e:	7dfa      	ldrb	r2, [r7, #23]
 8001f90:	6879      	ldr	r1, [r7, #4]
 8001f92:	4613      	mov	r3, r2
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	4413      	add	r3, r2
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	440b      	add	r3, r1
 8001f9c:	f503 7309 	add.w	r3, r3, #548	@ 0x224
 8001fa0:	6819      	ldr	r1, [r3, #0]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	f001 fab3 	bl	8003514 <Colliding>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d15b      	bne.n	800206c <GameTick+0xb98>
						g->player.x, g->player.y)
						|| Colliding(g->bossShots[i].x, g->bossShots[i].y,
 8001fb4:	7dfa      	ldrb	r2, [r7, #23]
 8001fb6:	6879      	ldr	r1, [r7, #4]
 8001fb8:	4613      	mov	r3, r2
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	4413      	add	r3, r2
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	440b      	add	r3, r1
 8001fc2:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 8001fc6:	6818      	ldr	r0, [r3, #0]
 8001fc8:	7dfa      	ldrb	r2, [r7, #23]
 8001fca:	6879      	ldr	r1, [r7, #4]
 8001fcc:	4613      	mov	r3, r2
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	4413      	add	r3, r2
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	440b      	add	r3, r1
 8001fd6:	f503 7309 	add.w	r3, r3, #548	@ 0x224
 8001fda:	6819      	ldr	r1, [r3, #0]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681a      	ldr	r2, [r3, #0]
								g->player.x, g->player.y + 5)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	685b      	ldr	r3, [r3, #4]
						|| Colliding(g->bossShots[i].x, g->bossShots[i].y,
 8001fe4:	3305      	adds	r3, #5
 8001fe6:	f001 fa95 	bl	8003514 <Colliding>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d13d      	bne.n	800206c <GameTick+0xb98>
						|| Colliding(g->bossShots[i].x, g->bossShots[i].y,
 8001ff0:	7dfa      	ldrb	r2, [r7, #23]
 8001ff2:	6879      	ldr	r1, [r7, #4]
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	4413      	add	r3, r2
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	440b      	add	r3, r1
 8001ffe:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 8002002:	6818      	ldr	r0, [r3, #0]
 8002004:	7dfa      	ldrb	r2, [r7, #23]
 8002006:	6879      	ldr	r1, [r7, #4]
 8002008:	4613      	mov	r3, r2
 800200a:	009b      	lsls	r3, r3, #2
 800200c:	4413      	add	r3, r2
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	440b      	add	r3, r1
 8002012:	f503 7309 	add.w	r3, r3, #548	@ 0x224
 8002016:	6819      	ldr	r1, [r3, #0]
								g->player.x + 7, g->player.y)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
						|| Colliding(g->bossShots[i].x, g->bossShots[i].y,
 800201c:	1dda      	adds	r2, r3, #7
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f001 fa77 	bl	8003514 <Colliding>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d11f      	bne.n	800206c <GameTick+0xb98>
						|| Colliding(g->bossShots[i].x, g->bossShots[i].y,
 800202c:	7dfa      	ldrb	r2, [r7, #23]
 800202e:	6879      	ldr	r1, [r7, #4]
 8002030:	4613      	mov	r3, r2
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	4413      	add	r3, r2
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	440b      	add	r3, r1
 800203a:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 800203e:	6818      	ldr	r0, [r3, #0]
 8002040:	7dfa      	ldrb	r2, [r7, #23]
 8002042:	6879      	ldr	r1, [r7, #4]
 8002044:	4613      	mov	r3, r2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	4413      	add	r3, r2
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	440b      	add	r3, r1
 800204e:	f503 7309 	add.w	r3, r3, #548	@ 0x224
 8002052:	6819      	ldr	r1, [r3, #0]
								g->player.x + 7, g->player.y + 5)) {
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
						|| Colliding(g->bossShots[i].x, g->bossShots[i].y,
 8002058:	1dda      	adds	r2, r3, #7
								g->player.x + 7, g->player.y + 5)) {
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
						|| Colliding(g->bossShots[i].x, g->bossShots[i].y,
 800205e:	3305      	adds	r3, #5
 8002060:	f001 fa58 	bl	8003514 <Colliding>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	f000 8085 	beq.w	8002176 <GameTick+0xca2>
					g->player.lives -= 1;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	691b      	ldr	r3, [r3, #16]
 8002070:	1e5a      	subs	r2, r3, #1
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	611a      	str	r2, [r3, #16]
					;
					g->bossShots[i].active = false;
 8002076:	7dfa      	ldrb	r2, [r7, #23]
 8002078:	6879      	ldr	r1, [r7, #4]
 800207a:	4613      	mov	r3, r2
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	4413      	add	r3, r2
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	440b      	add	r3, r1
 8002084:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8002088:	2200      	movs	r2, #0
 800208a:	701a      	strb	r2, [r3, #0]
//					GFX_DrowBitMap_P(g->bossShots[i].x + 2, g->bossShots[i].y,
//							explosion_map, 10, 10, 1);

					for (j = 0; j < NUMBER_EXPLOSION; j++) {
 800208c:	2300      	movs	r3, #0
 800208e:	75bb      	strb	r3, [r7, #22]
 8002090:	e049      	b.n	8002126 <GameTick+0xc52>
 8002092:	bf00      	nop
 8002094:	200008dc 	.word	0x200008dc
 8002098:	20000000 	.word	0x20000000
 800209c:	51eb851f 	.word	0x51eb851f
						if (!g->explosion[j].active) {
 80020a0:	7dbb      	ldrb	r3, [r7, #22]
 80020a2:	687a      	ldr	r2, [r7, #4]
 80020a4:	011b      	lsls	r3, r3, #4
 80020a6:	4413      	add	r3, r2
 80020a8:	f503 63ef 	add.w	r3, r3, #1912	@ 0x778
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	f083 0301 	eor.w	r3, r3, #1
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d033      	beq.n	8002120 <GameTick+0xc4c>
							g->explosion[j].active = true;
 80020b8:	7dbb      	ldrb	r3, [r7, #22]
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	011b      	lsls	r3, r3, #4
 80020be:	4413      	add	r3, r2
 80020c0:	f503 63ef 	add.w	r3, r3, #1912	@ 0x778
 80020c4:	2201      	movs	r2, #1
 80020c6:	701a      	strb	r2, [r3, #0]
							g->explosion[j].x = g->bossShots[i].x + 2;
 80020c8:	7dfa      	ldrb	r2, [r7, #23]
 80020ca:	6879      	ldr	r1, [r7, #4]
 80020cc:	4613      	mov	r3, r2
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	4413      	add	r3, r2
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	440b      	add	r3, r1
 80020d6:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	7dbb      	ldrb	r3, [r7, #22]
 80020de:	3202      	adds	r2, #2
 80020e0:	6879      	ldr	r1, [r7, #4]
 80020e2:	3378      	adds	r3, #120	@ 0x78
 80020e4:	011b      	lsls	r3, r3, #4
 80020e6:	440b      	add	r3, r1
 80020e8:	601a      	str	r2, [r3, #0]
							g->explosion[j].y = g->bossShots[i].y;
 80020ea:	7dfa      	ldrb	r2, [r7, #23]
 80020ec:	7db8      	ldrb	r0, [r7, #22]
 80020ee:	6879      	ldr	r1, [r7, #4]
 80020f0:	4613      	mov	r3, r2
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	4413      	add	r3, r2
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	440b      	add	r3, r1
 80020fa:	f503 7309 	add.w	r3, r3, #548	@ 0x224
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	6879      	ldr	r1, [r7, #4]
 8002102:	f100 0378 	add.w	r3, r0, #120	@ 0x78
 8002106:	011b      	lsls	r3, r3, #4
 8002108:	440b      	add	r3, r1
 800210a:	3304      	adds	r3, #4
 800210c:	601a      	str	r2, [r3, #0]
							g->explosion[j].explosionTimer = EXPLOSION_TIMER;
 800210e:	7dbb      	ldrb	r3, [r7, #22]
 8002110:	687a      	ldr	r2, [r7, #4]
 8002112:	011b      	lsls	r3, r3, #4
 8002114:	4413      	add	r3, r2
 8002116:	f203 737c 	addw	r3, r3, #1916	@ 0x77c
 800211a:	2214      	movs	r2, #20
 800211c:	601a      	str	r2, [r3, #0]

							break;
 800211e:	e005      	b.n	800212c <GameTick+0xc58>
					for (j = 0; j < NUMBER_EXPLOSION; j++) {
 8002120:	7dbb      	ldrb	r3, [r7, #22]
 8002122:	3301      	adds	r3, #1
 8002124:	75bb      	strb	r3, [r7, #22]
 8002126:	7dbb      	ldrb	r3, [r7, #22]
 8002128:	2b0b      	cmp	r3, #11
 800212a:	d9b9      	bls.n	80020a0 <GameTick+0xbcc>
						}
					}
					GFX_DrawBitMap_P(g->player.x + 8, g->player.y - 2,
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f103 0008 	add.w	r0, r3, #8
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	1e99      	subs	r1, r3, #2
 800213a:	2301      	movs	r3, #1
 800213c:	9301      	str	r3, [sp, #4]
 800213e:	2310      	movs	r3, #16
 8002140:	9300      	str	r3, [sp, #0]
 8002142:	230a      	movs	r3, #10
 8002144:	4aab      	ldr	r2, [pc, #684]	@ (80023f4 <GameTick+0xf20>)
 8002146:	f7fe fe31 	bl	8000dac <GFX_DrawBitMap_P>
							player_shield_map, 10, 16, 1);
					GFX_DrawBitMap_P(g->player.x, g->player.y, player_map, 11,
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6818      	ldr	r0, [r3, #0]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6859      	ldr	r1, [r3, #4]
 8002152:	2301      	movs	r3, #1
 8002154:	9301      	str	r3, [sp, #4]
 8002156:	230b      	movs	r3, #11
 8002158:	9300      	str	r3, [sp, #0]
 800215a:	230b      	movs	r3, #11
 800215c:	4aa6      	ldr	r2, [pc, #664]	@ (80023f8 <GameTick+0xf24>)
 800215e:	f7fe fe25 	bl	8000dac <GFX_DrawBitMap_P>
							11, 1);

					//SSD1327_Display();
					if (g->player.lives <= 0) {
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	691b      	ldr	r3, [r3, #16]
 8002166:	2b00      	cmp	r3, #0
 8002168:	dc05      	bgt.n	8002176 <GameTick+0xca2>
						PlayDeadAnim();
 800216a:	f001 ff67 	bl	800403c <PlayDeadAnim>
						g->state = GS_Dead;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2202      	movs	r2, #2
 8002172:	f883 2838 	strb.w	r2, [r3, #2104]	@ 0x838
		for (i = 0; i < NUMBER_BOSS_SHOTS; i++) {
 8002176:	7dfb      	ldrb	r3, [r7, #23]
 8002178:	3301      	adds	r3, #1
 800217a:	75fb      	strb	r3, [r7, #23]
 800217c:	7dfb      	ldrb	r3, [r7, #23]
 800217e:	2b04      	cmp	r3, #4
 8002180:	f67f aeee 	bls.w	8001f60 <GameTick+0xa8c>
				}
			}
		}

		// Player's shots to the boss
		for (i = 0; i < NUMBER_SHOTS; i++) {
 8002184:	2300      	movs	r3, #0
 8002186:	75fb      	strb	r3, [r7, #23]
 8002188:	e0de      	b.n	8002348 <GameTick+0xe74>
			if (g->shots[i].active) {
 800218a:	7dfa      	ldrb	r2, [r7, #23]
 800218c:	6879      	ldr	r1, [r7, #4]
 800218e:	4613      	mov	r3, r2
 8002190:	009b      	lsls	r3, r3, #2
 8002192:	4413      	add	r3, r2
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	440b      	add	r3, r1
 8002198:	3328      	adds	r3, #40	@ 0x28
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	f000 80d0 	beq.w	8002342 <GameTick+0xe6e>
				if (Colliding(g->boss.x, g->boss.y, g->shots[i].x,
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f8d3 070c 	ldr.w	r0, [r3, #1804]	@ 0x70c
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f8d3 4710 	ldr.w	r4, [r3, #1808]	@ 0x710
 80021ae:	7dfa      	ldrb	r2, [r7, #23]
 80021b0:	6879      	ldr	r1, [r7, #4]
 80021b2:	4613      	mov	r3, r2
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	4413      	add	r3, r2
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	440b      	add	r3, r1
 80021bc:	332c      	adds	r3, #44	@ 0x2c
 80021be:	681d      	ldr	r5, [r3, #0]
 80021c0:	7dfa      	ldrb	r2, [r7, #23]
 80021c2:	6879      	ldr	r1, [r7, #4]
 80021c4:	4613      	mov	r3, r2
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	4413      	add	r3, r2
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	440b      	add	r3, r1
 80021ce:	3330      	adds	r3, #48	@ 0x30
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	462a      	mov	r2, r5
 80021d4:	4621      	mov	r1, r4
 80021d6:	f001 f99d 	bl	8003514 <Colliding>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d140      	bne.n	8002262 <GameTick+0xd8e>
						g->shots[i].y)
						|| Colliding(g->boss.x, g->boss.y + 6, g->shots[i].x,
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f8d3 070c 	ldr.w	r0, [r3, #1804]	@ 0x70c
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f8d3 3710 	ldr.w	r3, [r3, #1808]	@ 0x710
 80021ec:	1d9c      	adds	r4, r3, #6
 80021ee:	7dfa      	ldrb	r2, [r7, #23]
 80021f0:	6879      	ldr	r1, [r7, #4]
 80021f2:	4613      	mov	r3, r2
 80021f4:	009b      	lsls	r3, r3, #2
 80021f6:	4413      	add	r3, r2
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	440b      	add	r3, r1
 80021fc:	332c      	adds	r3, #44	@ 0x2c
 80021fe:	681d      	ldr	r5, [r3, #0]
 8002200:	7dfa      	ldrb	r2, [r7, #23]
 8002202:	6879      	ldr	r1, [r7, #4]
 8002204:	4613      	mov	r3, r2
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	4413      	add	r3, r2
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	440b      	add	r3, r1
 800220e:	3330      	adds	r3, #48	@ 0x30
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	462a      	mov	r2, r5
 8002214:	4621      	mov	r1, r4
 8002216:	f001 f97d 	bl	8003514 <Colliding>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d120      	bne.n	8002262 <GameTick+0xd8e>
								g->shots[i].y)
						|| Colliding(g->boss.x, g->boss.y + 12, g->shots[i].x,
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f8d3 070c 	ldr.w	r0, [r3, #1804]	@ 0x70c
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	f8d3 3710 	ldr.w	r3, [r3, #1808]	@ 0x710
 800222c:	f103 040c 	add.w	r4, r3, #12
 8002230:	7dfa      	ldrb	r2, [r7, #23]
 8002232:	6879      	ldr	r1, [r7, #4]
 8002234:	4613      	mov	r3, r2
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	4413      	add	r3, r2
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	440b      	add	r3, r1
 800223e:	332c      	adds	r3, #44	@ 0x2c
 8002240:	681d      	ldr	r5, [r3, #0]
 8002242:	7dfa      	ldrb	r2, [r7, #23]
 8002244:	6879      	ldr	r1, [r7, #4]
 8002246:	4613      	mov	r3, r2
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	4413      	add	r3, r2
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	440b      	add	r3, r1
 8002250:	3330      	adds	r3, #48	@ 0x30
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	462a      	mov	r2, r5
 8002256:	4621      	mov	r1, r4
 8002258:	f001 f95c 	bl	8003514 <Colliding>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d06f      	beq.n	8002342 <GameTick+0xe6e>
								g->shots[i].y)) {
					g->boss.lives -= 1;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	f8d3 371c 	ldr.w	r3, [r3, #1820]	@ 0x71c
 8002268:	1e5a      	subs	r2, r3, #1
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	f8c3 271c 	str.w	r2, [r3, #1820]	@ 0x71c
					g->shots[i].active = false;
 8002270:	7dfa      	ldrb	r2, [r7, #23]
 8002272:	6879      	ldr	r1, [r7, #4]
 8002274:	4613      	mov	r3, r2
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	4413      	add	r3, r2
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	440b      	add	r3, r1
 800227e:	3328      	adds	r3, #40	@ 0x28
 8002280:	2200      	movs	r2, #0
 8002282:	701a      	strb	r2, [r3, #0]
					g->shots[i].trackNumber = 0;
 8002284:	7dfa      	ldrb	r2, [r7, #23]
 8002286:	6879      	ldr	r1, [r7, #4]
 8002288:	4613      	mov	r3, r2
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	4413      	add	r3, r2
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	440b      	add	r3, r1
 8002292:	3338      	adds	r3, #56	@ 0x38
 8002294:	2200      	movs	r2, #0
 8002296:	601a      	str	r2, [r3, #0]
//					GFX_DrowBitMap_P(g->shots[i].x, g->shots[i].y,
//							explosion_map, 10, 10, 1);
					for (j = 0; j < NUMBER_EXPLOSION; j++) {
 8002298:	2300      	movs	r3, #0
 800229a:	75bb      	strb	r3, [r7, #22]
 800229c:	e040      	b.n	8002320 <GameTick+0xe4c>
						if (!g->explosion[j].active) {
 800229e:	7dbb      	ldrb	r3, [r7, #22]
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	011b      	lsls	r3, r3, #4
 80022a4:	4413      	add	r3, r2
 80022a6:	f503 63ef 	add.w	r3, r3, #1912	@ 0x778
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	f083 0301 	eor.w	r3, r3, #1
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d031      	beq.n	800231a <GameTick+0xe46>
							g->explosion[j].active = true;
 80022b6:	7dbb      	ldrb	r3, [r7, #22]
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	011b      	lsls	r3, r3, #4
 80022bc:	4413      	add	r3, r2
 80022be:	f503 63ef 	add.w	r3, r3, #1912	@ 0x778
 80022c2:	2201      	movs	r2, #1
 80022c4:	701a      	strb	r2, [r3, #0]
							g->explosion[j].x = g->shots[i].x + 2;
 80022c6:	7dfa      	ldrb	r2, [r7, #23]
 80022c8:	6879      	ldr	r1, [r7, #4]
 80022ca:	4613      	mov	r3, r2
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	4413      	add	r3, r2
 80022d0:	009b      	lsls	r3, r3, #2
 80022d2:	440b      	add	r3, r1
 80022d4:	332c      	adds	r3, #44	@ 0x2c
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	7dbb      	ldrb	r3, [r7, #22]
 80022da:	3202      	adds	r2, #2
 80022dc:	6879      	ldr	r1, [r7, #4]
 80022de:	3378      	adds	r3, #120	@ 0x78
 80022e0:	011b      	lsls	r3, r3, #4
 80022e2:	440b      	add	r3, r1
 80022e4:	601a      	str	r2, [r3, #0]
							g->explosion[j].y = g->shots[i].y;
 80022e6:	7dfa      	ldrb	r2, [r7, #23]
 80022e8:	7db8      	ldrb	r0, [r7, #22]
 80022ea:	6879      	ldr	r1, [r7, #4]
 80022ec:	4613      	mov	r3, r2
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	4413      	add	r3, r2
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	440b      	add	r3, r1
 80022f6:	3330      	adds	r3, #48	@ 0x30
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	6879      	ldr	r1, [r7, #4]
 80022fc:	f100 0378 	add.w	r3, r0, #120	@ 0x78
 8002300:	011b      	lsls	r3, r3, #4
 8002302:	440b      	add	r3, r1
 8002304:	3304      	adds	r3, #4
 8002306:	601a      	str	r2, [r3, #0]
							g->explosion[j].explosionTimer = EXPLOSION_TIMER;
 8002308:	7dbb      	ldrb	r3, [r7, #22]
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	011b      	lsls	r3, r3, #4
 800230e:	4413      	add	r3, r2
 8002310:	f203 737c 	addw	r3, r3, #1916	@ 0x77c
 8002314:	2214      	movs	r2, #20
 8002316:	601a      	str	r2, [r3, #0]

							break;
 8002318:	e005      	b.n	8002326 <GameTick+0xe52>
					for (j = 0; j < NUMBER_EXPLOSION; j++) {
 800231a:	7dbb      	ldrb	r3, [r7, #22]
 800231c:	3301      	adds	r3, #1
 800231e:	75bb      	strb	r3, [r7, #22]
 8002320:	7dbb      	ldrb	r3, [r7, #22]
 8002322:	2b0b      	cmp	r3, #11
 8002324:	d9bb      	bls.n	800229e <GameTick+0xdca>
						}
					}

					if (g->boss.lives <= 0) {
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	f8d3 371c 	ldr.w	r3, [r3, #1820]	@ 0x71c
 800232c:	2b00      	cmp	r3, #0
 800232e:	dc08      	bgt.n	8002342 <GameTick+0xe6e>
						g->boss.active = false;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	f883 2708 	strb.w	r2, [r3, #1800]	@ 0x708
						g->boss.lives = 0;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	f8c3 271c 	str.w	r2, [r3, #1820]	@ 0x71c
						break;
 8002340:	e006      	b.n	8002350 <GameTick+0xe7c>
		for (i = 0; i < NUMBER_SHOTS; i++) {
 8002342:	7dfb      	ldrb	r3, [r7, #23]
 8002344:	3301      	adds	r3, #1
 8002346:	75fb      	strb	r3, [r7, #23]
 8002348:	7dfb      	ldrb	r3, [r7, #23]
 800234a:	2b18      	cmp	r3, #24
 800234c:	f67f af1d 	bls.w	800218a <GameTick+0xcb6>
			}
		}
	}

	//Painting over and deactivating shots left over from the boss
	if (!g->boss.active) {
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	f893 3708 	ldrb.w	r3, [r3, #1800]	@ 0x708
 8002356:	f083 0301 	eor.w	r3, r3, #1
 800235a:	b2db      	uxtb	r3, r3
 800235c:	2b00      	cmp	r3, #0
 800235e:	d03b      	beq.n	80023d8 <GameTick+0xf04>
		for (i = 0; i < NUMBER_BOSS_SHOTS; i++) {
 8002360:	2300      	movs	r3, #0
 8002362:	75fb      	strb	r3, [r7, #23]
 8002364:	e035      	b.n	80023d2 <GameTick+0xefe>
			if (g->bossShots[i].active) {
 8002366:	7dfa      	ldrb	r2, [r7, #23]
 8002368:	6879      	ldr	r1, [r7, #4]
 800236a:	4613      	mov	r3, r2
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	4413      	add	r3, r2
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	440b      	add	r3, r1
 8002374:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d026      	beq.n	80023cc <GameTick+0xef8>
				g->bossShots[i].active = false;
 800237e:	7dfa      	ldrb	r2, [r7, #23]
 8002380:	6879      	ldr	r1, [r7, #4]
 8002382:	4613      	mov	r3, r2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	4413      	add	r3, r2
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	440b      	add	r3, r1
 800238c:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8002390:	2200      	movs	r2, #0
 8002392:	701a      	strb	r2, [r3, #0]
				GFX_DrawBitMap_P(g->bossShots[i].x, g->bossShots[i].y,
 8002394:	7dfa      	ldrb	r2, [r7, #23]
 8002396:	6879      	ldr	r1, [r7, #4]
 8002398:	4613      	mov	r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	4413      	add	r3, r2
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	440b      	add	r3, r1
 80023a2:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 80023a6:	6818      	ldr	r0, [r3, #0]
 80023a8:	7dfa      	ldrb	r2, [r7, #23]
 80023aa:	6879      	ldr	r1, [r7, #4]
 80023ac:	4613      	mov	r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	4413      	add	r3, r2
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	440b      	add	r3, r1
 80023b6:	f503 7309 	add.w	r3, r3, #548	@ 0x224
 80023ba:	6819      	ldr	r1, [r3, #0]
 80023bc:	2300      	movs	r3, #0
 80023be:	9301      	str	r3, [sp, #4]
 80023c0:	2301      	movs	r3, #1
 80023c2:	9300      	str	r3, [sp, #0]
 80023c4:	2304      	movs	r3, #4
 80023c6:	4a0d      	ldr	r2, [pc, #52]	@ (80023fc <GameTick+0xf28>)
 80023c8:	f7fe fcf0 	bl	8000dac <GFX_DrawBitMap_P>
		for (i = 0; i < NUMBER_BOSS_SHOTS; i++) {
 80023cc:	7dfb      	ldrb	r3, [r7, #23]
 80023ce:	3301      	adds	r3, #1
 80023d0:	75fb      	strb	r3, [r7, #23]
 80023d2:	7dfb      	ldrb	r3, [r7, #23]
 80023d4:	2b04      	cmp	r3, #4
 80023d6:	d9c6      	bls.n	8002366 <GameTick+0xe92>
			}
		}
	}
	//-------------------------------------------

	if (in->btn1State == GPIO_PIN_SET)
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	791b      	ldrb	r3, [r3, #4]
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d102      	bne.n	80023e6 <GameTick+0xf12>
		GameShot(g);//shot();
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f000 ff29 	bl	8003238 <GameShot>

	// Checking the collision of a player's shots with opponents. Adding Bonuses
	for (i = 0; i < NUMBER_SHOTS; ++i) {
 80023e6:	2300      	movs	r3, #0
 80023e8:	75fb      	strb	r3, [r7, #23]
 80023ea:	e0fb      	b.n	80025e4 <GameTick+0x1110>
		for (j = 0; j < NUMBER_ENEMIES; ++j) {
 80023ec:	2300      	movs	r3, #0
 80023ee:	75bb      	strb	r3, [r7, #22]
 80023f0:	e0f1      	b.n	80025d6 <GameTick+0x1102>
 80023f2:	bf00      	nop
 80023f4:	0800b100 	.word	0x0800b100
 80023f8:	0800af38 	.word	0x0800af38
 80023fc:	0800af34 	.word	0x0800af34
			if (g->shots[i].active && g->enemies[j].active) {
 8002400:	7dfa      	ldrb	r2, [r7, #23]
 8002402:	6879      	ldr	r1, [r7, #4]
 8002404:	4613      	mov	r3, r2
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	4413      	add	r3, r2
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	440b      	add	r3, r1
 800240e:	3328      	adds	r3, #40	@ 0x28
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	2b00      	cmp	r3, #0
 8002414:	f000 80dc 	beq.w	80025d0 <GameTick+0x10fc>
 8002418:	7dba      	ldrb	r2, [r7, #22]
 800241a:	6879      	ldr	r1, [r7, #4]
 800241c:	4613      	mov	r3, r2
 800241e:	00db      	lsls	r3, r3, #3
 8002420:	4413      	add	r3, r2
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	440b      	add	r3, r1
 8002426:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	2b00      	cmp	r3, #0
 800242e:	f000 80cf 	beq.w	80025d0 <GameTick+0x10fc>
				if (Colliding(g->enemies[j].x, g->enemies[j].y, g->shots[i].x,
 8002432:	7dba      	ldrb	r2, [r7, #22]
 8002434:	6879      	ldr	r1, [r7, #4]
 8002436:	4613      	mov	r3, r2
 8002438:	00db      	lsls	r3, r3, #3
 800243a:	4413      	add	r3, r2
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	440b      	add	r3, r1
 8002440:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8002444:	6818      	ldr	r0, [r3, #0]
 8002446:	7dba      	ldrb	r2, [r7, #22]
 8002448:	6879      	ldr	r1, [r7, #4]
 800244a:	4613      	mov	r3, r2
 800244c:	00db      	lsls	r3, r3, #3
 800244e:	4413      	add	r3, r2
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	440b      	add	r3, r1
 8002454:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8002458:	681c      	ldr	r4, [r3, #0]
 800245a:	7dfa      	ldrb	r2, [r7, #23]
 800245c:	6879      	ldr	r1, [r7, #4]
 800245e:	4613      	mov	r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	4413      	add	r3, r2
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	440b      	add	r3, r1
 8002468:	332c      	adds	r3, #44	@ 0x2c
 800246a:	681d      	ldr	r5, [r3, #0]
 800246c:	7dfa      	ldrb	r2, [r7, #23]
 800246e:	6879      	ldr	r1, [r7, #4]
 8002470:	4613      	mov	r3, r2
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	4413      	add	r3, r2
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	440b      	add	r3, r1
 800247a:	3330      	adds	r3, #48	@ 0x30
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	462a      	mov	r2, r5
 8002480:	4621      	mov	r1, r4
 8002482:	f001 f847 	bl	8003514 <Colliding>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	f000 80a1 	beq.w	80025d0 <GameTick+0x10fc>
						g->shots[i].y)) {
					g->enemies[j].active = false;
 800248e:	7dba      	ldrb	r2, [r7, #22]
 8002490:	6879      	ldr	r1, [r7, #4]
 8002492:	4613      	mov	r3, r2
 8002494:	00db      	lsls	r3, r3, #3
 8002496:	4413      	add	r3, r2
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	440b      	add	r3, r1
 800249c:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80024a0:	2200      	movs	r2, #0
 80024a2:	701a      	strb	r2, [r3, #0]
					g->enemies[j].trackedByMissile = false;
 80024a4:	7dba      	ldrb	r2, [r7, #22]
 80024a6:	6879      	ldr	r1, [r7, #4]
 80024a8:	4613      	mov	r3, r2
 80024aa:	00db      	lsls	r3, r3, #3
 80024ac:	4413      	add	r3, r2
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	440b      	add	r3, r1
 80024b2:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 80024b6:	2200      	movs	r2, #0
 80024b8:	701a      	strb	r2, [r3, #0]
					g->enemies[j].trackNumber = 0;
 80024ba:	7dba      	ldrb	r2, [r7, #22]
 80024bc:	6879      	ldr	r1, [r7, #4]
 80024be:	4613      	mov	r3, r2
 80024c0:	00db      	lsls	r3, r3, #3
 80024c2:	4413      	add	r3, r2
 80024c4:	009b      	lsls	r3, r3, #2
 80024c6:	440b      	add	r3, r1
 80024c8:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 80024cc:	2200      	movs	r2, #0
 80024ce:	601a      	str	r2, [r3, #0]
					g->shots[i].active = false;
 80024d0:	7dfa      	ldrb	r2, [r7, #23]
 80024d2:	6879      	ldr	r1, [r7, #4]
 80024d4:	4613      	mov	r3, r2
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	4413      	add	r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	440b      	add	r3, r1
 80024de:	3328      	adds	r3, #40	@ 0x28
 80024e0:	2200      	movs	r2, #0
 80024e2:	701a      	strb	r2, [r3, #0]
					g->player.score += 1;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	1c5a      	adds	r2, r3, #1
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	609a      	str	r2, [r3, #8]
//					GFX_DrowBitMap_P(g->enemies[j].x, g->enemies[j].y,
//							explosion_map, 10, 10, 1);
					for (k = 0; k < NUMBER_EXPLOSION; k++) {
 80024ee:	2300      	movs	r3, #0
 80024f0:	757b      	strb	r3, [r7, #21]
 80024f2:	e042      	b.n	800257a <GameTick+0x10a6>
						if (!g->explosion[k].active) {
 80024f4:	7d7b      	ldrb	r3, [r7, #21]
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	011b      	lsls	r3, r3, #4
 80024fa:	4413      	add	r3, r2
 80024fc:	f503 63ef 	add.w	r3, r3, #1912	@ 0x778
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	f083 0301 	eor.w	r3, r3, #1
 8002506:	b2db      	uxtb	r3, r3
 8002508:	2b00      	cmp	r3, #0
 800250a:	d033      	beq.n	8002574 <GameTick+0x10a0>
							g->explosion[k].active = true;
 800250c:	7d7b      	ldrb	r3, [r7, #21]
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	011b      	lsls	r3, r3, #4
 8002512:	4413      	add	r3, r2
 8002514:	f503 63ef 	add.w	r3, r3, #1912	@ 0x778
 8002518:	2201      	movs	r2, #1
 800251a:	701a      	strb	r2, [r3, #0]
							g->explosion[k].x = g->enemies[j].x + 2;
 800251c:	7dba      	ldrb	r2, [r7, #22]
 800251e:	6879      	ldr	r1, [r7, #4]
 8002520:	4613      	mov	r3, r2
 8002522:	00db      	lsls	r3, r3, #3
 8002524:	4413      	add	r3, r2
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	440b      	add	r3, r1
 800252a:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	7d7b      	ldrb	r3, [r7, #21]
 8002532:	3202      	adds	r2, #2
 8002534:	6879      	ldr	r1, [r7, #4]
 8002536:	3378      	adds	r3, #120	@ 0x78
 8002538:	011b      	lsls	r3, r3, #4
 800253a:	440b      	add	r3, r1
 800253c:	601a      	str	r2, [r3, #0]
							g->explosion[k].y = g->enemies[j].y;
 800253e:	7dba      	ldrb	r2, [r7, #22]
 8002540:	7d78      	ldrb	r0, [r7, #21]
 8002542:	6879      	ldr	r1, [r7, #4]
 8002544:	4613      	mov	r3, r2
 8002546:	00db      	lsls	r3, r3, #3
 8002548:	4413      	add	r3, r2
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	440b      	add	r3, r1
 800254e:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	6879      	ldr	r1, [r7, #4]
 8002556:	f100 0378 	add.w	r3, r0, #120	@ 0x78
 800255a:	011b      	lsls	r3, r3, #4
 800255c:	440b      	add	r3, r1
 800255e:	3304      	adds	r3, #4
 8002560:	601a      	str	r2, [r3, #0]
							g->explosion[k].explosionTimer = EXPLOSION_TIMER;
 8002562:	7d7b      	ldrb	r3, [r7, #21]
 8002564:	687a      	ldr	r2, [r7, #4]
 8002566:	011b      	lsls	r3, r3, #4
 8002568:	4413      	add	r3, r2
 800256a:	f203 737c 	addw	r3, r3, #1916	@ 0x77c
 800256e:	2214      	movs	r2, #20
 8002570:	601a      	str	r2, [r3, #0]

							break;
 8002572:	e005      	b.n	8002580 <GameTick+0x10ac>
					for (k = 0; k < NUMBER_EXPLOSION; k++) {
 8002574:	7d7b      	ldrb	r3, [r7, #21]
 8002576:	3301      	adds	r3, #1
 8002578:	757b      	strb	r3, [r7, #21]
 800257a:	7d7b      	ldrb	r3, [r7, #21]
 800257c:	2b0b      	cmp	r3, #11
 800257e:	d9b9      	bls.n	80024f4 <GameTick+0x1020>
						}
					}

					//Dodanie bonusa w miejscu zestrzelenia
					if ((rand() % 100) < BONUS_FREQUENCY)
 8002580:	f006 fae8 	bl	8008b54 <rand>
 8002584:	4602      	mov	r2, r0
 8002586:	4b2a      	ldr	r3, [pc, #168]	@ (8002630 <GameTick+0x115c>)
 8002588:	fb83 1302 	smull	r1, r3, r3, r2
 800258c:	1159      	asrs	r1, r3, #5
 800258e:	17d3      	asrs	r3, r2, #31
 8002590:	1acb      	subs	r3, r1, r3
 8002592:	2164      	movs	r1, #100	@ 0x64
 8002594:	fb01 f303 	mul.w	r3, r1, r3
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	2b0e      	cmp	r3, #14
 800259c:	dc18      	bgt.n	80025d0 <GameTick+0x10fc>
						GameAddBonus(g, g->enemies[j].x, g->enemies[j].y);//add_bonus(g->enemies[j].x, g->enemies[j].y);
 800259e:	7dba      	ldrb	r2, [r7, #22]
 80025a0:	6879      	ldr	r1, [r7, #4]
 80025a2:	4613      	mov	r3, r2
 80025a4:	00db      	lsls	r3, r3, #3
 80025a6:	4413      	add	r3, r2
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	440b      	add	r3, r1
 80025ac:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 80025b0:	6818      	ldr	r0, [r3, #0]
 80025b2:	7dba      	ldrb	r2, [r7, #22]
 80025b4:	6879      	ldr	r1, [r7, #4]
 80025b6:	4613      	mov	r3, r2
 80025b8:	00db      	lsls	r3, r3, #3
 80025ba:	4413      	add	r3, r2
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	440b      	add	r3, r1
 80025c0:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	461a      	mov	r2, r3
 80025c8:	4601      	mov	r1, r0
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f000 fc44 	bl	8002e58 <GameAddBonus>
		for (j = 0; j < NUMBER_ENEMIES; ++j) {
 80025d0:	7dbb      	ldrb	r3, [r7, #22]
 80025d2:	3301      	adds	r3, #1
 80025d4:	75bb      	strb	r3, [r7, #22]
 80025d6:	7dbb      	ldrb	r3, [r7, #22]
 80025d8:	2b09      	cmp	r3, #9
 80025da:	f67f af11 	bls.w	8002400 <GameTick+0xf2c>
	for (i = 0; i < NUMBER_SHOTS; ++i) {
 80025de:	7dfb      	ldrb	r3, [r7, #23]
 80025e0:	3301      	adds	r3, #1
 80025e2:	75fb      	strb	r3, [r7, #23]
 80025e4:	7dfb      	ldrb	r3, [r7, #23]
 80025e6:	2b18      	cmp	r3, #24
 80025e8:	f67f af00 	bls.w	80023ec <GameTick+0xf18>
				}
			}
		}
	}
	if ((rand() % 100) < (g->player.level * 2) && !(g->boss.active)) //Frequency of adding opponents according to level
 80025ec:	f006 fab2 	bl	8008b54 <rand>
 80025f0:	4602      	mov	r2, r0
 80025f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002630 <GameTick+0x115c>)
 80025f4:	fb83 1302 	smull	r1, r3, r3, r2
 80025f8:	1159      	asrs	r1, r3, #5
 80025fa:	17d3      	asrs	r3, r2, #31
 80025fc:	1acb      	subs	r3, r1, r3
 80025fe:	2164      	movs	r1, #100	@ 0x64
 8002600:	fb01 f303 	mul.w	r3, r1, r3
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	6952      	ldr	r2, [r2, #20]
 800260a:	0052      	lsls	r2, r2, #1
 800260c:	4293      	cmp	r3, r2
 800260e:	da0a      	bge.n	8002626 <GameTick+0x1152>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f893 3708 	ldrb.w	r3, [r3, #1800]	@ 0x708
 8002616:	f083 0301 	eor.w	r3, r3, #1
 800261a:	b2db      	uxtb	r3, r3
 800261c:	2b00      	cmp	r3, #0
 800261e:	d002      	beq.n	8002626 <GameTick+0x1152>
		GameAddEnemy(g);//add_enemy();
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f000 ff9f 	bl	8003564 <GameAddEnemy>
}
 8002626:	bf00      	nop
 8002628:	3718      	adds	r7, #24
 800262a:	46bd      	mov	sp, r7
 800262c:	bdb0      	pop	{r4, r5, r7, pc}
 800262e:	bf00      	nop
 8002630:	51eb851f 	.word	0x51eb851f

08002634 <GameDraw>:

void GameDraw(GameCtx *g, InputSnapshot* in) {
 8002634:	b5b0      	push	{r4, r5, r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af02      	add	r7, sp, #8
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	6039      	str	r1, [r7, #0]
	 * Drawing all game graphics
	 */
	uint8_t i;

	//Drowing the game information
	GFX_PutInt(5, 0, g->player.score, 1, 1, 0);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	689a      	ldr	r2, [r3, #8]
 8002642:	2300      	movs	r3, #0
 8002644:	9301      	str	r3, [sp, #4]
 8002646:	2301      	movs	r3, #1
 8002648:	9300      	str	r3, [sp, #0]
 800264a:	2301      	movs	r3, #1
 800264c:	2100      	movs	r1, #0
 800264e:	2005      	movs	r0, #5
 8002650:	f7fe fd3e 	bl	80010d0 <GFX_PutInt>
	GFX_DrawBitMap_P(102, 0, lives_map, 8, 6, 1);
 8002654:	2301      	movs	r3, #1
 8002656:	9301      	str	r3, [sp, #4]
 8002658:	2306      	movs	r3, #6
 800265a:	9300      	str	r3, [sp, #0]
 800265c:	2308      	movs	r3, #8
 800265e:	4aa2      	ldr	r2, [pc, #648]	@ (80028e8 <GameDraw+0x2b4>)
 8002660:	2100      	movs	r1, #0
 8002662:	2066      	movs	r0, #102	@ 0x66
 8002664:	f7fe fba2 	bl	8000dac <GFX_DrawBitMap_P>
	GFX_PutInt(114, 0, g->player.lives, 1, 1, 0);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	691a      	ldr	r2, [r3, #16]
 800266c:	2300      	movs	r3, #0
 800266e:	9301      	str	r3, [sp, #4]
 8002670:	2301      	movs	r3, #1
 8002672:	9300      	str	r3, [sp, #0]
 8002674:	2301      	movs	r3, #1
 8002676:	2100      	movs	r1, #0
 8002678:	2072      	movs	r0, #114	@ 0x72
 800267a:	f7fe fd29 	bl	80010d0 <GFX_PutInt>
	GFX_DrawBitMap_P(50, 0, Level_map, 20, 7, 1);
 800267e:	2301      	movs	r3, #1
 8002680:	9301      	str	r3, [sp, #4]
 8002682:	2307      	movs	r3, #7
 8002684:	9300      	str	r3, [sp, #0]
 8002686:	2314      	movs	r3, #20
 8002688:	4a98      	ldr	r2, [pc, #608]	@ (80028ec <GameDraw+0x2b8>)
 800268a:	2100      	movs	r1, #0
 800268c:	2032      	movs	r0, #50	@ 0x32
 800268e:	f7fe fb8d 	bl	8000dac <GFX_DrawBitMap_P>
	GFX_PutInt(80, 0, g->player.level, 1, 1, 0);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	695a      	ldr	r2, [r3, #20]
 8002696:	2300      	movs	r3, #0
 8002698:	9301      	str	r3, [sp, #4]
 800269a:	2301      	movs	r3, #1
 800269c:	9300      	str	r3, [sp, #0]
 800269e:	2301      	movs	r3, #1
 80026a0:	2100      	movs	r1, #0
 80026a2:	2050      	movs	r0, #80	@ 0x50
 80026a4:	f7fe fd14 	bl	80010d0 <GFX_PutInt>

	//Drawing graphics of a player's shot
	for (i = 0; i < NUMBER_SHOTS; i++) {
 80026a8:	2300      	movs	r3, #0
 80026aa:	73fb      	strb	r3, [r7, #15]
 80026ac:	e027      	b.n	80026fe <GameDraw+0xca>
		if (g->shots[i].active) {
 80026ae:	7bfa      	ldrb	r2, [r7, #15]
 80026b0:	6879      	ldr	r1, [r7, #4]
 80026b2:	4613      	mov	r3, r2
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	4413      	add	r3, r2
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	440b      	add	r3, r1
 80026bc:	3328      	adds	r3, #40	@ 0x28
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d019      	beq.n	80026f8 <GameDraw+0xc4>
			GFX_DrawBitMap_P(g->shots[i].x, g->shots[i].y, player_shot_map, 4, 1, 1);
 80026c4:	7bfa      	ldrb	r2, [r7, #15]
 80026c6:	6879      	ldr	r1, [r7, #4]
 80026c8:	4613      	mov	r3, r2
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	4413      	add	r3, r2
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	440b      	add	r3, r1
 80026d2:	332c      	adds	r3, #44	@ 0x2c
 80026d4:	6818      	ldr	r0, [r3, #0]
 80026d6:	7bfa      	ldrb	r2, [r7, #15]
 80026d8:	6879      	ldr	r1, [r7, #4]
 80026da:	4613      	mov	r3, r2
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	4413      	add	r3, r2
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	440b      	add	r3, r1
 80026e4:	3330      	adds	r3, #48	@ 0x30
 80026e6:	6819      	ldr	r1, [r3, #0]
 80026e8:	2301      	movs	r3, #1
 80026ea:	9301      	str	r3, [sp, #4]
 80026ec:	2301      	movs	r3, #1
 80026ee:	9300      	str	r3, [sp, #0]
 80026f0:	2304      	movs	r3, #4
 80026f2:	4a7f      	ldr	r2, [pc, #508]	@ (80028f0 <GameDraw+0x2bc>)
 80026f4:	f7fe fb5a 	bl	8000dac <GFX_DrawBitMap_P>
	for (i = 0; i < NUMBER_SHOTS; i++) {
 80026f8:	7bfb      	ldrb	r3, [r7, #15]
 80026fa:	3301      	adds	r3, #1
 80026fc:	73fb      	strb	r3, [r7, #15]
 80026fe:	7bfb      	ldrb	r3, [r7, #15]
 8002700:	2b18      	cmp	r3, #24
 8002702:	d9d4      	bls.n	80026ae <GameDraw+0x7a>
		}
	}

	//Drawing graphics of a boss shot
	if (g->boss.active) {
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f893 3708 	ldrb.w	r3, [r3, #1800]	@ 0x708
 800270a:	2b00      	cmp	r3, #0
 800270c:	d030      	beq.n	8002770 <GameDraw+0x13c>
		for (i = 0; i < NUMBER_BOSS_SHOTS; i++) {
 800270e:	2300      	movs	r3, #0
 8002710:	73fb      	strb	r3, [r7, #15]
 8002712:	e02a      	b.n	800276a <GameDraw+0x136>
			if (g->bossShots[i].active) {
 8002714:	7bfa      	ldrb	r2, [r7, #15]
 8002716:	6879      	ldr	r1, [r7, #4]
 8002718:	4613      	mov	r3, r2
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	4413      	add	r3, r2
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	440b      	add	r3, r1
 8002722:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d01b      	beq.n	8002764 <GameDraw+0x130>
				GFX_DrawBitMap_P(g->bossShots[i].x, g->bossShots[i].y,
 800272c:	7bfa      	ldrb	r2, [r7, #15]
 800272e:	6879      	ldr	r1, [r7, #4]
 8002730:	4613      	mov	r3, r2
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	4413      	add	r3, r2
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	440b      	add	r3, r1
 800273a:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 800273e:	6818      	ldr	r0, [r3, #0]
 8002740:	7bfa      	ldrb	r2, [r7, #15]
 8002742:	6879      	ldr	r1, [r7, #4]
 8002744:	4613      	mov	r3, r2
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4413      	add	r3, r2
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	440b      	add	r3, r1
 800274e:	f503 7309 	add.w	r3, r3, #548	@ 0x224
 8002752:	6819      	ldr	r1, [r3, #0]
 8002754:	2301      	movs	r3, #1
 8002756:	9301      	str	r3, [sp, #4]
 8002758:	2301      	movs	r3, #1
 800275a:	9300      	str	r3, [sp, #0]
 800275c:	2304      	movs	r3, #4
 800275e:	4a64      	ldr	r2, [pc, #400]	@ (80028f0 <GameDraw+0x2bc>)
 8002760:	f7fe fb24 	bl	8000dac <GFX_DrawBitMap_P>
		for (i = 0; i < NUMBER_BOSS_SHOTS; i++) {
 8002764:	7bfb      	ldrb	r3, [r7, #15]
 8002766:	3301      	adds	r3, #1
 8002768:	73fb      	strb	r3, [r7, #15]
 800276a:	7bfb      	ldrb	r3, [r7, #15]
 800276c:	2b04      	cmp	r3, #4
 800276e:	d9d1      	bls.n	8002714 <GameDraw+0xe0>
			}
		}
	}

	//Drawing graphics of enemies
	for (i = 0; i < NUMBER_ENEMIES; i++) {
 8002770:	2300      	movs	r3, #0
 8002772:	73fb      	strb	r3, [r7, #15]
 8002774:	e0a5      	b.n	80028c2 <GameDraw+0x28e>
		if (g->enemies[i].active) {
 8002776:	7bfa      	ldrb	r2, [r7, #15]
 8002778:	6879      	ldr	r1, [r7, #4]
 800277a:	4613      	mov	r3, r2
 800277c:	00db      	lsls	r3, r3, #3
 800277e:	4413      	add	r3, r2
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	440b      	add	r3, r1
 8002784:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	2b00      	cmp	r3, #0
 800278c:	f000 8096 	beq.w	80028bc <GameDraw+0x288>
			if (g->enemies[i].type == ET_Tracker)
 8002790:	7bfa      	ldrb	r2, [r7, #15]
 8002792:	6879      	ldr	r1, [r7, #4]
 8002794:	4613      	mov	r3, r2
 8002796:	00db      	lsls	r3, r3, #3
 8002798:	4413      	add	r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	440b      	add	r3, r1
 800279e:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d125      	bne.n	80027f4 <GameDraw+0x1c0>
				GFX_DrawBitMap_P(g->enemies[i].x, g->enemies[i].y, g->enemies[i].bitMap,
 80027a8:	7bfa      	ldrb	r2, [r7, #15]
 80027aa:	6879      	ldr	r1, [r7, #4]
 80027ac:	4613      	mov	r3, r2
 80027ae:	00db      	lsls	r3, r3, #3
 80027b0:	4413      	add	r3, r2
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	440b      	add	r3, r1
 80027b6:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 80027ba:	6818      	ldr	r0, [r3, #0]
 80027bc:	7bfa      	ldrb	r2, [r7, #15]
 80027be:	6879      	ldr	r1, [r7, #4]
 80027c0:	4613      	mov	r3, r2
 80027c2:	00db      	lsls	r3, r3, #3
 80027c4:	4413      	add	r3, r2
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	440b      	add	r3, r1
 80027ca:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 80027ce:	681c      	ldr	r4, [r3, #0]
 80027d0:	7bfa      	ldrb	r2, [r7, #15]
 80027d2:	6879      	ldr	r1, [r7, #4]
 80027d4:	4613      	mov	r3, r2
 80027d6:	00db      	lsls	r3, r3, #3
 80027d8:	4413      	add	r3, r2
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	440b      	add	r3, r1
 80027de:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	2301      	movs	r3, #1
 80027e6:	9301      	str	r3, [sp, #4]
 80027e8:	2305      	movs	r3, #5
 80027ea:	9300      	str	r3, [sp, #0]
 80027ec:	2305      	movs	r3, #5
 80027ee:	4621      	mov	r1, r4
 80027f0:	f7fe fadc 	bl	8000dac <GFX_DrawBitMap_P>
						5, 5, 1);
			if (g->enemies[i].type == ET_Diver)
 80027f4:	7bfa      	ldrb	r2, [r7, #15]
 80027f6:	6879      	ldr	r1, [r7, #4]
 80027f8:	4613      	mov	r3, r2
 80027fa:	00db      	lsls	r3, r3, #3
 80027fc:	4413      	add	r3, r2
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	440b      	add	r3, r1
 8002802:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8002806:	781b      	ldrb	r3, [r3, #0]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d125      	bne.n	8002858 <GameDraw+0x224>
				GFX_DrawBitMap_P(g->enemies[i].x, g->enemies[i].y, g->enemies[i].bitMap,
 800280c:	7bfa      	ldrb	r2, [r7, #15]
 800280e:	6879      	ldr	r1, [r7, #4]
 8002810:	4613      	mov	r3, r2
 8002812:	00db      	lsls	r3, r3, #3
 8002814:	4413      	add	r3, r2
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	440b      	add	r3, r1
 800281a:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 800281e:	6818      	ldr	r0, [r3, #0]
 8002820:	7bfa      	ldrb	r2, [r7, #15]
 8002822:	6879      	ldr	r1, [r7, #4]
 8002824:	4613      	mov	r3, r2
 8002826:	00db      	lsls	r3, r3, #3
 8002828:	4413      	add	r3, r2
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	440b      	add	r3, r1
 800282e:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8002832:	681c      	ldr	r4, [r3, #0]
 8002834:	7bfa      	ldrb	r2, [r7, #15]
 8002836:	6879      	ldr	r1, [r7, #4]
 8002838:	4613      	mov	r3, r2
 800283a:	00db      	lsls	r3, r3, #3
 800283c:	4413      	add	r3, r2
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	440b      	add	r3, r1
 8002842:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	2301      	movs	r3, #1
 800284a:	9301      	str	r3, [sp, #4]
 800284c:	2307      	movs	r3, #7
 800284e:	9300      	str	r3, [sp, #0]
 8002850:	2303      	movs	r3, #3
 8002852:	4621      	mov	r1, r4
 8002854:	f7fe faaa 	bl	8000dac <GFX_DrawBitMap_P>
						3, 7, 1);
			if (g->enemies[i].type == ET_Bobber)
 8002858:	7bfa      	ldrb	r2, [r7, #15]
 800285a:	6879      	ldr	r1, [r7, #4]
 800285c:	4613      	mov	r3, r2
 800285e:	00db      	lsls	r3, r3, #3
 8002860:	4413      	add	r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	440b      	add	r3, r1
 8002866:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	2b02      	cmp	r3, #2
 800286e:	d125      	bne.n	80028bc <GameDraw+0x288>
				GFX_DrawBitMap_P(g->enemies[i].x, g->enemies[i].y, g->enemies[i].bitMap,
 8002870:	7bfa      	ldrb	r2, [r7, #15]
 8002872:	6879      	ldr	r1, [r7, #4]
 8002874:	4613      	mov	r3, r2
 8002876:	00db      	lsls	r3, r3, #3
 8002878:	4413      	add	r3, r2
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	440b      	add	r3, r1
 800287e:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8002882:	6818      	ldr	r0, [r3, #0]
 8002884:	7bfa      	ldrb	r2, [r7, #15]
 8002886:	6879      	ldr	r1, [r7, #4]
 8002888:	4613      	mov	r3, r2
 800288a:	00db      	lsls	r3, r3, #3
 800288c:	4413      	add	r3, r2
 800288e:	009b      	lsls	r3, r3, #2
 8002890:	440b      	add	r3, r1
 8002892:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8002896:	681c      	ldr	r4, [r3, #0]
 8002898:	7bfa      	ldrb	r2, [r7, #15]
 800289a:	6879      	ldr	r1, [r7, #4]
 800289c:	4613      	mov	r3, r2
 800289e:	00db      	lsls	r3, r3, #3
 80028a0:	4413      	add	r3, r2
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	440b      	add	r3, r1
 80028a6:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	2301      	movs	r3, #1
 80028ae:	9301      	str	r3, [sp, #4]
 80028b0:	2305      	movs	r3, #5
 80028b2:	9300      	str	r3, [sp, #0]
 80028b4:	2305      	movs	r3, #5
 80028b6:	4621      	mov	r1, r4
 80028b8:	f7fe fa78 	bl	8000dac <GFX_DrawBitMap_P>
	for (i = 0; i < NUMBER_ENEMIES; i++) {
 80028bc:	7bfb      	ldrb	r3, [r7, #15]
 80028be:	3301      	adds	r3, #1
 80028c0:	73fb      	strb	r3, [r7, #15]
 80028c2:	7bfb      	ldrb	r3, [r7, #15]
 80028c4:	2b09      	cmp	r3, #9
 80028c6:	f67f af56 	bls.w	8002776 <GameDraw+0x142>
						5, 5, 1);
		}
	}

	//Drawing the player's graphics
	GFX_DrawBitMap_P(g->player.x, g->player.y, player_map, 11, 11, 1);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6818      	ldr	r0, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6859      	ldr	r1, [r3, #4]
 80028d2:	2301      	movs	r3, #1
 80028d4:	9301      	str	r3, [sp, #4]
 80028d6:	230b      	movs	r3, #11
 80028d8:	9300      	str	r3, [sp, #0]
 80028da:	230b      	movs	r3, #11
 80028dc:	4a05      	ldr	r2, [pc, #20]	@ (80028f4 <GameDraw+0x2c0>)
 80028de:	f7fe fa65 	bl	8000dac <GFX_DrawBitMap_P>

	//Drawing a background
	for (i = 0; i < NUMBER_BACKGROUND; i++) {
 80028e2:	2300      	movs	r3, #0
 80028e4:	73fb      	strb	r3, [r7, #15]
 80028e6:	e03e      	b.n	8002966 <GameDraw+0x332>
 80028e8:	0800af68 	.word	0x0800af68
 80028ec:	0800af50 	.word	0x0800af50
 80028f0:	0800af34 	.word	0x0800af34
 80028f4:	0800af38 	.word	0x0800af38
		if (g->background[i].active) {
 80028f8:	7bfa      	ldrb	r2, [r7, #15]
 80028fa:	6879      	ldr	r1, [r7, #4]
 80028fc:	4613      	mov	r3, r2
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	4413      	add	r3, r2
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	440b      	add	r3, r1
 8002906:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d027      	beq.n	8002960 <GameDraw+0x32c>
			SSD1327_SetPixel(g->background[i].x, g->background[i].y, (rand() % 15));
 8002910:	7bfa      	ldrb	r2, [r7, #15]
 8002912:	6879      	ldr	r1, [r7, #4]
 8002914:	4613      	mov	r3, r2
 8002916:	009b      	lsls	r3, r3, #2
 8002918:	4413      	add	r3, r2
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	440b      	add	r3, r1
 800291e:	f503 737b 	add.w	r3, r3, #1004	@ 0x3ec
 8002922:	681c      	ldr	r4, [r3, #0]
 8002924:	7bfa      	ldrb	r2, [r7, #15]
 8002926:	6879      	ldr	r1, [r7, #4]
 8002928:	4613      	mov	r3, r2
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	4413      	add	r3, r2
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	440b      	add	r3, r1
 8002932:	f503 737c 	add.w	r3, r3, #1008	@ 0x3f0
 8002936:	681d      	ldr	r5, [r3, #0]
 8002938:	f006 f90c 	bl	8008b54 <rand>
 800293c:	4602      	mov	r2, r0
 800293e:	4b67      	ldr	r3, [pc, #412]	@ (8002adc <GameDraw+0x4a8>)
 8002940:	fb83 1302 	smull	r1, r3, r3, r2
 8002944:	4413      	add	r3, r2
 8002946:	10d9      	asrs	r1, r3, #3
 8002948:	17d3      	asrs	r3, r2, #31
 800294a:	1ac9      	subs	r1, r1, r3
 800294c:	460b      	mov	r3, r1
 800294e:	011b      	lsls	r3, r3, #4
 8002950:	1a5b      	subs	r3, r3, r1
 8002952:	1ad1      	subs	r1, r2, r3
 8002954:	b2cb      	uxtb	r3, r1
 8002956:	461a      	mov	r2, r3
 8002958:	4629      	mov	r1, r5
 800295a:	4620      	mov	r0, r4
 800295c:	f001 fd74 	bl	8004448 <SSD1327_SetPixel>
	for (i = 0; i < NUMBER_BACKGROUND; i++) {
 8002960:	7bfb      	ldrb	r3, [r7, #15]
 8002962:	3301      	adds	r3, #1
 8002964:	73fb      	strb	r3, [r7, #15]
 8002966:	7bfb      	ldrb	r3, [r7, #15]
 8002968:	2b27      	cmp	r3, #39	@ 0x27
 800296a:	d9c5      	bls.n	80028f8 <GameDraw+0x2c4>
		}
	}

	//Drawing Boss
	if (g->boss.active && g->player.gameProgres == 30)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	f893 3708 	ldrb.w	r3, [r3, #1800]	@ 0x708
 8002972:	2b00      	cmp	r3, #0
 8002974:	d011      	beq.n	800299a <GameDraw+0x366>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	699b      	ldr	r3, [r3, #24]
 800297a:	2b1e      	cmp	r3, #30
 800297c:	d10d      	bne.n	800299a <GameDraw+0x366>
		GFX_DrawBitMap_P(g->boss.x, g->boss.y, boss_map_1, 10, 18, 1);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f8d3 070c 	ldr.w	r0, [r3, #1804]	@ 0x70c
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 800298a:	2301      	movs	r3, #1
 800298c:	9301      	str	r3, [sp, #4]
 800298e:	2312      	movs	r3, #18
 8002990:	9300      	str	r3, [sp, #0]
 8002992:	230a      	movs	r3, #10
 8002994:	4a52      	ldr	r2, [pc, #328]	@ (8002ae0 <GameDraw+0x4ac>)
 8002996:	f7fe fa09 	bl	8000dac <GFX_DrawBitMap_P>
	if (g->boss.active && g->player.gameProgres == 60)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f893 3708 	ldrb.w	r3, [r3, #1800]	@ 0x708
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d011      	beq.n	80029c8 <GameDraw+0x394>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	699b      	ldr	r3, [r3, #24]
 80029a8:	2b3c      	cmp	r3, #60	@ 0x3c
 80029aa:	d10d      	bne.n	80029c8 <GameDraw+0x394>
		GFX_DrawBitMap_P(g->boss.x, g->boss.y, boss_map_2, 10, 18, 1);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f8d3 070c 	ldr.w	r0, [r3, #1804]	@ 0x70c
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 80029b8:	2301      	movs	r3, #1
 80029ba:	9301      	str	r3, [sp, #4]
 80029bc:	2312      	movs	r3, #18
 80029be:	9300      	str	r3, [sp, #0]
 80029c0:	230a      	movs	r3, #10
 80029c2:	4a48      	ldr	r2, [pc, #288]	@ (8002ae4 <GameDraw+0x4b0>)
 80029c4:	f7fe f9f2 	bl	8000dac <GFX_DrawBitMap_P>

	//Drawing bonuses
	for (i = 0; i < NUMBER_BONUS; i++) {
 80029c8:	2300      	movs	r3, #0
 80029ca:	73fb      	strb	r3, [r7, #15]
 80029cc:	e057      	b.n	8002a7e <GameDraw+0x44a>
		if (g->bonuses[i].active) {
 80029ce:	7bfa      	ldrb	r2, [r7, #15]
 80029d0:	6879      	ldr	r1, [r7, #4]
 80029d2:	4613      	mov	r3, r2
 80029d4:	00db      	lsls	r3, r3, #3
 80029d6:	1a9b      	subs	r3, r3, r2
 80029d8:	009b      	lsls	r3, r3, #2
 80029da:	440b      	add	r3, r1
 80029dc:	f203 7324 	addw	r3, r3, #1828	@ 0x724
 80029e0:	781b      	ldrb	r3, [r3, #0]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d048      	beq.n	8002a78 <GameDraw+0x444>
			switch (g->bonuses[i].type) {
 80029e6:	7bfa      	ldrb	r2, [r7, #15]
 80029e8:	6879      	ldr	r1, [r7, #4]
 80029ea:	4613      	mov	r3, r2
 80029ec:	00db      	lsls	r3, r3, #3
 80029ee:	1a9b      	subs	r3, r3, r2
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	440b      	add	r3, r1
 80029f4:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d002      	beq.n	8002a04 <GameDraw+0x3d0>
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d01d      	beq.n	8002a3e <GameDraw+0x40a>
 8002a02:	e039      	b.n	8002a78 <GameDraw+0x444>
			case BT_Live:
				GFX_DrawBitMap_P(g->bonuses[i].x, g->bonuses[i].y, bonus_live_map, 7,
 8002a04:	7bfa      	ldrb	r2, [r7, #15]
 8002a06:	6879      	ldr	r1, [r7, #4]
 8002a08:	4613      	mov	r3, r2
 8002a0a:	00db      	lsls	r3, r3, #3
 8002a0c:	1a9b      	subs	r3, r3, r2
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	440b      	add	r3, r1
 8002a12:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 8002a16:	6818      	ldr	r0, [r3, #0]
 8002a18:	7bfa      	ldrb	r2, [r7, #15]
 8002a1a:	6879      	ldr	r1, [r7, #4]
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	00db      	lsls	r3, r3, #3
 8002a20:	1a9b      	subs	r3, r3, r2
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	440b      	add	r3, r1
 8002a26:	f203 732c 	addw	r3, r3, #1836	@ 0x72c
 8002a2a:	6819      	ldr	r1, [r3, #0]
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	9301      	str	r3, [sp, #4]
 8002a30:	2307      	movs	r3, #7
 8002a32:	9300      	str	r3, [sp, #0]
 8002a34:	2307      	movs	r3, #7
 8002a36:	4a2c      	ldr	r2, [pc, #176]	@ (8002ae8 <GameDraw+0x4b4>)
 8002a38:	f7fe f9b8 	bl	8000dac <GFX_DrawBitMap_P>
						7, 1);
				break;
 8002a3c:	e01c      	b.n	8002a78 <GameDraw+0x444>
			case BT_TrackerShot:
				GFX_DrawBitMap_P(g->bonuses[i].x, g->bonuses[i].y,
 8002a3e:	7bfa      	ldrb	r2, [r7, #15]
 8002a40:	6879      	ldr	r1, [r7, #4]
 8002a42:	4613      	mov	r3, r2
 8002a44:	00db      	lsls	r3, r3, #3
 8002a46:	1a9b      	subs	r3, r3, r2
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	440b      	add	r3, r1
 8002a4c:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 8002a50:	6818      	ldr	r0, [r3, #0]
 8002a52:	7bfa      	ldrb	r2, [r7, #15]
 8002a54:	6879      	ldr	r1, [r7, #4]
 8002a56:	4613      	mov	r3, r2
 8002a58:	00db      	lsls	r3, r3, #3
 8002a5a:	1a9b      	subs	r3, r3, r2
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	440b      	add	r3, r1
 8002a60:	f203 732c 	addw	r3, r3, #1836	@ 0x72c
 8002a64:	6819      	ldr	r1, [r3, #0]
 8002a66:	2301      	movs	r3, #1
 8002a68:	9301      	str	r3, [sp, #4]
 8002a6a:	2307      	movs	r3, #7
 8002a6c:	9300      	str	r3, [sp, #0]
 8002a6e:	2307      	movs	r3, #7
 8002a70:	4a1e      	ldr	r2, [pc, #120]	@ (8002aec <GameDraw+0x4b8>)
 8002a72:	f7fe f99b 	bl	8000dac <GFX_DrawBitMap_P>
						bonus_tracker_shoot_map, 7, 7, 1);
				break;
 8002a76:	bf00      	nop
	for (i = 0; i < NUMBER_BONUS; i++) {
 8002a78:	7bfb      	ldrb	r3, [r7, #15]
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	73fb      	strb	r3, [r7, #15]
 8002a7e:	7bfb      	ldrb	r3, [r7, #15]
 8002a80:	2b02      	cmp	r3, #2
 8002a82:	d9a4      	bls.n	80029ce <GameDraw+0x39a>
			}
		}
	}

	//Drawing explosion
	for (i = 0; i < NUMBER_EXPLOSION; i++){
 8002a84:	2300      	movs	r3, #0
 8002a86:	73fb      	strb	r3, [r7, #15]
 8002a88:	e020      	b.n	8002acc <GameDraw+0x498>
		if (g->explosion[i].active){
 8002a8a:	7bfb      	ldrb	r3, [r7, #15]
 8002a8c:	687a      	ldr	r2, [r7, #4]
 8002a8e:	011b      	lsls	r3, r3, #4
 8002a90:	4413      	add	r3, r2
 8002a92:	f503 63ef 	add.w	r3, r3, #1912	@ 0x778
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d014      	beq.n	8002ac6 <GameDraw+0x492>
			GFX_DrawBitMap_P(g->explosion[i].x, g->explosion[i].y, explosion_map, 10, 10, 1);
 8002a9c:	7bfb      	ldrb	r3, [r7, #15]
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	3378      	adds	r3, #120	@ 0x78
 8002aa2:	011b      	lsls	r3, r3, #4
 8002aa4:	4413      	add	r3, r2
 8002aa6:	6818      	ldr	r0, [r3, #0]
 8002aa8:	7bfb      	ldrb	r3, [r7, #15]
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	3378      	adds	r3, #120	@ 0x78
 8002aae:	011b      	lsls	r3, r3, #4
 8002ab0:	4413      	add	r3, r2
 8002ab2:	3304      	adds	r3, #4
 8002ab4:	6819      	ldr	r1, [r3, #0]
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	9301      	str	r3, [sp, #4]
 8002aba:	230a      	movs	r3, #10
 8002abc:	9300      	str	r3, [sp, #0]
 8002abe:	230a      	movs	r3, #10
 8002ac0:	4a0b      	ldr	r2, [pc, #44]	@ (8002af0 <GameDraw+0x4bc>)
 8002ac2:	f7fe f973 	bl	8000dac <GFX_DrawBitMap_P>
	for (i = 0; i < NUMBER_EXPLOSION; i++){
 8002ac6:	7bfb      	ldrb	r3, [r7, #15]
 8002ac8:	3301      	adds	r3, #1
 8002aca:	73fb      	strb	r3, [r7, #15]
 8002acc:	7bfb      	ldrb	r3, [r7, #15]
 8002ace:	2b0b      	cmp	r3, #11
 8002ad0:	d9db      	bls.n	8002a8a <GameDraw+0x456>
		}
	}
}
 8002ad2:	bf00      	nop
 8002ad4:	bf00      	nop
 8002ad6:	3710      	adds	r7, #16
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bdb0      	pop	{r4, r5, r7, pc}
 8002adc:	88888889 	.word	0x88888889
 8002ae0:	0800b14c 	.word	0x0800b14c
 8002ae4:	0800b170 	.word	0x0800b170
 8002ae8:	0800b194 	.word	0x0800b194
 8002aec:	0800b19c 	.word	0x0800b19c
 8002af0:	0800b138 	.word	0x0800b138

08002af4 <GameLevelUpdate>:

void GameLevelUpdate(GameCtx* g) {
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
		 * their initial parameters and adjusts the level of play to its progress.
		 */
		static uint8_t i = 0;

		//Calculation of game progress
		if(i > 70)
 8002afc:	4b4e      	ldr	r3, [pc, #312]	@ (8002c38 <GameLevelUpdate+0x144>)
 8002afe:	781b      	ldrb	r3, [r3, #0]
 8002b00:	2b46      	cmp	r3, #70	@ 0x46
 8002b02:	d907      	bls.n	8002b14 <GameLevelUpdate+0x20>
		{
			g->player.gameProgres += 1;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	699b      	ldr	r3, [r3, #24]
 8002b08:	1c5a      	adds	r2, r3, #1
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	619a      	str	r2, [r3, #24]
			i = 0;
 8002b0e:	4b4a      	ldr	r3, [pc, #296]	@ (8002c38 <GameLevelUpdate+0x144>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	701a      	strb	r2, [r3, #0]
		}

		//If the boss is not active count the progress
		if(!g->boss.active) i++;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f893 3708 	ldrb.w	r3, [r3, #1800]	@ 0x708
 8002b1a:	f083 0301 	eor.w	r3, r3, #1
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d005      	beq.n	8002b30 <GameLevelUpdate+0x3c>
 8002b24:	4b44      	ldr	r3, [pc, #272]	@ (8002c38 <GameLevelUpdate+0x144>)
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	3301      	adds	r3, #1
 8002b2a:	b2da      	uxtb	r2, r3
 8002b2c:	4b42      	ldr	r3, [pc, #264]	@ (8002c38 <GameLevelUpdate+0x144>)
 8002b2e:	701a      	strb	r2, [r3, #0]

		//---- Moments of boss appearance -----
		if(g->player.gameProgres == 29)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	699b      	ldr	r3, [r3, #24]
 8002b34:	2b1d      	cmp	r3, #29
 8002b36:	d114      	bne.n	8002b62 <GameLevelUpdate+0x6e>
		{
			g->boss.active = true;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	f883 2708 	strb.w	r2, [r3, #1800]	@ 0x708
			g->boss.lives = 3;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2203      	movs	r2, #3
 8002b44:	f8c3 271c 	str.w	r2, [r3, #1820]	@ 0x71c
			g->boss.level = 3;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2203      	movs	r2, #3
 8002b4c:	f8c3 2720 	str.w	r2, [r3, #1824]	@ 0x720
			g->boss.updateDelay = 4;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2204      	movs	r2, #4
 8002b54:	f8c3 2718 	str.w	r2, [r3, #1816]	@ 0x718
			g->player.gameProgres += 1;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	699b      	ldr	r3, [r3, #24]
 8002b5c:	1c5a      	adds	r2, r3, #1
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	619a      	str	r2, [r3, #24]

		}
		if(g->player.gameProgres == 59)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	699b      	ldr	r3, [r3, #24]
 8002b66:	2b3b      	cmp	r3, #59	@ 0x3b
 8002b68:	d114      	bne.n	8002b94 <GameLevelUpdate+0xa0>
		{
			g->boss.active = true;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	f883 2708 	strb.w	r2, [r3, #1800]	@ 0x708
			g->boss.lives = 6;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2206      	movs	r2, #6
 8002b76:	f8c3 271c 	str.w	r2, [r3, #1820]	@ 0x71c
			g->boss.level = 6;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2206      	movs	r2, #6
 8002b7e:	f8c3 2720 	str.w	r2, [r3, #1824]	@ 0x720
			g->boss.updateDelay = 2;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2202      	movs	r2, #2
 8002b86:	f8c3 2718 	str.w	r2, [r3, #1816]	@ 0x718
			g->player.gameProgres += 1;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	1c5a      	adds	r2, r3, #1
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	619a      	str	r2, [r3, #24]
		}
		//--------------------------------------

		//Next levels
	if (g->player.gameProgres <= 9)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	699b      	ldr	r3, [r3, #24]
 8002b98:	2b09      	cmp	r3, #9
 8002b9a:	dc03      	bgt.n	8002ba4 <GameLevelUpdate+0xb0>
		g->player.level = 1;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	615a      	str	r2, [r3, #20]
	else if (g->player.gameProgres <= 89)
		g->player.level = 9;
	else
		g->player.level = 10;

}
 8002ba2:	e042      	b.n	8002c2a <GameLevelUpdate+0x136>
	else if (g->player.gameProgres <= 19)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	699b      	ldr	r3, [r3, #24]
 8002ba8:	2b13      	cmp	r3, #19
 8002baa:	dc03      	bgt.n	8002bb4 <GameLevelUpdate+0xc0>
		g->player.level = 2;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2202      	movs	r2, #2
 8002bb0:	615a      	str	r2, [r3, #20]
}
 8002bb2:	e03a      	b.n	8002c2a <GameLevelUpdate+0x136>
	else if (g->player.gameProgres <= 29)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	2b1d      	cmp	r3, #29
 8002bba:	dc03      	bgt.n	8002bc4 <GameLevelUpdate+0xd0>
		g->player.level = 3;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2203      	movs	r2, #3
 8002bc0:	615a      	str	r2, [r3, #20]
}
 8002bc2:	e032      	b.n	8002c2a <GameLevelUpdate+0x136>
	else if (g->player.gameProgres <= 39)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	699b      	ldr	r3, [r3, #24]
 8002bc8:	2b27      	cmp	r3, #39	@ 0x27
 8002bca:	dc03      	bgt.n	8002bd4 <GameLevelUpdate+0xe0>
		g->player.level = 4;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2204      	movs	r2, #4
 8002bd0:	615a      	str	r2, [r3, #20]
}
 8002bd2:	e02a      	b.n	8002c2a <GameLevelUpdate+0x136>
	else if (g->player.gameProgres <= 49)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	699b      	ldr	r3, [r3, #24]
 8002bd8:	2b31      	cmp	r3, #49	@ 0x31
 8002bda:	dc03      	bgt.n	8002be4 <GameLevelUpdate+0xf0>
		g->player.level = 5;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2205      	movs	r2, #5
 8002be0:	615a      	str	r2, [r3, #20]
}
 8002be2:	e022      	b.n	8002c2a <GameLevelUpdate+0x136>
	else if (g->player.gameProgres <= 59)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	699b      	ldr	r3, [r3, #24]
 8002be8:	2b3b      	cmp	r3, #59	@ 0x3b
 8002bea:	dc03      	bgt.n	8002bf4 <GameLevelUpdate+0x100>
		g->player.level = 6;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2206      	movs	r2, #6
 8002bf0:	615a      	str	r2, [r3, #20]
}
 8002bf2:	e01a      	b.n	8002c2a <GameLevelUpdate+0x136>
	else if (g->player.gameProgres <= 69)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	699b      	ldr	r3, [r3, #24]
 8002bf8:	2b45      	cmp	r3, #69	@ 0x45
 8002bfa:	dc03      	bgt.n	8002c04 <GameLevelUpdate+0x110>
		g->player.level = 7;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2207      	movs	r2, #7
 8002c00:	615a      	str	r2, [r3, #20]
}
 8002c02:	e012      	b.n	8002c2a <GameLevelUpdate+0x136>
	else if (g->player.gameProgres <= 79)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	699b      	ldr	r3, [r3, #24]
 8002c08:	2b4f      	cmp	r3, #79	@ 0x4f
 8002c0a:	dc03      	bgt.n	8002c14 <GameLevelUpdate+0x120>
		g->player.level = 8;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2208      	movs	r2, #8
 8002c10:	615a      	str	r2, [r3, #20]
}
 8002c12:	e00a      	b.n	8002c2a <GameLevelUpdate+0x136>
	else if (g->player.gameProgres <= 89)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	699b      	ldr	r3, [r3, #24]
 8002c18:	2b59      	cmp	r3, #89	@ 0x59
 8002c1a:	dc03      	bgt.n	8002c24 <GameLevelUpdate+0x130>
		g->player.level = 9;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2209      	movs	r2, #9
 8002c20:	615a      	str	r2, [r3, #20]
}
 8002c22:	e002      	b.n	8002c2a <GameLevelUpdate+0x136>
		g->player.level = 10;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	220a      	movs	r2, #10
 8002c28:	615a      	str	r2, [r3, #20]
}
 8002c2a:	bf00      	nop
 8002c2c:	370c      	adds	r7, #12
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop
 8002c38:	200008dd 	.word	0x200008dd

08002c3c <GameUpdateBackground>:

void GameUpdateBackground(GameCtx* g) {
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
	 * Refreshes the background effect, stars.
	 * Moves elements and randomises when a new element have to be added.
	 */
	uint8_t i;

	for(i = 0; i < NUMBER_BACKGROUND; i++)
 8002c44:	2300      	movs	r3, #0
 8002c46:	73fb      	strb	r3, [r7, #15]
 8002c48:	e07c      	b.n	8002d44 <GameUpdateBackground+0x108>
	{
		if(g->background[i].active)
 8002c4a:	7bfa      	ldrb	r2, [r7, #15]
 8002c4c:	6879      	ldr	r1, [r7, #4]
 8002c4e:	4613      	mov	r3, r2
 8002c50:	009b      	lsls	r3, r3, #2
 8002c52:	4413      	add	r3, r2
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	440b      	add	r3, r1
 8002c58:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d06d      	beq.n	8002d3e <GameUpdateBackground+0x102>
		{
			g->background[i].nextUpdate -= 1;
 8002c62:	7bfa      	ldrb	r2, [r7, #15]
 8002c64:	6879      	ldr	r1, [r7, #4]
 8002c66:	4613      	mov	r3, r2
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	4413      	add	r3, r2
 8002c6c:	009b      	lsls	r3, r3, #2
 8002c6e:	440b      	add	r3, r1
 8002c70:	f503 737d 	add.w	r3, r3, #1012	@ 0x3f4
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	7bfa      	ldrb	r2, [r7, #15]
 8002c78:	1e59      	subs	r1, r3, #1
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	4413      	add	r3, r2
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	4403      	add	r3, r0
 8002c86:	f503 737d 	add.w	r3, r3, #1012	@ 0x3f4
 8002c8a:	6019      	str	r1, [r3, #0]
			if(g->background[i].nextUpdate <= 0)
 8002c8c:	7bfa      	ldrb	r2, [r7, #15]
 8002c8e:	6879      	ldr	r1, [r7, #4]
 8002c90:	4613      	mov	r3, r2
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	4413      	add	r3, r2
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	440b      	add	r3, r1
 8002c9a:	f503 737d 	add.w	r3, r3, #1012	@ 0x3f4
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	dc4c      	bgt.n	8002d3e <GameUpdateBackground+0x102>
			{
				g->background[i].nextUpdate = g->background[i].updateDelay;
 8002ca4:	7bf9      	ldrb	r1, [r7, #15]
 8002ca6:	7bfa      	ldrb	r2, [r7, #15]
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	460b      	mov	r3, r1
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	440b      	add	r3, r1
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	4403      	add	r3, r0
 8002cb4:	f503 737e 	add.w	r3, r3, #1016	@ 0x3f8
 8002cb8:	6819      	ldr	r1, [r3, #0]
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	4613      	mov	r3, r2
 8002cbe:	009b      	lsls	r3, r3, #2
 8002cc0:	4413      	add	r3, r2
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	4403      	add	r3, r0
 8002cc6:	f503 737d 	add.w	r3, r3, #1012	@ 0x3f4
 8002cca:	6019      	str	r1, [r3, #0]
				if(g->background[i].active)
 8002ccc:	7bfa      	ldrb	r2, [r7, #15]
 8002cce:	6879      	ldr	r1, [r7, #4]
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	4413      	add	r3, r2
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	440b      	add	r3, r1
 8002cda:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8002cde:	781b      	ldrb	r3, [r3, #0]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d02c      	beq.n	8002d3e <GameUpdateBackground+0x102>
				{
					g->background[i].x -= 1;
 8002ce4:	7bfa      	ldrb	r2, [r7, #15]
 8002ce6:	6879      	ldr	r1, [r7, #4]
 8002ce8:	4613      	mov	r3, r2
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	4413      	add	r3, r2
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	440b      	add	r3, r1
 8002cf2:	f503 737b 	add.w	r3, r3, #1004	@ 0x3ec
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	7bfa      	ldrb	r2, [r7, #15]
 8002cfa:	1e59      	subs	r1, r3, #1
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	4613      	mov	r3, r2
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	4413      	add	r3, r2
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	4403      	add	r3, r0
 8002d08:	f503 737b 	add.w	r3, r3, #1004	@ 0x3ec
 8002d0c:	6019      	str	r1, [r3, #0]

					if(g->background[i].x <= -2)
 8002d0e:	7bfa      	ldrb	r2, [r7, #15]
 8002d10:	6879      	ldr	r1, [r7, #4]
 8002d12:	4613      	mov	r3, r2
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	4413      	add	r3, r2
 8002d18:	009b      	lsls	r3, r3, #2
 8002d1a:	440b      	add	r3, r1
 8002d1c:	f503 737b 	add.w	r3, r3, #1004	@ 0x3ec
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d26:	da0a      	bge.n	8002d3e <GameUpdateBackground+0x102>
						g->background[i].active = false;
 8002d28:	7bfa      	ldrb	r2, [r7, #15]
 8002d2a:	6879      	ldr	r1, [r7, #4]
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	4413      	add	r3, r2
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	440b      	add	r3, r1
 8002d36:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < NUMBER_BACKGROUND; i++)
 8002d3e:	7bfb      	ldrb	r3, [r7, #15]
 8002d40:	3301      	adds	r3, #1
 8002d42:	73fb      	strb	r3, [r7, #15]
 8002d44:	7bfb      	ldrb	r3, [r7, #15]
 8002d46:	2b27      	cmp	r3, #39	@ 0x27
 8002d48:	f67f af7f 	bls.w	8002c4a <GameUpdateBackground+0xe>
				}
			}
		}
	}

	if ((rand()%100) < NUMBER_BACKGROUND_FREQ) 		//Frequency of background additions
 8002d4c:	f005 ff02 	bl	8008b54 <rand>
 8002d50:	4602      	mov	r2, r0
 8002d52:	4b09      	ldr	r3, [pc, #36]	@ (8002d78 <GameUpdateBackground+0x13c>)
 8002d54:	fb83 1302 	smull	r1, r3, r3, r2
 8002d58:	1159      	asrs	r1, r3, #5
 8002d5a:	17d3      	asrs	r3, r2, #31
 8002d5c:	1acb      	subs	r3, r1, r3
 8002d5e:	2164      	movs	r1, #100	@ 0x64
 8002d60:	fb01 f303 	mul.w	r3, r1, r3
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	2b0b      	cmp	r3, #11
 8002d68:	dc02      	bgt.n	8002d70 <GameUpdateBackground+0x134>
		GameAddBackground(g);//add_background();
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f000 f806 	bl	8002d7c <GameAddBackground>

}
 8002d70:	bf00      	nop
 8002d72:	3710      	adds	r7, #16
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	51eb851f 	.word	0x51eb851f

08002d7c <GameAddBackground>:

void GameAddBackground(GameCtx* g){
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
	 * In addition, it sets the random parameters for its
	 * refreshment and a random position on the Y axis.
	 */
	uint8_t i;

	for(i = 0; i < NUMBER_BACKGROUND; i++)
 8002d84:	2300      	movs	r3, #0
 8002d86:	73fb      	strb	r3, [r7, #15]
 8002d88:	e059      	b.n	8002e3e <GameAddBackground+0xc2>
	{
		if(!g->background[i].active)
 8002d8a:	7bfa      	ldrb	r2, [r7, #15]
 8002d8c:	6879      	ldr	r1, [r7, #4]
 8002d8e:	4613      	mov	r3, r2
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	4413      	add	r3, r2
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	440b      	add	r3, r1
 8002d98:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	f083 0301 	eor.w	r3, r3, #1
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d047      	beq.n	8002e38 <GameAddBackground+0xbc>
		{
			g->background[i].active 		= true;
 8002da8:	7bfa      	ldrb	r2, [r7, #15]
 8002daa:	6879      	ldr	r1, [r7, #4]
 8002dac:	4613      	mov	r3, r2
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	4413      	add	r3, r2
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	440b      	add	r3, r1
 8002db6:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8002dba:	2201      	movs	r2, #1
 8002dbc:	701a      	strb	r2, [r3, #0]
			g->background[i].x 				= SCREEN_WIDTH;
 8002dbe:	7bfa      	ldrb	r2, [r7, #15]
 8002dc0:	6879      	ldr	r1, [r7, #4]
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	4413      	add	r3, r2
 8002dc8:	009b      	lsls	r3, r3, #2
 8002dca:	440b      	add	r3, r1
 8002dcc:	f503 737b 	add.w	r3, r3, #1004	@ 0x3ec
 8002dd0:	2280      	movs	r2, #128	@ 0x80
 8002dd2:	601a      	str	r2, [r3, #0]
			g->background[i].y				= (rand()%(SCREEN_HEIGHT-STAR_Y_MARGIN)) + STAR_Y_MARGIN;
 8002dd4:	f005 febe 	bl	8008b54 <rand>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	4b1d      	ldr	r3, [pc, #116]	@ (8002e50 <GameAddBackground+0xd4>)
 8002ddc:	fb83 1302 	smull	r1, r3, r3, r2
 8002de0:	1119      	asrs	r1, r3, #4
 8002de2:	17d3      	asrs	r3, r2, #31
 8002de4:	1acb      	subs	r3, r1, r3
 8002de6:	2176      	movs	r1, #118	@ 0x76
 8002de8:	fb01 f303 	mul.w	r3, r1, r3
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	7bfa      	ldrb	r2, [r7, #15]
 8002df0:	f103 010a 	add.w	r1, r3, #10
 8002df4:	6878      	ldr	r0, [r7, #4]
 8002df6:	4613      	mov	r3, r2
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	4413      	add	r3, r2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	4403      	add	r3, r0
 8002e00:	f503 737c 	add.w	r3, r3, #1008	@ 0x3f0
 8002e04:	6019      	str	r1, [r3, #0]
			g->background[i].updateDelay 	= (rand()%6)+2; // def. (rand()%4)+2;
 8002e06:	f005 fea5 	bl	8008b54 <rand>
 8002e0a:	4601      	mov	r1, r0
 8002e0c:	4b11      	ldr	r3, [pc, #68]	@ (8002e54 <GameAddBackground+0xd8>)
 8002e0e:	fb83 3201 	smull	r3, r2, r3, r1
 8002e12:	17cb      	asrs	r3, r1, #31
 8002e14:	1ad2      	subs	r2, r2, r3
 8002e16:	4613      	mov	r3, r2
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	4413      	add	r3, r2
 8002e1c:	005b      	lsls	r3, r3, #1
 8002e1e:	1aca      	subs	r2, r1, r3
 8002e20:	7bf9      	ldrb	r1, [r7, #15]
 8002e22:	3202      	adds	r2, #2
 8002e24:	6878      	ldr	r0, [r7, #4]
 8002e26:	460b      	mov	r3, r1
 8002e28:	009b      	lsls	r3, r3, #2
 8002e2a:	440b      	add	r3, r1
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	4403      	add	r3, r0
 8002e30:	f503 737e 	add.w	r3, r3, #1016	@ 0x3f8
 8002e34:	601a      	str	r2, [r3, #0]

			break;
 8002e36:	e006      	b.n	8002e46 <GameAddBackground+0xca>
	for(i = 0; i < NUMBER_BACKGROUND; i++)
 8002e38:	7bfb      	ldrb	r3, [r7, #15]
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	73fb      	strb	r3, [r7, #15]
 8002e3e:	7bfb      	ldrb	r3, [r7, #15]
 8002e40:	2b27      	cmp	r3, #39	@ 0x27
 8002e42:	d9a2      	bls.n	8002d8a <GameAddBackground+0xe>
		}
	}
}
 8002e44:	bf00      	nop
 8002e46:	bf00      	nop
 8002e48:	3710      	adds	r7, #16
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	22b63cbf 	.word	0x22b63cbf
 8002e54:	2aaaaaab 	.word	0x2aaaaaab

08002e58 <GameAddBonus>:

void GameAddBonus(GameCtx* g, int x, int y){
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b086      	sub	sp, #24
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	60f8      	str	r0, [r7, #12]
 8002e60:	60b9      	str	r1, [r7, #8]
 8002e62:	607a      	str	r2, [r7, #4]
	 */

	uint8_t i;
	int bonus_type;

	for(i = 0; i < NUMBER_BONUS; i++){
 8002e64:	2300      	movs	r3, #0
 8002e66:	75fb      	strb	r3, [r7, #23]
 8002e68:	e07e      	b.n	8002f68 <GameAddBonus+0x110>
		if(!g->bonuses[i].active){
 8002e6a:	7dfa      	ldrb	r2, [r7, #23]
 8002e6c:	68f9      	ldr	r1, [r7, #12]
 8002e6e:	4613      	mov	r3, r2
 8002e70:	00db      	lsls	r3, r3, #3
 8002e72:	1a9b      	subs	r3, r3, r2
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	440b      	add	r3, r1
 8002e78:	f203 7324 	addw	r3, r3, #1828	@ 0x724
 8002e7c:	781b      	ldrb	r3, [r3, #0]
 8002e7e:	f083 0301 	eor.w	r3, r3, #1
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d06c      	beq.n	8002f62 <GameAddBonus+0x10a>
			g->bonuses[i].active = true;
 8002e88:	7dfa      	ldrb	r2, [r7, #23]
 8002e8a:	68f9      	ldr	r1, [r7, #12]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	00db      	lsls	r3, r3, #3
 8002e90:	1a9b      	subs	r3, r3, r2
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	440b      	add	r3, r1
 8002e96:	f203 7324 	addw	r3, r3, #1828	@ 0x724
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	701a      	strb	r2, [r3, #0]
			g->bonuses[i].x = x;
 8002e9e:	7dfa      	ldrb	r2, [r7, #23]
 8002ea0:	68f9      	ldr	r1, [r7, #12]
 8002ea2:	4613      	mov	r3, r2
 8002ea4:	00db      	lsls	r3, r3, #3
 8002ea6:	1a9b      	subs	r3, r3, r2
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	440b      	add	r3, r1
 8002eac:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 8002eb0:	68ba      	ldr	r2, [r7, #8]
 8002eb2:	601a      	str	r2, [r3, #0]
			g->bonuses[i].y = y;
 8002eb4:	7dfa      	ldrb	r2, [r7, #23]
 8002eb6:	68f9      	ldr	r1, [r7, #12]
 8002eb8:	4613      	mov	r3, r2
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	1a9b      	subs	r3, r3, r2
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	440b      	add	r3, r1
 8002ec2:	f203 732c 	addw	r3, r3, #1836	@ 0x72c
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	601a      	str	r2, [r3, #0]
			g->bonuses[i].updateDelay = 3;
 8002eca:	7dfa      	ldrb	r2, [r7, #23]
 8002ecc:	68f9      	ldr	r1, [r7, #12]
 8002ece:	4613      	mov	r3, r2
 8002ed0:	00db      	lsls	r3, r3, #3
 8002ed2:	1a9b      	subs	r3, r3, r2
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	440b      	add	r3, r1
 8002ed8:	f203 733c 	addw	r3, r3, #1852	@ 0x73c
 8002edc:	2203      	movs	r2, #3
 8002ede:	601a      	str	r2, [r3, #0]

			bonus_type = rand()%100;
 8002ee0:	f005 fe38 	bl	8008b54 <rand>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	4a25      	ldr	r2, [pc, #148]	@ (8002f7c <GameAddBonus+0x124>)
 8002ee8:	fb82 1203 	smull	r1, r2, r2, r3
 8002eec:	1151      	asrs	r1, r2, #5
 8002eee:	17da      	asrs	r2, r3, #31
 8002ef0:	1a8a      	subs	r2, r1, r2
 8002ef2:	2164      	movs	r1, #100	@ 0x64
 8002ef4:	fb01 f202 	mul.w	r2, r1, r2
 8002ef8:	1a9b      	subs	r3, r3, r2
 8002efa:	613b      	str	r3, [r7, #16]

			if(bonus_type > 30){
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	2b1e      	cmp	r3, #30
 8002f00:	dd15      	ble.n	8002f2e <GameAddBonus+0xd6>
				g->bonuses[i].bitMap = bonus_live_map;
 8002f02:	7dfa      	ldrb	r2, [r7, #23]
 8002f04:	68f9      	ldr	r1, [r7, #12]
 8002f06:	4613      	mov	r3, r2
 8002f08:	00db      	lsls	r3, r3, #3
 8002f0a:	1a9b      	subs	r3, r3, r2
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	440b      	add	r3, r1
 8002f10:	f203 7334 	addw	r3, r3, #1844	@ 0x734
 8002f14:	4a1a      	ldr	r2, [pc, #104]	@ (8002f80 <GameAddBonus+0x128>)
 8002f16:	601a      	str	r2, [r3, #0]
				g->bonuses[i].type = BT_Live;
 8002f18:	7dfa      	ldrb	r2, [r7, #23]
 8002f1a:	68f9      	ldr	r1, [r7, #12]
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	00db      	lsls	r3, r3, #3
 8002f20:	1a9b      	subs	r3, r3, r2
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	440b      	add	r3, r1
 8002f26:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	701a      	strb	r2, [r3, #0]
			}
			if(bonus_type < 30){
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	2b1d      	cmp	r3, #29
 8002f32:	dc1e      	bgt.n	8002f72 <GameAddBonus+0x11a>
				g->bonuses[i].bitMap = bonus_tracker_shoot_map;
 8002f34:	7dfa      	ldrb	r2, [r7, #23]
 8002f36:	68f9      	ldr	r1, [r7, #12]
 8002f38:	4613      	mov	r3, r2
 8002f3a:	00db      	lsls	r3, r3, #3
 8002f3c:	1a9b      	subs	r3, r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	440b      	add	r3, r1
 8002f42:	f203 7334 	addw	r3, r3, #1844	@ 0x734
 8002f46:	4a0f      	ldr	r2, [pc, #60]	@ (8002f84 <GameAddBonus+0x12c>)
 8002f48:	601a      	str	r2, [r3, #0]
				g->bonuses[i].type = BT_TrackerShot;
 8002f4a:	7dfa      	ldrb	r2, [r7, #23]
 8002f4c:	68f9      	ldr	r1, [r7, #12]
 8002f4e:	4613      	mov	r3, r2
 8002f50:	00db      	lsls	r3, r3, #3
 8002f52:	1a9b      	subs	r3, r3, r2
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	440b      	add	r3, r1
 8002f58:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	701a      	strb	r2, [r3, #0]
			}
			return;
 8002f60:	e007      	b.n	8002f72 <GameAddBonus+0x11a>
	for(i = 0; i < NUMBER_BONUS; i++){
 8002f62:	7dfb      	ldrb	r3, [r7, #23]
 8002f64:	3301      	adds	r3, #1
 8002f66:	75fb      	strb	r3, [r7, #23]
 8002f68:	7dfb      	ldrb	r3, [r7, #23]
 8002f6a:	2b02      	cmp	r3, #2
 8002f6c:	f67f af7d 	bls.w	8002e6a <GameAddBonus+0x12>
 8002f70:	e000      	b.n	8002f74 <GameAddBonus+0x11c>
			return;
 8002f72:	bf00      	nop
		}
	}
}
 8002f74:	3718      	adds	r7, #24
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	51eb851f 	.word	0x51eb851f
 8002f80:	0800b194 	.word	0x0800b194
 8002f84:	0800b19c 	.word	0x0800b19c

08002f88 <GameUpdateBonus>:

void GameUpdateBonus(GameCtx* g){
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b084      	sub	sp, #16
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
	/*
		 * Checking whether a player has hovered over a bonus.
		 * Moving a bonus on the map
		 * */
		int i = 0;
 8002f90:	2300      	movs	r3, #0
 8002f92:	60fb      	str	r3, [r7, #12]

		//Check duration of st_tracekr if active

		if(g->player.bonusDuration > 0)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6a1b      	ldr	r3, [r3, #32]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	dd04      	ble.n	8002fa6 <GameUpdateBonus+0x1e>
			g->player.bonusDuration -= 1;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a1b      	ldr	r3, [r3, #32]
 8002fa0:	1e5a      	subs	r2, r3, #1
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	621a      	str	r2, [r3, #32]
		if(g->player.bonusDuration == 0 && g->player.shootType == ST_Tracker)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a1b      	ldr	r3, [r3, #32]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d106      	bne.n	8002fbc <GameUpdateBonus+0x34>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	7f1b      	ldrb	r3, [r3, #28]
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d102      	bne.n	8002fbc <GameUpdateBonus+0x34>
			g->player.shootType = ST_Normal;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	771a      	strb	r2, [r3, #28]

		// Checking whether a player has hovered over a bonus
		for (i = 0; i < NUMBER_BONUS; i++)
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	60fb      	str	r3, [r7, #12]
 8002fc0:	e12f      	b.n	8003222 <GameUpdateBonus+0x29a>
		{
			if(g->bonuses[i].active)
 8002fc2:	6879      	ldr	r1, [r7, #4]
 8002fc4:	68fa      	ldr	r2, [r7, #12]
 8002fc6:	4613      	mov	r3, r2
 8002fc8:	00db      	lsls	r3, r3, #3
 8002fca:	1a9b      	subs	r3, r3, r2
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	440b      	add	r3, r1
 8002fd0:	f203 7324 	addw	r3, r3, #1828	@ 0x724
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	f000 8120 	beq.w	800321c <GameUpdateBonus+0x294>
			{
				g->bonuses[i].nextUpdate -= 1;
 8002fdc:	6879      	ldr	r1, [r7, #4]
 8002fde:	68fa      	ldr	r2, [r7, #12]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	00db      	lsls	r3, r3, #3
 8002fe4:	1a9b      	subs	r3, r3, r2
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	440b      	add	r3, r1
 8002fea:	f503 63e7 	add.w	r3, r3, #1848	@ 0x738
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	1e59      	subs	r1, r3, #1
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	68fa      	ldr	r2, [r7, #12]
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	00db      	lsls	r3, r3, #3
 8002ffa:	1a9b      	subs	r3, r3, r2
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	4403      	add	r3, r0
 8003000:	f503 63e7 	add.w	r3, r3, #1848	@ 0x738
 8003004:	6019      	str	r1, [r3, #0]
				if(g->bonuses[i].nextUpdate <= 0)
 8003006:	6879      	ldr	r1, [r7, #4]
 8003008:	68fa      	ldr	r2, [r7, #12]
 800300a:	4613      	mov	r3, r2
 800300c:	00db      	lsls	r3, r3, #3
 800300e:	1a9b      	subs	r3, r3, r2
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	440b      	add	r3, r1
 8003014:	f503 63e7 	add.w	r3, r3, #1848	@ 0x738
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2b00      	cmp	r3, #0
 800301c:	f300 80fe 	bgt.w	800321c <GameUpdateBonus+0x294>
				{
					if(g->bonuses[i].active)
 8003020:	6879      	ldr	r1, [r7, #4]
 8003022:	68fa      	ldr	r2, [r7, #12]
 8003024:	4613      	mov	r3, r2
 8003026:	00db      	lsls	r3, r3, #3
 8003028:	1a9b      	subs	r3, r3, r2
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	440b      	add	r3, r1
 800302e:	f203 7324 	addw	r3, r3, #1828	@ 0x724
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	2b00      	cmp	r3, #0
 8003036:	f000 80f1 	beq.w	800321c <GameUpdateBonus+0x294>
					{
						g->bonuses[i].nextUpdate = g->bonuses[i].updateDelay;
 800303a:	6879      	ldr	r1, [r7, #4]
 800303c:	68fa      	ldr	r2, [r7, #12]
 800303e:	4613      	mov	r3, r2
 8003040:	00db      	lsls	r3, r3, #3
 8003042:	1a9b      	subs	r3, r3, r2
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	440b      	add	r3, r1
 8003048:	f203 733c 	addw	r3, r3, #1852	@ 0x73c
 800304c:	6819      	ldr	r1, [r3, #0]
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	68fa      	ldr	r2, [r7, #12]
 8003052:	4613      	mov	r3, r2
 8003054:	00db      	lsls	r3, r3, #3
 8003056:	1a9b      	subs	r3, r3, r2
 8003058:	009b      	lsls	r3, r3, #2
 800305a:	4403      	add	r3, r0
 800305c:	f503 63e7 	add.w	r3, r3, #1848	@ 0x738
 8003060:	6019      	str	r1, [r3, #0]

						if (Colliding(g->bonuses[i].x,g->bonuses[i].y, g->player.x, g->player.y) 	||
 8003062:	6879      	ldr	r1, [r7, #4]
 8003064:	68fa      	ldr	r2, [r7, #12]
 8003066:	4613      	mov	r3, r2
 8003068:	00db      	lsls	r3, r3, #3
 800306a:	1a9b      	subs	r3, r3, r2
 800306c:	009b      	lsls	r3, r3, #2
 800306e:	440b      	add	r3, r1
 8003070:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 8003074:	6818      	ldr	r0, [r3, #0]
 8003076:	6879      	ldr	r1, [r7, #4]
 8003078:	68fa      	ldr	r2, [r7, #12]
 800307a:	4613      	mov	r3, r2
 800307c:	00db      	lsls	r3, r3, #3
 800307e:	1a9b      	subs	r3, r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	440b      	add	r3, r1
 8003084:	f203 732c 	addw	r3, r3, #1836	@ 0x72c
 8003088:	6819      	ldr	r1, [r3, #0]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	f000 fa3f 	bl	8003514 <Colliding>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d15a      	bne.n	8003152 <GameUpdateBonus+0x1ca>
							Colliding(g->bonuses[i].x,g->bonuses[i].y, g->player.x, g->player.y+5) 	||
 800309c:	6879      	ldr	r1, [r7, #4]
 800309e:	68fa      	ldr	r2, [r7, #12]
 80030a0:	4613      	mov	r3, r2
 80030a2:	00db      	lsls	r3, r3, #3
 80030a4:	1a9b      	subs	r3, r3, r2
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	440b      	add	r3, r1
 80030aa:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 80030ae:	6818      	ldr	r0, [r3, #0]
 80030b0:	6879      	ldr	r1, [r7, #4]
 80030b2:	68fa      	ldr	r2, [r7, #12]
 80030b4:	4613      	mov	r3, r2
 80030b6:	00db      	lsls	r3, r3, #3
 80030b8:	1a9b      	subs	r3, r3, r2
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	440b      	add	r3, r1
 80030be:	f203 732c 	addw	r3, r3, #1836	@ 0x72c
 80030c2:	6819      	ldr	r1, [r3, #0]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	3305      	adds	r3, #5
 80030ce:	f000 fa21 	bl	8003514 <Colliding>
 80030d2:	4603      	mov	r3, r0
						if (Colliding(g->bonuses[i].x,g->bonuses[i].y, g->player.x, g->player.y) 	||
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d13c      	bne.n	8003152 <GameUpdateBonus+0x1ca>
							Colliding(g->bonuses[i].x,g->bonuses[i].y, g->player.x+7, g->player.y)	||
 80030d8:	6879      	ldr	r1, [r7, #4]
 80030da:	68fa      	ldr	r2, [r7, #12]
 80030dc:	4613      	mov	r3, r2
 80030de:	00db      	lsls	r3, r3, #3
 80030e0:	1a9b      	subs	r3, r3, r2
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	440b      	add	r3, r1
 80030e6:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 80030ea:	6818      	ldr	r0, [r3, #0]
 80030ec:	6879      	ldr	r1, [r7, #4]
 80030ee:	68fa      	ldr	r2, [r7, #12]
 80030f0:	4613      	mov	r3, r2
 80030f2:	00db      	lsls	r3, r3, #3
 80030f4:	1a9b      	subs	r3, r3, r2
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	440b      	add	r3, r1
 80030fa:	f203 732c 	addw	r3, r3, #1836	@ 0x72c
 80030fe:	6819      	ldr	r1, [r3, #0]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	1dda      	adds	r2, r3, #7
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f000 fa03 	bl	8003514 <Colliding>
 800310e:	4603      	mov	r3, r0
							Colliding(g->bonuses[i].x,g->bonuses[i].y, g->player.x, g->player.y+5) 	||
 8003110:	2b00      	cmp	r3, #0
 8003112:	d11e      	bne.n	8003152 <GameUpdateBonus+0x1ca>
							Colliding(g->bonuses[i].x,g->bonuses[i].y, g->player.x+7, g->player.y+5)
 8003114:	6879      	ldr	r1, [r7, #4]
 8003116:	68fa      	ldr	r2, [r7, #12]
 8003118:	4613      	mov	r3, r2
 800311a:	00db      	lsls	r3, r3, #3
 800311c:	1a9b      	subs	r3, r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	440b      	add	r3, r1
 8003122:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 8003126:	6818      	ldr	r0, [r3, #0]
 8003128:	6879      	ldr	r1, [r7, #4]
 800312a:	68fa      	ldr	r2, [r7, #12]
 800312c:	4613      	mov	r3, r2
 800312e:	00db      	lsls	r3, r3, #3
 8003130:	1a9b      	subs	r3, r3, r2
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	440b      	add	r3, r1
 8003136:	f203 732c 	addw	r3, r3, #1836	@ 0x72c
 800313a:	6819      	ldr	r1, [r3, #0]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	1dda      	adds	r2, r3, #7
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	3305      	adds	r3, #5
 8003148:	f000 f9e4 	bl	8003514 <Colliding>
 800314c:	4603      	mov	r3, r0
							Colliding(g->bonuses[i].x,g->bonuses[i].y, g->player.x+7, g->player.y)	||
 800314e:	2b00      	cmp	r3, #0
 8003150:	d037      	beq.n	80031c2 <GameUpdateBonus+0x23a>
							)
						{
							switch(g->bonuses[i].type)
 8003152:	6879      	ldr	r1, [r7, #4]
 8003154:	68fa      	ldr	r2, [r7, #12]
 8003156:	4613      	mov	r3, r2
 8003158:	00db      	lsls	r3, r3, #3
 800315a:	1a9b      	subs	r3, r3, r2
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	440b      	add	r3, r1
 8003160:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 8003164:	781b      	ldrb	r3, [r3, #0]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d002      	beq.n	8003170 <GameUpdateBonus+0x1e8>
 800316a:	2b01      	cmp	r3, #1
 800316c:	d011      	beq.n	8003192 <GameUpdateBonus+0x20a>
 800316e:	e028      	b.n	80031c2 <GameUpdateBonus+0x23a>
							{
							case BT_Live:
								g->player.lives += 1;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	691b      	ldr	r3, [r3, #16]
 8003174:	1c5a      	adds	r2, r3, #1
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	611a      	str	r2, [r3, #16]
								g->bonuses[i].active = false;
 800317a:	6879      	ldr	r1, [r7, #4]
 800317c:	68fa      	ldr	r2, [r7, #12]
 800317e:	4613      	mov	r3, r2
 8003180:	00db      	lsls	r3, r3, #3
 8003182:	1a9b      	subs	r3, r3, r2
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	440b      	add	r3, r1
 8003188:	f203 7324 	addw	r3, r3, #1828	@ 0x724
 800318c:	2200      	movs	r2, #0
 800318e:	701a      	strb	r2, [r3, #0]
								break;
 8003190:	e017      	b.n	80031c2 <GameUpdateBonus+0x23a>
							case BT_TrackerShot:
								g->player.shootType = ST_Tracker;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2201      	movs	r2, #1
 8003196:	771a      	strb	r2, [r3, #28]
								g->player.bonusDuration = BONUS_DURATION + (g->player.level * 50);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	695b      	ldr	r3, [r3, #20]
 800319c:	2232      	movs	r2, #50	@ 0x32
 800319e:	fb02 f303 	mul.w	r3, r2, r3
 80031a2:	f103 0296 	add.w	r2, r3, #150	@ 0x96
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	621a      	str	r2, [r3, #32]
								g->bonuses[i].active = false;
 80031aa:	6879      	ldr	r1, [r7, #4]
 80031ac:	68fa      	ldr	r2, [r7, #12]
 80031ae:	4613      	mov	r3, r2
 80031b0:	00db      	lsls	r3, r3, #3
 80031b2:	1a9b      	subs	r3, r3, r2
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	440b      	add	r3, r1
 80031b8:	f203 7324 	addw	r3, r3, #1828	@ 0x724
 80031bc:	2200      	movs	r2, #0
 80031be:	701a      	strb	r2, [r3, #0]
								break;
 80031c0:	bf00      	nop
							}

						}

						g->bonuses[i].x -= 1;
 80031c2:	6879      	ldr	r1, [r7, #4]
 80031c4:	68fa      	ldr	r2, [r7, #12]
 80031c6:	4613      	mov	r3, r2
 80031c8:	00db      	lsls	r3, r3, #3
 80031ca:	1a9b      	subs	r3, r3, r2
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	440b      	add	r3, r1
 80031d0:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	1e59      	subs	r1, r3, #1
 80031d8:	6878      	ldr	r0, [r7, #4]
 80031da:	68fa      	ldr	r2, [r7, #12]
 80031dc:	4613      	mov	r3, r2
 80031de:	00db      	lsls	r3, r3, #3
 80031e0:	1a9b      	subs	r3, r3, r2
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	4403      	add	r3, r0
 80031e6:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 80031ea:	6019      	str	r1, [r3, #0]
						if(g->bonuses[i].x <= -2){
 80031ec:	6879      	ldr	r1, [r7, #4]
 80031ee:	68fa      	ldr	r2, [r7, #12]
 80031f0:	4613      	mov	r3, r2
 80031f2:	00db      	lsls	r3, r3, #3
 80031f4:	1a9b      	subs	r3, r3, r2
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	440b      	add	r3, r1
 80031fa:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003204:	da0a      	bge.n	800321c <GameUpdateBonus+0x294>
							g->bonuses[i].active = false;
 8003206:	6879      	ldr	r1, [r7, #4]
 8003208:	68fa      	ldr	r2, [r7, #12]
 800320a:	4613      	mov	r3, r2
 800320c:	00db      	lsls	r3, r3, #3
 800320e:	1a9b      	subs	r3, r3, r2
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	440b      	add	r3, r1
 8003214:	f203 7324 	addw	r3, r3, #1828	@ 0x724
 8003218:	2200      	movs	r2, #0
 800321a:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < NUMBER_BONUS; i++)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	3301      	adds	r3, #1
 8003220:	60fb      	str	r3, [r7, #12]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2b02      	cmp	r3, #2
 8003226:	f77f aecc 	ble.w	8002fc2 <GameUpdateBonus+0x3a>
						}
					}
				}
			}
		}
}
 800322a:	bf00      	nop
 800322c:	bf00      	nop
 800322e:	3710      	adds	r7, #16
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	0000      	movs	r0, r0
	...

08003238 <GameShot>:

void GameShot(GameCtx* g){
 8003238:	b5b0      	push	{r4, r5, r7, lr}
 800323a:	b08a      	sub	sp, #40	@ 0x28
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
	/*
		 * Activate the shot in the player's shot table and set the initial parameters.
		 */
		uint8_t i;

		bool is_any_enemies_active = false;
 8003240:	2300      	movs	r3, #0
 8003242:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

		int closest_enemy_number;
		double temp_distance;
		double smallest_distance = 500;
 8003246:	f04f 0200 	mov.w	r2, #0
 800324a:	4b8d      	ldr	r3, [pc, #564]	@ (8003480 <GameShot+0x248>)
 800324c:	e9c7 2306 	strd	r2, r3, [r7, #24]
		int random_tracking_number;

		for (i = 0; i < NUMBER_SHOTS; ++i)
 8003250:	2300      	movs	r3, #0
 8003252:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003256:	e105      	b.n	8003464 <GameShot+0x22c>
		{
			if (!g->shots[i].active)
 8003258:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800325c:	6879      	ldr	r1, [r7, #4]
 800325e:	4613      	mov	r3, r2
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	4413      	add	r3, r2
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	440b      	add	r3, r1
 8003268:	3328      	adds	r3, #40	@ 0x28
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	f083 0301 	eor.w	r3, r3, #1
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2b00      	cmp	r3, #0
 8003274:	f000 80f1 	beq.w	800345a <GameShot+0x222>
			{
				g->shots[i].active = true;
 8003278:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800327c:	6879      	ldr	r1, [r7, #4]
 800327e:	4613      	mov	r3, r2
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	4413      	add	r3, r2
 8003284:	009b      	lsls	r3, r3, #2
 8003286:	440b      	add	r3, r1
 8003288:	3328      	adds	r3, #40	@ 0x28
 800328a:	2201      	movs	r2, #1
 800328c:	701a      	strb	r2, [r3, #0]
				g->shots[i].x = SHOT_INIT_X;
 800328e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8003292:	6879      	ldr	r1, [r7, #4]
 8003294:	4613      	mov	r3, r2
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	4413      	add	r3, r2
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	440b      	add	r3, r1
 800329e:	332c      	adds	r3, #44	@ 0x2c
 80032a0:	220b      	movs	r2, #11
 80032a2:	601a      	str	r2, [r3, #0]
				g->shots[i].y = g->player.y + SHOT_INIT_Y_OFFSET;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80032ac:	1d59      	adds	r1, r3, #5
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	4613      	mov	r3, r2
 80032b2:	009b      	lsls	r3, r3, #2
 80032b4:	4413      	add	r3, r2
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	4403      	add	r3, r0
 80032ba:	3330      	adds	r3, #48	@ 0x30
 80032bc:	6019      	str	r1, [r3, #0]

				//Setting the type of shot
				switch(g->player.shootType)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	7f1b      	ldrb	r3, [r3, #28]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d002      	beq.n	80032cc <GameShot+0x94>
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d00c      	beq.n	80032e4 <GameShot+0xac>
						// If you haven't found a target act like a normal shot
						g->shots[i].type = ST_Normal;
					}
					break;
				}
				return;
 80032ca:	e0d0      	b.n	800346e <GameShot+0x236>
					g->shots[i].type = ST_Normal;
 80032cc:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80032d0:	6879      	ldr	r1, [r7, #4]
 80032d2:	4613      	mov	r3, r2
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	4413      	add	r3, r2
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	440b      	add	r3, r1
 80032dc:	3334      	adds	r3, #52	@ 0x34
 80032de:	2200      	movs	r2, #0
 80032e0:	701a      	strb	r2, [r3, #0]
					break;
 80032e2:	e0b9      	b.n	8003458 <GameShot+0x220>
					for(int j = 0; j < NUMBER_ENEMIES; j++)
 80032e4:	2300      	movs	r3, #0
 80032e6:	617b      	str	r3, [r7, #20]
 80032e8:	e073      	b.n	80033d2 <GameShot+0x19a>
						if(g->enemies[j].active && !g->enemies[j].trackedByMissile)
 80032ea:	6879      	ldr	r1, [r7, #4]
 80032ec:	697a      	ldr	r2, [r7, #20]
 80032ee:	4613      	mov	r3, r2
 80032f0:	00db      	lsls	r3, r3, #3
 80032f2:	4413      	add	r3, r2
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	440b      	add	r3, r1
 80032f8:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80032fc:	781b      	ldrb	r3, [r3, #0]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d064      	beq.n	80033cc <GameShot+0x194>
 8003302:	6879      	ldr	r1, [r7, #4]
 8003304:	697a      	ldr	r2, [r7, #20]
 8003306:	4613      	mov	r3, r2
 8003308:	00db      	lsls	r3, r3, #3
 800330a:	4413      	add	r3, r2
 800330c:	009b      	lsls	r3, r3, #2
 800330e:	440b      	add	r3, r1
 8003310:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	f083 0301 	eor.w	r3, r3, #1
 800331a:	b2db      	uxtb	r3, r3
 800331c:	2b00      	cmp	r3, #0
 800331e:	d055      	beq.n	80033cc <GameShot+0x194>
							is_any_enemies_active = true;
 8003320:	2301      	movs	r3, #1
 8003322:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
							temp_distance = sqrt(pow(g->enemies[j].x - g->player.x, 2) + pow(g->enemies[j].y - g->player.y, 2));
 8003326:	6879      	ldr	r1, [r7, #4]
 8003328:	697a      	ldr	r2, [r7, #20]
 800332a:	4613      	mov	r3, r2
 800332c:	00db      	lsls	r3, r3, #3
 800332e:	4413      	add	r3, r2
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	440b      	add	r3, r1
 8003334:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	4618      	mov	r0, r3
 8003342:	f7fd f8e7 	bl	8000514 <__aeabi_i2d>
 8003346:	4602      	mov	r2, r0
 8003348:	460b      	mov	r3, r1
 800334a:	ed9f 1b4b 	vldr	d1, [pc, #300]	@ 8003478 <GameShot+0x240>
 800334e:	ec43 2b10 	vmov	d0, r2, r3
 8003352:	f006 fbdb 	bl	8009b0c <pow>
 8003356:	ec55 4b10 	vmov	r4, r5, d0
 800335a:	6879      	ldr	r1, [r7, #4]
 800335c:	697a      	ldr	r2, [r7, #20]
 800335e:	4613      	mov	r3, r2
 8003360:	00db      	lsls	r3, r3, #3
 8003362:	4413      	add	r3, r2
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	440b      	add	r3, r1
 8003368:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	1ad3      	subs	r3, r2, r3
 8003374:	4618      	mov	r0, r3
 8003376:	f7fd f8cd 	bl	8000514 <__aeabi_i2d>
 800337a:	4602      	mov	r2, r0
 800337c:	460b      	mov	r3, r1
 800337e:	ed9f 1b3e 	vldr	d1, [pc, #248]	@ 8003478 <GameShot+0x240>
 8003382:	ec43 2b10 	vmov	d0, r2, r3
 8003386:	f006 fbc1 	bl	8009b0c <pow>
 800338a:	ec53 2b10 	vmov	r2, r3, d0
 800338e:	4620      	mov	r0, r4
 8003390:	4629      	mov	r1, r5
 8003392:	f7fc ff73 	bl	800027c <__adddf3>
 8003396:	4602      	mov	r2, r0
 8003398:	460b      	mov	r3, r1
 800339a:	ec43 2b17 	vmov	d7, r2, r3
 800339e:	eeb0 0a47 	vmov.f32	s0, s14
 80033a2:	eef0 0a67 	vmov.f32	s1, s15
 80033a6:	f006 fc21 	bl	8009bec <sqrt>
 80033aa:	ed87 0b02 	vstr	d0, [r7, #8]
							if (temp_distance < smallest_distance)
 80033ae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033b2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80033b6:	f7fd fb89 	bl	8000acc <__aeabi_dcmplt>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d005      	beq.n	80033cc <GameShot+0x194>
								smallest_distance = temp_distance;
 80033c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80033c4:	e9c7 2306 	strd	r2, r3, [r7, #24]
								closest_enemy_number = j;
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	623b      	str	r3, [r7, #32]
					for(int j = 0; j < NUMBER_ENEMIES; j++)
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	3301      	adds	r3, #1
 80033d0:	617b      	str	r3, [r7, #20]
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	2b09      	cmp	r3, #9
 80033d6:	dd88      	ble.n	80032ea <GameShot+0xb2>
					if(is_any_enemies_active)
 80033d8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d02f      	beq.n	8003440 <GameShot+0x208>
						random_tracking_number = rand();
 80033e0:	f005 fbb8 	bl	8008b54 <rand>
 80033e4:	6138      	str	r0, [r7, #16]
						g->enemies[closest_enemy_number].trackNumber = random_tracking_number;
 80033e6:	6879      	ldr	r1, [r7, #4]
 80033e8:	6a3a      	ldr	r2, [r7, #32]
 80033ea:	4613      	mov	r3, r2
 80033ec:	00db      	lsls	r3, r3, #3
 80033ee:	4413      	add	r3, r2
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	440b      	add	r3, r1
 80033f4:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 80033f8:	693a      	ldr	r2, [r7, #16]
 80033fa:	601a      	str	r2, [r3, #0]
						g->enemies[closest_enemy_number].trackedByMissile = true;
 80033fc:	6879      	ldr	r1, [r7, #4]
 80033fe:	6a3a      	ldr	r2, [r7, #32]
 8003400:	4613      	mov	r3, r2
 8003402:	00db      	lsls	r3, r3, #3
 8003404:	4413      	add	r3, r2
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	440b      	add	r3, r1
 800340a:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800340e:	2201      	movs	r2, #1
 8003410:	701a      	strb	r2, [r3, #0]
						g->shots[i].type = ST_Tracker;
 8003412:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8003416:	6879      	ldr	r1, [r7, #4]
 8003418:	4613      	mov	r3, r2
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	4413      	add	r3, r2
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	440b      	add	r3, r1
 8003422:	3334      	adds	r3, #52	@ 0x34
 8003424:	2201      	movs	r2, #1
 8003426:	701a      	strb	r2, [r3, #0]
						g->shots[i].trackNumber = random_tracking_number;
 8003428:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800342c:	6879      	ldr	r1, [r7, #4]
 800342e:	4613      	mov	r3, r2
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	4413      	add	r3, r2
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	440b      	add	r3, r1
 8003438:	3338      	adds	r3, #56	@ 0x38
 800343a:	693a      	ldr	r2, [r7, #16]
 800343c:	601a      	str	r2, [r3, #0]
					break;
 800343e:	e00a      	b.n	8003456 <GameShot+0x21e>
						g->shots[i].type = ST_Normal;
 8003440:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8003444:	6879      	ldr	r1, [r7, #4]
 8003446:	4613      	mov	r3, r2
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	4413      	add	r3, r2
 800344c:	009b      	lsls	r3, r3, #2
 800344e:	440b      	add	r3, r1
 8003450:	3334      	adds	r3, #52	@ 0x34
 8003452:	2200      	movs	r2, #0
 8003454:	701a      	strb	r2, [r3, #0]
					break;
 8003456:	bf00      	nop
				return;
 8003458:	e009      	b.n	800346e <GameShot+0x236>
		for (i = 0; i < NUMBER_SHOTS; ++i)
 800345a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800345e:	3301      	adds	r3, #1
 8003460:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003464:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003468:	2b18      	cmp	r3, #24
 800346a:	f67f aef5 	bls.w	8003258 <GameShot+0x20>
			}
		}
}
 800346e:	3728      	adds	r7, #40	@ 0x28
 8003470:	46bd      	mov	sp, r7
 8003472:	bdb0      	pop	{r4, r5, r7, pc}
 8003474:	f3af 8000 	nop.w
 8003478:	00000000 	.word	0x00000000
 800347c:	40000000 	.word	0x40000000
 8003480:	407f4000 	.word	0x407f4000

08003484 <GameShotBoss>:

void GameShotBoss(GameCtx* g){
 8003484:	b480      	push	{r7}
 8003486:	b085      	sub	sp, #20
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
	/*
		 * Handling boss shots.
		 */
		uint8_t i;

		for (i = 0; i < NUMBER_BOSS_SHOTS; ++i)
 800348c:	2300      	movs	r3, #0
 800348e:	73fb      	strb	r3, [r7, #15]
 8003490:	e038      	b.n	8003504 <GameShotBoss+0x80>
		{
			if (!g->bossShots[i].active)
 8003492:	7bfa      	ldrb	r2, [r7, #15]
 8003494:	6879      	ldr	r1, [r7, #4]
 8003496:	4613      	mov	r3, r2
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	4413      	add	r3, r2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	440b      	add	r3, r1
 80034a0:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	f083 0301 	eor.w	r3, r3, #1
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d026      	beq.n	80034fe <GameShotBoss+0x7a>
			{
				g->bossShots[i].active = true;
 80034b0:	7bfa      	ldrb	r2, [r7, #15]
 80034b2:	6879      	ldr	r1, [r7, #4]
 80034b4:	4613      	mov	r3, r2
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	4413      	add	r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	440b      	add	r3, r1
 80034be:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 80034c2:	2201      	movs	r2, #1
 80034c4:	701a      	strb	r2, [r3, #0]
				g->bossShots[i].x = g->boss.x;
 80034c6:	7bfa      	ldrb	r2, [r7, #15]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	4613      	mov	r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	4413      	add	r3, r2
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	4403      	add	r3, r0
 80034da:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 80034de:	6019      	str	r1, [r3, #0]
				g->bossShots[i].y = g->boss.y + 5;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	f8d3 3710 	ldr.w	r3, [r3, #1808]	@ 0x710
 80034e6:	7bfa      	ldrb	r2, [r7, #15]
 80034e8:	1d59      	adds	r1, r3, #5
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	4613      	mov	r3, r2
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	4413      	add	r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	4403      	add	r3, r0
 80034f6:	f503 7309 	add.w	r3, r3, #548	@ 0x224
 80034fa:	6019      	str	r1, [r3, #0]
				return;
 80034fc:	e005      	b.n	800350a <GameShotBoss+0x86>
		for (i = 0; i < NUMBER_BOSS_SHOTS; ++i)
 80034fe:	7bfb      	ldrb	r3, [r7, #15]
 8003500:	3301      	adds	r3, #1
 8003502:	73fb      	strb	r3, [r7, #15]
 8003504:	7bfb      	ldrb	r3, [r7, #15]
 8003506:	2b04      	cmp	r3, #4
 8003508:	d9c3      	bls.n	8003492 <GameShotBoss+0xe>
			}
		}
}
 800350a:	3714      	adds	r7, #20
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr

08003514 <Colliding>:

bool Colliding(int x0, int y0, int x1, int y1){
 8003514:	b480      	push	{r7}
 8003516:	b087      	sub	sp, #28
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
 8003520:	603b      	str	r3, [r7, #0]
	/*
		 * Checking whether objects collide with each other.
		 */
		int dx = abs(x0 - x1);
 8003522:	68fa      	ldr	r2, [r7, #12]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	2b00      	cmp	r3, #0
 800352a:	bfb8      	it	lt
 800352c:	425b      	neglt	r3, r3
 800352e:	617b      	str	r3, [r7, #20]
		int dy = abs(y0 - y1);
 8003530:	68ba      	ldr	r2, [r7, #8]
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b00      	cmp	r3, #0
 8003538:	bfb8      	it	lt
 800353a:	425b      	neglt	r3, r3
 800353c:	613b      	str	r3, [r7, #16]
		return dx < 6 && dy < 9;
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	2b05      	cmp	r3, #5
 8003542:	dc04      	bgt.n	800354e <Colliding+0x3a>
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	2b08      	cmp	r3, #8
 8003548:	dc01      	bgt.n	800354e <Colliding+0x3a>
 800354a:	2301      	movs	r3, #1
 800354c:	e000      	b.n	8003550 <Colliding+0x3c>
 800354e:	2300      	movs	r3, #0
 8003550:	f003 0301 	and.w	r3, r3, #1
 8003554:	b2db      	uxtb	r3, r3
}
 8003556:	4618      	mov	r0, r3
 8003558:	371c      	adds	r7, #28
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
	...

08003564 <GameAddEnemy>:

void GameAddEnemy(GameCtx* g){
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
		 * Setting its initial parameters, i.e. position, refreshment, graphics, type.
		 */
		uint8_t i;
		uint8_t enemy_type;

		for(i = 0; i < g->player.level; i++)
 800356c:	2300      	movs	r3, #0
 800356e:	73fb      	strb	r3, [r7, #15]
 8003570:	e101      	b.n	8003776 <GameAddEnemy+0x212>
		{
			if(!g->enemies[i].active)
 8003572:	7bfa      	ldrb	r2, [r7, #15]
 8003574:	6879      	ldr	r1, [r7, #4]
 8003576:	4613      	mov	r3, r2
 8003578:	00db      	lsls	r3, r3, #3
 800357a:	4413      	add	r3, r2
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	440b      	add	r3, r1
 8003580:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8003584:	781b      	ldrb	r3, [r3, #0]
 8003586:	f083 0301 	eor.w	r3, r3, #1
 800358a:	b2db      	uxtb	r3, r3
 800358c:	2b00      	cmp	r3, #0
 800358e:	f000 80ef 	beq.w	8003770 <GameAddEnemy+0x20c>
			{
				g->enemies[i].active = true;
 8003592:	7bfa      	ldrb	r2, [r7, #15]
 8003594:	6879      	ldr	r1, [r7, #4]
 8003596:	4613      	mov	r3, r2
 8003598:	00db      	lsls	r3, r3, #3
 800359a:	4413      	add	r3, r2
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	440b      	add	r3, r1
 80035a0:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80035a4:	2201      	movs	r2, #1
 80035a6:	701a      	strb	r2, [r3, #0]
				g->enemies[i].x = SCREEN_WIDTH + 12;
 80035a8:	7bfa      	ldrb	r2, [r7, #15]
 80035aa:	6879      	ldr	r1, [r7, #4]
 80035ac:	4613      	mov	r3, r2
 80035ae:	00db      	lsls	r3, r3, #3
 80035b0:	4413      	add	r3, r2
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	440b      	add	r3, r1
 80035b6:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 80035ba:	228c      	movs	r2, #140	@ 0x8c
 80035bc:	601a      	str	r2, [r3, #0]
				g->enemies[i].y = ((rand()%(SCREEN_HEIGHT - ENEMIES_Y_MARGIN))+ENEMIES_Y_MARGIN);
 80035be:	f005 fac9 	bl	8008b54 <rand>
 80035c2:	4602      	mov	r2, r0
 80035c4:	4b72      	ldr	r3, [pc, #456]	@ (8003790 <GameAddEnemy+0x22c>)
 80035c6:	fb83 1302 	smull	r1, r3, r3, r2
 80035ca:	1119      	asrs	r1, r3, #4
 80035cc:	17d3      	asrs	r3, r2, #31
 80035ce:	1acb      	subs	r3, r1, r3
 80035d0:	2176      	movs	r1, #118	@ 0x76
 80035d2:	fb01 f303 	mul.w	r3, r1, r3
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	7bfa      	ldrb	r2, [r7, #15]
 80035da:	f103 010a 	add.w	r1, r3, #10
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	4613      	mov	r3, r2
 80035e2:	00db      	lsls	r3, r3, #3
 80035e4:	4413      	add	r3, r2
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	4403      	add	r3, r0
 80035ea:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 80035ee:	6019      	str	r1, [r3, #0]
				g->enemies[i].trackedByMissile = false;
 80035f0:	7bfa      	ldrb	r2, [r7, #15]
 80035f2:	6879      	ldr	r1, [r7, #4]
 80035f4:	4613      	mov	r3, r2
 80035f6:	00db      	lsls	r3, r3, #3
 80035f8:	4413      	add	r3, r2
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	440b      	add	r3, r1
 80035fe:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 8003602:	2200      	movs	r2, #0
 8003604:	701a      	strb	r2, [r3, #0]
				g->enemies[i].trackNumber = 0;
 8003606:	7bfa      	ldrb	r2, [r7, #15]
 8003608:	6879      	ldr	r1, [r7, #4]
 800360a:	4613      	mov	r3, r2
 800360c:	00db      	lsls	r3, r3, #3
 800360e:	4413      	add	r3, r2
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	440b      	add	r3, r1
 8003614:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8003618:	2200      	movs	r2, #0
 800361a:	601a      	str	r2, [r3, #0]

				enemy_type = (rand()%100);
 800361c:	f005 fa9a 	bl	8008b54 <rand>
 8003620:	4603      	mov	r3, r0
 8003622:	4a5c      	ldr	r2, [pc, #368]	@ (8003794 <GameAddEnemy+0x230>)
 8003624:	fb82 1203 	smull	r1, r2, r2, r3
 8003628:	1151      	asrs	r1, r2, #5
 800362a:	17da      	asrs	r2, r3, #31
 800362c:	1a8a      	subs	r2, r1, r2
 800362e:	2164      	movs	r1, #100	@ 0x64
 8003630:	fb01 f202 	mul.w	r2, r1, r2
 8003634:	1a9a      	subs	r2, r3, r2
 8003636:	4613      	mov	r3, r2
 8003638:	73bb      	strb	r3, [r7, #14]

				if((enemy_type > 50))
 800363a:	7bbb      	ldrb	r3, [r7, #14]
 800363c:	2b32      	cmp	r3, #50	@ 0x32
 800363e:	d92b      	bls.n	8003698 <GameAddEnemy+0x134>
				{

					g->enemies[i].type = ET_Diver;
 8003640:	7bfa      	ldrb	r2, [r7, #15]
 8003642:	6879      	ldr	r1, [r7, #4]
 8003644:	4613      	mov	r3, r2
 8003646:	00db      	lsls	r3, r3, #3
 8003648:	4413      	add	r3, r2
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	440b      	add	r3, r1
 800364e:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8003652:	2200      	movs	r2, #0
 8003654:	701a      	strb	r2, [r3, #0]
					g->enemies[i].updateDelay = (rand()%3);	//Speed setting (less = faster)
 8003656:	f005 fa7d 	bl	8008b54 <rand>
 800365a:	4601      	mov	r1, r0
 800365c:	7bf8      	ldrb	r0, [r7, #15]
 800365e:	4b4e      	ldr	r3, [pc, #312]	@ (8003798 <GameAddEnemy+0x234>)
 8003660:	fb83 3201 	smull	r3, r2, r3, r1
 8003664:	17cb      	asrs	r3, r1, #31
 8003666:	1ad2      	subs	r2, r2, r3
 8003668:	4613      	mov	r3, r2
 800366a:	005b      	lsls	r3, r3, #1
 800366c:	4413      	add	r3, r2
 800366e:	1aca      	subs	r2, r1, r3
 8003670:	6879      	ldr	r1, [r7, #4]
 8003672:	4603      	mov	r3, r0
 8003674:	00db      	lsls	r3, r3, #3
 8003676:	4403      	add	r3, r0
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	440b      	add	r3, r1
 800367c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8003680:	601a      	str	r2, [r3, #0]
					g->enemies[i].bitMap = driver_map;
 8003682:	7bfa      	ldrb	r2, [r7, #15]
 8003684:	6879      	ldr	r1, [r7, #4]
 8003686:	4613      	mov	r3, r2
 8003688:	00db      	lsls	r3, r3, #3
 800368a:	4413      	add	r3, r2
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	440b      	add	r3, r1
 8003690:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 8003694:	4a41      	ldr	r2, [pc, #260]	@ (800379c <GameAddEnemy+0x238>)
 8003696:	601a      	str	r2, [r3, #0]
				}
				if((enemy_type > 20 && enemy_type < 50) && (g->player.level > 4))
 8003698:	7bbb      	ldrb	r3, [r7, #14]
 800369a:	2b14      	cmp	r3, #20
 800369c:	d933      	bls.n	8003706 <GameAddEnemy+0x1a2>
 800369e:	7bbb      	ldrb	r3, [r7, #14]
 80036a0:	2b31      	cmp	r3, #49	@ 0x31
 80036a2:	d830      	bhi.n	8003706 <GameAddEnemy+0x1a2>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	695b      	ldr	r3, [r3, #20]
 80036a8:	2b04      	cmp	r3, #4
 80036aa:	dd2c      	ble.n	8003706 <GameAddEnemy+0x1a2>
				{
					g->enemies[i].type = ET_Tracker;
 80036ac:	7bfa      	ldrb	r2, [r7, #15]
 80036ae:	6879      	ldr	r1, [r7, #4]
 80036b0:	4613      	mov	r3, r2
 80036b2:	00db      	lsls	r3, r3, #3
 80036b4:	4413      	add	r3, r2
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	440b      	add	r3, r1
 80036ba:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 80036be:	2201      	movs	r2, #1
 80036c0:	701a      	strb	r2, [r3, #0]
					g->enemies[i].updateDelay = ((rand()%3)+1);
 80036c2:	f005 fa47 	bl	8008b54 <rand>
 80036c6:	4601      	mov	r1, r0
 80036c8:	4b33      	ldr	r3, [pc, #204]	@ (8003798 <GameAddEnemy+0x234>)
 80036ca:	fb83 3201 	smull	r3, r2, r3, r1
 80036ce:	17cb      	asrs	r3, r1, #31
 80036d0:	1ad2      	subs	r2, r2, r3
 80036d2:	4613      	mov	r3, r2
 80036d4:	005b      	lsls	r3, r3, #1
 80036d6:	4413      	add	r3, r2
 80036d8:	1aca      	subs	r2, r1, r3
 80036da:	7bf9      	ldrb	r1, [r7, #15]
 80036dc:	3201      	adds	r2, #1
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	460b      	mov	r3, r1
 80036e2:	00db      	lsls	r3, r3, #3
 80036e4:	440b      	add	r3, r1
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	4403      	add	r3, r0
 80036ea:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80036ee:	601a      	str	r2, [r3, #0]
					g->enemies[i].bitMap = tracker_map;
 80036f0:	7bfa      	ldrb	r2, [r7, #15]
 80036f2:	6879      	ldr	r1, [r7, #4]
 80036f4:	4613      	mov	r3, r2
 80036f6:	00db      	lsls	r3, r3, #3
 80036f8:	4413      	add	r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	440b      	add	r3, r1
 80036fe:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 8003702:	4a27      	ldr	r2, [pc, #156]	@ (80037a0 <GameAddEnemy+0x23c>)
 8003704:	601a      	str	r2, [r3, #0]
				}
				if((enemy_type < 20) && (g->player.level > 7))
 8003706:	7bbb      	ldrb	r3, [r7, #14]
 8003708:	2b13      	cmp	r3, #19
 800370a:	d83b      	bhi.n	8003784 <GameAddEnemy+0x220>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	695b      	ldr	r3, [r3, #20]
 8003710:	2b07      	cmp	r3, #7
 8003712:	dd37      	ble.n	8003784 <GameAddEnemy+0x220>
				{
					g->enemies[i].type = ET_Bobber;
 8003714:	7bfa      	ldrb	r2, [r7, #15]
 8003716:	6879      	ldr	r1, [r7, #4]
 8003718:	4613      	mov	r3, r2
 800371a:	00db      	lsls	r3, r3, #3
 800371c:	4413      	add	r3, r2
 800371e:	009b      	lsls	r3, r3, #2
 8003720:	440b      	add	r3, r1
 8003722:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8003726:	2202      	movs	r2, #2
 8003728:	701a      	strb	r2, [r3, #0]
					g->enemies[i].updateDelay = ((rand()%3)+2);
 800372a:	f005 fa13 	bl	8008b54 <rand>
 800372e:	4601      	mov	r1, r0
 8003730:	4b19      	ldr	r3, [pc, #100]	@ (8003798 <GameAddEnemy+0x234>)
 8003732:	fb83 3201 	smull	r3, r2, r3, r1
 8003736:	17cb      	asrs	r3, r1, #31
 8003738:	1ad2      	subs	r2, r2, r3
 800373a:	4613      	mov	r3, r2
 800373c:	005b      	lsls	r3, r3, #1
 800373e:	4413      	add	r3, r2
 8003740:	1aca      	subs	r2, r1, r3
 8003742:	7bf9      	ldrb	r1, [r7, #15]
 8003744:	3202      	adds	r2, #2
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	460b      	mov	r3, r1
 800374a:	00db      	lsls	r3, r3, #3
 800374c:	440b      	add	r3, r1
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	4403      	add	r3, r0
 8003752:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8003756:	601a      	str	r2, [r3, #0]
					g->enemies[i].bitMap = bobber_map;
 8003758:	7bfa      	ldrb	r2, [r7, #15]
 800375a:	6879      	ldr	r1, [r7, #4]
 800375c:	4613      	mov	r3, r2
 800375e:	00db      	lsls	r3, r3, #3
 8003760:	4413      	add	r3, r2
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	440b      	add	r3, r1
 8003766:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 800376a:	4a0e      	ldr	r2, [pc, #56]	@ (80037a4 <GameAddEnemy+0x240>)
 800376c:	601a      	str	r2, [r3, #0]
				}
				break;
 800376e:	e009      	b.n	8003784 <GameAddEnemy+0x220>
		for(i = 0; i < g->player.level; i++)
 8003770:	7bfb      	ldrb	r3, [r7, #15]
 8003772:	3301      	adds	r3, #1
 8003774:	73fb      	strb	r3, [r7, #15]
 8003776:	7bfa      	ldrb	r2, [r7, #15]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	695b      	ldr	r3, [r3, #20]
 800377c:	429a      	cmp	r2, r3
 800377e:	f6ff aef8 	blt.w	8003572 <GameAddEnemy+0xe>
			}
		}
}
 8003782:	e000      	b.n	8003786 <GameAddEnemy+0x222>
				break;
 8003784:	bf00      	nop
}
 8003786:	bf00      	nop
 8003788:	3710      	adds	r7, #16
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	22b63cbf 	.word	0x22b63cbf
 8003794:	51eb851f 	.word	0x51eb851f
 8003798:	55555556 	.word	0x55555556
 800379c:	0800b128 	.word	0x0800b128
 80037a0:	0800b120 	.word	0x0800b120
 80037a4:	0800b130 	.word	0x0800b130

080037a8 <GameUpdateExplosion>:

void GameUpdateExplosion(GameCtx* g){
 80037a8:	b480      	push	{r7}
 80037aa:	b085      	sub	sp, #20
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
	/*
	 * Updates explosions, deactivates when timer expires
	 * */
	uint8_t i;

	for(i = 0; i < NUMBER_EXPLOSION; i++){
 80037b0:	2300      	movs	r3, #0
 80037b2:	73fb      	strb	r3, [r7, #15]
 80037b4:	e02b      	b.n	800380e <GameUpdateExplosion+0x66>
		if(g->explosion[i].active){
 80037b6:	7bfb      	ldrb	r3, [r7, #15]
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	011b      	lsls	r3, r3, #4
 80037bc:	4413      	add	r3, r2
 80037be:	f503 63ef 	add.w	r3, r3, #1912	@ 0x778
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d01f      	beq.n	8003808 <GameUpdateExplosion+0x60>
			g->explosion[i].explosionTimer -= 1;
 80037c8:	7bfb      	ldrb	r3, [r7, #15]
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	011b      	lsls	r3, r3, #4
 80037ce:	4413      	add	r3, r2
 80037d0:	f203 737c 	addw	r3, r3, #1916	@ 0x77c
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	7bfb      	ldrb	r3, [r7, #15]
 80037d8:	3a01      	subs	r2, #1
 80037da:	6879      	ldr	r1, [r7, #4]
 80037dc:	011b      	lsls	r3, r3, #4
 80037de:	440b      	add	r3, r1
 80037e0:	f203 737c 	addw	r3, r3, #1916	@ 0x77c
 80037e4:	601a      	str	r2, [r3, #0]
			if(g->explosion[i].explosionTimer <= 0){
 80037e6:	7bfb      	ldrb	r3, [r7, #15]
 80037e8:	687a      	ldr	r2, [r7, #4]
 80037ea:	011b      	lsls	r3, r3, #4
 80037ec:	4413      	add	r3, r2
 80037ee:	f203 737c 	addw	r3, r3, #1916	@ 0x77c
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	dc07      	bgt.n	8003808 <GameUpdateExplosion+0x60>
				g->explosion[i].active = false;
 80037f8:	7bfb      	ldrb	r3, [r7, #15]
 80037fa:	687a      	ldr	r2, [r7, #4]
 80037fc:	011b      	lsls	r3, r3, #4
 80037fe:	4413      	add	r3, r2
 8003800:	f503 63ef 	add.w	r3, r3, #1912	@ 0x778
 8003804:	2200      	movs	r2, #0
 8003806:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < NUMBER_EXPLOSION; i++){
 8003808:	7bfb      	ldrb	r3, [r7, #15]
 800380a:	3301      	adds	r3, #1
 800380c:	73fb      	strb	r3, [r7, #15]
 800380e:	7bfb      	ldrb	r3, [r7, #15]
 8003810:	2b0b      	cmp	r3, #11
 8003812:	d9d0      	bls.n	80037b6 <GameUpdateExplosion+0xe>
			}
		}
	}
}
 8003814:	bf00      	nop
 8003816:	bf00      	nop
 8003818:	3714      	adds	r7, #20
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr

08003822 <GameSetState>:

void GameSetState(GameCtx* g, GameState state){
 8003822:	b480      	push	{r7}
 8003824:	b083      	sub	sp, #12
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
 800382a:	460b      	mov	r3, r1
 800382c:	70fb      	strb	r3, [r7, #3]
	/*
	 * Sets the game state in the passed context
	 * */

	g->state = state;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	78fa      	ldrb	r2, [r7, #3]
 8003832:	f883 2838 	strb.w	r2, [r3, #2104]	@ 0x838
}
 8003836:	bf00      	nop
 8003838:	370c      	adds	r7, #12
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr

08003842 <GameGetState>:

GameState GameGetState(GameCtx* g){
 8003842:	b480      	push	{r7}
 8003844:	b083      	sub	sp, #12
 8003846:	af00      	add	r7, sp, #0
 8003848:	6078      	str	r0, [r7, #4]
	/*
	 * Returns the current play status of the passed context.
	 * */

	return g->state;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f893 3838 	ldrb.w	r3, [r3, #2104]	@ 0x838
}
 8003850:	4618      	mov	r0, r3
 8003852:	370c      	adds	r7, #12
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr

0800385c <GameGetPlayerScore>:

int GameGetPlayerScore(GameCtx* g){
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
	/*
	 * Returns the player's current score from the passed context.
	 * */

	return g->player.score;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	689b      	ldr	r3, [r3, #8]
}
 8003868:	4618      	mov	r0, r3
 800386a:	370c      	adds	r7, #12
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr

08003874 <onBtn1Pressed>:
/**
 * @brief Callback invoked by the button FSM on press event.
 * @details
 * Sets a one-shot edge flag consumed in @ref InputRead().
 */
static void onBtn1Pressed(void) {
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0
	_btn1PressedEdge = true;
 8003878:	4b03      	ldr	r3, [pc, #12]	@ (8003888 <onBtn1Pressed+0x14>)
 800387a:	2201      	movs	r2, #1
 800387c:	701a      	strb	r2, [r3, #0]
}
 800387e:	bf00      	nop
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr
 8003888:	200008e4 	.word	0x200008e4

0800388c <InputInit>:
 * @details
 * - Stores hardware handles for later readout.
 * - Initializes button FSM with a 20 ms debounce time.
 * - Registers @ref onBtn1Pressed() as press-event callback.
 */
void InputInit(ADC_HandleTypeDef* hadc, GPIO_TypeDef* btn1Port, uint16_t btn1Pin){
 800388c:	b580      	push	{r7, lr}
 800388e:	b084      	sub	sp, #16
 8003890:	af00      	add	r7, sp, #0
 8003892:	60f8      	str	r0, [r7, #12]
 8003894:	60b9      	str	r1, [r7, #8]
 8003896:	4613      	mov	r3, r2
 8003898:	80fb      	strh	r3, [r7, #6]

	_hadc = hadc;
 800389a:	4a08      	ldr	r2, [pc, #32]	@ (80038bc <InputInit+0x30>)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6013      	str	r3, [r2, #0]

	ButtonInitKey(&_btn1, btn1Port, btn1Pin, 20);
 80038a0:	88fa      	ldrh	r2, [r7, #6]
 80038a2:	2314      	movs	r3, #20
 80038a4:	68b9      	ldr	r1, [r7, #8]
 80038a6:	4806      	ldr	r0, [pc, #24]	@ (80038c0 <InputInit+0x34>)
 80038a8:	f7fd fcab 	bl	8001202 <ButtonInitKey>
	ButtonPressedRegisterCallback(&_btn1, onBtn1Pressed);
 80038ac:	4905      	ldr	r1, [pc, #20]	@ (80038c4 <InputInit+0x38>)
 80038ae:	4804      	ldr	r0, [pc, #16]	@ (80038c0 <InputInit+0x34>)
 80038b0:	f7fd fcc1 	bl	8001236 <ButtonPressedRegisterCallback>
}
 80038b4:	bf00      	nop
 80038b6:	3710      	adds	r7, #16
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	200008e0 	.word	0x200008e0
 80038c0:	200008e8 	.word	0x200008e8
 80038c4:	08003875 	.word	0x08003875

080038c8 <InputRead>:
 * @details
 * - Invokes ButtonTask() to advance FSM and process debouncing.
 * - Converts the press callback into a one-shot flag consumed here, which
 *   prevents key repetition in tick-based loops.
 */
InputSnapshot InputRead (void){
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]

	InputSnapshot snap;
	snap.joystickYValue = HAL_ADC_GetValue(_hadc);
 80038d0:	4b10      	ldr	r3, [pc, #64]	@ (8003914 <InputRead+0x4c>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4618      	mov	r0, r3
 80038d6:	f001 fca6 	bl	8005226 <HAL_ADC_GetValue>
 80038da:	4603      	mov	r3, r0
 80038dc:	60bb      	str	r3, [r7, #8]

	ButtonTask(&_btn1);
 80038de:	480e      	ldr	r0, [pc, #56]	@ (8003918 <InputRead+0x50>)
 80038e0:	f7fd fd2a 	bl	8001338 <ButtonTask>

	// Removal of repetition
	if(_btn1PressedEdge){
 80038e4:	4b0d      	ldr	r3, [pc, #52]	@ (800391c <InputRead+0x54>)
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d005      	beq.n	80038f8 <InputRead+0x30>
		snap.btn1State = GPIO_PIN_SET;
 80038ec:	2301      	movs	r3, #1
 80038ee:	733b      	strb	r3, [r7, #12]
		_btn1PressedEdge = false;
 80038f0:	4b0a      	ldr	r3, [pc, #40]	@ (800391c <InputRead+0x54>)
 80038f2:	2200      	movs	r2, #0
 80038f4:	701a      	strb	r2, [r3, #0]
 80038f6:	e001      	b.n	80038fc <InputRead+0x34>
	} else {
		snap.btn1State = GPIO_PIN_RESET;
 80038f8:	2300      	movs	r3, #0
 80038fa:	733b      	strb	r3, [r7, #12]
	}

	return snap;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	461a      	mov	r2, r3
 8003900:	f107 0308 	add.w	r3, r7, #8
 8003904:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003908:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	3710      	adds	r7, #16
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}
 8003914:	200008e0 	.word	0x200008e0
 8003918:	200008e8 	.word	0x200008e8
 800391c:	200008e4 	.word	0x200008e4

08003920 <itoa>:
* \param [in] base the base of conversion
* \return pointer to \em buffer
*//*-------------------------------------------------------------------------*/

char* itoa(int value, char* buffer, int base)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b088      	sub	sp, #32
 8003924:	af00      	add	r7, sp, #0
 8003926:	60f8      	str	r0, [r7, #12]
 8003928:	60b9      	str	r1, [r7, #8]
 800392a:	607a      	str	r2, [r7, #4]
	static const char digits[]="0123456789abcdef";

	char* buffer_copy=buffer;
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	61bb      	str	r3, [r7, #24]
	int32_t sign=0;
 8003930:	2300      	movs	r3, #0
 8003932:	61fb      	str	r3, [r7, #28]
	int32_t quot,rem;

	if ((base>=2)&&(base<=16))				// is the base valid?
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2b01      	cmp	r3, #1
 8003938:	dd36      	ble.n	80039a8 <itoa+0x88>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2b10      	cmp	r3, #16
 800393e:	dc33      	bgt.n	80039a8 <itoa+0x88>
	{
		if (base == 10 && (sign = value) < 0)// negative value and base == 10? store the copy (sign)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2b0a      	cmp	r3, #10
 8003944:	d107      	bne.n	8003956 <itoa+0x36>
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	61fb      	str	r3, [r7, #28]
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	2b00      	cmp	r3, #0
 800394e:	da02      	bge.n	8003956 <itoa+0x36>
			value = -value;					// make it positive
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	425b      	negs	r3, r3
 8003954:	60fb      	str	r3, [r7, #12]

		do
		{
			quot=value/base;				// calculate quotient and remainder
 8003956:	68fa      	ldr	r2, [r7, #12]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	fb92 f3f3 	sdiv	r3, r2, r3
 800395e:	617b      	str	r3, [r7, #20]
			rem=value%base;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	fb93 f2f2 	sdiv	r2, r3, r2
 8003968:	6879      	ldr	r1, [r7, #4]
 800396a:	fb01 f202 	mul.w	r2, r1, r2
 800396e:	1a9b      	subs	r3, r3, r2
 8003970:	613b      	str	r3, [r7, #16]
			*buffer++ = digits[rem];		// append the remainder to the string
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	1c5a      	adds	r2, r3, #1
 8003976:	60ba      	str	r2, [r7, #8]
 8003978:	490f      	ldr	r1, [pc, #60]	@ (80039b8 <itoa+0x98>)
 800397a:	693a      	ldr	r2, [r7, #16]
 800397c:	440a      	add	r2, r1
 800397e:	7812      	ldrb	r2, [r2, #0]
 8003980:	701a      	strb	r2, [r3, #0]
		} while ((value=quot));				// loop while there is something to convert
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	60fb      	str	r3, [r7, #12]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d1e4      	bne.n	8003956 <itoa+0x36>

		if (sign<0)							// was the value negative?
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	2b00      	cmp	r3, #0
 8003990:	da04      	bge.n	800399c <itoa+0x7c>
			*buffer++='-';					// append the sign
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	1c5a      	adds	r2, r3, #1
 8003996:	60ba      	str	r2, [r7, #8]
 8003998:	222d      	movs	r2, #45	@ 0x2d
 800399a:	701a      	strb	r2, [r3, #0]

		__reverse(buffer_copy,buffer-1);		// reverse the string
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	3b01      	subs	r3, #1
 80039a0:	4619      	mov	r1, r3
 80039a2:	69b8      	ldr	r0, [r7, #24]
 80039a4:	f000 f80a 	bl	80039bc <__reverse>
	}

	*buffer='\0';
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	2200      	movs	r2, #0
 80039ac:	701a      	strb	r2, [r3, #0]
	return buffer_copy;
 80039ae:	69bb      	ldr	r3, [r7, #24]
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3720      	adds	r7, #32
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	0800b1a4 	.word	0x0800b1a4

080039bc <__reverse>:
* \param [in,out] begin pointer to the beginning of the string
* \param [in,out] end pointer to the end of the string
*//*-------------------------------------------------------------------------*/

static void __reverse(char* begin,char* end)
{
 80039bc:	b480      	push	{r7}
 80039be:	b085      	sub	sp, #20
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	6039      	str	r1, [r7, #0]
	char temp;

	while (end>begin)
 80039c6:	e00d      	b.n	80039e4 <__reverse+0x28>
	{
		temp=*end;
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	73fb      	strb	r3, [r7, #15]
		*end--=*begin;
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	1e5a      	subs	r2, r3, #1
 80039d2:	603a      	str	r2, [r7, #0]
 80039d4:	687a      	ldr	r2, [r7, #4]
 80039d6:	7812      	ldrb	r2, [r2, #0]
 80039d8:	701a      	strb	r2, [r3, #0]
		*begin++=temp;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	1c5a      	adds	r2, r3, #1
 80039de:	607a      	str	r2, [r7, #4]
 80039e0:	7bfa      	ldrb	r2, [r7, #15]
 80039e2:	701a      	strb	r2, [r3, #0]
	while (end>begin)
 80039e4:	683a      	ldr	r2, [r7, #0]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d8ed      	bhi.n	80039c8 <__reverse+0xc>
	}
}
 80039ec:	bf00      	nop
 80039ee:	bf00      	nop
 80039f0:	3714      	adds	r7, #20
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr
	...

080039fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80039fc:	b590      	push	{r4, r7, lr}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003a02:	f000 fff8 	bl	80049f6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003a06:	f000 f8d3 	bl	8003bb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003a0a:	f000 fa3f 	bl	8003e8c <MX_GPIO_Init>
  MX_DMA_Init();
 8003a0e:	f000 fa25 	bl	8003e5c <MX_DMA_Init>
  MX_ADC1_Init();
 8003a12:	f000 f94b 	bl	8003cac <MX_ADC1_Init>
  MX_SPI1_Init();
 8003a16:	f000 f9ad 	bl	8003d74 <MX_SPI1_Init>
  MX_TIM6_Init();
 8003a1a:	f000 f9e9 	bl	8003df0 <MX_TIM6_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8003a1e:	f000 f929 	bl	8003c74 <MX_NVIC_Init>

//  // Konfiguracja ADC z DMA
//  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
//  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)value, 2);

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8003a22:	217f      	movs	r1, #127	@ 0x7f
 8003a24:	485b      	ldr	r0, [pc, #364]	@ (8003b94 <main+0x198>)
 8003a26:	f002 f8ff 	bl	8005c28 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start(&hadc1);
 8003a2a:	485a      	ldr	r0, [pc, #360]	@ (8003b94 <main+0x198>)
 8003a2c:	f001 fb98 	bl	8005160 <HAL_ADC_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 8003a30:	4859      	ldr	r0, [pc, #356]	@ (8003b98 <main+0x19c>)
 8003a32:	f004 fe17 	bl	8008664 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  SSD1327_SpiInit(&hspi1);
 8003a36:	4859      	ldr	r0, [pc, #356]	@ (8003b9c <main+0x1a0>)
 8003a38:	f000 fc08 	bl	800424c <SSD1327_SpiInit>
  SSD1327_BeginFrame();
 8003a3c:	f000 fc8e 	bl	800435c <SSD1327_BeginFrame>
  SSD1327_Display();
 8003a40:	f000 fc86 	bl	8004350 <SSD1327_Display>

  //start_game();
  GameInit(&g_singleton);
 8003a44:	4856      	ldr	r0, [pc, #344]	@ (8003ba0 <main+0x1a4>)
 8003a46:	f7fd fc9f 	bl	8001388 <GameInit>
  InputInit(&hadc1, USER_BTN_1_GPIO_Port, USER_BTN_1_Pin);
 8003a4a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a4e:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 8003a52:	4850      	ldr	r0, [pc, #320]	@ (8003b94 <main+0x198>)
 8003a54:	f7ff ff1a 	bl	800388c <InputInit>
  //add_enemy();

  while (1)
  {

	  switch(GameGetState(&g_singleton)){
 8003a58:	4851      	ldr	r0, [pc, #324]	@ (8003ba0 <main+0x1a4>)
 8003a5a:	f7ff fef2 	bl	8003842 <GameGetState>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d063      	beq.n	8003b2c <main+0x130>
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	dcf7      	bgt.n	8003a58 <main+0x5c>
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d002      	beq.n	8003a72 <main+0x76>
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d02e      	beq.n	8003ace <main+0xd2>
 8003a70:	e08f      	b.n	8003b92 <main+0x196>

	  case GS_Menu:
		  if(g_logicTick){
 8003a72:	4b4c      	ldr	r3, [pc, #304]	@ (8003ba4 <main+0x1a8>)
 8003a74:	781b      	ldrb	r3, [r3, #0]
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d010      	beq.n	8003a9e <main+0xa2>
			  g_logicTick = false;
 8003a7c:	4b49      	ldr	r3, [pc, #292]	@ (8003ba4 <main+0x1a8>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	701a      	strb	r2, [r3, #0]
			  input_Snap = InputRead();
 8003a82:	4c49      	ldr	r4, [pc, #292]	@ (8003ba8 <main+0x1ac>)
 8003a84:	463b      	mov	r3, r7
 8003a86:	4618      	mov	r0, r3
 8003a88:	f7ff ff1e 	bl	80038c8 <InputRead>
 8003a8c:	4622      	mov	r2, r4
 8003a8e:	463b      	mov	r3, r7
 8003a90:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003a94:	e882 0003 	stmia.w	r2, {r0, r1}
			  RunMenuTick(&input_Snap);
 8003a98:	4843      	ldr	r0, [pc, #268]	@ (8003ba8 <main+0x1ac>)
 8003a9a:	f000 fb63 	bl	8004164 <RunMenuTick>
		  }

		  if(g_renderTick && !SSD1327_IsBusy()){
 8003a9e:	4b43      	ldr	r3, [pc, #268]	@ (8003bac <main+0x1b0>)
 8003aa0:	781b      	ldrb	r3, [r3, #0]
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d06f      	beq.n	8003b88 <main+0x18c>
 8003aa8:	f000 fc66 	bl	8004378 <SSD1327_IsBusy>
 8003aac:	4603      	mov	r3, r0
 8003aae:	f083 0301 	eor.w	r3, r3, #1
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d067      	beq.n	8003b88 <main+0x18c>
			  g_renderTick = false;
 8003ab8:	4b3c      	ldr	r3, [pc, #240]	@ (8003bac <main+0x1b0>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	701a      	strb	r2, [r3, #0]

			  SSD1327_BeginFrame();
 8003abe:	f000 fc4d 	bl	800435c <SSD1327_BeginFrame>
			  RunMenu(&input_Snap);
 8003ac2:	4839      	ldr	r0, [pc, #228]	@ (8003ba8 <main+0x1ac>)
 8003ac4:	f000 fb0a 	bl	80040dc <RunMenu>
			  SSD1327_Present();
 8003ac8:	f000 fc98 	bl	80043fc <SSD1327_Present>
		  }
		  break;
 8003acc:	e05c      	b.n	8003b88 <main+0x18c>

	  case GS_Playing:
		  if(g_logicTick){
 8003ace:	4b35      	ldr	r3, [pc, #212]	@ (8003ba4 <main+0x1a8>)
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d011      	beq.n	8003afc <main+0x100>
			  g_logicTick = false;
 8003ad8:	4b32      	ldr	r3, [pc, #200]	@ (8003ba4 <main+0x1a8>)
 8003ada:	2200      	movs	r2, #0
 8003adc:	701a      	strb	r2, [r3, #0]
			  input_Snap = InputRead();
 8003ade:	4c32      	ldr	r4, [pc, #200]	@ (8003ba8 <main+0x1ac>)
 8003ae0:	463b      	mov	r3, r7
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f7ff fef0 	bl	80038c8 <InputRead>
 8003ae8:	4622      	mov	r2, r4
 8003aea:	463b      	mov	r3, r7
 8003aec:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003af0:	e882 0003 	stmia.w	r2, {r0, r1}
			  RunGameTick(&input_Snap, &g_singleton);
 8003af4:	492a      	ldr	r1, [pc, #168]	@ (8003ba0 <main+0x1a4>)
 8003af6:	482c      	ldr	r0, [pc, #176]	@ (8003ba8 <main+0x1ac>)
 8003af8:	f000 fad6 	bl	80040a8 <RunGameTick>
		  }

		  if(g_renderTick && !SSD1327_IsBusy()){
 8003afc:	4b2b      	ldr	r3, [pc, #172]	@ (8003bac <main+0x1b0>)
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d042      	beq.n	8003b8c <main+0x190>
 8003b06:	f000 fc37 	bl	8004378 <SSD1327_IsBusy>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	f083 0301 	eor.w	r3, r3, #1
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d03a      	beq.n	8003b8c <main+0x190>
			  g_renderTick = false;
 8003b16:	4b25      	ldr	r3, [pc, #148]	@ (8003bac <main+0x1b0>)
 8003b18:	2200      	movs	r2, #0
 8003b1a:	701a      	strb	r2, [r3, #0]

			  SSD1327_BeginFrame();
 8003b1c:	f000 fc1e 	bl	800435c <SSD1327_BeginFrame>
			  RunGame(&input_Snap);
 8003b20:	4821      	ldr	r0, [pc, #132]	@ (8003ba8 <main+0x1ac>)
 8003b22:	f000 fab3 	bl	800408c <RunGame>
			  SSD1327_Present();
 8003b26:	f000 fc69 	bl	80043fc <SSD1327_Present>
		  }

		  break;
 8003b2a:	e02f      	b.n	8003b8c <main+0x190>

	  case GS_Dead:
		  if(g_logicTick){
 8003b2c:	4b1d      	ldr	r3, [pc, #116]	@ (8003ba4 <main+0x1a8>)
 8003b2e:	781b      	ldrb	r3, [r3, #0]
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d010      	beq.n	8003b58 <main+0x15c>
			  g_logicTick = false;
 8003b36:	4b1b      	ldr	r3, [pc, #108]	@ (8003ba4 <main+0x1a8>)
 8003b38:	2200      	movs	r2, #0
 8003b3a:	701a      	strb	r2, [r3, #0]
			  input_Snap = InputRead();
 8003b3c:	4c1a      	ldr	r4, [pc, #104]	@ (8003ba8 <main+0x1ac>)
 8003b3e:	463b      	mov	r3, r7
 8003b40:	4618      	mov	r0, r3
 8003b42:	f7ff fec1 	bl	80038c8 <InputRead>
 8003b46:	4622      	mov	r2, r4
 8003b48:	463b      	mov	r3, r7
 8003b4a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003b4e:	e882 0003 	stmia.w	r2, {r0, r1}
			  RunDeadTick(&input_Snap);
 8003b52:	4815      	ldr	r0, [pc, #84]	@ (8003ba8 <main+0x1ac>)
 8003b54:	f000 fa5e 	bl	8004014 <RunDeadTick>
		  }

		  if(g_renderTick && !SSD1327_IsBusy()){
 8003b58:	4b14      	ldr	r3, [pc, #80]	@ (8003bac <main+0x1b0>)
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d016      	beq.n	8003b90 <main+0x194>
 8003b62:	f000 fc09 	bl	8004378 <SSD1327_IsBusy>
 8003b66:	4603      	mov	r3, r0
 8003b68:	f083 0301 	eor.w	r3, r3, #1
 8003b6c:	b2db      	uxtb	r3, r3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d00e      	beq.n	8003b90 <main+0x194>
			  g_renderTick = false;
 8003b72:	4b0e      	ldr	r3, [pc, #56]	@ (8003bac <main+0x1b0>)
 8003b74:	2200      	movs	r2, #0
 8003b76:	701a      	strb	r2, [r3, #0]

			  SSD1327_BeginFrame();
 8003b78:	f000 fbf0 	bl	800435c <SSD1327_BeginFrame>
			  RunDead(&input_Snap);
 8003b7c:	480a      	ldr	r0, [pc, #40]	@ (8003ba8 <main+0x1ac>)
 8003b7e:	f000 fa01 	bl	8003f84 <RunDead>
			  SSD1327_Present();
 8003b82:	f000 fc3b 	bl	80043fc <SSD1327_Present>
		  }

		  break;
 8003b86:	e003      	b.n	8003b90 <main+0x194>
		  break;
 8003b88:	bf00      	nop
 8003b8a:	e765      	b.n	8003a58 <main+0x5c>
		  break;
 8003b8c:	bf00      	nop
 8003b8e:	e763      	b.n	8003a58 <main+0x5c>
		  break;
 8003b90:	bf00      	nop
	  switch(GameGetState(&g_singleton)){
 8003b92:	e761      	b.n	8003a58 <main+0x5c>
 8003b94:	20000904 	.word	0x20000904
 8003b98:	20000a14 	.word	0x20000a14
 8003b9c:	20000968 	.word	0x20000968
 8003ba0:	200000a0 	.word	0x200000a0
 8003ba4:	20000a68 	.word	0x20000a68
 8003ba8:	20000a60 	.word	0x20000a60
 8003bac:	20000a69 	.word	0x20000a69

08003bb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b096      	sub	sp, #88	@ 0x58
 8003bb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003bb6:	f107 0314 	add.w	r3, r7, #20
 8003bba:	2244      	movs	r2, #68	@ 0x44
 8003bbc:	2100      	movs	r1, #0
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f005 f90b 	bl	8008dda <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003bc4:	463b      	mov	r3, r7
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	601a      	str	r2, [r3, #0]
 8003bca:	605a      	str	r2, [r3, #4]
 8003bcc:	609a      	str	r2, [r3, #8]
 8003bce:	60da      	str	r2, [r3, #12]
 8003bd0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003bd2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8003bd6:	f002 fd89 	bl	80066ec <HAL_PWREx_ControlVoltageScaling>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d001      	beq.n	8003be4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8003be0:	f000 faf2 	bl	80041c8 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003be4:	f002 fd64 	bl	80066b0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8003be8:	4b21      	ldr	r3, [pc, #132]	@ (8003c70 <SystemClock_Config+0xc0>)
 8003bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bee:	4a20      	ldr	r2, [pc, #128]	@ (8003c70 <SystemClock_Config+0xc0>)
 8003bf0:	f023 0318 	bic.w	r3, r3, #24
 8003bf4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8003bf8:	2314      	movs	r3, #20
 8003bfa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003c00:	2301      	movs	r3, #1
 8003c02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003c04:	2300      	movs	r3, #0
 8003c06:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003c08:	2360      	movs	r3, #96	@ 0x60
 8003c0a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003c0c:	2302      	movs	r3, #2
 8003c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8003c10:	2301      	movs	r3, #1
 8003c12:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003c14:	2301      	movs	r3, #1
 8003c16:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8003c18:	2328      	movs	r3, #40	@ 0x28
 8003c1a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003c1c:	2307      	movs	r3, #7
 8003c1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003c20:	2302      	movs	r3, #2
 8003c22:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003c24:	2302      	movs	r3, #2
 8003c26:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003c28:	f107 0314 	add.w	r3, r7, #20
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f002 fdb3 	bl	8006798 <HAL_RCC_OscConfig>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d001      	beq.n	8003c3c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8003c38:	f000 fac6 	bl	80041c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003c3c:	230f      	movs	r3, #15
 8003c3e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003c40:	2303      	movs	r3, #3
 8003c42:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003c44:	2300      	movs	r3, #0
 8003c46:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003c50:	463b      	mov	r3, r7
 8003c52:	2104      	movs	r1, #4
 8003c54:	4618      	mov	r0, r3
 8003c56:	f003 f9b3 	bl	8006fc0 <HAL_RCC_ClockConfig>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d001      	beq.n	8003c64 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8003c60:	f000 fab2 	bl	80041c8 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8003c64:	f003 fd8e 	bl	8007784 <HAL_RCCEx_EnableMSIPLLMode>
}
 8003c68:	bf00      	nop
 8003c6a:	3758      	adds	r7, #88	@ 0x58
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	40021000 	.word	0x40021000

08003c74 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	af00      	add	r7, sp, #0
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8003c78:	2200      	movs	r2, #0
 8003c7a:	2100      	movs	r1, #0
 8003c7c:	200d      	movs	r0, #13
 8003c7e:	f002 f90e 	bl	8005e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8003c82:	200d      	movs	r0, #13
 8003c84:	f002 f927 	bl	8005ed6 <HAL_NVIC_EnableIRQ>
  /* SPI1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003c88:	2200      	movs	r2, #0
 8003c8a:	2100      	movs	r1, #0
 8003c8c:	2023      	movs	r0, #35	@ 0x23
 8003c8e:	f002 f906 	bl	8005e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003c92:	2023      	movs	r0, #35	@ 0x23
 8003c94:	f002 f91f 	bl	8005ed6 <HAL_NVIC_EnableIRQ>
  /* TIM6_DAC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 10, 0);
 8003c98:	2200      	movs	r2, #0
 8003c9a:	210a      	movs	r1, #10
 8003c9c:	2036      	movs	r0, #54	@ 0x36
 8003c9e:	f002 f8fe 	bl	8005e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003ca2:	2036      	movs	r0, #54	@ 0x36
 8003ca4:	f002 f917 	bl	8005ed6 <HAL_NVIC_EnableIRQ>
}
 8003ca8:	bf00      	nop
 8003caa:	bd80      	pop	{r7, pc}

08003cac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b086      	sub	sp, #24
 8003cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003cb2:	463b      	mov	r3, r7
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	601a      	str	r2, [r3, #0]
 8003cb8:	605a      	str	r2, [r3, #4]
 8003cba:	609a      	str	r2, [r3, #8]
 8003cbc:	60da      	str	r2, [r3, #12]
 8003cbe:	611a      	str	r2, [r3, #16]
 8003cc0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8003cc2:	4b29      	ldr	r3, [pc, #164]	@ (8003d68 <MX_ADC1_Init+0xbc>)
 8003cc4:	4a29      	ldr	r2, [pc, #164]	@ (8003d6c <MX_ADC1_Init+0xc0>)
 8003cc6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003cc8:	4b27      	ldr	r3, [pc, #156]	@ (8003d68 <MX_ADC1_Init+0xbc>)
 8003cca:	2200      	movs	r2, #0
 8003ccc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003cce:	4b26      	ldr	r3, [pc, #152]	@ (8003d68 <MX_ADC1_Init+0xbc>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003cd4:	4b24      	ldr	r3, [pc, #144]	@ (8003d68 <MX_ADC1_Init+0xbc>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003cda:	4b23      	ldr	r3, [pc, #140]	@ (8003d68 <MX_ADC1_Init+0xbc>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003ce0:	4b21      	ldr	r3, [pc, #132]	@ (8003d68 <MX_ADC1_Init+0xbc>)
 8003ce2:	2204      	movs	r2, #4
 8003ce4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003ce6:	4b20      	ldr	r3, [pc, #128]	@ (8003d68 <MX_ADC1_Init+0xbc>)
 8003ce8:	2200      	movs	r2, #0
 8003cea:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003cec:	4b1e      	ldr	r3, [pc, #120]	@ (8003d68 <MX_ADC1_Init+0xbc>)
 8003cee:	2201      	movs	r2, #1
 8003cf0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8003cf2:	4b1d      	ldr	r3, [pc, #116]	@ (8003d68 <MX_ADC1_Init+0xbc>)
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003cf8:	4b1b      	ldr	r3, [pc, #108]	@ (8003d68 <MX_ADC1_Init+0xbc>)
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003d00:	4b19      	ldr	r3, [pc, #100]	@ (8003d68 <MX_ADC1_Init+0xbc>)
 8003d02:	2200      	movs	r2, #0
 8003d04:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003d06:	4b18      	ldr	r3, [pc, #96]	@ (8003d68 <MX_ADC1_Init+0xbc>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003d0c:	4b16      	ldr	r3, [pc, #88]	@ (8003d68 <MX_ADC1_Init+0xbc>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8003d14:	4b14      	ldr	r3, [pc, #80]	@ (8003d68 <MX_ADC1_Init+0xbc>)
 8003d16:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003d1a:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8003d1c:	4b12      	ldr	r3, [pc, #72]	@ (8003d68 <MX_ADC1_Init+0xbc>)
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003d24:	4810      	ldr	r0, [pc, #64]	@ (8003d68 <MX_ADC1_Init+0xbc>)
 8003d26:	f001 f8d9 	bl	8004edc <HAL_ADC_Init>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d001      	beq.n	8003d34 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8003d30:	f000 fa4a 	bl	80041c8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8003d34:	4b0e      	ldr	r3, [pc, #56]	@ (8003d70 <MX_ADC1_Init+0xc4>)
 8003d36:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003d38:	2306      	movs	r3, #6
 8003d3a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8003d3c:	2307      	movs	r3, #7
 8003d3e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003d40:	237f      	movs	r3, #127	@ 0x7f
 8003d42:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003d44:	2304      	movs	r3, #4
 8003d46:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003d4c:	463b      	mov	r3, r7
 8003d4e:	4619      	mov	r1, r3
 8003d50:	4805      	ldr	r0, [pc, #20]	@ (8003d68 <MX_ADC1_Init+0xbc>)
 8003d52:	f001 fa75 	bl	8005240 <HAL_ADC_ConfigChannel>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d001      	beq.n	8003d60 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8003d5c:	f000 fa34 	bl	80041c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003d60:	bf00      	nop
 8003d62:	3718      	adds	r7, #24
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	20000904 	.word	0x20000904
 8003d6c:	50040000 	.word	0x50040000
 8003d70:	14f00020 	.word	0x14f00020

08003d74 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003d78:	4b1b      	ldr	r3, [pc, #108]	@ (8003de8 <MX_SPI1_Init+0x74>)
 8003d7a:	4a1c      	ldr	r2, [pc, #112]	@ (8003dec <MX_SPI1_Init+0x78>)
 8003d7c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003d7e:	4b1a      	ldr	r3, [pc, #104]	@ (8003de8 <MX_SPI1_Init+0x74>)
 8003d80:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003d84:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003d86:	4b18      	ldr	r3, [pc, #96]	@ (8003de8 <MX_SPI1_Init+0x74>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003d8c:	4b16      	ldr	r3, [pc, #88]	@ (8003de8 <MX_SPI1_Init+0x74>)
 8003d8e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003d92:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d94:	4b14      	ldr	r3, [pc, #80]	@ (8003de8 <MX_SPI1_Init+0x74>)
 8003d96:	2200      	movs	r2, #0
 8003d98:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003d9a:	4b13      	ldr	r3, [pc, #76]	@ (8003de8 <MX_SPI1_Init+0x74>)
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003da0:	4b11      	ldr	r3, [pc, #68]	@ (8003de8 <MX_SPI1_Init+0x74>)
 8003da2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003da6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003da8:	4b0f      	ldr	r3, [pc, #60]	@ (8003de8 <MX_SPI1_Init+0x74>)
 8003daa:	2210      	movs	r2, #16
 8003dac:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003dae:	4b0e      	ldr	r3, [pc, #56]	@ (8003de8 <MX_SPI1_Init+0x74>)
 8003db0:	2200      	movs	r2, #0
 8003db2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003db4:	4b0c      	ldr	r3, [pc, #48]	@ (8003de8 <MX_SPI1_Init+0x74>)
 8003db6:	2200      	movs	r2, #0
 8003db8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003dba:	4b0b      	ldr	r3, [pc, #44]	@ (8003de8 <MX_SPI1_Init+0x74>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003dc0:	4b09      	ldr	r3, [pc, #36]	@ (8003de8 <MX_SPI1_Init+0x74>)
 8003dc2:	2207      	movs	r2, #7
 8003dc4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003dc6:	4b08      	ldr	r3, [pc, #32]	@ (8003de8 <MX_SPI1_Init+0x74>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003dcc:	4b06      	ldr	r3, [pc, #24]	@ (8003de8 <MX_SPI1_Init+0x74>)
 8003dce:	2208      	movs	r2, #8
 8003dd0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003dd2:	4805      	ldr	r0, [pc, #20]	@ (8003de8 <MX_SPI1_Init+0x74>)
 8003dd4:	f003 fdd8 	bl	8007988 <HAL_SPI_Init>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d001      	beq.n	8003de2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003dde:	f000 f9f3 	bl	80041c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003de2:	bf00      	nop
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	20000968 	.word	0x20000968
 8003dec:	40013000 	.word	0x40013000

08003df0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b084      	sub	sp, #16
 8003df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003df6:	1d3b      	adds	r3, r7, #4
 8003df8:	2200      	movs	r2, #0
 8003dfa:	601a      	str	r2, [r3, #0]
 8003dfc:	605a      	str	r2, [r3, #4]
 8003dfe:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003e00:	4b14      	ldr	r3, [pc, #80]	@ (8003e54 <MX_TIM6_Init+0x64>)
 8003e02:	4a15      	ldr	r2, [pc, #84]	@ (8003e58 <MX_TIM6_Init+0x68>)
 8003e04:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 8003e06:	4b13      	ldr	r3, [pc, #76]	@ (8003e54 <MX_TIM6_Init+0x64>)
 8003e08:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8003e0c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e0e:	4b11      	ldr	r3, [pc, #68]	@ (8003e54 <MX_TIM6_Init+0x64>)
 8003e10:	2200      	movs	r2, #0
 8003e12:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 80;
 8003e14:	4b0f      	ldr	r3, [pc, #60]	@ (8003e54 <MX_TIM6_Init+0x64>)
 8003e16:	2250      	movs	r2, #80	@ 0x50
 8003e18:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e1a:	4b0e      	ldr	r3, [pc, #56]	@ (8003e54 <MX_TIM6_Init+0x64>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003e20:	480c      	ldr	r0, [pc, #48]	@ (8003e54 <MX_TIM6_Init+0x64>)
 8003e22:	f004 fbc7 	bl	80085b4 <HAL_TIM_Base_Init>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d001      	beq.n	8003e30 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8003e2c:	f000 f9cc 	bl	80041c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e30:	2300      	movs	r3, #0
 8003e32:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e34:	2300      	movs	r3, #0
 8003e36:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003e38:	1d3b      	adds	r3, r7, #4
 8003e3a:	4619      	mov	r1, r3
 8003e3c:	4805      	ldr	r0, [pc, #20]	@ (8003e54 <MX_TIM6_Init+0x64>)
 8003e3e:	f004 fe05 	bl	8008a4c <HAL_TIMEx_MasterConfigSynchronization>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d001      	beq.n	8003e4c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003e48:	f000 f9be 	bl	80041c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003e4c:	bf00      	nop
 8003e4e:	3710      	adds	r7, #16
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	20000a14 	.word	0x20000a14
 8003e58:	40001000 	.word	0x40001000

08003e5c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b083      	sub	sp, #12
 8003e60:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003e62:	4b09      	ldr	r3, [pc, #36]	@ (8003e88 <MX_DMA_Init+0x2c>)
 8003e64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e66:	4a08      	ldr	r2, [pc, #32]	@ (8003e88 <MX_DMA_Init+0x2c>)
 8003e68:	f043 0301 	orr.w	r3, r3, #1
 8003e6c:	6493      	str	r3, [r2, #72]	@ 0x48
 8003e6e:	4b06      	ldr	r3, [pc, #24]	@ (8003e88 <MX_DMA_Init+0x2c>)
 8003e70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e72:	f003 0301 	and.w	r3, r3, #1
 8003e76:	607b      	str	r3, [r7, #4]
 8003e78:	687b      	ldr	r3, [r7, #4]

}
 8003e7a:	bf00      	nop
 8003e7c:	370c      	adds	r7, #12
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	40021000 	.word	0x40021000

08003e8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b088      	sub	sp, #32
 8003e90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e92:	f107 030c 	add.w	r3, r7, #12
 8003e96:	2200      	movs	r2, #0
 8003e98:	601a      	str	r2, [r3, #0]
 8003e9a:	605a      	str	r2, [r3, #4]
 8003e9c:	609a      	str	r2, [r3, #8]
 8003e9e:	60da      	str	r2, [r3, #12]
 8003ea0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ea2:	4b36      	ldr	r3, [pc, #216]	@ (8003f7c <MX_GPIO_Init+0xf0>)
 8003ea4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ea6:	4a35      	ldr	r2, [pc, #212]	@ (8003f7c <MX_GPIO_Init+0xf0>)
 8003ea8:	f043 0304 	orr.w	r3, r3, #4
 8003eac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003eae:	4b33      	ldr	r3, [pc, #204]	@ (8003f7c <MX_GPIO_Init+0xf0>)
 8003eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eb2:	f003 0304 	and.w	r3, r3, #4
 8003eb6:	60bb      	str	r3, [r7, #8]
 8003eb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003eba:	4b30      	ldr	r3, [pc, #192]	@ (8003f7c <MX_GPIO_Init+0xf0>)
 8003ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ebe:	4a2f      	ldr	r2, [pc, #188]	@ (8003f7c <MX_GPIO_Init+0xf0>)
 8003ec0:	f043 0301 	orr.w	r3, r3, #1
 8003ec4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ec6:	4b2d      	ldr	r3, [pc, #180]	@ (8003f7c <MX_GPIO_Init+0xf0>)
 8003ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eca:	f003 0301 	and.w	r3, r3, #1
 8003ece:	607b      	str	r3, [r7, #4]
 8003ed0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ed2:	4b2a      	ldr	r3, [pc, #168]	@ (8003f7c <MX_GPIO_Init+0xf0>)
 8003ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ed6:	4a29      	ldr	r2, [pc, #164]	@ (8003f7c <MX_GPIO_Init+0xf0>)
 8003ed8:	f043 0302 	orr.w	r3, r3, #2
 8003edc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ede:	4b27      	ldr	r3, [pc, #156]	@ (8003f7c <MX_GPIO_Init+0xf0>)
 8003ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ee2:	f003 0302 	and.w	r3, r3, #2
 8003ee6:	603b      	str	r3, [r7, #0]
 8003ee8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 8003eea:	2200      	movs	r2, #0
 8003eec:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003ef0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ef4:	f002 fbc4 	bl	8006680 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|CS_Pin|DC_Pin, GPIO_PIN_RESET);
 8003ef8:	2200      	movs	r2, #0
 8003efa:	2138      	movs	r1, #56	@ 0x38
 8003efc:	4820      	ldr	r0, [pc, #128]	@ (8003f80 <MX_GPIO_Init+0xf4>)
 8003efe:	f002 fbbf 	bl	8006680 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003f02:	2304      	movs	r3, #4
 8003f04:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f06:	2300      	movs	r3, #0
 8003f08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f0e:	f107 030c 	add.w	r3, r7, #12
 8003f12:	4619      	mov	r1, r3
 8003f14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f18:	f002 fa30 	bl	800637c <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_BTN_1_Pin */
  GPIO_InitStruct.Pin = USER_BTN_1_Pin;
 8003f1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f20:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f22:	2300      	movs	r3, #0
 8003f24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003f26:	2302      	movs	r3, #2
 8003f28:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_BTN_1_GPIO_Port, &GPIO_InitStruct);
 8003f2a:	f107 030c 	add.w	r3, r7, #12
 8003f2e:	4619      	mov	r1, r3
 8003f30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f34:	f002 fa22 	bl	800637c <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 8003f38:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003f3c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f42:	2300      	movs	r3, #0
 8003f44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f46:	2300      	movs	r3, #0
 8003f48:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8003f4a:	f107 030c 	add.w	r3, r7, #12
 8003f4e:	4619      	mov	r1, r3
 8003f50:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f54:	f002 fa12 	bl	800637c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin CS_Pin DC_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|CS_Pin|DC_Pin;
 8003f58:	2338      	movs	r3, #56	@ 0x38
 8003f5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f60:	2300      	movs	r3, #0
 8003f62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f64:	2300      	movs	r3, #0
 8003f66:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f68:	f107 030c 	add.w	r3, r7, #12
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	4804      	ldr	r0, [pc, #16]	@ (8003f80 <MX_GPIO_Init+0xf4>)
 8003f70:	f002 fa04 	bl	800637c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003f74:	bf00      	nop
 8003f76:	3720      	adds	r7, #32
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	40021000 	.word	0x40021000
 8003f80:	48000400 	.word	0x48000400

08003f84 <RunDead>:

/* USER CODE BEGIN 4 */
void RunDead(InputSnapshot* in)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af02      	add	r7, sp, #8
 8003f8a:	6078      	str	r0, [r7, #4]
	static int x = 0, dx = 1;
	x += dx;
 8003f8c:	4b1c      	ldr	r3, [pc, #112]	@ (8004000 <RunDead+0x7c>)
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	4b1c      	ldr	r3, [pc, #112]	@ (8004004 <RunDead+0x80>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4413      	add	r3, r2
 8003f96:	4a1a      	ldr	r2, [pc, #104]	@ (8004000 <RunDead+0x7c>)
 8003f98:	6013      	str	r3, [r2, #0]
	if (x < 1 || x > 55) dx = -dx;
 8003f9a:	4b19      	ldr	r3, [pc, #100]	@ (8004000 <RunDead+0x7c>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	dd03      	ble.n	8003faa <RunDead+0x26>
 8003fa2:	4b17      	ldr	r3, [pc, #92]	@ (8004000 <RunDead+0x7c>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	2b37      	cmp	r3, #55	@ 0x37
 8003fa8:	dd04      	ble.n	8003fb4 <RunDead+0x30>
 8003faa:	4b16      	ldr	r3, [pc, #88]	@ (8004004 <RunDead+0x80>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	425b      	negs	r3, r3
 8003fb0:	4a14      	ldr	r2, [pc, #80]	@ (8004004 <RunDead+0x80>)
 8003fb2:	6013      	str	r3, [r2, #0]

	GFX_DrawBitMap_P(x,(SCREEN_HEIGHT/2) - 4,Defeated_map,67,16,1);
 8003fb4:	4b12      	ldr	r3, [pc, #72]	@ (8004000 <RunDead+0x7c>)
 8003fb6:	6818      	ldr	r0, [r3, #0]
 8003fb8:	2301      	movs	r3, #1
 8003fba:	9301      	str	r3, [sp, #4]
 8003fbc:	2310      	movs	r3, #16
 8003fbe:	9300      	str	r3, [sp, #0]
 8003fc0:	2343      	movs	r3, #67	@ 0x43
 8003fc2:	4a11      	ldr	r2, [pc, #68]	@ (8004008 <RunDead+0x84>)
 8003fc4:	213c      	movs	r1, #60	@ 0x3c
 8003fc6:	f7fc fef1 	bl	8000dac <GFX_DrawBitMap_P>
	GFX_DrawBitMap_P(35,(SCREEN_HEIGHT/2) + 24,Score_map,37,10,1);
 8003fca:	2301      	movs	r3, #1
 8003fcc:	9301      	str	r3, [sp, #4]
 8003fce:	230a      	movs	r3, #10
 8003fd0:	9300      	str	r3, [sp, #0]
 8003fd2:	2325      	movs	r3, #37	@ 0x25
 8003fd4:	4a0d      	ldr	r2, [pc, #52]	@ (800400c <RunDead+0x88>)
 8003fd6:	2158      	movs	r1, #88	@ 0x58
 8003fd8:	2023      	movs	r0, #35	@ 0x23
 8003fda:	f7fc fee7 	bl	8000dac <GFX_DrawBitMap_P>
	GFX_PutInt(73,(SCREEN_HEIGHT/2) + 27,GameGetPlayerScore(&g_singleton),1,1,0);
 8003fde:	480c      	ldr	r0, [pc, #48]	@ (8004010 <RunDead+0x8c>)
 8003fe0:	f7ff fc3c 	bl	800385c <GameGetPlayerScore>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	9301      	str	r3, [sp, #4]
 8003fea:	2301      	movs	r3, #1
 8003fec:	9300      	str	r3, [sp, #0]
 8003fee:	2301      	movs	r3, #1
 8003ff0:	215b      	movs	r1, #91	@ 0x5b
 8003ff2:	2049      	movs	r0, #73	@ 0x49
 8003ff4:	f7fd f86c 	bl	80010d0 <GFX_PutInt>
}
 8003ff8:	bf00      	nop
 8003ffa:	3708      	adds	r7, #8
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	20000a6c 	.word	0x20000a6c
 8004004:	20000004 	.word	0x20000004
 8004008:	0800afa4 	.word	0x0800afa4
 800400c:	0800af70 	.word	0x0800af70
 8004010:	200000a0 	.word	0x200000a0

08004014 <RunDeadTick>:

void RunDeadTick(InputSnapshot* in){
 8004014:	b580      	push	{r7, lr}
 8004016:	b082      	sub	sp, #8
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
	if(in->btn1State == GPIO_PIN_SET)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	791b      	ldrb	r3, [r3, #4]
 8004020:	2b01      	cmp	r3, #1
 8004022:	d105      	bne.n	8004030 <RunDeadTick+0x1c>
	{
		PlayDeadAnim();
 8004024:	f000 f80a 	bl	800403c <PlayDeadAnim>
		GameSetState(&g_singleton, GS_Menu);
 8004028:	2100      	movs	r1, #0
 800402a:	4803      	ldr	r0, [pc, #12]	@ (8004038 <RunDeadTick+0x24>)
 800402c:	f7ff fbf9 	bl	8003822 <GameSetState>
	}
}
 8004030:	bf00      	nop
 8004032:	3708      	adds	r7, #8
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}
 8004038:	200000a0 	.word	0x200000a0

0800403c <PlayDeadAnim>:

void PlayDeadAnim(void)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af02      	add	r7, sp, #8
	uint8_t i;

	for (i = 0; i < 10; ++i)
 8004042:	2300      	movs	r3, #0
 8004044:	71fb      	strb	r3, [r7, #7]
 8004046:	e018      	b.n	800407a <PlayDeadAnim+0x3e>
	{
		SSD1327_BeginFrame();
 8004048:	f000 f988 	bl	800435c <SSD1327_BeginFrame>
		GFX_FillRect(0,0,128,128,1);
 800404c:	2301      	movs	r3, #1
 800404e:	9300      	str	r3, [sp, #0]
 8004050:	2380      	movs	r3, #128	@ 0x80
 8004052:	2280      	movs	r2, #128	@ 0x80
 8004054:	2100      	movs	r1, #0
 8004056:	2000      	movs	r0, #0
 8004058:	f7fc ffb0 	bl	8000fbc <GFX_FillRect>
		SSD1327_Display();
 800405c:	f000 f978 	bl	8004350 <SSD1327_Display>
		HAL_Delay(10);
 8004060:	200a      	movs	r0, #10
 8004062:	f000 fd3d 	bl	8004ae0 <HAL_Delay>

		SSD1327_BeginFrame();
 8004066:	f000 f979 	bl	800435c <SSD1327_BeginFrame>
		SSD1327_Display();
 800406a:	f000 f971 	bl	8004350 <SSD1327_Display>
		HAL_Delay(10);
 800406e:	200a      	movs	r0, #10
 8004070:	f000 fd36 	bl	8004ae0 <HAL_Delay>
	for (i = 0; i < 10; ++i)
 8004074:	79fb      	ldrb	r3, [r7, #7]
 8004076:	3301      	adds	r3, #1
 8004078:	71fb      	strb	r3, [r7, #7]
 800407a:	79fb      	ldrb	r3, [r7, #7]
 800407c:	2b09      	cmp	r3, #9
 800407e:	d9e3      	bls.n	8004048 <PlayDeadAnim+0xc>
	}
}
 8004080:	bf00      	nop
 8004082:	bf00      	nop
 8004084:	3708      	adds	r7, #8
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
	...

0800408c <RunGame>:

void RunGame (InputSnapshot* in)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b082      	sub	sp, #8
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
	GameDraw(&g_singleton, in);
 8004094:	6879      	ldr	r1, [r7, #4]
 8004096:	4803      	ldr	r0, [pc, #12]	@ (80040a4 <RunGame+0x18>)
 8004098:	f7fe facc 	bl	8002634 <GameDraw>
}
 800409c:	bf00      	nop
 800409e:	3708      	adds	r7, #8
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}
 80040a4:	200000a0 	.word	0x200000a0

080040a8 <RunGameTick>:

void RunGameTick(InputSnapshot* in, GameCtx* g){
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b082      	sub	sp, #8
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
 80040b0:	6039      	str	r1, [r7, #0]

	GameLevelUpdate(g);
 80040b2:	6838      	ldr	r0, [r7, #0]
 80040b4:	f7fe fd1e 	bl	8002af4 <GameLevelUpdate>
	GameTick(g, in);
 80040b8:	6879      	ldr	r1, [r7, #4]
 80040ba:	6838      	ldr	r0, [r7, #0]
 80040bc:	f7fd fa0a 	bl	80014d4 <GameTick>
	GameUpdateBackground(g);
 80040c0:	6838      	ldr	r0, [r7, #0]
 80040c2:	f7fe fdbb 	bl	8002c3c <GameUpdateBackground>
	GameUpdateBonus(g);
 80040c6:	6838      	ldr	r0, [r7, #0]
 80040c8:	f7fe ff5e 	bl	8002f88 <GameUpdateBonus>
	GameUpdateExplosion(g);
 80040cc:	6838      	ldr	r0, [r7, #0]
 80040ce:	f7ff fb6b 	bl	80037a8 <GameUpdateExplosion>
}
 80040d2:	bf00      	nop
 80040d4:	3708      	adds	r7, #8
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}
	...

080040dc <RunMenu>:

void RunMenu (InputSnapshot* in)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af02      	add	r7, sp, #8
 80040e2:	6078      	str	r0, [r7, #4]
	static int x = 0, dx = 1;
	x += dx;
 80040e4:	4b1b      	ldr	r3, [pc, #108]	@ (8004154 <RunMenu+0x78>)
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	4b1b      	ldr	r3, [pc, #108]	@ (8004158 <RunMenu+0x7c>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4413      	add	r3, r2
 80040ee:	4a19      	ldr	r2, [pc, #100]	@ (8004154 <RunMenu+0x78>)
 80040f0:	6013      	str	r3, [r2, #0]
	if (x < 1 || x > 65) dx = -dx;
 80040f2:	4b18      	ldr	r3, [pc, #96]	@ (8004154 <RunMenu+0x78>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	dd03      	ble.n	8004102 <RunMenu+0x26>
 80040fa:	4b16      	ldr	r3, [pc, #88]	@ (8004154 <RunMenu+0x78>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2b41      	cmp	r3, #65	@ 0x41
 8004100:	dd04      	ble.n	800410c <RunMenu+0x30>
 8004102:	4b15      	ldr	r3, [pc, #84]	@ (8004158 <RunMenu+0x7c>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	425b      	negs	r3, r3
 8004108:	4a13      	ldr	r2, [pc, #76]	@ (8004158 <RunMenu+0x7c>)
 800410a:	6013      	str	r3, [r2, #0]

	GFX_DrawBitMap_P(x,(SCREEN_HEIGHT/2) - 10,uGalaxy_map,54,16,1);
 800410c:	4b11      	ldr	r3, [pc, #68]	@ (8004154 <RunMenu+0x78>)
 800410e:	6818      	ldr	r0, [r3, #0]
 8004110:	2301      	movs	r3, #1
 8004112:	9301      	str	r3, [sp, #4]
 8004114:	2310      	movs	r3, #16
 8004116:	9300      	str	r3, [sp, #0]
 8004118:	2336      	movs	r3, #54	@ 0x36
 800411a:	4a10      	ldr	r2, [pc, #64]	@ (800415c <RunMenu+0x80>)
 800411c:	2136      	movs	r1, #54	@ 0x36
 800411e:	f7fc fe45 	bl	8000dac <GFX_DrawBitMap_P>
	GFX_DrawRoundRect(15,(SCREEN_HEIGHT/2) + 34,93,20,8,1);
 8004122:	2301      	movs	r3, #1
 8004124:	9301      	str	r3, [sp, #4]
 8004126:	2308      	movs	r3, #8
 8004128:	9300      	str	r3, [sp, #0]
 800412a:	2314      	movs	r3, #20
 800412c:	225d      	movs	r2, #93	@ 0x5d
 800412e:	2162      	movs	r1, #98	@ 0x62
 8004130:	200f      	movs	r0, #15
 8004132:	f7fc ffed 	bl	8001110 <GFX_DrawRoundRect>
	GFX_DrawBitMap_P(26, (SCREEN_HEIGHT/2)+ 37, PressToStart_map, 66,10,1);
 8004136:	2301      	movs	r3, #1
 8004138:	9301      	str	r3, [sp, #4]
 800413a:	230a      	movs	r3, #10
 800413c:	9300      	str	r3, [sp, #0]
 800413e:	2342      	movs	r3, #66	@ 0x42
 8004140:	4a07      	ldr	r2, [pc, #28]	@ (8004160 <RunMenu+0x84>)
 8004142:	2165      	movs	r1, #101	@ 0x65
 8004144:	201a      	movs	r0, #26
 8004146:	f7fc fe31 	bl	8000dac <GFX_DrawBitMap_P>

}
 800414a:	bf00      	nop
 800414c:	3708      	adds	r7, #8
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	20000a70 	.word	0x20000a70
 8004158:	20000008 	.word	0x20000008
 800415c:	0800b034 	.word	0x0800b034
 8004160:	0800b0a4 	.word	0x0800b0a4

08004164 <RunMenuTick>:
void RunMenuTick(InputSnapshot* in){
 8004164:	b580      	push	{r7, lr}
 8004166:	b082      	sub	sp, #8
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
	if(in->btn1State == GPIO_PIN_SET)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	791b      	ldrb	r3, [r3, #4]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d106      	bne.n	8004182 <RunMenuTick+0x1e>
	{
		GameInit(&g_singleton);
 8004174:	4805      	ldr	r0, [pc, #20]	@ (800418c <RunMenuTick+0x28>)
 8004176:	f7fd f907 	bl	8001388 <GameInit>
		GameSetState(&g_singleton, GS_Playing);
 800417a:	2101      	movs	r1, #1
 800417c:	4803      	ldr	r0, [pc, #12]	@ (800418c <RunMenuTick+0x28>)
 800417e:	f7ff fb50 	bl	8003822 <GameSetState>
	}
}
 8004182:	bf00      	nop
 8004184:	3708      	adds	r7, #8
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	200000a0 	.word	0x200000a0

08004190 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8004190:	b480      	push	{r7}
 8004192:	b083      	sub	sp, #12
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a07      	ldr	r2, [pc, #28]	@ (80041bc <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d105      	bne.n	80041ae <HAL_TIM_PeriodElapsedCallback+0x1e>
    {
        g_logicTick  = true;
 80041a2:	4b07      	ldr	r3, [pc, #28]	@ (80041c0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80041a4:	2201      	movs	r2, #1
 80041a6:	701a      	strb	r2, [r3, #0]
        g_renderTick = true;
 80041a8:	4b06      	ldr	r3, [pc, #24]	@ (80041c4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80041aa:	2201      	movs	r2, #1
 80041ac:	701a      	strb	r2, [r3, #0]
    }
}
 80041ae:	bf00      	nop
 80041b0:	370c      	adds	r7, #12
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr
 80041ba:	bf00      	nop
 80041bc:	40001000 	.word	0x40001000
 80041c0:	20000a68 	.word	0x20000a68
 80041c4:	20000a69 	.word	0x20000a69

080041c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80041c8:	b480      	push	{r7}
 80041ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80041cc:	b672      	cpsid	i
}
 80041ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80041d0:	bf00      	nop
 80041d2:	e7fd      	b.n	80041d0 <Error_Handler+0x8>

080041d4 <SSD1327_CMD>:

/**
 * @brief Sends a single command byte to the SSD1327 controller.
 * @param cmd Command byte to send.
 */
static void SSD1327_CMD (uint8_t cmd){
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b082      	sub	sp, #8
 80041d8:	af00      	add	r7, sp, #0
 80041da:	4603      	mov	r3, r0
 80041dc:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(DC_PORT, DC, GPIO_PIN_RESET);
 80041de:	2200      	movs	r2, #0
 80041e0:	2120      	movs	r1, #32
 80041e2:	480c      	ldr	r0, [pc, #48]	@ (8004214 <SSD1327_CMD+0x40>)
 80041e4:	f002 fa4c 	bl	8006680 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CS_PORT, CS, GPIO_PIN_RESET);
 80041e8:	2200      	movs	r2, #0
 80041ea:	2110      	movs	r1, #16
 80041ec:	4809      	ldr	r0, [pc, #36]	@ (8004214 <SSD1327_CMD+0x40>)
 80041ee:	f002 fa47 	bl	8006680 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(ssd1327_spi, &cmd, 1, 10);
 80041f2:	4b09      	ldr	r3, [pc, #36]	@ (8004218 <SSD1327_CMD+0x44>)
 80041f4:	6818      	ldr	r0, [r3, #0]
 80041f6:	1df9      	adds	r1, r7, #7
 80041f8:	230a      	movs	r3, #10
 80041fa:	2201      	movs	r2, #1
 80041fc:	f003 fc67 	bl	8007ace <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_PORT, CS, GPIO_PIN_SET);
 8004200:	2201      	movs	r2, #1
 8004202:	2110      	movs	r1, #16
 8004204:	4803      	ldr	r0, [pc, #12]	@ (8004214 <SSD1327_CMD+0x40>)
 8004206:	f002 fa3b 	bl	8006680 <HAL_GPIO_WritePin>

}
 800420a:	bf00      	nop
 800420c:	3708      	adds	r7, #8
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
 8004212:	bf00      	nop
 8004214:	48000400 	.word	0x48000400
 8004218:	20000a74 	.word	0x20000a74

0800421c <SSD1327_Reset>:
//}

/**
 * @brief Performs hardware reset sequence for SSD1327.
 */
static void SSD1327_Reset(void){
 800421c:	b580      	push	{r7, lr}
 800421e:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(RST_PORT, RST, GPIO_PIN_RESET);
 8004220:	2200      	movs	r2, #0
 8004222:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004226:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800422a:	f002 fa29 	bl	8006680 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 800422e:	2014      	movs	r0, #20
 8004230:	f000 fc56 	bl	8004ae0 <HAL_Delay>
	HAL_GPIO_WritePin(RST_PORT, RST, GPIO_PIN_SET);
 8004234:	2201      	movs	r2, #1
 8004236:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800423a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800423e:	f002 fa1f 	bl	8006680 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8004242:	2014      	movs	r0, #20
 8004244:	f000 fc4c 	bl	8004ae0 <HAL_Delay>

}
 8004248:	bf00      	nop
 800424a:	bd80      	pop	{r7, pc}

0800424c <SSD1327_SpiInit>:

/**
 * @brief Initializes SPI interface and display.
 * @param spi Pointer to SPI handle.
 */
void SSD1327_SpiInit(SPI_HandleTypeDef *spi){
 800424c:	b580      	push	{r7, lr}
 800424e:	b082      	sub	sp, #8
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]

	ssd1327_spi = spi;
 8004254:	4a05      	ldr	r2, [pc, #20]	@ (800426c <SSD1327_SpiInit+0x20>)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6013      	str	r3, [r2, #0]

	SSD1327_Reset();
 800425a:	f7ff ffdf 	bl	800421c <SSD1327_Reset>
	SSD1327_Init();
 800425e:	f000 f807 	bl	8004270 <SSD1327_Init>

}
 8004262:	bf00      	nop
 8004264:	3708      	adds	r7, #8
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	20000a74 	.word	0x20000a74

08004270 <SSD1327_Init>:

/**
 * @brief Sends full initialization command sequence to SSD1327.
 * @details Configures addressing mode, contrast, remapping, voltages, etc.
 */
static void SSD1327_Init (void){
 8004270:	b580      	push	{r7, lr}
 8004272:	af00      	add	r7, sp, #0

	SSD1327_CMD(0xae);	// Turn off oled panel
 8004274:	20ae      	movs	r0, #174	@ 0xae
 8004276:	f7ff ffad 	bl	80041d4 <SSD1327_CMD>

	SSD1327_CMD(0x15);  // Set column addresses
 800427a:	2015      	movs	r0, #21
 800427c:	f7ff ffaa 	bl	80041d4 <SSD1327_CMD>
	SSD1327_CMD(0x00);  // Start column  0
 8004280:	2000      	movs	r0, #0
 8004282:	f7ff ffa7 	bl	80041d4 <SSD1327_CMD>
	SSD1327_CMD(0x7f);  // End column  127
 8004286:	207f      	movs	r0, #127	@ 0x7f
 8004288:	f7ff ffa4 	bl	80041d4 <SSD1327_CMD>

	SSD1327_CMD(0x75);  // Set row addresses
 800428c:	2075      	movs	r0, #117	@ 0x75
 800428e:	f7ff ffa1 	bl	80041d4 <SSD1327_CMD>
	SSD1327_CMD(0x00);  // Start row  0
 8004292:	2000      	movs	r0, #0
 8004294:	f7ff ff9e 	bl	80041d4 <SSD1327_CMD>
	SSD1327_CMD(0x7f);  // End row  127
 8004298:	207f      	movs	r0, #127	@ 0x7f
 800429a:	f7ff ff9b 	bl	80041d4 <SSD1327_CMD>

	SSD1327_CMD(0x81);  // Set contrast control
 800429e:	2081      	movs	r0, #129	@ 0x81
 80042a0:	f7ff ff98 	bl	80041d4 <SSD1327_CMD>
	SSD1327_CMD(0x80);  // 50% (128/255) def.0x80
 80042a4:	2080      	movs	r0, #128	@ 0x80
 80042a6:	f7ff ff95 	bl	80041d4 <SSD1327_CMD>

	SSD1327_CMD(0xa0);  // Gment remap
 80042aa:	20a0      	movs	r0, #160	@ 0xa0
 80042ac:	f7ff ff92 	bl	80041d4 <SSD1327_CMD>
	SSD1327_CMD(0x51);  // 51 (To my understanding, this is orientation
 80042b0:	2051      	movs	r0, #81	@ 0x51
 80042b2:	f7ff ff8f 	bl	80041d4 <SSD1327_CMD>

	SSD1327_CMD(0xa1);  // Start line
 80042b6:	20a1      	movs	r0, #161	@ 0xa1
 80042b8:	f7ff ff8c 	bl	80041d4 <SSD1327_CMD>
	SSD1327_CMD(0x00);
 80042bc:	2000      	movs	r0, #0
 80042be:	f7ff ff89 	bl	80041d4 <SSD1327_CMD>

	SSD1327_CMD(0xa2);  // Display offset
 80042c2:	20a2      	movs	r0, #162	@ 0xa2
 80042c4:	f7ff ff86 	bl	80041d4 <SSD1327_CMD>
	SSD1327_CMD(0x00);
 80042c8:	2000      	movs	r0, #0
 80042ca:	f7ff ff83 	bl	80041d4 <SSD1327_CMD>

	SSD1327_CMD(0xa4);  // rmal display
 80042ce:	20a4      	movs	r0, #164	@ 0xa4
 80042d0:	f7ff ff80 	bl	80041d4 <SSD1327_CMD>
	SSD1327_CMD(0xa8);  // Set multiplex ratio
 80042d4:	20a8      	movs	r0, #168	@ 0xa8
 80042d6:	f7ff ff7d 	bl	80041d4 <SSD1327_CMD>
	SSD1327_CMD(0x7f);
 80042da:	207f      	movs	r0, #127	@ 0x7f
 80042dc:	f7ff ff7a 	bl	80041d4 <SSD1327_CMD>

	SSD1327_CMD(0xb1);  // Set phase leghth
 80042e0:	20b1      	movs	r0, #177	@ 0xb1
 80042e2:	f7ff ff77 	bl	80041d4 <SSD1327_CMD>
	SSD1327_CMD(0xf1);
 80042e6:	20f1      	movs	r0, #241	@ 0xf1
 80042e8:	f7ff ff74 	bl	80041d4 <SSD1327_CMD>

	SSD1327_CMD(0xb3);  // Set dclk
 80042ec:	20b3      	movs	r0, #179	@ 0xb3
 80042ee:	f7ff ff71 	bl	80041d4 <SSD1327_CMD>
	SSD1327_CMD(0x00);  // 80Hz:0xc1 90Hz:0xe1  100Hz:0x00  110Hz:0x30 120Hz:0x50  130Hz:0x70   01
 80042f2:	2000      	movs	r0, #0
 80042f4:	f7ff ff6e 	bl	80041d4 <SSD1327_CMD>

	SSD1327_CMD(0xab);  // Enable vReg
 80042f8:	20ab      	movs	r0, #171	@ 0xab
 80042fa:	f7ff ff6b 	bl	80041d4 <SSD1327_CMD>
	SSD1327_CMD(0x01);
 80042fe:	2001      	movs	r0, #1
 8004300:	f7ff ff68 	bl	80041d4 <SSD1327_CMD>

	SSD1327_CMD(0xb6);  // Set phase leghth
 8004304:	20b6      	movs	r0, #182	@ 0xb6
 8004306:	f7ff ff65 	bl	80041d4 <SSD1327_CMD>
	SSD1327_CMD(0x0f);
 800430a:	200f      	movs	r0, #15
 800430c:	f7ff ff62 	bl	80041d4 <SSD1327_CMD>

	SSD1327_CMD(0xbe); 	// Set vcomh voltage
 8004310:	20be      	movs	r0, #190	@ 0xbe
 8004312:	f7ff ff5f 	bl	80041d4 <SSD1327_CMD>
	SSD1327_CMD(0x0f);
 8004316:	200f      	movs	r0, #15
 8004318:	f7ff ff5c 	bl	80041d4 <SSD1327_CMD>

	SSD1327_CMD(0xbc); 	// Set pre-charge voltage
 800431c:	20bc      	movs	r0, #188	@ 0xbc
 800431e:	f7ff ff59 	bl	80041d4 <SSD1327_CMD>
	SSD1327_CMD(0x08);
 8004322:	2008      	movs	r0, #8
 8004324:	f7ff ff56 	bl	80041d4 <SSD1327_CMD>

	SSD1327_CMD(0xd5); 	// Second precharge period
 8004328:	20d5      	movs	r0, #213	@ 0xd5
 800432a:	f7ff ff53 	bl	80041d4 <SSD1327_CMD>
	SSD1327_CMD(0x62);
 800432e:	2062      	movs	r0, #98	@ 0x62
 8004330:	f7ff ff50 	bl	80041d4 <SSD1327_CMD>

	SSD1327_CMD(0xfd); 	// Unlock commands
 8004334:	20fd      	movs	r0, #253	@ 0xfd
 8004336:	f7ff ff4d 	bl	80041d4 <SSD1327_CMD>
	SSD1327_CMD(0x12);
 800433a:	2012      	movs	r0, #18
 800433c:	f7ff ff4a 	bl	80041d4 <SSD1327_CMD>

	SSD1327_CMD(0xA4);
 8004340:	20a4      	movs	r0, #164	@ 0xa4
 8004342:	f7ff ff47 	bl	80041d4 <SSD1327_CMD>

	SSD1327_CMD(SSD1327_DISPLAYON);
 8004346:	20af      	movs	r0, #175	@ 0xaf
 8004348:	f7ff ff44 	bl	80041d4 <SSD1327_CMD>
}
 800434c:	bf00      	nop
 800434e:	bd80      	pop	{r7, pc}

08004350 <SSD1327_Display>:

/**
 * @brief Transfers frame buffer to display.
 * @details If DMA is enabled, starts asynchronous transfer using @ref SSD1327_Present().
 */
void SSD1327_Display (void){
 8004350:	b580      	push	{r7, lr}
 8004352:	af00      	add	r7, sp, #0

#ifdef SSD1327_USE_DMA
    (void)SSD1327_Present();  /// Skip frame if DMA busy
 8004354:	f000 f852 	bl	80043fc <SSD1327_Present>
    HAL_SPI_Transmit(ssd1327_spi, (uint8_t*)_bufferDraw, BUF_SIZE, 100);
    HAL_GPIO_WritePin(CS_PORT, CS, GPIO_PIN_SET);
#endif


}
 8004358:	bf00      	nop
 800435a:	bd80      	pop	{r7, pc}

0800435c <SSD1327_BeginFrame>:

/**
 * @brief Begins a new frame by clearing the back buffer.
 */
void SSD1327_BeginFrame(void){
 800435c:	b580      	push	{r7, lr}
 800435e:	af00      	add	r7, sp, #0
    memset(_bufferDraw, 0x00, BUF_SIZE);
 8004360:	4b04      	ldr	r3, [pc, #16]	@ (8004374 <SSD1327_BeginFrame+0x18>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004368:	2100      	movs	r1, #0
 800436a:	4618      	mov	r0, r3
 800436c:	f004 fd35 	bl	8008dda <memset>
}
 8004370:	bf00      	nop
 8004372:	bd80      	pop	{r7, pc}
 8004374:	2000000c 	.word	0x2000000c

08004378 <SSD1327_IsBusy>:

/**
 * @brief Checks if SPI DMA transfer is currently in progress.
 * @return `true` if busy, otherwise `false`.
 */
bool SSD1327_IsBusy(void){
 8004378:	b480      	push	{r7}
 800437a:	af00      	add	r7, sp, #0
    return _ssd1327DMA_Busy;;
 800437c:	4b03      	ldr	r3, [pc, #12]	@ (800438c <SSD1327_IsBusy+0x14>)
 800437e:	781b      	ldrb	r3, [r3, #0]
 8004380:	b2db      	uxtb	r3, r3
}
 8004382:	4618      	mov	r0, r3
 8004384:	46bd      	mov	sp, r7
 8004386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438a:	4770      	bx	lr
 800438c:	20004a78 	.word	0x20004a78

08004390 <SSD1327_StartDMATransfer>:
/**
 * @brief Starts DMA transfer of display buffer.
 * @param data Pointer to buffer data.
 * @param len  Length of buffer in bytes.
 */
static void SSD1327_StartDMATransfer(uint8_t* data, size_t len){
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
 8004398:	6039      	str	r1, [r7, #0]
    // set window addresses (commands, blocking - it's only a few bytes)
    SSD1327_CMD(SSD1327_SETCOLUMNADDRESS); SSD1327_CMD(0x00); SSD1327_CMD(0x7F);
 800439a:	2015      	movs	r0, #21
 800439c:	f7ff ff1a 	bl	80041d4 <SSD1327_CMD>
 80043a0:	2000      	movs	r0, #0
 80043a2:	f7ff ff17 	bl	80041d4 <SSD1327_CMD>
 80043a6:	207f      	movs	r0, #127	@ 0x7f
 80043a8:	f7ff ff14 	bl	80041d4 <SSD1327_CMD>
    SSD1327_CMD(SSD1327_SETROWADDRESS);    SSD1327_CMD(0x00); SSD1327_CMD(0x7F);
 80043ac:	2075      	movs	r0, #117	@ 0x75
 80043ae:	f7ff ff11 	bl	80041d4 <SSD1327_CMD>
 80043b2:	2000      	movs	r0, #0
 80043b4:	f7ff ff0e 	bl	80041d4 <SSD1327_CMD>
 80043b8:	207f      	movs	r0, #127	@ 0x7f
 80043ba:	f7ff ff0b 	bl	80041d4 <SSD1327_CMD>

    // DATA: DC=1, CS=0 i DMA
    HAL_GPIO_WritePin(CS_PORT, CS, GPIO_PIN_RESET);
 80043be:	2200      	movs	r2, #0
 80043c0:	2110      	movs	r1, #16
 80043c2:	480b      	ldr	r0, [pc, #44]	@ (80043f0 <SSD1327_StartDMATransfer+0x60>)
 80043c4:	f002 f95c 	bl	8006680 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DC_PORT, DC, GPIO_PIN_SET);
 80043c8:	2201      	movs	r2, #1
 80043ca:	2120      	movs	r1, #32
 80043cc:	4808      	ldr	r0, [pc, #32]	@ (80043f0 <SSD1327_StartDMATransfer+0x60>)
 80043ce:	f002 f957 	bl	8006680 <HAL_GPIO_WritePin>

    _ssd1327DMA_Busy = true;
 80043d2:	4b08      	ldr	r3, [pc, #32]	@ (80043f4 <SSD1327_StartDMATransfer+0x64>)
 80043d4:	2201      	movs	r2, #1
 80043d6:	701a      	strb	r2, [r3, #0]
    HAL_SPI_Transmit_DMA(ssd1327_spi, data, len);
 80043d8:	4b07      	ldr	r3, [pc, #28]	@ (80043f8 <SSD1327_StartDMATransfer+0x68>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	683a      	ldr	r2, [r7, #0]
 80043de:	b292      	uxth	r2, r2
 80043e0:	6879      	ldr	r1, [r7, #4]
 80043e2:	4618      	mov	r0, r3
 80043e4:	f003 fcea 	bl	8007dbc <HAL_SPI_Transmit_DMA>
}
 80043e8:	bf00      	nop
 80043ea:	3708      	adds	r7, #8
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bd80      	pop	{r7, pc}
 80043f0:	48000400 	.word	0x48000400
 80043f4:	20004a78 	.word	0x20004a78
 80043f8:	20000a74 	.word	0x20000a74

080043fc <SSD1327_Present>:

/**
 * @brief Presents current frame by swapping buffers and starting DMA transfer.
 * @return `true` if transfer started, `false` if DMA was busy.
 */
bool SSD1327_Present(void){
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b082      	sub	sp, #8
 8004400:	af00      	add	r7, sp, #0
    if (_ssd1327DMA_Busy) return false;   // Still transmitting previous frame
 8004402:	4b0e      	ldr	r3, [pc, #56]	@ (800443c <SSD1327_Present+0x40>)
 8004404:	781b      	ldrb	r3, [r3, #0]
 8004406:	b2db      	uxtb	r3, r3
 8004408:	2b00      	cmp	r3, #0
 800440a:	d001      	beq.n	8004410 <SSD1327_Present+0x14>
 800440c:	2300      	movs	r3, #0
 800440e:	e011      	b.n	8004434 <SSD1327_Present+0x38>

    // swapping buffer roles
    uint8_t* tmp = _bufferTx;
 8004410:	4b0b      	ldr	r3, [pc, #44]	@ (8004440 <SSD1327_Present+0x44>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	607b      	str	r3, [r7, #4]
    _bufferTx   = _bufferDraw;
 8004416:	4b0b      	ldr	r3, [pc, #44]	@ (8004444 <SSD1327_Present+0x48>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a09      	ldr	r2, [pc, #36]	@ (8004440 <SSD1327_Present+0x44>)
 800441c:	6013      	str	r3, [r2, #0]
    _bufferDraw = tmp;
 800441e:	4a09      	ldr	r2, [pc, #36]	@ (8004444 <SSD1327_Present+0x48>)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6013      	str	r3, [r2, #0]

    // DMA start of the next frame
    SSD1327_StartDMATransfer(_bufferTx, BUF_SIZE);
 8004424:	4b06      	ldr	r3, [pc, #24]	@ (8004440 <SSD1327_Present+0x44>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800442c:	4618      	mov	r0, r3
 800442e:	f7ff ffaf 	bl	8004390 <SSD1327_StartDMATransfer>
    return true;
 8004432:	2301      	movs	r3, #1
}
 8004434:	4618      	mov	r0, r3
 8004436:	3708      	adds	r7, #8
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}
 800443c:	20004a78 	.word	0x20004a78
 8004440:	20000010 	.word	0x20000010
 8004444:	2000000c 	.word	0x2000000c

08004448 <SSD1327_SetPixel>:
 * @brief Sets grayscale pixel at given coordinates.
 * @param x  X position (0127).
 * @param y  Y position (0127).
 * @param bw 4-bit grayscale value (015).
 */
void SSD1327_SetPixel( int x , int y , uint8_t bw){
 8004448:	b480      	push	{r7}
 800444a:	b087      	sub	sp, #28
 800444c:	af00      	add	r7, sp, #0
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	60b9      	str	r1, [r7, #8]
 8004452:	4613      	mov	r3, r2
 8004454:	71fb      	strb	r3, [r7, #7]
	if ((x < 0) || (x >= SSD1327_WIDTH) || (y < 0) || (y >= SSD1327_HEIGHT))
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2b00      	cmp	r3, #0
 800445a:	db41      	blt.n	80044e0 <SSD1327_SetPixel+0x98>
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2b7f      	cmp	r3, #127	@ 0x7f
 8004460:	dc3e      	bgt.n	80044e0 <SSD1327_SetPixel+0x98>
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	2b00      	cmp	r3, #0
 8004466:	db3b      	blt.n	80044e0 <SSD1327_SetPixel+0x98>
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	2b7f      	cmp	r3, #127	@ 0x7f
 800446c:	dc38      	bgt.n	80044e0 <SSD1327_SetPixel+0x98>
		return;

	uint8_t SelectedCell = _bufferDraw[x/2 + y*(SSD1327_WIDTH/2)];
 800446e:	4b1f      	ldr	r3, [pc, #124]	@ (80044ec <SSD1327_SetPixel+0xa4>)
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	0fd9      	lsrs	r1, r3, #31
 8004476:	440b      	add	r3, r1
 8004478:	105b      	asrs	r3, r3, #1
 800447a:	4619      	mov	r1, r3
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	019b      	lsls	r3, r3, #6
 8004480:	440b      	add	r3, r1
 8004482:	4413      	add	r3, r2
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	75fb      	strb	r3, [r7, #23]

	if(x % 2)
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f003 0301 	and.w	r3, r3, #1
 800448e:	2b00      	cmp	r3, #0
 8004490:	d00b      	beq.n	80044aa <SSD1327_SetPixel+0x62>
	{
		SelectedCell &= ~(0x0F);
 8004492:	7dfb      	ldrb	r3, [r7, #23]
 8004494:	f023 030f 	bic.w	r3, r3, #15
 8004498:	75fb      	strb	r3, [r7, #23]
		SelectedCell |= (0x0F & bw);
 800449a:	79fb      	ldrb	r3, [r7, #7]
 800449c:	f003 030f 	and.w	r3, r3, #15
 80044a0:	b2da      	uxtb	r2, r3
 80044a2:	7dfb      	ldrb	r3, [r7, #23]
 80044a4:	4313      	orrs	r3, r2
 80044a6:	75fb      	strb	r3, [r7, #23]
 80044a8:	e00c      	b.n	80044c4 <SSD1327_SetPixel+0x7c>
	}
	else
	{
		SelectedCell &= ~(0xF0);
 80044aa:	7dfb      	ldrb	r3, [r7, #23]
 80044ac:	f003 030f 	and.w	r3, r3, #15
 80044b0:	75fb      	strb	r3, [r7, #23]
		SelectedCell |= (0xF0 & (bw<<4));
 80044b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044b6:	011b      	lsls	r3, r3, #4
 80044b8:	b25a      	sxtb	r2, r3
 80044ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80044be:	4313      	orrs	r3, r2
 80044c0:	b25b      	sxtb	r3, r3
 80044c2:	75fb      	strb	r3, [r7, #23]
	}

	_bufferDraw[x/2 + y*(SSD1327_WIDTH/2)] = SelectedCell;
 80044c4:	4b09      	ldr	r3, [pc, #36]	@ (80044ec <SSD1327_SetPixel+0xa4>)
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	0fd9      	lsrs	r1, r3, #31
 80044cc:	440b      	add	r3, r1
 80044ce:	105b      	asrs	r3, r3, #1
 80044d0:	4619      	mov	r1, r3
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	019b      	lsls	r3, r3, #6
 80044d6:	440b      	add	r3, r1
 80044d8:	4413      	add	r3, r2
 80044da:	7dfa      	ldrb	r2, [r7, #23]
 80044dc:	701a      	strb	r2, [r3, #0]
 80044de:	e000      	b.n	80044e2 <SSD1327_SetPixel+0x9a>
		return;
 80044e0:	bf00      	nop

//	if ((x < 0) || (x >= SSD1327_WIDTH) || (y < 0) || (y >= SSD1327_HEIGHT))
//		return;
//	if (bw) buffer[x + (y/4)*SSD1327_WIDTH] |= (1<<(y%4));
//	else buffer[x + (y/4)*SSD1327_WIDTH] &= ~(1<<(y%4));
}
 80044e2:	371c      	adds	r7, #28
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr
 80044ec:	2000000c 	.word	0x2000000c

080044f0 <HAL_SPI_TxCpltCallback>:

/**
 * @brief HAL callback executed when SPI DMA transmission completes.
 * @param hspi Pointer to SPI handle that triggered the callback.
 */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b082      	sub	sp, #8
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]

	if (hspi == ssd1327_spi){
 80044f8:	4b08      	ldr	r3, [pc, #32]	@ (800451c <HAL_SPI_TxCpltCallback+0x2c>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	687a      	ldr	r2, [r7, #4]
 80044fe:	429a      	cmp	r2, r3
 8004500:	d107      	bne.n	8004512 <HAL_SPI_TxCpltCallback+0x22>
	        HAL_GPIO_WritePin(CS_PORT, CS, GPIO_PIN_SET);   // koniec ramki
 8004502:	2201      	movs	r2, #1
 8004504:	2110      	movs	r1, #16
 8004506:	4806      	ldr	r0, [pc, #24]	@ (8004520 <HAL_SPI_TxCpltCallback+0x30>)
 8004508:	f002 f8ba 	bl	8006680 <HAL_GPIO_WritePin>
	        _ssd1327DMA_Busy = false;
 800450c:	4b05      	ldr	r3, [pc, #20]	@ (8004524 <HAL_SPI_TxCpltCallback+0x34>)
 800450e:	2200      	movs	r2, #0
 8004510:	701a      	strb	r2, [r3, #0]
	    }
}
 8004512:	bf00      	nop
 8004514:	3708      	adds	r7, #8
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}
 800451a:	bf00      	nop
 800451c:	20000a74 	.word	0x20000a74
 8004520:	48000400 	.word	0x48000400
 8004524:	20004a78 	.word	0x20004a78

08004528 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800452e:	4b0f      	ldr	r3, [pc, #60]	@ (800456c <HAL_MspInit+0x44>)
 8004530:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004532:	4a0e      	ldr	r2, [pc, #56]	@ (800456c <HAL_MspInit+0x44>)
 8004534:	f043 0301 	orr.w	r3, r3, #1
 8004538:	6613      	str	r3, [r2, #96]	@ 0x60
 800453a:	4b0c      	ldr	r3, [pc, #48]	@ (800456c <HAL_MspInit+0x44>)
 800453c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800453e:	f003 0301 	and.w	r3, r3, #1
 8004542:	607b      	str	r3, [r7, #4]
 8004544:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004546:	4b09      	ldr	r3, [pc, #36]	@ (800456c <HAL_MspInit+0x44>)
 8004548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800454a:	4a08      	ldr	r2, [pc, #32]	@ (800456c <HAL_MspInit+0x44>)
 800454c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004550:	6593      	str	r3, [r2, #88]	@ 0x58
 8004552:	4b06      	ldr	r3, [pc, #24]	@ (800456c <HAL_MspInit+0x44>)
 8004554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004556:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800455a:	603b      	str	r3, [r7, #0]
 800455c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800455e:	bf00      	nop
 8004560:	370c      	adds	r7, #12
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr
 800456a:	bf00      	nop
 800456c:	40021000 	.word	0x40021000

08004570 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b09e      	sub	sp, #120	@ 0x78
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004578:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800457c:	2200      	movs	r2, #0
 800457e:	601a      	str	r2, [r3, #0]
 8004580:	605a      	str	r2, [r3, #4]
 8004582:	609a      	str	r2, [r3, #8]
 8004584:	60da      	str	r2, [r3, #12]
 8004586:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004588:	f107 0310 	add.w	r3, r7, #16
 800458c:	2254      	movs	r2, #84	@ 0x54
 800458e:	2100      	movs	r1, #0
 8004590:	4618      	mov	r0, r3
 8004592:	f004 fc22 	bl	8008dda <memset>
  if(hadc->Instance==ADC1)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a25      	ldr	r2, [pc, #148]	@ (8004630 <HAL_ADC_MspInit+0xc0>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d143      	bne.n	8004628 <HAL_ADC_MspInit+0xb8>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80045a0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80045a4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80045a6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80045aa:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80045ac:	2301      	movs	r3, #1
 80045ae:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80045b0:	2301      	movs	r3, #1
 80045b2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80045b4:	2310      	movs	r3, #16
 80045b6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80045b8:	2307      	movs	r3, #7
 80045ba:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80045bc:	2302      	movs	r3, #2
 80045be:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80045c0:	2302      	movs	r3, #2
 80045c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80045c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80045c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80045ca:	f107 0310 	add.w	r3, r7, #16
 80045ce:	4618      	mov	r0, r3
 80045d0:	f002 fee2 	bl	8007398 <HAL_RCCEx_PeriphCLKConfig>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d001      	beq.n	80045de <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 80045da:	f7ff fdf5 	bl	80041c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80045de:	4b15      	ldr	r3, [pc, #84]	@ (8004634 <HAL_ADC_MspInit+0xc4>)
 80045e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045e2:	4a14      	ldr	r2, [pc, #80]	@ (8004634 <HAL_ADC_MspInit+0xc4>)
 80045e4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80045e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045ea:	4b12      	ldr	r3, [pc, #72]	@ (8004634 <HAL_ADC_MspInit+0xc4>)
 80045ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80045f2:	60fb      	str	r3, [r7, #12]
 80045f4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045f6:	4b0f      	ldr	r3, [pc, #60]	@ (8004634 <HAL_ADC_MspInit+0xc4>)
 80045f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045fa:	4a0e      	ldr	r2, [pc, #56]	@ (8004634 <HAL_ADC_MspInit+0xc4>)
 80045fc:	f043 0301 	orr.w	r3, r3, #1
 8004600:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004602:	4b0c      	ldr	r3, [pc, #48]	@ (8004634 <HAL_ADC_MspInit+0xc4>)
 8004604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004606:	f003 0301 	and.w	r3, r3, #1
 800460a:	60bb      	str	r3, [r7, #8]
 800460c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800460e:	2301      	movs	r3, #1
 8004610:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004612:	230b      	movs	r3, #11
 8004614:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004616:	2300      	movs	r3, #0
 8004618:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800461a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800461e:	4619      	mov	r1, r3
 8004620:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004624:	f001 feaa 	bl	800637c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004628:	bf00      	nop
 800462a:	3778      	adds	r7, #120	@ 0x78
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}
 8004630:	50040000 	.word	0x50040000
 8004634:	40021000 	.word	0x40021000

08004638 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b08a      	sub	sp, #40	@ 0x28
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004640:	f107 0314 	add.w	r3, r7, #20
 8004644:	2200      	movs	r2, #0
 8004646:	601a      	str	r2, [r3, #0]
 8004648:	605a      	str	r2, [r3, #4]
 800464a:	609a      	str	r2, [r3, #8]
 800464c:	60da      	str	r2, [r3, #12]
 800464e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a2c      	ldr	r2, [pc, #176]	@ (8004708 <HAL_SPI_MspInit+0xd0>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d151      	bne.n	80046fe <HAL_SPI_MspInit+0xc6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800465a:	4b2c      	ldr	r3, [pc, #176]	@ (800470c <HAL_SPI_MspInit+0xd4>)
 800465c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800465e:	4a2b      	ldr	r2, [pc, #172]	@ (800470c <HAL_SPI_MspInit+0xd4>)
 8004660:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004664:	6613      	str	r3, [r2, #96]	@ 0x60
 8004666:	4b29      	ldr	r3, [pc, #164]	@ (800470c <HAL_SPI_MspInit+0xd4>)
 8004668:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800466a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800466e:	613b      	str	r3, [r7, #16]
 8004670:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004672:	4b26      	ldr	r3, [pc, #152]	@ (800470c <HAL_SPI_MspInit+0xd4>)
 8004674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004676:	4a25      	ldr	r2, [pc, #148]	@ (800470c <HAL_SPI_MspInit+0xd4>)
 8004678:	f043 0301 	orr.w	r3, r3, #1
 800467c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800467e:	4b23      	ldr	r3, [pc, #140]	@ (800470c <HAL_SPI_MspInit+0xd4>)
 8004680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004682:	f003 0301 	and.w	r3, r3, #1
 8004686:	60fb      	str	r3, [r7, #12]
 8004688:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7;
 800468a:	2382      	movs	r3, #130	@ 0x82
 800468c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800468e:	2302      	movs	r3, #2
 8004690:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004692:	2300      	movs	r3, #0
 8004694:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004696:	2303      	movs	r3, #3
 8004698:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800469a:	2305      	movs	r3, #5
 800469c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800469e:	f107 0314 	add.w	r3, r7, #20
 80046a2:	4619      	mov	r1, r3
 80046a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80046a8:	f001 fe68 	bl	800637c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80046ac:	4b18      	ldr	r3, [pc, #96]	@ (8004710 <HAL_SPI_MspInit+0xd8>)
 80046ae:	4a19      	ldr	r2, [pc, #100]	@ (8004714 <HAL_SPI_MspInit+0xdc>)
 80046b0:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 80046b2:	4b17      	ldr	r3, [pc, #92]	@ (8004710 <HAL_SPI_MspInit+0xd8>)
 80046b4:	2201      	movs	r2, #1
 80046b6:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80046b8:	4b15      	ldr	r3, [pc, #84]	@ (8004710 <HAL_SPI_MspInit+0xd8>)
 80046ba:	2210      	movs	r2, #16
 80046bc:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80046be:	4b14      	ldr	r3, [pc, #80]	@ (8004710 <HAL_SPI_MspInit+0xd8>)
 80046c0:	2200      	movs	r2, #0
 80046c2:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80046c4:	4b12      	ldr	r3, [pc, #72]	@ (8004710 <HAL_SPI_MspInit+0xd8>)
 80046c6:	2280      	movs	r2, #128	@ 0x80
 80046c8:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80046ca:	4b11      	ldr	r3, [pc, #68]	@ (8004710 <HAL_SPI_MspInit+0xd8>)
 80046cc:	2200      	movs	r2, #0
 80046ce:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80046d0:	4b0f      	ldr	r3, [pc, #60]	@ (8004710 <HAL_SPI_MspInit+0xd8>)
 80046d2:	2200      	movs	r2, #0
 80046d4:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80046d6:	4b0e      	ldr	r3, [pc, #56]	@ (8004710 <HAL_SPI_MspInit+0xd8>)
 80046d8:	2200      	movs	r2, #0
 80046da:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80046dc:	4b0c      	ldr	r3, [pc, #48]	@ (8004710 <HAL_SPI_MspInit+0xd8>)
 80046de:	2200      	movs	r2, #0
 80046e0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80046e2:	480b      	ldr	r0, [pc, #44]	@ (8004710 <HAL_SPI_MspInit+0xd8>)
 80046e4:	f001 fc12 	bl	8005f0c <HAL_DMA_Init>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d001      	beq.n	80046f2 <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 80046ee:	f7ff fd6b 	bl	80041c8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a06      	ldr	r2, [pc, #24]	@ (8004710 <HAL_SPI_MspInit+0xd8>)
 80046f6:	655a      	str	r2, [r3, #84]	@ 0x54
 80046f8:	4a05      	ldr	r2, [pc, #20]	@ (8004710 <HAL_SPI_MspInit+0xd8>)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80046fe:	bf00      	nop
 8004700:	3728      	adds	r7, #40	@ 0x28
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	40013000 	.word	0x40013000
 800470c:	40021000 	.word	0x40021000
 8004710:	200009cc 	.word	0x200009cc
 8004714:	40020030 	.word	0x40020030

08004718 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004718:	b480      	push	{r7}
 800471a:	b085      	sub	sp, #20
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a0a      	ldr	r2, [pc, #40]	@ (8004750 <HAL_TIM_Base_MspInit+0x38>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d10b      	bne.n	8004742 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800472a:	4b0a      	ldr	r3, [pc, #40]	@ (8004754 <HAL_TIM_Base_MspInit+0x3c>)
 800472c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800472e:	4a09      	ldr	r2, [pc, #36]	@ (8004754 <HAL_TIM_Base_MspInit+0x3c>)
 8004730:	f043 0310 	orr.w	r3, r3, #16
 8004734:	6593      	str	r3, [r2, #88]	@ 0x58
 8004736:	4b07      	ldr	r3, [pc, #28]	@ (8004754 <HAL_TIM_Base_MspInit+0x3c>)
 8004738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800473a:	f003 0310 	and.w	r3, r3, #16
 800473e:	60fb      	str	r3, [r7, #12]
 8004740:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8004742:	bf00      	nop
 8004744:	3714      	adds	r7, #20
 8004746:	46bd      	mov	sp, r7
 8004748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474c:	4770      	bx	lr
 800474e:	bf00      	nop
 8004750:	40001000 	.word	0x40001000
 8004754:	40021000 	.word	0x40021000

08004758 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004758:	b480      	push	{r7}
 800475a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800475c:	bf00      	nop
 800475e:	e7fd      	b.n	800475c <NMI_Handler+0x4>

08004760 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004760:	b480      	push	{r7}
 8004762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004764:	bf00      	nop
 8004766:	e7fd      	b.n	8004764 <HardFault_Handler+0x4>

08004768 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004768:	b480      	push	{r7}
 800476a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800476c:	bf00      	nop
 800476e:	e7fd      	b.n	800476c <MemManage_Handler+0x4>

08004770 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004770:	b480      	push	{r7}
 8004772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004774:	bf00      	nop
 8004776:	e7fd      	b.n	8004774 <BusFault_Handler+0x4>

08004778 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004778:	b480      	push	{r7}
 800477a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800477c:	bf00      	nop
 800477e:	e7fd      	b.n	800477c <UsageFault_Handler+0x4>

08004780 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004780:	b480      	push	{r7}
 8004782:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004784:	bf00      	nop
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr

0800478e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800478e:	b480      	push	{r7}
 8004790:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004792:	bf00      	nop
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr

0800479c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800479c:	b480      	push	{r7}
 800479e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80047a0:	bf00      	nop
 80047a2:	46bd      	mov	sp, r7
 80047a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a8:	4770      	bx	lr

080047aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80047aa:	b580      	push	{r7, lr}
 80047ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80047ae:	f000 f977 	bl	8004aa0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80047b2:	bf00      	nop
 80047b4:	bd80      	pop	{r7, pc}
	...

080047b8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80047bc:	4802      	ldr	r0, [pc, #8]	@ (80047c8 <DMA1_Channel3_IRQHandler+0x10>)
 80047be:	f001 fcfe 	bl	80061be <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80047c2:	bf00      	nop
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	200009cc 	.word	0x200009cc

080047cc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80047d0:	4802      	ldr	r0, [pc, #8]	@ (80047dc <SPI1_IRQHandler+0x10>)
 80047d2:	f003 fbe1 	bl	8007f98 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80047d6:	bf00      	nop
 80047d8:	bd80      	pop	{r7, pc}
 80047da:	bf00      	nop
 80047dc:	20000968 	.word	0x20000968

080047e0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80047e4:	4802      	ldr	r0, [pc, #8]	@ (80047f0 <TIM6_DAC_IRQHandler+0x10>)
 80047e6:	f003 ff91 	bl	800870c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80047ea:	bf00      	nop
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop
 80047f0:	20000a14 	.word	0x20000a14

080047f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80047f4:	b480      	push	{r7}
 80047f6:	af00      	add	r7, sp, #0
	return 1;
 80047f8:	2301      	movs	r3, #1
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr

08004804 <_kill>:

int _kill(int pid, int sig)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b082      	sub	sp, #8
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
 800480c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800480e:	f004 fb33 	bl	8008e78 <__errno>
 8004812:	4603      	mov	r3, r0
 8004814:	2216      	movs	r2, #22
 8004816:	601a      	str	r2, [r3, #0]
	return -1;
 8004818:	f04f 33ff 	mov.w	r3, #4294967295
}
 800481c:	4618      	mov	r0, r3
 800481e:	3708      	adds	r7, #8
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}

08004824 <_exit>:

void _exit (int status)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b082      	sub	sp, #8
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800482c:	f04f 31ff 	mov.w	r1, #4294967295
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f7ff ffe7 	bl	8004804 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004836:	bf00      	nop
 8004838:	e7fd      	b.n	8004836 <_exit+0x12>

0800483a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800483a:	b580      	push	{r7, lr}
 800483c:	b086      	sub	sp, #24
 800483e:	af00      	add	r7, sp, #0
 8004840:	60f8      	str	r0, [r7, #12]
 8004842:	60b9      	str	r1, [r7, #8]
 8004844:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004846:	2300      	movs	r3, #0
 8004848:	617b      	str	r3, [r7, #20]
 800484a:	e00a      	b.n	8004862 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800484c:	f3af 8000 	nop.w
 8004850:	4601      	mov	r1, r0
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	1c5a      	adds	r2, r3, #1
 8004856:	60ba      	str	r2, [r7, #8]
 8004858:	b2ca      	uxtb	r2, r1
 800485a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	3301      	adds	r3, #1
 8004860:	617b      	str	r3, [r7, #20]
 8004862:	697a      	ldr	r2, [r7, #20]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	429a      	cmp	r2, r3
 8004868:	dbf0      	blt.n	800484c <_read+0x12>
	}

return len;
 800486a:	687b      	ldr	r3, [r7, #4]
}
 800486c:	4618      	mov	r0, r3
 800486e:	3718      	adds	r7, #24
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}

08004874 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b086      	sub	sp, #24
 8004878:	af00      	add	r7, sp, #0
 800487a:	60f8      	str	r0, [r7, #12]
 800487c:	60b9      	str	r1, [r7, #8]
 800487e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004880:	2300      	movs	r3, #0
 8004882:	617b      	str	r3, [r7, #20]
 8004884:	e009      	b.n	800489a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	1c5a      	adds	r2, r3, #1
 800488a:	60ba      	str	r2, [r7, #8]
 800488c:	781b      	ldrb	r3, [r3, #0]
 800488e:	4618      	mov	r0, r3
 8004890:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	3301      	adds	r3, #1
 8004898:	617b      	str	r3, [r7, #20]
 800489a:	697a      	ldr	r2, [r7, #20]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	429a      	cmp	r2, r3
 80048a0:	dbf1      	blt.n	8004886 <_write+0x12>
	}
	return len;
 80048a2:	687b      	ldr	r3, [r7, #4]
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	3718      	adds	r7, #24
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}

080048ac <_close>:

int _close(int file)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b083      	sub	sp, #12
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
	return -1;
 80048b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80048d4:	605a      	str	r2, [r3, #4]
	return 0;
 80048d6:	2300      	movs	r3, #0
}
 80048d8:	4618      	mov	r0, r3
 80048da:	370c      	adds	r7, #12
 80048dc:	46bd      	mov	sp, r7
 80048de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e2:	4770      	bx	lr

080048e4 <_isatty>:

int _isatty(int file)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
	return 1;
 80048ec:	2301      	movs	r3, #1
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	370c      	adds	r7, #12
 80048f2:	46bd      	mov	sp, r7
 80048f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f8:	4770      	bx	lr

080048fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80048fa:	b480      	push	{r7}
 80048fc:	b085      	sub	sp, #20
 80048fe:	af00      	add	r7, sp, #0
 8004900:	60f8      	str	r0, [r7, #12]
 8004902:	60b9      	str	r1, [r7, #8]
 8004904:	607a      	str	r2, [r7, #4]
	return 0;
 8004906:	2300      	movs	r3, #0
}
 8004908:	4618      	mov	r0, r3
 800490a:	3714      	adds	r7, #20
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b086      	sub	sp, #24
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800491c:	4a14      	ldr	r2, [pc, #80]	@ (8004970 <_sbrk+0x5c>)
 800491e:	4b15      	ldr	r3, [pc, #84]	@ (8004974 <_sbrk+0x60>)
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004928:	4b13      	ldr	r3, [pc, #76]	@ (8004978 <_sbrk+0x64>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d102      	bne.n	8004936 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004930:	4b11      	ldr	r3, [pc, #68]	@ (8004978 <_sbrk+0x64>)
 8004932:	4a12      	ldr	r2, [pc, #72]	@ (800497c <_sbrk+0x68>)
 8004934:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004936:	4b10      	ldr	r3, [pc, #64]	@ (8004978 <_sbrk+0x64>)
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	4413      	add	r3, r2
 800493e:	693a      	ldr	r2, [r7, #16]
 8004940:	429a      	cmp	r2, r3
 8004942:	d207      	bcs.n	8004954 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004944:	f004 fa98 	bl	8008e78 <__errno>
 8004948:	4603      	mov	r3, r0
 800494a:	220c      	movs	r2, #12
 800494c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800494e:	f04f 33ff 	mov.w	r3, #4294967295
 8004952:	e009      	b.n	8004968 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004954:	4b08      	ldr	r3, [pc, #32]	@ (8004978 <_sbrk+0x64>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800495a:	4b07      	ldr	r3, [pc, #28]	@ (8004978 <_sbrk+0x64>)
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4413      	add	r3, r2
 8004962:	4a05      	ldr	r2, [pc, #20]	@ (8004978 <_sbrk+0x64>)
 8004964:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004966:	68fb      	ldr	r3, [r7, #12]
}
 8004968:	4618      	mov	r0, r3
 800496a:	3718      	adds	r7, #24
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}
 8004970:	20010000 	.word	0x20010000
 8004974:	00000400 	.word	0x00000400
 8004978:	20004a7c 	.word	0x20004a7c
 800497c:	20004bd0 	.word	0x20004bd0

08004980 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004980:	b480      	push	{r7}
 8004982:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004984:	4b06      	ldr	r3, [pc, #24]	@ (80049a0 <SystemInit+0x20>)
 8004986:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800498a:	4a05      	ldr	r2, [pc, #20]	@ (80049a0 <SystemInit+0x20>)
 800498c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004990:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8004994:	bf00      	nop
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	e000ed00 	.word	0xe000ed00

080049a4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80049a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80049dc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80049a8:	f7ff ffea 	bl	8004980 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80049ac:	480c      	ldr	r0, [pc, #48]	@ (80049e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80049ae:	490d      	ldr	r1, [pc, #52]	@ (80049e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80049b0:	4a0d      	ldr	r2, [pc, #52]	@ (80049e8 <LoopForever+0xe>)
  movs r3, #0
 80049b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80049b4:	e002      	b.n	80049bc <LoopCopyDataInit>

080049b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80049b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80049b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80049ba:	3304      	adds	r3, #4

080049bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80049bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80049be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80049c0:	d3f9      	bcc.n	80049b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80049c2:	4a0a      	ldr	r2, [pc, #40]	@ (80049ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80049c4:	4c0a      	ldr	r4, [pc, #40]	@ (80049f0 <LoopForever+0x16>)
  movs r3, #0
 80049c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80049c8:	e001      	b.n	80049ce <LoopFillZerobss>

080049ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80049ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80049cc:	3204      	adds	r2, #4

080049ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80049ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80049d0:	d3fb      	bcc.n	80049ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80049d2:	f004 fa57 	bl	8008e84 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80049d6:	f7ff f811 	bl	80039fc <main>

080049da <LoopForever>:

LoopForever:
    b LoopForever
 80049da:	e7fe      	b.n	80049da <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80049dc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80049e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80049e4:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80049e8:	0800b328 	.word	0x0800b328
  ldr r2, =_sbss
 80049ec:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80049f0:	20004bd0 	.word	0x20004bd0

080049f4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80049f4:	e7fe      	b.n	80049f4 <ADC1_IRQHandler>

080049f6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80049f6:	b580      	push	{r7, lr}
 80049f8:	b082      	sub	sp, #8
 80049fa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80049fc:	2300      	movs	r3, #0
 80049fe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004a00:	2003      	movs	r0, #3
 8004a02:	f001 fa41 	bl	8005e88 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004a06:	200f      	movs	r0, #15
 8004a08:	f000 f80e 	bl	8004a28 <HAL_InitTick>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d002      	beq.n	8004a18 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	71fb      	strb	r3, [r7, #7]
 8004a16:	e001      	b.n	8004a1c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004a18:	f7ff fd86 	bl	8004528 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004a1c:	79fb      	ldrb	r3, [r7, #7]
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	3708      	adds	r7, #8
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
	...

08004a28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b084      	sub	sp, #16
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004a30:	2300      	movs	r3, #0
 8004a32:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004a34:	4b17      	ldr	r3, [pc, #92]	@ (8004a94 <HAL_InitTick+0x6c>)
 8004a36:	781b      	ldrb	r3, [r3, #0]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d023      	beq.n	8004a84 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8004a3c:	4b16      	ldr	r3, [pc, #88]	@ (8004a98 <HAL_InitTick+0x70>)
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	4b14      	ldr	r3, [pc, #80]	@ (8004a94 <HAL_InitTick+0x6c>)
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	4619      	mov	r1, r3
 8004a46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004a4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8004a4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a52:	4618      	mov	r0, r3
 8004a54:	f001 fa4d 	bl	8005ef2 <HAL_SYSTICK_Config>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d10f      	bne.n	8004a7e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2b0f      	cmp	r3, #15
 8004a62:	d809      	bhi.n	8004a78 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004a64:	2200      	movs	r2, #0
 8004a66:	6879      	ldr	r1, [r7, #4]
 8004a68:	f04f 30ff 	mov.w	r0, #4294967295
 8004a6c:	f001 fa17 	bl	8005e9e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004a70:	4a0a      	ldr	r2, [pc, #40]	@ (8004a9c <HAL_InitTick+0x74>)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6013      	str	r3, [r2, #0]
 8004a76:	e007      	b.n	8004a88 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	73fb      	strb	r3, [r7, #15]
 8004a7c:	e004      	b.n	8004a88 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	73fb      	strb	r3, [r7, #15]
 8004a82:	e001      	b.n	8004a88 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3710      	adds	r7, #16
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}
 8004a92:	bf00      	nop
 8004a94:	2000001c 	.word	0x2000001c
 8004a98:	20000014 	.word	0x20000014
 8004a9c:	20000018 	.word	0x20000018

08004aa0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004aa4:	4b06      	ldr	r3, [pc, #24]	@ (8004ac0 <HAL_IncTick+0x20>)
 8004aa6:	781b      	ldrb	r3, [r3, #0]
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	4b06      	ldr	r3, [pc, #24]	@ (8004ac4 <HAL_IncTick+0x24>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4413      	add	r3, r2
 8004ab0:	4a04      	ldr	r2, [pc, #16]	@ (8004ac4 <HAL_IncTick+0x24>)
 8004ab2:	6013      	str	r3, [r2, #0]
}
 8004ab4:	bf00      	nop
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr
 8004abe:	bf00      	nop
 8004ac0:	2000001c 	.word	0x2000001c
 8004ac4:	20004a80 	.word	0x20004a80

08004ac8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	af00      	add	r7, sp, #0
  return uwTick;
 8004acc:	4b03      	ldr	r3, [pc, #12]	@ (8004adc <HAL_GetTick+0x14>)
 8004ace:	681b      	ldr	r3, [r3, #0]
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad8:	4770      	bx	lr
 8004ada:	bf00      	nop
 8004adc:	20004a80 	.word	0x20004a80

08004ae0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b084      	sub	sp, #16
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ae8:	f7ff ffee 	bl	8004ac8 <HAL_GetTick>
 8004aec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004af8:	d005      	beq.n	8004b06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8004afa:	4b0a      	ldr	r3, [pc, #40]	@ (8004b24 <HAL_Delay+0x44>)
 8004afc:	781b      	ldrb	r3, [r3, #0]
 8004afe:	461a      	mov	r2, r3
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	4413      	add	r3, r2
 8004b04:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004b06:	bf00      	nop
 8004b08:	f7ff ffde 	bl	8004ac8 <HAL_GetTick>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	1ad3      	subs	r3, r2, r3
 8004b12:	68fa      	ldr	r2, [r7, #12]
 8004b14:	429a      	cmp	r2, r3
 8004b16:	d8f7      	bhi.n	8004b08 <HAL_Delay+0x28>
  {
  }
}
 8004b18:	bf00      	nop
 8004b1a:	bf00      	nop
 8004b1c:	3710      	adds	r7, #16
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	2000001c 	.word	0x2000001c

08004b28 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b083      	sub	sp, #12
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	431a      	orrs	r2, r3
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	609a      	str	r2, [r3, #8]
}
 8004b42:	bf00      	nop
 8004b44:	370c      	adds	r7, #12
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr

08004b4e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004b4e:	b480      	push	{r7}
 8004b50:	b083      	sub	sp, #12
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	6078      	str	r0, [r7, #4]
 8004b56:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	431a      	orrs	r2, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	609a      	str	r2, [r3, #8]
}
 8004b68:	bf00      	nop
 8004b6a:	370c      	adds	r7, #12
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr

08004b74 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b083      	sub	sp, #12
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	370c      	adds	r7, #12
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8e:	4770      	bx	lr

08004b90 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b087      	sub	sp, #28
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	607a      	str	r2, [r7, #4]
 8004b9c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	3360      	adds	r3, #96	@ 0x60
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	4413      	add	r3, r2
 8004baa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	4b08      	ldr	r3, [pc, #32]	@ (8004bd4 <LL_ADC_SetOffset+0x44>)
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8004bba:	683a      	ldr	r2, [r7, #0]
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004bc8:	bf00      	nop
 8004bca:	371c      	adds	r7, #28
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd2:	4770      	bx	lr
 8004bd4:	03fff000 	.word	0x03fff000

08004bd8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b085      	sub	sp, #20
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	3360      	adds	r3, #96	@ 0x60
 8004be6:	461a      	mov	r2, r3
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	4413      	add	r3, r2
 8004bee:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3714      	adds	r7, #20
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c02:	4770      	bx	lr

08004c04 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b087      	sub	sp, #28
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	60f8      	str	r0, [r7, #12]
 8004c0c:	60b9      	str	r1, [r7, #8]
 8004c0e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	3360      	adds	r3, #96	@ 0x60
 8004c14:	461a      	mov	r2, r3
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	4413      	add	r3, r2
 8004c1c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	431a      	orrs	r2, r3
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004c2e:	bf00      	nop
 8004c30:	371c      	adds	r7, #28
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr

08004c3a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004c3a:	b480      	push	{r7}
 8004c3c:	b087      	sub	sp, #28
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	60f8      	str	r0, [r7, #12]
 8004c42:	60b9      	str	r1, [r7, #8]
 8004c44:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	3330      	adds	r3, #48	@ 0x30
 8004c4a:	461a      	mov	r2, r3
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	0a1b      	lsrs	r3, r3, #8
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	f003 030c 	and.w	r3, r3, #12
 8004c56:	4413      	add	r3, r2
 8004c58:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	f003 031f 	and.w	r3, r3, #31
 8004c64:	211f      	movs	r1, #31
 8004c66:	fa01 f303 	lsl.w	r3, r1, r3
 8004c6a:	43db      	mvns	r3, r3
 8004c6c:	401a      	ands	r2, r3
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	0e9b      	lsrs	r3, r3, #26
 8004c72:	f003 011f 	and.w	r1, r3, #31
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	f003 031f 	and.w	r3, r3, #31
 8004c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8004c80:	431a      	orrs	r2, r3
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004c86:	bf00      	nop
 8004c88:	371c      	adds	r7, #28
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr

08004c92 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004c92:	b480      	push	{r7}
 8004c94:	b087      	sub	sp, #28
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	60f8      	str	r0, [r7, #12]
 8004c9a:	60b9      	str	r1, [r7, #8]
 8004c9c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	3314      	adds	r3, #20
 8004ca2:	461a      	mov	r2, r3
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	0e5b      	lsrs	r3, r3, #25
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	f003 0304 	and.w	r3, r3, #4
 8004cae:	4413      	add	r3, r2
 8004cb0:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	0d1b      	lsrs	r3, r3, #20
 8004cba:	f003 031f 	and.w	r3, r3, #31
 8004cbe:	2107      	movs	r1, #7
 8004cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8004cc4:	43db      	mvns	r3, r3
 8004cc6:	401a      	ands	r2, r3
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	0d1b      	lsrs	r3, r3, #20
 8004ccc:	f003 031f 	and.w	r3, r3, #31
 8004cd0:	6879      	ldr	r1, [r7, #4]
 8004cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8004cd6:	431a      	orrs	r2, r3
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004cdc:	bf00      	nop
 8004cde:	371c      	adds	r7, #28
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr

08004ce8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b085      	sub	sp, #20
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	60f8      	str	r0, [r7, #12]
 8004cf0:	60b9      	str	r1, [r7, #8]
 8004cf2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d00:	43db      	mvns	r3, r3
 8004d02:	401a      	ands	r2, r3
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	f003 0318 	and.w	r3, r3, #24
 8004d0a:	4908      	ldr	r1, [pc, #32]	@ (8004d2c <LL_ADC_SetChannelSingleDiff+0x44>)
 8004d0c:	40d9      	lsrs	r1, r3
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	400b      	ands	r3, r1
 8004d12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d16:	431a      	orrs	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004d1e:	bf00      	nop
 8004d20:	3714      	adds	r7, #20
 8004d22:	46bd      	mov	sp, r7
 8004d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d28:	4770      	bx	lr
 8004d2a:	bf00      	nop
 8004d2c:	0007ffff 	.word	0x0007ffff

08004d30 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b083      	sub	sp, #12
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004d40:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004d44:	687a      	ldr	r2, [r7, #4]
 8004d46:	6093      	str	r3, [r2, #8]
}
 8004d48:	bf00      	nop
 8004d4a:	370c      	adds	r7, #12
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr

08004d54 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b083      	sub	sp, #12
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d68:	d101      	bne.n	8004d6e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e000      	b.n	8004d70 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004d6e:	2300      	movs	r3, #0
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	370c      	adds	r7, #12
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr

08004d7c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b083      	sub	sp, #12
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004d8c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004d90:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004d98:	bf00      	nop
 8004d9a:	370c      	adds	r7, #12
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da2:	4770      	bx	lr

08004da4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004db4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004db8:	d101      	bne.n	8004dbe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e000      	b.n	8004dc0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004dbe:	2300      	movs	r3, #0
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr

08004dcc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b083      	sub	sp, #12
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004ddc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004de0:	f043 0201 	orr.w	r2, r3, #1
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004de8:	bf00      	nop
 8004dea:	370c      	adds	r7, #12
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr

08004df4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b083      	sub	sp, #12
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e04:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004e08:	f043 0202 	orr.w	r2, r3, #2
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004e10:	bf00      	nop
 8004e12:	370c      	adds	r7, #12
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr

08004e1c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	f003 0301 	and.w	r3, r3, #1
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d101      	bne.n	8004e34 <LL_ADC_IsEnabled+0x18>
 8004e30:	2301      	movs	r3, #1
 8004e32:	e000      	b.n	8004e36 <LL_ADC_IsEnabled+0x1a>
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	370c      	adds	r7, #12
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr

08004e42 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004e42:	b480      	push	{r7}
 8004e44:	b083      	sub	sp, #12
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	f003 0302 	and.w	r3, r3, #2
 8004e52:	2b02      	cmp	r3, #2
 8004e54:	d101      	bne.n	8004e5a <LL_ADC_IsDisableOngoing+0x18>
 8004e56:	2301      	movs	r3, #1
 8004e58:	e000      	b.n	8004e5c <LL_ADC_IsDisableOngoing+0x1a>
 8004e5a:	2300      	movs	r3, #0
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	370c      	adds	r7, #12
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr

08004e68 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b083      	sub	sp, #12
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e78:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004e7c:	f043 0204 	orr.w	r2, r3, #4
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004e84:	bf00      	nop
 8004e86:	370c      	adds	r7, #12
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr

08004e90 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b083      	sub	sp, #12
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	f003 0304 	and.w	r3, r3, #4
 8004ea0:	2b04      	cmp	r3, #4
 8004ea2:	d101      	bne.n	8004ea8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e000      	b.n	8004eaa <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004ea8:	2300      	movs	r3, #0
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	370c      	adds	r7, #12
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb4:	4770      	bx	lr

08004eb6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004eb6:	b480      	push	{r7}
 8004eb8:	b083      	sub	sp, #12
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	f003 0308 	and.w	r3, r3, #8
 8004ec6:	2b08      	cmp	r3, #8
 8004ec8:	d101      	bne.n	8004ece <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e000      	b.n	8004ed0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004ece:	2300      	movs	r3, #0
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	370c      	adds	r7, #12
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr

08004edc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b088      	sub	sp, #32
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d101      	bne.n	8004ef6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e126      	b.n	8005144 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	691b      	ldr	r3, [r3, #16]
 8004efa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d109      	bne.n	8004f18 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004f04:	6878      	ldr	r0, [r7, #4]
 8004f06:	f7ff fb33 	bl	8004570 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7ff ff19 	bl	8004d54 <LL_ADC_IsDeepPowerDownEnabled>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d004      	beq.n	8004f32 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	f7ff feff 	bl	8004d30 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4618      	mov	r0, r3
 8004f38:	f7ff ff34 	bl	8004da4 <LL_ADC_IsInternalRegulatorEnabled>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d115      	bne.n	8004f6e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4618      	mov	r0, r3
 8004f48:	f7ff ff18 	bl	8004d7c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004f4c:	4b7f      	ldr	r3, [pc, #508]	@ (800514c <HAL_ADC_Init+0x270>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	099b      	lsrs	r3, r3, #6
 8004f52:	4a7f      	ldr	r2, [pc, #508]	@ (8005150 <HAL_ADC_Init+0x274>)
 8004f54:	fba2 2303 	umull	r2, r3, r2, r3
 8004f58:	099b      	lsrs	r3, r3, #6
 8004f5a:	3301      	adds	r3, #1
 8004f5c:	005b      	lsls	r3, r3, #1
 8004f5e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004f60:	e002      	b.n	8004f68 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	3b01      	subs	r3, #1
 8004f66:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d1f9      	bne.n	8004f62 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4618      	mov	r0, r3
 8004f74:	f7ff ff16 	bl	8004da4 <LL_ADC_IsInternalRegulatorEnabled>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d10d      	bne.n	8004f9a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f82:	f043 0210 	orr.w	r2, r3, #16
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f8e:	f043 0201 	orr.w	r2, r3, #1
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f7ff ff76 	bl	8004e90 <LL_ADC_REG_IsConversionOngoing>
 8004fa4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004faa:	f003 0310 	and.w	r3, r3, #16
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	f040 80bf 	bne.w	8005132 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	f040 80bb 	bne.w	8005132 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fc0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004fc4:	f043 0202 	orr.w	r2, r3, #2
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	f7ff ff23 	bl	8004e1c <LL_ADC_IsEnabled>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d10b      	bne.n	8004ff4 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004fdc:	485d      	ldr	r0, [pc, #372]	@ (8005154 <HAL_ADC_Init+0x278>)
 8004fde:	f7ff ff1d 	bl	8004e1c <LL_ADC_IsEnabled>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d105      	bne.n	8004ff4 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	4619      	mov	r1, r3
 8004fee:	485a      	ldr	r0, [pc, #360]	@ (8005158 <HAL_ADC_Init+0x27c>)
 8004ff0:	f7ff fd9a 	bl	8004b28 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	7e5b      	ldrb	r3, [r3, #25]
 8004ff8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004ffe:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8005004:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800500a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005012:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005014:	4313      	orrs	r3, r2
 8005016:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800501e:	2b01      	cmp	r3, #1
 8005020:	d106      	bne.n	8005030 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005026:	3b01      	subs	r3, #1
 8005028:	045b      	lsls	r3, r3, #17
 800502a:	69ba      	ldr	r2, [r7, #24]
 800502c:	4313      	orrs	r3, r2
 800502e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005034:	2b00      	cmp	r3, #0
 8005036:	d009      	beq.n	800504c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800503c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005044:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005046:	69ba      	ldr	r2, [r7, #24]
 8005048:	4313      	orrs	r3, r2
 800504a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	68da      	ldr	r2, [r3, #12]
 8005052:	4b42      	ldr	r3, [pc, #264]	@ (800515c <HAL_ADC_Init+0x280>)
 8005054:	4013      	ands	r3, r2
 8005056:	687a      	ldr	r2, [r7, #4]
 8005058:	6812      	ldr	r2, [r2, #0]
 800505a:	69b9      	ldr	r1, [r7, #24]
 800505c:	430b      	orrs	r3, r1
 800505e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4618      	mov	r0, r3
 8005066:	f7ff ff26 	bl	8004eb6 <LL_ADC_INJ_IsConversionOngoing>
 800506a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d13d      	bne.n	80050ee <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d13a      	bne.n	80050ee <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800507c:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005084:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005086:	4313      	orrs	r3, r2
 8005088:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	68db      	ldr	r3, [r3, #12]
 8005090:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005094:	f023 0302 	bic.w	r3, r3, #2
 8005098:	687a      	ldr	r2, [r7, #4]
 800509a:	6812      	ldr	r2, [r2, #0]
 800509c:	69b9      	ldr	r1, [r7, #24]
 800509e:	430b      	orrs	r3, r1
 80050a0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d118      	bne.n	80050de <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	691b      	ldr	r3, [r3, #16]
 80050b2:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80050b6:	f023 0304 	bic.w	r3, r3, #4
 80050ba:	687a      	ldr	r2, [r7, #4]
 80050bc:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80050be:	687a      	ldr	r2, [r7, #4]
 80050c0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80050c2:	4311      	orrs	r1, r2
 80050c4:	687a      	ldr	r2, [r7, #4]
 80050c6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80050c8:	4311      	orrs	r1, r2
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80050ce:	430a      	orrs	r2, r1
 80050d0:	431a      	orrs	r2, r3
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f042 0201 	orr.w	r2, r2, #1
 80050da:	611a      	str	r2, [r3, #16]
 80050dc:	e007      	b.n	80050ee <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	691a      	ldr	r2, [r3, #16]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f022 0201 	bic.w	r2, r2, #1
 80050ec:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	691b      	ldr	r3, [r3, #16]
 80050f2:	2b01      	cmp	r3, #1
 80050f4:	d10c      	bne.n	8005110 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050fc:	f023 010f 	bic.w	r1, r3, #15
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	69db      	ldr	r3, [r3, #28]
 8005104:	1e5a      	subs	r2, r3, #1
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	430a      	orrs	r2, r1
 800510c:	631a      	str	r2, [r3, #48]	@ 0x30
 800510e:	e007      	b.n	8005120 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f022 020f 	bic.w	r2, r2, #15
 800511e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005124:	f023 0303 	bic.w	r3, r3, #3
 8005128:	f043 0201 	orr.w	r2, r3, #1
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	655a      	str	r2, [r3, #84]	@ 0x54
 8005130:	e007      	b.n	8005142 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005136:	f043 0210 	orr.w	r2, r3, #16
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005142:	7ffb      	ldrb	r3, [r7, #31]
}
 8005144:	4618      	mov	r0, r3
 8005146:	3720      	adds	r7, #32
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}
 800514c:	20000014 	.word	0x20000014
 8005150:	053e2d63 	.word	0x053e2d63
 8005154:	50040000 	.word	0x50040000
 8005158:	50040300 	.word	0x50040300
 800515c:	fff0c007 	.word	0xfff0c007

08005160 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b084      	sub	sp, #16
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4618      	mov	r0, r3
 800516e:	f7ff fe8f 	bl	8004e90 <LL_ADC_REG_IsConversionOngoing>
 8005172:	4603      	mov	r3, r0
 8005174:	2b00      	cmp	r3, #0
 8005176:	d14f      	bne.n	8005218 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800517e:	2b01      	cmp	r3, #1
 8005180:	d101      	bne.n	8005186 <HAL_ADC_Start+0x26>
 8005182:	2302      	movs	r3, #2
 8005184:	e04b      	b.n	800521e <HAL_ADC_Start+0xbe>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2201      	movs	r2, #1
 800518a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f000 fc38 	bl	8005a04 <ADC_Enable>
 8005194:	4603      	mov	r3, r0
 8005196:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005198:	7bfb      	ldrb	r3, [r7, #15]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d137      	bne.n	800520e <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051a2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80051a6:	f023 0301 	bic.w	r3, r3, #1
 80051aa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80051ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051be:	d106      	bne.n	80051ce <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051c4:	f023 0206 	bic.w	r2, r3, #6
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	659a      	str	r2, [r3, #88]	@ 0x58
 80051cc:	e002      	b.n	80051d4 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	221c      	movs	r2, #28
 80051da:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2200      	movs	r2, #0
 80051e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	68db      	ldr	r3, [r3, #12]
 80051ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d007      	beq.n	8005202 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051f6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80051fa:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4618      	mov	r0, r3
 8005208:	f7ff fe2e 	bl	8004e68 <LL_ADC_REG_StartConversion>
 800520c:	e006      	b.n	800521c <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8005216:	e001      	b.n	800521c <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005218:	2302      	movs	r3, #2
 800521a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 800521c:	7bfb      	ldrb	r3, [r7, #15]
}
 800521e:	4618      	mov	r0, r3
 8005220:	3710      	adds	r7, #16
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}

08005226 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8005226:	b480      	push	{r7}
 8005228:	b083      	sub	sp, #12
 800522a:	af00      	add	r7, sp, #0
 800522c:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8005234:	4618      	mov	r0, r3
 8005236:	370c      	adds	r7, #12
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr

08005240 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b0b6      	sub	sp, #216	@ 0xd8
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800524a:	2300      	movs	r3, #0
 800524c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005250:	2300      	movs	r3, #0
 8005252:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800525a:	2b01      	cmp	r3, #1
 800525c:	d101      	bne.n	8005262 <HAL_ADC_ConfigChannel+0x22>
 800525e:	2302      	movs	r3, #2
 8005260:	e3bb      	b.n	80059da <HAL_ADC_ConfigChannel+0x79a>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2201      	movs	r2, #1
 8005266:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4618      	mov	r0, r3
 8005270:	f7ff fe0e 	bl	8004e90 <LL_ADC_REG_IsConversionOngoing>
 8005274:	4603      	mov	r3, r0
 8005276:	2b00      	cmp	r3, #0
 8005278:	f040 83a0 	bne.w	80059bc <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	2b05      	cmp	r3, #5
 800528a:	d824      	bhi.n	80052d6 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	3b02      	subs	r3, #2
 8005292:	2b03      	cmp	r3, #3
 8005294:	d81b      	bhi.n	80052ce <HAL_ADC_ConfigChannel+0x8e>
 8005296:	a201      	add	r2, pc, #4	@ (adr r2, 800529c <HAL_ADC_ConfigChannel+0x5c>)
 8005298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800529c:	080052ad 	.word	0x080052ad
 80052a0:	080052b5 	.word	0x080052b5
 80052a4:	080052bd 	.word	0x080052bd
 80052a8:	080052c5 	.word	0x080052c5
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80052ac:	230c      	movs	r3, #12
 80052ae:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80052b2:	e010      	b.n	80052d6 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80052b4:	2312      	movs	r3, #18
 80052b6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80052ba:	e00c      	b.n	80052d6 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80052bc:	2318      	movs	r3, #24
 80052be:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80052c2:	e008      	b.n	80052d6 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80052c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80052c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80052cc:	e003      	b.n	80052d6 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80052ce:	2306      	movs	r3, #6
 80052d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80052d4:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6818      	ldr	r0, [r3, #0]
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	461a      	mov	r2, r3
 80052e0:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80052e4:	f7ff fca9 	bl	8004c3a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4618      	mov	r0, r3
 80052ee:	f7ff fdcf 	bl	8004e90 <LL_ADC_REG_IsConversionOngoing>
 80052f2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4618      	mov	r0, r3
 80052fc:	f7ff fddb 	bl	8004eb6 <LL_ADC_INJ_IsConversionOngoing>
 8005300:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005304:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005308:	2b00      	cmp	r3, #0
 800530a:	f040 81a4 	bne.w	8005656 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800530e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005312:	2b00      	cmp	r3, #0
 8005314:	f040 819f 	bne.w	8005656 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6818      	ldr	r0, [r3, #0]
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	6819      	ldr	r1, [r3, #0]
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	461a      	mov	r2, r3
 8005326:	f7ff fcb4 	bl	8004c92 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	695a      	ldr	r2, [r3, #20]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	08db      	lsrs	r3, r3, #3
 8005336:	f003 0303 	and.w	r3, r3, #3
 800533a:	005b      	lsls	r3, r3, #1
 800533c:	fa02 f303 	lsl.w	r3, r2, r3
 8005340:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	691b      	ldr	r3, [r3, #16]
 8005348:	2b04      	cmp	r3, #4
 800534a:	d00a      	beq.n	8005362 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6818      	ldr	r0, [r3, #0]
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	6919      	ldr	r1, [r3, #16]
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800535c:	f7ff fc18 	bl	8004b90 <LL_ADC_SetOffset>
 8005360:	e179      	b.n	8005656 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	2100      	movs	r1, #0
 8005368:	4618      	mov	r0, r3
 800536a:	f7ff fc35 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 800536e:	4603      	mov	r3, r0
 8005370:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005374:	2b00      	cmp	r3, #0
 8005376:	d10a      	bne.n	800538e <HAL_ADC_ConfigChannel+0x14e>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	2100      	movs	r1, #0
 800537e:	4618      	mov	r0, r3
 8005380:	f7ff fc2a 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 8005384:	4603      	mov	r3, r0
 8005386:	0e9b      	lsrs	r3, r3, #26
 8005388:	f003 021f 	and.w	r2, r3, #31
 800538c:	e01e      	b.n	80053cc <HAL_ADC_ConfigChannel+0x18c>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2100      	movs	r1, #0
 8005394:	4618      	mov	r0, r3
 8005396:	f7ff fc1f 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 800539a:	4603      	mov	r3, r0
 800539c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053a0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80053a4:	fa93 f3a3 	rbit	r3, r3
 80053a8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80053ac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80053b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80053b4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d101      	bne.n	80053c0 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 80053bc:	2320      	movs	r3, #32
 80053be:	e004      	b.n	80053ca <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 80053c0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80053c4:	fab3 f383 	clz	r3, r3
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d105      	bne.n	80053e4 <HAL_ADC_ConfigChannel+0x1a4>
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	0e9b      	lsrs	r3, r3, #26
 80053de:	f003 031f 	and.w	r3, r3, #31
 80053e2:	e018      	b.n	8005416 <HAL_ADC_ConfigChannel+0x1d6>
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053f0:	fa93 f3a3 	rbit	r3, r3
 80053f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80053f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80053fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8005400:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005404:	2b00      	cmp	r3, #0
 8005406:	d101      	bne.n	800540c <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8005408:	2320      	movs	r3, #32
 800540a:	e004      	b.n	8005416 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 800540c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005410:	fab3 f383 	clz	r3, r3
 8005414:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005416:	429a      	cmp	r2, r3
 8005418:	d106      	bne.n	8005428 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	2200      	movs	r2, #0
 8005420:	2100      	movs	r1, #0
 8005422:	4618      	mov	r0, r3
 8005424:	f7ff fbee 	bl	8004c04 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	2101      	movs	r1, #1
 800542e:	4618      	mov	r0, r3
 8005430:	f7ff fbd2 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 8005434:	4603      	mov	r3, r0
 8005436:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800543a:	2b00      	cmp	r3, #0
 800543c:	d10a      	bne.n	8005454 <HAL_ADC_ConfigChannel+0x214>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	2101      	movs	r1, #1
 8005444:	4618      	mov	r0, r3
 8005446:	f7ff fbc7 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 800544a:	4603      	mov	r3, r0
 800544c:	0e9b      	lsrs	r3, r3, #26
 800544e:	f003 021f 	and.w	r2, r3, #31
 8005452:	e01e      	b.n	8005492 <HAL_ADC_ConfigChannel+0x252>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	2101      	movs	r1, #1
 800545a:	4618      	mov	r0, r3
 800545c:	f7ff fbbc 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 8005460:	4603      	mov	r3, r0
 8005462:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005466:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800546a:	fa93 f3a3 	rbit	r3, r3
 800546e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8005472:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005476:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800547a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800547e:	2b00      	cmp	r3, #0
 8005480:	d101      	bne.n	8005486 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8005482:	2320      	movs	r3, #32
 8005484:	e004      	b.n	8005490 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8005486:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800548a:	fab3 f383 	clz	r3, r3
 800548e:	b2db      	uxtb	r3, r3
 8005490:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800549a:	2b00      	cmp	r3, #0
 800549c:	d105      	bne.n	80054aa <HAL_ADC_ConfigChannel+0x26a>
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	0e9b      	lsrs	r3, r3, #26
 80054a4:	f003 031f 	and.w	r3, r3, #31
 80054a8:	e018      	b.n	80054dc <HAL_ADC_ConfigChannel+0x29c>
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054b2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80054b6:	fa93 f3a3 	rbit	r3, r3
 80054ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80054be:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80054c2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80054c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d101      	bne.n	80054d2 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80054ce:	2320      	movs	r3, #32
 80054d0:	e004      	b.n	80054dc <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 80054d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80054d6:	fab3 f383 	clz	r3, r3
 80054da:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80054dc:	429a      	cmp	r2, r3
 80054de:	d106      	bne.n	80054ee <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2200      	movs	r2, #0
 80054e6:	2101      	movs	r1, #1
 80054e8:	4618      	mov	r0, r3
 80054ea:	f7ff fb8b 	bl	8004c04 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	2102      	movs	r1, #2
 80054f4:	4618      	mov	r0, r3
 80054f6:	f7ff fb6f 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 80054fa:	4603      	mov	r3, r0
 80054fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005500:	2b00      	cmp	r3, #0
 8005502:	d10a      	bne.n	800551a <HAL_ADC_ConfigChannel+0x2da>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2102      	movs	r1, #2
 800550a:	4618      	mov	r0, r3
 800550c:	f7ff fb64 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 8005510:	4603      	mov	r3, r0
 8005512:	0e9b      	lsrs	r3, r3, #26
 8005514:	f003 021f 	and.w	r2, r3, #31
 8005518:	e01e      	b.n	8005558 <HAL_ADC_ConfigChannel+0x318>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	2102      	movs	r1, #2
 8005520:	4618      	mov	r0, r3
 8005522:	f7ff fb59 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 8005526:	4603      	mov	r3, r0
 8005528:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800552c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005530:	fa93 f3a3 	rbit	r3, r3
 8005534:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8005538:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800553c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8005540:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005544:	2b00      	cmp	r3, #0
 8005546:	d101      	bne.n	800554c <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8005548:	2320      	movs	r3, #32
 800554a:	e004      	b.n	8005556 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 800554c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005550:	fab3 f383 	clz	r3, r3
 8005554:	b2db      	uxtb	r3, r3
 8005556:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005560:	2b00      	cmp	r3, #0
 8005562:	d105      	bne.n	8005570 <HAL_ADC_ConfigChannel+0x330>
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	0e9b      	lsrs	r3, r3, #26
 800556a:	f003 031f 	and.w	r3, r3, #31
 800556e:	e014      	b.n	800559a <HAL_ADC_ConfigChannel+0x35a>
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005576:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005578:	fa93 f3a3 	rbit	r3, r3
 800557c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800557e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005580:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8005584:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005588:	2b00      	cmp	r3, #0
 800558a:	d101      	bne.n	8005590 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 800558c:	2320      	movs	r3, #32
 800558e:	e004      	b.n	800559a <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8005590:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005594:	fab3 f383 	clz	r3, r3
 8005598:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800559a:	429a      	cmp	r2, r3
 800559c:	d106      	bne.n	80055ac <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	2200      	movs	r2, #0
 80055a4:	2102      	movs	r1, #2
 80055a6:	4618      	mov	r0, r3
 80055a8:	f7ff fb2c 	bl	8004c04 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	2103      	movs	r1, #3
 80055b2:	4618      	mov	r0, r3
 80055b4:	f7ff fb10 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 80055b8:	4603      	mov	r3, r0
 80055ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d10a      	bne.n	80055d8 <HAL_ADC_ConfigChannel+0x398>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2103      	movs	r1, #3
 80055c8:	4618      	mov	r0, r3
 80055ca:	f7ff fb05 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 80055ce:	4603      	mov	r3, r0
 80055d0:	0e9b      	lsrs	r3, r3, #26
 80055d2:	f003 021f 	and.w	r2, r3, #31
 80055d6:	e017      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3c8>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	2103      	movs	r1, #3
 80055de:	4618      	mov	r0, r3
 80055e0:	f7ff fafa 	bl	8004bd8 <LL_ADC_GetOffsetChannel>
 80055e4:	4603      	mov	r3, r0
 80055e6:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055e8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80055ea:	fa93 f3a3 	rbit	r3, r3
 80055ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80055f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055f2:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80055f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d101      	bne.n	80055fe <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 80055fa:	2320      	movs	r3, #32
 80055fc:	e003      	b.n	8005606 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80055fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005600:	fab3 f383 	clz	r3, r3
 8005604:	b2db      	uxtb	r3, r3
 8005606:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005610:	2b00      	cmp	r3, #0
 8005612:	d105      	bne.n	8005620 <HAL_ADC_ConfigChannel+0x3e0>
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	0e9b      	lsrs	r3, r3, #26
 800561a:	f003 031f 	and.w	r3, r3, #31
 800561e:	e011      	b.n	8005644 <HAL_ADC_ConfigChannel+0x404>
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005626:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005628:	fa93 f3a3 	rbit	r3, r3
 800562c:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800562e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005630:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8005632:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005634:	2b00      	cmp	r3, #0
 8005636:	d101      	bne.n	800563c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8005638:	2320      	movs	r3, #32
 800563a:	e003      	b.n	8005644 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 800563c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800563e:	fab3 f383 	clz	r3, r3
 8005642:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005644:	429a      	cmp	r2, r3
 8005646:	d106      	bne.n	8005656 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	2200      	movs	r2, #0
 800564e:	2103      	movs	r1, #3
 8005650:	4618      	mov	r0, r3
 8005652:	f7ff fad7 	bl	8004c04 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4618      	mov	r0, r3
 800565c:	f7ff fbde 	bl	8004e1c <LL_ADC_IsEnabled>
 8005660:	4603      	mov	r3, r0
 8005662:	2b00      	cmp	r3, #0
 8005664:	f040 8140 	bne.w	80058e8 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6818      	ldr	r0, [r3, #0]
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	6819      	ldr	r1, [r3, #0]
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	461a      	mov	r2, r3
 8005676:	f7ff fb37 	bl	8004ce8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	68db      	ldr	r3, [r3, #12]
 800567e:	4a8f      	ldr	r2, [pc, #572]	@ (80058bc <HAL_ADC_ConfigChannel+0x67c>)
 8005680:	4293      	cmp	r3, r2
 8005682:	f040 8131 	bne.w	80058e8 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005692:	2b00      	cmp	r3, #0
 8005694:	d10b      	bne.n	80056ae <HAL_ADC_ConfigChannel+0x46e>
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	0e9b      	lsrs	r3, r3, #26
 800569c:	3301      	adds	r3, #1
 800569e:	f003 031f 	and.w	r3, r3, #31
 80056a2:	2b09      	cmp	r3, #9
 80056a4:	bf94      	ite	ls
 80056a6:	2301      	movls	r3, #1
 80056a8:	2300      	movhi	r3, #0
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	e019      	b.n	80056e2 <HAL_ADC_ConfigChannel+0x4a2>
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056b4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80056b6:	fa93 f3a3 	rbit	r3, r3
 80056ba:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80056bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056be:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80056c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d101      	bne.n	80056ca <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 80056c6:	2320      	movs	r3, #32
 80056c8:	e003      	b.n	80056d2 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 80056ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80056cc:	fab3 f383 	clz	r3, r3
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	3301      	adds	r3, #1
 80056d4:	f003 031f 	and.w	r3, r3, #31
 80056d8:	2b09      	cmp	r3, #9
 80056da:	bf94      	ite	ls
 80056dc:	2301      	movls	r3, #1
 80056de:	2300      	movhi	r3, #0
 80056e0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d079      	beq.n	80057da <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d107      	bne.n	8005702 <HAL_ADC_ConfigChannel+0x4c2>
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	0e9b      	lsrs	r3, r3, #26
 80056f8:	3301      	adds	r3, #1
 80056fa:	069b      	lsls	r3, r3, #26
 80056fc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005700:	e015      	b.n	800572e <HAL_ADC_ConfigChannel+0x4ee>
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005708:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800570a:	fa93 f3a3 	rbit	r3, r3
 800570e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8005710:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005712:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8005714:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005716:	2b00      	cmp	r3, #0
 8005718:	d101      	bne.n	800571e <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800571a:	2320      	movs	r3, #32
 800571c:	e003      	b.n	8005726 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800571e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005720:	fab3 f383 	clz	r3, r3
 8005724:	b2db      	uxtb	r3, r3
 8005726:	3301      	adds	r3, #1
 8005728:	069b      	lsls	r3, r3, #26
 800572a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005736:	2b00      	cmp	r3, #0
 8005738:	d109      	bne.n	800574e <HAL_ADC_ConfigChannel+0x50e>
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	0e9b      	lsrs	r3, r3, #26
 8005740:	3301      	adds	r3, #1
 8005742:	f003 031f 	and.w	r3, r3, #31
 8005746:	2101      	movs	r1, #1
 8005748:	fa01 f303 	lsl.w	r3, r1, r3
 800574c:	e017      	b.n	800577e <HAL_ADC_ConfigChannel+0x53e>
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005754:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005756:	fa93 f3a3 	rbit	r3, r3
 800575a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800575c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800575e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8005760:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005762:	2b00      	cmp	r3, #0
 8005764:	d101      	bne.n	800576a <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8005766:	2320      	movs	r3, #32
 8005768:	e003      	b.n	8005772 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800576a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800576c:	fab3 f383 	clz	r3, r3
 8005770:	b2db      	uxtb	r3, r3
 8005772:	3301      	adds	r3, #1
 8005774:	f003 031f 	and.w	r3, r3, #31
 8005778:	2101      	movs	r1, #1
 800577a:	fa01 f303 	lsl.w	r3, r1, r3
 800577e:	ea42 0103 	orr.w	r1, r2, r3
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800578a:	2b00      	cmp	r3, #0
 800578c:	d10a      	bne.n	80057a4 <HAL_ADC_ConfigChannel+0x564>
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	0e9b      	lsrs	r3, r3, #26
 8005794:	3301      	adds	r3, #1
 8005796:	f003 021f 	and.w	r2, r3, #31
 800579a:	4613      	mov	r3, r2
 800579c:	005b      	lsls	r3, r3, #1
 800579e:	4413      	add	r3, r2
 80057a0:	051b      	lsls	r3, r3, #20
 80057a2:	e018      	b.n	80057d6 <HAL_ADC_ConfigChannel+0x596>
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057ac:	fa93 f3a3 	rbit	r3, r3
 80057b0:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80057b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80057b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d101      	bne.n	80057c0 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 80057bc:	2320      	movs	r3, #32
 80057be:	e003      	b.n	80057c8 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 80057c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057c2:	fab3 f383 	clz	r3, r3
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	3301      	adds	r3, #1
 80057ca:	f003 021f 	and.w	r2, r3, #31
 80057ce:	4613      	mov	r3, r2
 80057d0:	005b      	lsls	r3, r3, #1
 80057d2:	4413      	add	r3, r2
 80057d4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80057d6:	430b      	orrs	r3, r1
 80057d8:	e081      	b.n	80058de <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d107      	bne.n	80057f6 <HAL_ADC_ConfigChannel+0x5b6>
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	0e9b      	lsrs	r3, r3, #26
 80057ec:	3301      	adds	r3, #1
 80057ee:	069b      	lsls	r3, r3, #26
 80057f0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80057f4:	e015      	b.n	8005822 <HAL_ADC_ConfigChannel+0x5e2>
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057fe:	fa93 f3a3 	rbit	r3, r3
 8005802:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8005804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005806:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8005808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800580a:	2b00      	cmp	r3, #0
 800580c:	d101      	bne.n	8005812 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800580e:	2320      	movs	r3, #32
 8005810:	e003      	b.n	800581a <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8005812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005814:	fab3 f383 	clz	r3, r3
 8005818:	b2db      	uxtb	r3, r3
 800581a:	3301      	adds	r3, #1
 800581c:	069b      	lsls	r3, r3, #26
 800581e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800582a:	2b00      	cmp	r3, #0
 800582c:	d109      	bne.n	8005842 <HAL_ADC_ConfigChannel+0x602>
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	0e9b      	lsrs	r3, r3, #26
 8005834:	3301      	adds	r3, #1
 8005836:	f003 031f 	and.w	r3, r3, #31
 800583a:	2101      	movs	r1, #1
 800583c:	fa01 f303 	lsl.w	r3, r1, r3
 8005840:	e017      	b.n	8005872 <HAL_ADC_ConfigChannel+0x632>
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005848:	69fb      	ldr	r3, [r7, #28]
 800584a:	fa93 f3a3 	rbit	r3, r3
 800584e:	61bb      	str	r3, [r7, #24]
  return result;
 8005850:	69bb      	ldr	r3, [r7, #24]
 8005852:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8005854:	6a3b      	ldr	r3, [r7, #32]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d101      	bne.n	800585e <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 800585a:	2320      	movs	r3, #32
 800585c:	e003      	b.n	8005866 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800585e:	6a3b      	ldr	r3, [r7, #32]
 8005860:	fab3 f383 	clz	r3, r3
 8005864:	b2db      	uxtb	r3, r3
 8005866:	3301      	adds	r3, #1
 8005868:	f003 031f 	and.w	r3, r3, #31
 800586c:	2101      	movs	r1, #1
 800586e:	fa01 f303 	lsl.w	r3, r1, r3
 8005872:	ea42 0103 	orr.w	r1, r2, r3
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800587e:	2b00      	cmp	r3, #0
 8005880:	d10d      	bne.n	800589e <HAL_ADC_ConfigChannel+0x65e>
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	0e9b      	lsrs	r3, r3, #26
 8005888:	3301      	adds	r3, #1
 800588a:	f003 021f 	and.w	r2, r3, #31
 800588e:	4613      	mov	r3, r2
 8005890:	005b      	lsls	r3, r3, #1
 8005892:	4413      	add	r3, r2
 8005894:	3b1e      	subs	r3, #30
 8005896:	051b      	lsls	r3, r3, #20
 8005898:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800589c:	e01e      	b.n	80058dc <HAL_ADC_ConfigChannel+0x69c>
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	fa93 f3a3 	rbit	r3, r3
 80058aa:	60fb      	str	r3, [r7, #12]
  return result;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d104      	bne.n	80058c0 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80058b6:	2320      	movs	r3, #32
 80058b8:	e006      	b.n	80058c8 <HAL_ADC_ConfigChannel+0x688>
 80058ba:	bf00      	nop
 80058bc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	fab3 f383 	clz	r3, r3
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	3301      	adds	r3, #1
 80058ca:	f003 021f 	and.w	r2, r3, #31
 80058ce:	4613      	mov	r3, r2
 80058d0:	005b      	lsls	r3, r3, #1
 80058d2:	4413      	add	r3, r2
 80058d4:	3b1e      	subs	r3, #30
 80058d6:	051b      	lsls	r3, r3, #20
 80058d8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80058dc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80058de:	683a      	ldr	r2, [r7, #0]
 80058e0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80058e2:	4619      	mov	r1, r3
 80058e4:	f7ff f9d5 	bl	8004c92 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	4b3d      	ldr	r3, [pc, #244]	@ (80059e4 <HAL_ADC_ConfigChannel+0x7a4>)
 80058ee:	4013      	ands	r3, r2
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d06c      	beq.n	80059ce <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80058f4:	483c      	ldr	r0, [pc, #240]	@ (80059e8 <HAL_ADC_ConfigChannel+0x7a8>)
 80058f6:	f7ff f93d 	bl	8004b74 <LL_ADC_GetCommonPathInternalCh>
 80058fa:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4a3a      	ldr	r2, [pc, #232]	@ (80059ec <HAL_ADC_ConfigChannel+0x7ac>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d127      	bne.n	8005958 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005908:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800590c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005910:	2b00      	cmp	r3, #0
 8005912:	d121      	bne.n	8005958 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a35      	ldr	r2, [pc, #212]	@ (80059f0 <HAL_ADC_ConfigChannel+0x7b0>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d157      	bne.n	80059ce <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800591e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005922:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005926:	4619      	mov	r1, r3
 8005928:	482f      	ldr	r0, [pc, #188]	@ (80059e8 <HAL_ADC_ConfigChannel+0x7a8>)
 800592a:	f7ff f910 	bl	8004b4e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800592e:	4b31      	ldr	r3, [pc, #196]	@ (80059f4 <HAL_ADC_ConfigChannel+0x7b4>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	099b      	lsrs	r3, r3, #6
 8005934:	4a30      	ldr	r2, [pc, #192]	@ (80059f8 <HAL_ADC_ConfigChannel+0x7b8>)
 8005936:	fba2 2303 	umull	r2, r3, r2, r3
 800593a:	099b      	lsrs	r3, r3, #6
 800593c:	1c5a      	adds	r2, r3, #1
 800593e:	4613      	mov	r3, r2
 8005940:	005b      	lsls	r3, r3, #1
 8005942:	4413      	add	r3, r2
 8005944:	009b      	lsls	r3, r3, #2
 8005946:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8005948:	e002      	b.n	8005950 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	3b01      	subs	r3, #1
 800594e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d1f9      	bne.n	800594a <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005956:	e03a      	b.n	80059ce <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a27      	ldr	r2, [pc, #156]	@ (80059fc <HAL_ADC_ConfigChannel+0x7bc>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d113      	bne.n	800598a <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005962:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005966:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800596a:	2b00      	cmp	r3, #0
 800596c:	d10d      	bne.n	800598a <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a1f      	ldr	r2, [pc, #124]	@ (80059f0 <HAL_ADC_ConfigChannel+0x7b0>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d12a      	bne.n	80059ce <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005978:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800597c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005980:	4619      	mov	r1, r3
 8005982:	4819      	ldr	r0, [pc, #100]	@ (80059e8 <HAL_ADC_ConfigChannel+0x7a8>)
 8005984:	f7ff f8e3 	bl	8004b4e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005988:	e021      	b.n	80059ce <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a1c      	ldr	r2, [pc, #112]	@ (8005a00 <HAL_ADC_ConfigChannel+0x7c0>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d11c      	bne.n	80059ce <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005994:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005998:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800599c:	2b00      	cmp	r3, #0
 800599e:	d116      	bne.n	80059ce <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a12      	ldr	r2, [pc, #72]	@ (80059f0 <HAL_ADC_ConfigChannel+0x7b0>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d111      	bne.n	80059ce <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80059aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80059ae:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80059b2:	4619      	mov	r1, r3
 80059b4:	480c      	ldr	r0, [pc, #48]	@ (80059e8 <HAL_ADC_ConfigChannel+0x7a8>)
 80059b6:	f7ff f8ca 	bl	8004b4e <LL_ADC_SetCommonPathInternalCh>
 80059ba:	e008      	b.n	80059ce <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059c0:	f043 0220 	orr.w	r2, r3, #32
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80059c8:	2301      	movs	r3, #1
 80059ca:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80059d6:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80059da:	4618      	mov	r0, r3
 80059dc:	37d8      	adds	r7, #216	@ 0xd8
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}
 80059e2:	bf00      	nop
 80059e4:	80080000 	.word	0x80080000
 80059e8:	50040300 	.word	0x50040300
 80059ec:	c7520000 	.word	0xc7520000
 80059f0:	50040000 	.word	0x50040000
 80059f4:	20000014 	.word	0x20000014
 80059f8:	053e2d63 	.word	0x053e2d63
 80059fc:	cb840000 	.word	0xcb840000
 8005a00:	80000001 	.word	0x80000001

08005a04 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4618      	mov	r0, r3
 8005a16:	f7ff fa01 	bl	8004e1c <LL_ADC_IsEnabled>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d169      	bne.n	8005af4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	689a      	ldr	r2, [r3, #8]
 8005a26:	4b36      	ldr	r3, [pc, #216]	@ (8005b00 <ADC_Enable+0xfc>)
 8005a28:	4013      	ands	r3, r2
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d00d      	beq.n	8005a4a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a32:	f043 0210 	orr.w	r2, r3, #16
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a3e:	f043 0201 	orr.w	r2, r3, #1
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	e055      	b.n	8005af6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f7ff f9bc 	bl	8004dcc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005a54:	482b      	ldr	r0, [pc, #172]	@ (8005b04 <ADC_Enable+0x100>)
 8005a56:	f7ff f88d 	bl	8004b74 <LL_ADC_GetCommonPathInternalCh>
 8005a5a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005a5c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d013      	beq.n	8005a8c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005a64:	4b28      	ldr	r3, [pc, #160]	@ (8005b08 <ADC_Enable+0x104>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	099b      	lsrs	r3, r3, #6
 8005a6a:	4a28      	ldr	r2, [pc, #160]	@ (8005b0c <ADC_Enable+0x108>)
 8005a6c:	fba2 2303 	umull	r2, r3, r2, r3
 8005a70:	099b      	lsrs	r3, r3, #6
 8005a72:	1c5a      	adds	r2, r3, #1
 8005a74:	4613      	mov	r3, r2
 8005a76:	005b      	lsls	r3, r3, #1
 8005a78:	4413      	add	r3, r2
 8005a7a:	009b      	lsls	r3, r3, #2
 8005a7c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005a7e:	e002      	b.n	8005a86 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	3b01      	subs	r3, #1
 8005a84:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d1f9      	bne.n	8005a80 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005a8c:	f7ff f81c 	bl	8004ac8 <HAL_GetTick>
 8005a90:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005a92:	e028      	b.n	8005ae6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f7ff f9bf 	bl	8004e1c <LL_ADC_IsEnabled>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d104      	bne.n	8005aae <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	f7ff f98f 	bl	8004dcc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005aae:	f7ff f80b 	bl	8004ac8 <HAL_GetTick>
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	1ad3      	subs	r3, r2, r3
 8005ab8:	2b02      	cmp	r3, #2
 8005aba:	d914      	bls.n	8005ae6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f003 0301 	and.w	r3, r3, #1
 8005ac6:	2b01      	cmp	r3, #1
 8005ac8:	d00d      	beq.n	8005ae6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ace:	f043 0210 	orr.w	r2, r3, #16
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ada:	f043 0201 	orr.w	r2, r3, #1
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e007      	b.n	8005af6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f003 0301 	and.w	r3, r3, #1
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d1cf      	bne.n	8005a94 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005af4:	2300      	movs	r3, #0
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	3710      	adds	r7, #16
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}
 8005afe:	bf00      	nop
 8005b00:	8000003f 	.word	0x8000003f
 8005b04:	50040300 	.word	0x50040300
 8005b08:	20000014 	.word	0x20000014
 8005b0c:	053e2d63 	.word	0x053e2d63

08005b10 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b084      	sub	sp, #16
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	f7ff f990 	bl	8004e42 <LL_ADC_IsDisableOngoing>
 8005b22:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4618      	mov	r0, r3
 8005b2a:	f7ff f977 	bl	8004e1c <LL_ADC_IsEnabled>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d047      	beq.n	8005bc4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d144      	bne.n	8005bc4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	f003 030d 	and.w	r3, r3, #13
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d10c      	bne.n	8005b62 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f7ff f951 	bl	8004df4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	2203      	movs	r2, #3
 8005b58:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005b5a:	f7fe ffb5 	bl	8004ac8 <HAL_GetTick>
 8005b5e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005b60:	e029      	b.n	8005bb6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b66:	f043 0210 	orr.w	r2, r3, #16
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b72:	f043 0201 	orr.w	r2, r3, #1
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e023      	b.n	8005bc6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005b7e:	f7fe ffa3 	bl	8004ac8 <HAL_GetTick>
 8005b82:	4602      	mov	r2, r0
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	1ad3      	subs	r3, r2, r3
 8005b88:	2b02      	cmp	r3, #2
 8005b8a:	d914      	bls.n	8005bb6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	f003 0301 	and.w	r3, r3, #1
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d00d      	beq.n	8005bb6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b9e:	f043 0210 	orr.w	r2, r3, #16
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005baa:	f043 0201 	orr.w	r2, r3, #1
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e007      	b.n	8005bc6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	f003 0301 	and.w	r3, r3, #1
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d1dc      	bne.n	8005b7e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005bc4:	2300      	movs	r3, #0
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3710      	adds	r7, #16
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}

08005bce <LL_ADC_StartCalibration>:
{
 8005bce:	b480      	push	{r7}
 8005bd0:	b083      	sub	sp, #12
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	6078      	str	r0, [r7, #4]
 8005bd6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005be0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005be4:	683a      	ldr	r2, [r7, #0]
 8005be6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005bea:	4313      	orrs	r3, r2
 8005bec:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	609a      	str	r2, [r3, #8]
}
 8005bf4:	bf00      	nop
 8005bf6:	370c      	adds	r7, #12
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfe:	4770      	bx	lr

08005c00 <LL_ADC_IsCalibrationOnGoing>:
{
 8005c00:	b480      	push	{r7}
 8005c02:	b083      	sub	sp, #12
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005c10:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005c14:	d101      	bne.n	8005c1a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005c16:	2301      	movs	r3, #1
 8005c18:	e000      	b.n	8005c1c <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005c1a:	2300      	movs	r3, #0
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	370c      	adds	r7, #12
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr

08005c28 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b084      	sub	sp, #16
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005c32:	2300      	movs	r3, #0
 8005c34:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	d101      	bne.n	8005c44 <HAL_ADCEx_Calibration_Start+0x1c>
 8005c40:	2302      	movs	r3, #2
 8005c42:	e04d      	b.n	8005ce0 <HAL_ADCEx_Calibration_Start+0xb8>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2201      	movs	r2, #1
 8005c48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005c4c:	6878      	ldr	r0, [r7, #4]
 8005c4e:	f7ff ff5f 	bl	8005b10 <ADC_Disable>
 8005c52:	4603      	mov	r3, r0
 8005c54:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005c56:	7bfb      	ldrb	r3, [r7, #15]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d136      	bne.n	8005cca <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c60:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005c64:	f023 0302 	bic.w	r3, r3, #2
 8005c68:	f043 0202 	orr.w	r2, r3, #2
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	6839      	ldr	r1, [r7, #0]
 8005c76:	4618      	mov	r0, r3
 8005c78:	f7ff ffa9 	bl	8005bce <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005c7c:	e014      	b.n	8005ca8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	3301      	adds	r3, #1
 8005c82:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8005c8a:	d30d      	bcc.n	8005ca8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c90:	f023 0312 	bic.w	r3, r3, #18
 8005c94:	f043 0210 	orr.w	r2, r3, #16
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	e01b      	b.n	8005ce0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4618      	mov	r0, r3
 8005cae:	f7ff ffa7 	bl	8005c00 <LL_ADC_IsCalibrationOnGoing>
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d1e2      	bne.n	8005c7e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cbc:	f023 0303 	bic.w	r3, r3, #3
 8005cc0:	f043 0201 	orr.w	r2, r3, #1
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	655a      	str	r2, [r3, #84]	@ 0x54
 8005cc8:	e005      	b.n	8005cd6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cce:	f043 0210 	orr.w	r2, r3, #16
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8005cde:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3710      	adds	r7, #16
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}

08005ce8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b085      	sub	sp, #20
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	f003 0307 	and.w	r3, r3, #7
 8005cf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005cf8:	4b0c      	ldr	r3, [pc, #48]	@ (8005d2c <__NVIC_SetPriorityGrouping+0x44>)
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005cfe:	68ba      	ldr	r2, [r7, #8]
 8005d00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005d04:	4013      	ands	r3, r2
 8005d06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005d10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005d14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005d1a:	4a04      	ldr	r2, [pc, #16]	@ (8005d2c <__NVIC_SetPriorityGrouping+0x44>)
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	60d3      	str	r3, [r2, #12]
}
 8005d20:	bf00      	nop
 8005d22:	3714      	adds	r7, #20
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr
 8005d2c:	e000ed00 	.word	0xe000ed00

08005d30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005d30:	b480      	push	{r7}
 8005d32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005d34:	4b04      	ldr	r3, [pc, #16]	@ (8005d48 <__NVIC_GetPriorityGrouping+0x18>)
 8005d36:	68db      	ldr	r3, [r3, #12]
 8005d38:	0a1b      	lsrs	r3, r3, #8
 8005d3a:	f003 0307 	and.w	r3, r3, #7
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr
 8005d48:	e000ed00 	.word	0xe000ed00

08005d4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b083      	sub	sp, #12
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	4603      	mov	r3, r0
 8005d54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	db0b      	blt.n	8005d76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d5e:	79fb      	ldrb	r3, [r7, #7]
 8005d60:	f003 021f 	and.w	r2, r3, #31
 8005d64:	4907      	ldr	r1, [pc, #28]	@ (8005d84 <__NVIC_EnableIRQ+0x38>)
 8005d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d6a:	095b      	lsrs	r3, r3, #5
 8005d6c:	2001      	movs	r0, #1
 8005d6e:	fa00 f202 	lsl.w	r2, r0, r2
 8005d72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005d76:	bf00      	nop
 8005d78:	370c      	adds	r7, #12
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d80:	4770      	bx	lr
 8005d82:	bf00      	nop
 8005d84:	e000e100 	.word	0xe000e100

08005d88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b083      	sub	sp, #12
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	4603      	mov	r3, r0
 8005d90:	6039      	str	r1, [r7, #0]
 8005d92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	db0a      	blt.n	8005db2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	b2da      	uxtb	r2, r3
 8005da0:	490c      	ldr	r1, [pc, #48]	@ (8005dd4 <__NVIC_SetPriority+0x4c>)
 8005da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005da6:	0112      	lsls	r2, r2, #4
 8005da8:	b2d2      	uxtb	r2, r2
 8005daa:	440b      	add	r3, r1
 8005dac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005db0:	e00a      	b.n	8005dc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	b2da      	uxtb	r2, r3
 8005db6:	4908      	ldr	r1, [pc, #32]	@ (8005dd8 <__NVIC_SetPriority+0x50>)
 8005db8:	79fb      	ldrb	r3, [r7, #7]
 8005dba:	f003 030f 	and.w	r3, r3, #15
 8005dbe:	3b04      	subs	r3, #4
 8005dc0:	0112      	lsls	r2, r2, #4
 8005dc2:	b2d2      	uxtb	r2, r2
 8005dc4:	440b      	add	r3, r1
 8005dc6:	761a      	strb	r2, [r3, #24]
}
 8005dc8:	bf00      	nop
 8005dca:	370c      	adds	r7, #12
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr
 8005dd4:	e000e100 	.word	0xe000e100
 8005dd8:	e000ed00 	.word	0xe000ed00

08005ddc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b089      	sub	sp, #36	@ 0x24
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	60f8      	str	r0, [r7, #12]
 8005de4:	60b9      	str	r1, [r7, #8]
 8005de6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f003 0307 	and.w	r3, r3, #7
 8005dee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005df0:	69fb      	ldr	r3, [r7, #28]
 8005df2:	f1c3 0307 	rsb	r3, r3, #7
 8005df6:	2b04      	cmp	r3, #4
 8005df8:	bf28      	it	cs
 8005dfa:	2304      	movcs	r3, #4
 8005dfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005dfe:	69fb      	ldr	r3, [r7, #28]
 8005e00:	3304      	adds	r3, #4
 8005e02:	2b06      	cmp	r3, #6
 8005e04:	d902      	bls.n	8005e0c <NVIC_EncodePriority+0x30>
 8005e06:	69fb      	ldr	r3, [r7, #28]
 8005e08:	3b03      	subs	r3, #3
 8005e0a:	e000      	b.n	8005e0e <NVIC_EncodePriority+0x32>
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e10:	f04f 32ff 	mov.w	r2, #4294967295
 8005e14:	69bb      	ldr	r3, [r7, #24]
 8005e16:	fa02 f303 	lsl.w	r3, r2, r3
 8005e1a:	43da      	mvns	r2, r3
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	401a      	ands	r2, r3
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005e24:	f04f 31ff 	mov.w	r1, #4294967295
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8005e2e:	43d9      	mvns	r1, r3
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e34:	4313      	orrs	r3, r2
         );
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3724      	adds	r7, #36	@ 0x24
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e40:	4770      	bx	lr
	...

08005e44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b082      	sub	sp, #8
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	3b01      	subs	r3, #1
 8005e50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005e54:	d301      	bcc.n	8005e5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005e56:	2301      	movs	r3, #1
 8005e58:	e00f      	b.n	8005e7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8005e84 <SysTick_Config+0x40>)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	3b01      	subs	r3, #1
 8005e60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005e62:	210f      	movs	r1, #15
 8005e64:	f04f 30ff 	mov.w	r0, #4294967295
 8005e68:	f7ff ff8e 	bl	8005d88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005e6c:	4b05      	ldr	r3, [pc, #20]	@ (8005e84 <SysTick_Config+0x40>)
 8005e6e:	2200      	movs	r2, #0
 8005e70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005e72:	4b04      	ldr	r3, [pc, #16]	@ (8005e84 <SysTick_Config+0x40>)
 8005e74:	2207      	movs	r2, #7
 8005e76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005e78:	2300      	movs	r3, #0
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3708      	adds	r7, #8
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}
 8005e82:	bf00      	nop
 8005e84:	e000e010 	.word	0xe000e010

08005e88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b082      	sub	sp, #8
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f7ff ff29 	bl	8005ce8 <__NVIC_SetPriorityGrouping>
}
 8005e96:	bf00      	nop
 8005e98:	3708      	adds	r7, #8
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}

08005e9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005e9e:	b580      	push	{r7, lr}
 8005ea0:	b086      	sub	sp, #24
 8005ea2:	af00      	add	r7, sp, #0
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	60b9      	str	r1, [r7, #8]
 8005ea8:	607a      	str	r2, [r7, #4]
 8005eaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005eac:	2300      	movs	r3, #0
 8005eae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005eb0:	f7ff ff3e 	bl	8005d30 <__NVIC_GetPriorityGrouping>
 8005eb4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	68b9      	ldr	r1, [r7, #8]
 8005eba:	6978      	ldr	r0, [r7, #20]
 8005ebc:	f7ff ff8e 	bl	8005ddc <NVIC_EncodePriority>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ec6:	4611      	mov	r1, r2
 8005ec8:	4618      	mov	r0, r3
 8005eca:	f7ff ff5d 	bl	8005d88 <__NVIC_SetPriority>
}
 8005ece:	bf00      	nop
 8005ed0:	3718      	adds	r7, #24
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bd80      	pop	{r7, pc}

08005ed6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ed6:	b580      	push	{r7, lr}
 8005ed8:	b082      	sub	sp, #8
 8005eda:	af00      	add	r7, sp, #0
 8005edc:	4603      	mov	r3, r0
 8005ede:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005ee0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	f7ff ff31 	bl	8005d4c <__NVIC_EnableIRQ>
}
 8005eea:	bf00      	nop
 8005eec:	3708      	adds	r7, #8
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}

08005ef2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005ef2:	b580      	push	{r7, lr}
 8005ef4:	b082      	sub	sp, #8
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f7ff ffa2 	bl	8005e44 <SysTick_Config>
 8005f00:	4603      	mov	r3, r0
}
 8005f02:	4618      	mov	r0, r3
 8005f04:	3708      	adds	r7, #8
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd80      	pop	{r7, pc}
	...

08005f0c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b085      	sub	sp, #20
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d101      	bne.n	8005f1e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	e098      	b.n	8006050 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	461a      	mov	r2, r3
 8005f24:	4b4d      	ldr	r3, [pc, #308]	@ (800605c <HAL_DMA_Init+0x150>)
 8005f26:	429a      	cmp	r2, r3
 8005f28:	d80f      	bhi.n	8005f4a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	461a      	mov	r2, r3
 8005f30:	4b4b      	ldr	r3, [pc, #300]	@ (8006060 <HAL_DMA_Init+0x154>)
 8005f32:	4413      	add	r3, r2
 8005f34:	4a4b      	ldr	r2, [pc, #300]	@ (8006064 <HAL_DMA_Init+0x158>)
 8005f36:	fba2 2303 	umull	r2, r3, r2, r3
 8005f3a:	091b      	lsrs	r3, r3, #4
 8005f3c:	009a      	lsls	r2, r3, #2
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a48      	ldr	r2, [pc, #288]	@ (8006068 <HAL_DMA_Init+0x15c>)
 8005f46:	641a      	str	r2, [r3, #64]	@ 0x40
 8005f48:	e00e      	b.n	8005f68 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	461a      	mov	r2, r3
 8005f50:	4b46      	ldr	r3, [pc, #280]	@ (800606c <HAL_DMA_Init+0x160>)
 8005f52:	4413      	add	r3, r2
 8005f54:	4a43      	ldr	r2, [pc, #268]	@ (8006064 <HAL_DMA_Init+0x158>)
 8005f56:	fba2 2303 	umull	r2, r3, r2, r3
 8005f5a:	091b      	lsrs	r3, r3, #4
 8005f5c:	009a      	lsls	r2, r3, #2
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a42      	ldr	r2, [pc, #264]	@ (8006070 <HAL_DMA_Init+0x164>)
 8005f66:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2202      	movs	r2, #2
 8005f6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005f7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f82:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005f8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	691b      	ldr	r3, [r3, #16]
 8005f92:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	699b      	ldr	r3, [r3, #24]
 8005f9e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005fa4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6a1b      	ldr	r3, [r3, #32]
 8005faa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005fac:	68fa      	ldr	r2, [r7, #12]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	68fa      	ldr	r2, [r7, #12]
 8005fb8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005fc2:	d039      	beq.n	8006038 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fc8:	4a27      	ldr	r2, [pc, #156]	@ (8006068 <HAL_DMA_Init+0x15c>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d11a      	bne.n	8006004 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005fce:	4b29      	ldr	r3, [pc, #164]	@ (8006074 <HAL_DMA_Init+0x168>)
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fd6:	f003 031c 	and.w	r3, r3, #28
 8005fda:	210f      	movs	r1, #15
 8005fdc:	fa01 f303 	lsl.w	r3, r1, r3
 8005fe0:	43db      	mvns	r3, r3
 8005fe2:	4924      	ldr	r1, [pc, #144]	@ (8006074 <HAL_DMA_Init+0x168>)
 8005fe4:	4013      	ands	r3, r2
 8005fe6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005fe8:	4b22      	ldr	r3, [pc, #136]	@ (8006074 <HAL_DMA_Init+0x168>)
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6859      	ldr	r1, [r3, #4]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ff4:	f003 031c 	and.w	r3, r3, #28
 8005ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8005ffc:	491d      	ldr	r1, [pc, #116]	@ (8006074 <HAL_DMA_Init+0x168>)
 8005ffe:	4313      	orrs	r3, r2
 8006000:	600b      	str	r3, [r1, #0]
 8006002:	e019      	b.n	8006038 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8006004:	4b1c      	ldr	r3, [pc, #112]	@ (8006078 <HAL_DMA_Init+0x16c>)
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800600c:	f003 031c 	and.w	r3, r3, #28
 8006010:	210f      	movs	r1, #15
 8006012:	fa01 f303 	lsl.w	r3, r1, r3
 8006016:	43db      	mvns	r3, r3
 8006018:	4917      	ldr	r1, [pc, #92]	@ (8006078 <HAL_DMA_Init+0x16c>)
 800601a:	4013      	ands	r3, r2
 800601c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800601e:	4b16      	ldr	r3, [pc, #88]	@ (8006078 <HAL_DMA_Init+0x16c>)
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6859      	ldr	r1, [r3, #4]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800602a:	f003 031c 	and.w	r3, r3, #28
 800602e:	fa01 f303 	lsl.w	r3, r1, r3
 8006032:	4911      	ldr	r1, [pc, #68]	@ (8006078 <HAL_DMA_Init+0x16c>)
 8006034:	4313      	orrs	r3, r2
 8006036:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2200      	movs	r2, #0
 800603c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2201      	movs	r2, #1
 8006042:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2200      	movs	r2, #0
 800604a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800604e:	2300      	movs	r3, #0
}
 8006050:	4618      	mov	r0, r3
 8006052:	3714      	adds	r7, #20
 8006054:	46bd      	mov	sp, r7
 8006056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605a:	4770      	bx	lr
 800605c:	40020407 	.word	0x40020407
 8006060:	bffdfff8 	.word	0xbffdfff8
 8006064:	cccccccd 	.word	0xcccccccd
 8006068:	40020000 	.word	0x40020000
 800606c:	bffdfbf8 	.word	0xbffdfbf8
 8006070:	40020400 	.word	0x40020400
 8006074:	400200a8 	.word	0x400200a8
 8006078:	400204a8 	.word	0x400204a8

0800607c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b086      	sub	sp, #24
 8006080:	af00      	add	r7, sp, #0
 8006082:	60f8      	str	r0, [r7, #12]
 8006084:	60b9      	str	r1, [r7, #8]
 8006086:	607a      	str	r2, [r7, #4]
 8006088:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800608a:	2300      	movs	r3, #0
 800608c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006094:	2b01      	cmp	r3, #1
 8006096:	d101      	bne.n	800609c <HAL_DMA_Start_IT+0x20>
 8006098:	2302      	movs	r3, #2
 800609a:	e04b      	b.n	8006134 <HAL_DMA_Start_IT+0xb8>
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2201      	movs	r2, #1
 80060a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80060aa:	b2db      	uxtb	r3, r3
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d13a      	bne.n	8006126 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2202      	movs	r2, #2
 80060b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2200      	movs	r2, #0
 80060bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f022 0201 	bic.w	r2, r2, #1
 80060cc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	687a      	ldr	r2, [r7, #4]
 80060d2:	68b9      	ldr	r1, [r7, #8]
 80060d4:	68f8      	ldr	r0, [r7, #12]
 80060d6:	f000 f921 	bl	800631c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d008      	beq.n	80060f4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f042 020e 	orr.w	r2, r2, #14
 80060f0:	601a      	str	r2, [r3, #0]
 80060f2:	e00f      	b.n	8006114 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f022 0204 	bic.w	r2, r2, #4
 8006102:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	681a      	ldr	r2, [r3, #0]
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f042 020a 	orr.w	r2, r2, #10
 8006112:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f042 0201 	orr.w	r2, r2, #1
 8006122:	601a      	str	r2, [r3, #0]
 8006124:	e005      	b.n	8006132 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2200      	movs	r2, #0
 800612a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800612e:	2302      	movs	r3, #2
 8006130:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006132:	7dfb      	ldrb	r3, [r7, #23]
}
 8006134:	4618      	mov	r0, r3
 8006136:	3718      	adds	r7, #24
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}

0800613c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b084      	sub	sp, #16
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006144:	2300      	movs	r3, #0
 8006146:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800614e:	b2db      	uxtb	r3, r3
 8006150:	2b02      	cmp	r3, #2
 8006152:	d005      	beq.n	8006160 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2204      	movs	r2, #4
 8006158:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800615a:	2301      	movs	r3, #1
 800615c:	73fb      	strb	r3, [r7, #15]
 800615e:	e029      	b.n	80061b4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	681a      	ldr	r2, [r3, #0]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f022 020e 	bic.w	r2, r2, #14
 800616e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f022 0201 	bic.w	r2, r2, #1
 800617e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006184:	f003 021c 	and.w	r2, r3, #28
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800618c:	2101      	movs	r1, #1
 800618e:	fa01 f202 	lsl.w	r2, r1, r2
 8006192:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d003      	beq.n	80061b4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	4798      	blx	r3
    }
  }
  return status;
 80061b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3710      	adds	r7, #16
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}

080061be <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80061be:	b580      	push	{r7, lr}
 80061c0:	b084      	sub	sp, #16
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061da:	f003 031c 	and.w	r3, r3, #28
 80061de:	2204      	movs	r2, #4
 80061e0:	409a      	lsls	r2, r3
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	4013      	ands	r3, r2
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d026      	beq.n	8006238 <HAL_DMA_IRQHandler+0x7a>
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	f003 0304 	and.w	r3, r3, #4
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d021      	beq.n	8006238 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f003 0320 	and.w	r3, r3, #32
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d107      	bne.n	8006212 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681a      	ldr	r2, [r3, #0]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f022 0204 	bic.w	r2, r2, #4
 8006210:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006216:	f003 021c 	and.w	r2, r3, #28
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800621e:	2104      	movs	r1, #4
 8006220:	fa01 f202 	lsl.w	r2, r1, r2
 8006224:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800622a:	2b00      	cmp	r3, #0
 800622c:	d071      	beq.n	8006312 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006236:	e06c      	b.n	8006312 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800623c:	f003 031c 	and.w	r3, r3, #28
 8006240:	2202      	movs	r2, #2
 8006242:	409a      	lsls	r2, r3
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	4013      	ands	r3, r2
 8006248:	2b00      	cmp	r3, #0
 800624a:	d02e      	beq.n	80062aa <HAL_DMA_IRQHandler+0xec>
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	f003 0302 	and.w	r3, r3, #2
 8006252:	2b00      	cmp	r3, #0
 8006254:	d029      	beq.n	80062aa <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f003 0320 	and.w	r3, r3, #32
 8006260:	2b00      	cmp	r3, #0
 8006262:	d10b      	bne.n	800627c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f022 020a 	bic.w	r2, r2, #10
 8006272:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2201      	movs	r2, #1
 8006278:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006280:	f003 021c 	and.w	r2, r3, #28
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006288:	2102      	movs	r1, #2
 800628a:	fa01 f202 	lsl.w	r2, r1, r2
 800628e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2200      	movs	r2, #0
 8006294:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800629c:	2b00      	cmp	r3, #0
 800629e:	d038      	beq.n	8006312 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062a4:	6878      	ldr	r0, [r7, #4]
 80062a6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80062a8:	e033      	b.n	8006312 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062ae:	f003 031c 	and.w	r3, r3, #28
 80062b2:	2208      	movs	r2, #8
 80062b4:	409a      	lsls	r2, r3
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	4013      	ands	r3, r2
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d02a      	beq.n	8006314 <HAL_DMA_IRQHandler+0x156>
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	f003 0308 	and.w	r3, r3, #8
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d025      	beq.n	8006314 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	681a      	ldr	r2, [r3, #0]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f022 020e 	bic.w	r2, r2, #14
 80062d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062dc:	f003 021c 	and.w	r2, r3, #28
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062e4:	2101      	movs	r1, #1
 80062e6:	fa01 f202 	lsl.w	r2, r1, r2
 80062ea:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2201      	movs	r2, #1
 80062f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2201      	movs	r2, #1
 80062f6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2200      	movs	r2, #0
 80062fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006306:	2b00      	cmp	r3, #0
 8006308:	d004      	beq.n	8006314 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006312:	bf00      	nop
 8006314:	bf00      	nop
}
 8006316:	3710      	adds	r7, #16
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}

0800631c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800631c:	b480      	push	{r7}
 800631e:	b085      	sub	sp, #20
 8006320:	af00      	add	r7, sp, #0
 8006322:	60f8      	str	r0, [r7, #12]
 8006324:	60b9      	str	r1, [r7, #8]
 8006326:	607a      	str	r2, [r7, #4]
 8006328:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800632e:	f003 021c 	and.w	r2, r3, #28
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006336:	2101      	movs	r1, #1
 8006338:	fa01 f202 	lsl.w	r2, r1, r2
 800633c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	683a      	ldr	r2, [r7, #0]
 8006344:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	2b10      	cmp	r3, #16
 800634c:	d108      	bne.n	8006360 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	687a      	ldr	r2, [r7, #4]
 8006354:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	68ba      	ldr	r2, [r7, #8]
 800635c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800635e:	e007      	b.n	8006370 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	68ba      	ldr	r2, [r7, #8]
 8006366:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	687a      	ldr	r2, [r7, #4]
 800636e:	60da      	str	r2, [r3, #12]
}
 8006370:	bf00      	nop
 8006372:	3714      	adds	r7, #20
 8006374:	46bd      	mov	sp, r7
 8006376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637a:	4770      	bx	lr

0800637c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800637c:	b480      	push	{r7}
 800637e:	b087      	sub	sp, #28
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
 8006384:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006386:	2300      	movs	r3, #0
 8006388:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800638a:	e148      	b.n	800661e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	2101      	movs	r1, #1
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	fa01 f303 	lsl.w	r3, r1, r3
 8006398:	4013      	ands	r3, r2
 800639a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	f000 813a 	beq.w	8006618 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	f003 0303 	and.w	r3, r3, #3
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	d005      	beq.n	80063bc <HAL_GPIO_Init+0x40>
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	f003 0303 	and.w	r3, r3, #3
 80063b8:	2b02      	cmp	r3, #2
 80063ba:	d130      	bne.n	800641e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	005b      	lsls	r3, r3, #1
 80063c6:	2203      	movs	r2, #3
 80063c8:	fa02 f303 	lsl.w	r3, r2, r3
 80063cc:	43db      	mvns	r3, r3
 80063ce:	693a      	ldr	r2, [r7, #16]
 80063d0:	4013      	ands	r3, r2
 80063d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	68da      	ldr	r2, [r3, #12]
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	005b      	lsls	r3, r3, #1
 80063dc:	fa02 f303 	lsl.w	r3, r2, r3
 80063e0:	693a      	ldr	r2, [r7, #16]
 80063e2:	4313      	orrs	r3, r2
 80063e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	693a      	ldr	r2, [r7, #16]
 80063ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80063f2:	2201      	movs	r2, #1
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	fa02 f303 	lsl.w	r3, r2, r3
 80063fa:	43db      	mvns	r3, r3
 80063fc:	693a      	ldr	r2, [r7, #16]
 80063fe:	4013      	ands	r3, r2
 8006400:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	685b      	ldr	r3, [r3, #4]
 8006406:	091b      	lsrs	r3, r3, #4
 8006408:	f003 0201 	and.w	r2, r3, #1
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	fa02 f303 	lsl.w	r3, r2, r3
 8006412:	693a      	ldr	r2, [r7, #16]
 8006414:	4313      	orrs	r3, r2
 8006416:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	693a      	ldr	r2, [r7, #16]
 800641c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	f003 0303 	and.w	r3, r3, #3
 8006426:	2b03      	cmp	r3, #3
 8006428:	d017      	beq.n	800645a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	68db      	ldr	r3, [r3, #12]
 800642e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	005b      	lsls	r3, r3, #1
 8006434:	2203      	movs	r2, #3
 8006436:	fa02 f303 	lsl.w	r3, r2, r3
 800643a:	43db      	mvns	r3, r3
 800643c:	693a      	ldr	r2, [r7, #16]
 800643e:	4013      	ands	r3, r2
 8006440:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	689a      	ldr	r2, [r3, #8]
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	005b      	lsls	r3, r3, #1
 800644a:	fa02 f303 	lsl.w	r3, r2, r3
 800644e:	693a      	ldr	r2, [r7, #16]
 8006450:	4313      	orrs	r3, r2
 8006452:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	693a      	ldr	r2, [r7, #16]
 8006458:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	f003 0303 	and.w	r3, r3, #3
 8006462:	2b02      	cmp	r3, #2
 8006464:	d123      	bne.n	80064ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	08da      	lsrs	r2, r3, #3
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	3208      	adds	r2, #8
 800646e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006472:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	f003 0307 	and.w	r3, r3, #7
 800647a:	009b      	lsls	r3, r3, #2
 800647c:	220f      	movs	r2, #15
 800647e:	fa02 f303 	lsl.w	r3, r2, r3
 8006482:	43db      	mvns	r3, r3
 8006484:	693a      	ldr	r2, [r7, #16]
 8006486:	4013      	ands	r3, r2
 8006488:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	691a      	ldr	r2, [r3, #16]
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	f003 0307 	and.w	r3, r3, #7
 8006494:	009b      	lsls	r3, r3, #2
 8006496:	fa02 f303 	lsl.w	r3, r2, r3
 800649a:	693a      	ldr	r2, [r7, #16]
 800649c:	4313      	orrs	r3, r2
 800649e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	08da      	lsrs	r2, r3, #3
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	3208      	adds	r2, #8
 80064a8:	6939      	ldr	r1, [r7, #16]
 80064aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	005b      	lsls	r3, r3, #1
 80064b8:	2203      	movs	r2, #3
 80064ba:	fa02 f303 	lsl.w	r3, r2, r3
 80064be:	43db      	mvns	r3, r3
 80064c0:	693a      	ldr	r2, [r7, #16]
 80064c2:	4013      	ands	r3, r2
 80064c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	685b      	ldr	r3, [r3, #4]
 80064ca:	f003 0203 	and.w	r2, r3, #3
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	005b      	lsls	r3, r3, #1
 80064d2:	fa02 f303 	lsl.w	r3, r2, r3
 80064d6:	693a      	ldr	r2, [r7, #16]
 80064d8:	4313      	orrs	r3, r2
 80064da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	693a      	ldr	r2, [r7, #16]
 80064e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	f000 8094 	beq.w	8006618 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80064f0:	4b52      	ldr	r3, [pc, #328]	@ (800663c <HAL_GPIO_Init+0x2c0>)
 80064f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064f4:	4a51      	ldr	r2, [pc, #324]	@ (800663c <HAL_GPIO_Init+0x2c0>)
 80064f6:	f043 0301 	orr.w	r3, r3, #1
 80064fa:	6613      	str	r3, [r2, #96]	@ 0x60
 80064fc:	4b4f      	ldr	r3, [pc, #316]	@ (800663c <HAL_GPIO_Init+0x2c0>)
 80064fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006500:	f003 0301 	and.w	r3, r3, #1
 8006504:	60bb      	str	r3, [r7, #8]
 8006506:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006508:	4a4d      	ldr	r2, [pc, #308]	@ (8006640 <HAL_GPIO_Init+0x2c4>)
 800650a:	697b      	ldr	r3, [r7, #20]
 800650c:	089b      	lsrs	r3, r3, #2
 800650e:	3302      	adds	r3, #2
 8006510:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006514:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	f003 0303 	and.w	r3, r3, #3
 800651c:	009b      	lsls	r3, r3, #2
 800651e:	220f      	movs	r2, #15
 8006520:	fa02 f303 	lsl.w	r3, r2, r3
 8006524:	43db      	mvns	r3, r3
 8006526:	693a      	ldr	r2, [r7, #16]
 8006528:	4013      	ands	r3, r2
 800652a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006532:	d00d      	beq.n	8006550 <HAL_GPIO_Init+0x1d4>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	4a43      	ldr	r2, [pc, #268]	@ (8006644 <HAL_GPIO_Init+0x2c8>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d007      	beq.n	800654c <HAL_GPIO_Init+0x1d0>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	4a42      	ldr	r2, [pc, #264]	@ (8006648 <HAL_GPIO_Init+0x2cc>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d101      	bne.n	8006548 <HAL_GPIO_Init+0x1cc>
 8006544:	2302      	movs	r3, #2
 8006546:	e004      	b.n	8006552 <HAL_GPIO_Init+0x1d6>
 8006548:	2307      	movs	r3, #7
 800654a:	e002      	b.n	8006552 <HAL_GPIO_Init+0x1d6>
 800654c:	2301      	movs	r3, #1
 800654e:	e000      	b.n	8006552 <HAL_GPIO_Init+0x1d6>
 8006550:	2300      	movs	r3, #0
 8006552:	697a      	ldr	r2, [r7, #20]
 8006554:	f002 0203 	and.w	r2, r2, #3
 8006558:	0092      	lsls	r2, r2, #2
 800655a:	4093      	lsls	r3, r2
 800655c:	693a      	ldr	r2, [r7, #16]
 800655e:	4313      	orrs	r3, r2
 8006560:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006562:	4937      	ldr	r1, [pc, #220]	@ (8006640 <HAL_GPIO_Init+0x2c4>)
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	089b      	lsrs	r3, r3, #2
 8006568:	3302      	adds	r3, #2
 800656a:	693a      	ldr	r2, [r7, #16]
 800656c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006570:	4b36      	ldr	r3, [pc, #216]	@ (800664c <HAL_GPIO_Init+0x2d0>)
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	43db      	mvns	r3, r3
 800657a:	693a      	ldr	r2, [r7, #16]
 800657c:	4013      	ands	r3, r2
 800657e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d003      	beq.n	8006594 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800658c:	693a      	ldr	r2, [r7, #16]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	4313      	orrs	r3, r2
 8006592:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006594:	4a2d      	ldr	r2, [pc, #180]	@ (800664c <HAL_GPIO_Init+0x2d0>)
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800659a:	4b2c      	ldr	r3, [pc, #176]	@ (800664c <HAL_GPIO_Init+0x2d0>)
 800659c:	68db      	ldr	r3, [r3, #12]
 800659e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	43db      	mvns	r3, r3
 80065a4:	693a      	ldr	r2, [r7, #16]
 80065a6:	4013      	ands	r3, r2
 80065a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d003      	beq.n	80065be <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80065b6:	693a      	ldr	r2, [r7, #16]
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	4313      	orrs	r3, r2
 80065bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80065be:	4a23      	ldr	r2, [pc, #140]	@ (800664c <HAL_GPIO_Init+0x2d0>)
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80065c4:	4b21      	ldr	r3, [pc, #132]	@ (800664c <HAL_GPIO_Init+0x2d0>)
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	43db      	mvns	r3, r3
 80065ce:	693a      	ldr	r2, [r7, #16]
 80065d0:	4013      	ands	r3, r2
 80065d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d003      	beq.n	80065e8 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80065e0:	693a      	ldr	r2, [r7, #16]
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	4313      	orrs	r3, r2
 80065e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80065e8:	4a18      	ldr	r2, [pc, #96]	@ (800664c <HAL_GPIO_Init+0x2d0>)
 80065ea:	693b      	ldr	r3, [r7, #16]
 80065ec:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80065ee:	4b17      	ldr	r3, [pc, #92]	@ (800664c <HAL_GPIO_Init+0x2d0>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	43db      	mvns	r3, r3
 80065f8:	693a      	ldr	r2, [r7, #16]
 80065fa:	4013      	ands	r3, r2
 80065fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006606:	2b00      	cmp	r3, #0
 8006608:	d003      	beq.n	8006612 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800660a:	693a      	ldr	r2, [r7, #16]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	4313      	orrs	r3, r2
 8006610:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006612:	4a0e      	ldr	r2, [pc, #56]	@ (800664c <HAL_GPIO_Init+0x2d0>)
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	3301      	adds	r3, #1
 800661c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	697b      	ldr	r3, [r7, #20]
 8006624:	fa22 f303 	lsr.w	r3, r2, r3
 8006628:	2b00      	cmp	r3, #0
 800662a:	f47f aeaf 	bne.w	800638c <HAL_GPIO_Init+0x10>
  }
}
 800662e:	bf00      	nop
 8006630:	bf00      	nop
 8006632:	371c      	adds	r7, #28
 8006634:	46bd      	mov	sp, r7
 8006636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663a:	4770      	bx	lr
 800663c:	40021000 	.word	0x40021000
 8006640:	40010000 	.word	0x40010000
 8006644:	48000400 	.word	0x48000400
 8006648:	48000800 	.word	0x48000800
 800664c:	40010400 	.word	0x40010400

08006650 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006650:	b480      	push	{r7}
 8006652:	b085      	sub	sp, #20
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
 8006658:	460b      	mov	r3, r1
 800665a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	691a      	ldr	r2, [r3, #16]
 8006660:	887b      	ldrh	r3, [r7, #2]
 8006662:	4013      	ands	r3, r2
 8006664:	2b00      	cmp	r3, #0
 8006666:	d002      	beq.n	800666e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006668:	2301      	movs	r3, #1
 800666a:	73fb      	strb	r3, [r7, #15]
 800666c:	e001      	b.n	8006672 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800666e:	2300      	movs	r3, #0
 8006670:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006672:	7bfb      	ldrb	r3, [r7, #15]
}
 8006674:	4618      	mov	r0, r3
 8006676:	3714      	adds	r7, #20
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr

08006680 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006680:	b480      	push	{r7}
 8006682:	b083      	sub	sp, #12
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
 8006688:	460b      	mov	r3, r1
 800668a:	807b      	strh	r3, [r7, #2]
 800668c:	4613      	mov	r3, r2
 800668e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006690:	787b      	ldrb	r3, [r7, #1]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d003      	beq.n	800669e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006696:	887a      	ldrh	r2, [r7, #2]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800669c:	e002      	b.n	80066a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800669e:	887a      	ldrh	r2, [r7, #2]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80066a4:	bf00      	nop
 80066a6:	370c      	adds	r7, #12
 80066a8:	46bd      	mov	sp, r7
 80066aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ae:	4770      	bx	lr

080066b0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80066b0:	b480      	push	{r7}
 80066b2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80066b4:	4b05      	ldr	r3, [pc, #20]	@ (80066cc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a04      	ldr	r2, [pc, #16]	@ (80066cc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80066ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066be:	6013      	str	r3, [r2, #0]
}
 80066c0:	bf00      	nop
 80066c2:	46bd      	mov	sp, r7
 80066c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c8:	4770      	bx	lr
 80066ca:	bf00      	nop
 80066cc:	40007000 	.word	0x40007000

080066d0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80066d0:	b480      	push	{r7}
 80066d2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80066d4:	4b04      	ldr	r3, [pc, #16]	@ (80066e8 <HAL_PWREx_GetVoltageRange+0x18>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80066dc:	4618      	mov	r0, r3
 80066de:	46bd      	mov	sp, r7
 80066e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e4:	4770      	bx	lr
 80066e6:	bf00      	nop
 80066e8:	40007000 	.word	0x40007000

080066ec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b085      	sub	sp, #20
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066fa:	d130      	bne.n	800675e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80066fc:	4b23      	ldr	r3, [pc, #140]	@ (800678c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006704:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006708:	d038      	beq.n	800677c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800670a:	4b20      	ldr	r3, [pc, #128]	@ (800678c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006712:	4a1e      	ldr	r2, [pc, #120]	@ (800678c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006714:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006718:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800671a:	4b1d      	ldr	r3, [pc, #116]	@ (8006790 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	2232      	movs	r2, #50	@ 0x32
 8006720:	fb02 f303 	mul.w	r3, r2, r3
 8006724:	4a1b      	ldr	r2, [pc, #108]	@ (8006794 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8006726:	fba2 2303 	umull	r2, r3, r2, r3
 800672a:	0c9b      	lsrs	r3, r3, #18
 800672c:	3301      	adds	r3, #1
 800672e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006730:	e002      	b.n	8006738 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	3b01      	subs	r3, #1
 8006736:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006738:	4b14      	ldr	r3, [pc, #80]	@ (800678c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800673a:	695b      	ldr	r3, [r3, #20]
 800673c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006740:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006744:	d102      	bne.n	800674c <HAL_PWREx_ControlVoltageScaling+0x60>
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d1f2      	bne.n	8006732 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800674c:	4b0f      	ldr	r3, [pc, #60]	@ (800678c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800674e:	695b      	ldr	r3, [r3, #20]
 8006750:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006754:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006758:	d110      	bne.n	800677c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800675a:	2303      	movs	r3, #3
 800675c:	e00f      	b.n	800677e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800675e:	4b0b      	ldr	r3, [pc, #44]	@ (800678c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006766:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800676a:	d007      	beq.n	800677c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800676c:	4b07      	ldr	r3, [pc, #28]	@ (800678c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006774:	4a05      	ldr	r2, [pc, #20]	@ (800678c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006776:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800677a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800677c:	2300      	movs	r3, #0
}
 800677e:	4618      	mov	r0, r3
 8006780:	3714      	adds	r7, #20
 8006782:	46bd      	mov	sp, r7
 8006784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006788:	4770      	bx	lr
 800678a:	bf00      	nop
 800678c:	40007000 	.word	0x40007000
 8006790:	20000014 	.word	0x20000014
 8006794:	431bde83 	.word	0x431bde83

08006798 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b088      	sub	sp, #32
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d102      	bne.n	80067ac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	f000 bc02 	b.w	8006fb0 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80067ac:	4b96      	ldr	r3, [pc, #600]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 80067ae:	689b      	ldr	r3, [r3, #8]
 80067b0:	f003 030c 	and.w	r3, r3, #12
 80067b4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80067b6:	4b94      	ldr	r3, [pc, #592]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 80067b8:	68db      	ldr	r3, [r3, #12]
 80067ba:	f003 0303 	and.w	r3, r3, #3
 80067be:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f003 0310 	and.w	r3, r3, #16
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	f000 80e4 	beq.w	8006996 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80067ce:	69bb      	ldr	r3, [r7, #24]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d007      	beq.n	80067e4 <HAL_RCC_OscConfig+0x4c>
 80067d4:	69bb      	ldr	r3, [r7, #24]
 80067d6:	2b0c      	cmp	r3, #12
 80067d8:	f040 808b 	bne.w	80068f2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	2b01      	cmp	r3, #1
 80067e0:	f040 8087 	bne.w	80068f2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80067e4:	4b88      	ldr	r3, [pc, #544]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f003 0302 	and.w	r3, r3, #2
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d005      	beq.n	80067fc <HAL_RCC_OscConfig+0x64>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	699b      	ldr	r3, [r3, #24]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d101      	bne.n	80067fc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80067f8:	2301      	movs	r3, #1
 80067fa:	e3d9      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6a1a      	ldr	r2, [r3, #32]
 8006800:	4b81      	ldr	r3, [pc, #516]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f003 0308 	and.w	r3, r3, #8
 8006808:	2b00      	cmp	r3, #0
 800680a:	d004      	beq.n	8006816 <HAL_RCC_OscConfig+0x7e>
 800680c:	4b7e      	ldr	r3, [pc, #504]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006814:	e005      	b.n	8006822 <HAL_RCC_OscConfig+0x8a>
 8006816:	4b7c      	ldr	r3, [pc, #496]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 8006818:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800681c:	091b      	lsrs	r3, r3, #4
 800681e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006822:	4293      	cmp	r3, r2
 8006824:	d223      	bcs.n	800686e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6a1b      	ldr	r3, [r3, #32]
 800682a:	4618      	mov	r0, r3
 800682c:	f000 fd54 	bl	80072d8 <RCC_SetFlashLatencyFromMSIRange>
 8006830:	4603      	mov	r3, r0
 8006832:	2b00      	cmp	r3, #0
 8006834:	d001      	beq.n	800683a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8006836:	2301      	movs	r3, #1
 8006838:	e3ba      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800683a:	4b73      	ldr	r3, [pc, #460]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a72      	ldr	r2, [pc, #456]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 8006840:	f043 0308 	orr.w	r3, r3, #8
 8006844:	6013      	str	r3, [r2, #0]
 8006846:	4b70      	ldr	r3, [pc, #448]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6a1b      	ldr	r3, [r3, #32]
 8006852:	496d      	ldr	r1, [pc, #436]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 8006854:	4313      	orrs	r3, r2
 8006856:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006858:	4b6b      	ldr	r3, [pc, #428]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	69db      	ldr	r3, [r3, #28]
 8006864:	021b      	lsls	r3, r3, #8
 8006866:	4968      	ldr	r1, [pc, #416]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 8006868:	4313      	orrs	r3, r2
 800686a:	604b      	str	r3, [r1, #4]
 800686c:	e025      	b.n	80068ba <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800686e:	4b66      	ldr	r3, [pc, #408]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4a65      	ldr	r2, [pc, #404]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 8006874:	f043 0308 	orr.w	r3, r3, #8
 8006878:	6013      	str	r3, [r2, #0]
 800687a:	4b63      	ldr	r3, [pc, #396]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6a1b      	ldr	r3, [r3, #32]
 8006886:	4960      	ldr	r1, [pc, #384]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 8006888:	4313      	orrs	r3, r2
 800688a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800688c:	4b5e      	ldr	r3, [pc, #376]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	69db      	ldr	r3, [r3, #28]
 8006898:	021b      	lsls	r3, r3, #8
 800689a:	495b      	ldr	r1, [pc, #364]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 800689c:	4313      	orrs	r3, r2
 800689e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80068a0:	69bb      	ldr	r3, [r7, #24]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d109      	bne.n	80068ba <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6a1b      	ldr	r3, [r3, #32]
 80068aa:	4618      	mov	r0, r3
 80068ac:	f000 fd14 	bl	80072d8 <RCC_SetFlashLatencyFromMSIRange>
 80068b0:	4603      	mov	r3, r0
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d001      	beq.n	80068ba <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80068b6:	2301      	movs	r3, #1
 80068b8:	e37a      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80068ba:	f000 fc81 	bl	80071c0 <HAL_RCC_GetSysClockFreq>
 80068be:	4602      	mov	r2, r0
 80068c0:	4b51      	ldr	r3, [pc, #324]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	091b      	lsrs	r3, r3, #4
 80068c6:	f003 030f 	and.w	r3, r3, #15
 80068ca:	4950      	ldr	r1, [pc, #320]	@ (8006a0c <HAL_RCC_OscConfig+0x274>)
 80068cc:	5ccb      	ldrb	r3, [r1, r3]
 80068ce:	f003 031f 	and.w	r3, r3, #31
 80068d2:	fa22 f303 	lsr.w	r3, r2, r3
 80068d6:	4a4e      	ldr	r2, [pc, #312]	@ (8006a10 <HAL_RCC_OscConfig+0x278>)
 80068d8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80068da:	4b4e      	ldr	r3, [pc, #312]	@ (8006a14 <HAL_RCC_OscConfig+0x27c>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4618      	mov	r0, r3
 80068e0:	f7fe f8a2 	bl	8004a28 <HAL_InitTick>
 80068e4:	4603      	mov	r3, r0
 80068e6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80068e8:	7bfb      	ldrb	r3, [r7, #15]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d052      	beq.n	8006994 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80068ee:	7bfb      	ldrb	r3, [r7, #15]
 80068f0:	e35e      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	699b      	ldr	r3, [r3, #24]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d032      	beq.n	8006960 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80068fa:	4b43      	ldr	r3, [pc, #268]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a42      	ldr	r2, [pc, #264]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 8006900:	f043 0301 	orr.w	r3, r3, #1
 8006904:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006906:	f7fe f8df 	bl	8004ac8 <HAL_GetTick>
 800690a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800690c:	e008      	b.n	8006920 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800690e:	f7fe f8db 	bl	8004ac8 <HAL_GetTick>
 8006912:	4602      	mov	r2, r0
 8006914:	693b      	ldr	r3, [r7, #16]
 8006916:	1ad3      	subs	r3, r2, r3
 8006918:	2b02      	cmp	r3, #2
 800691a:	d901      	bls.n	8006920 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800691c:	2303      	movs	r3, #3
 800691e:	e347      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006920:	4b39      	ldr	r3, [pc, #228]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f003 0302 	and.w	r3, r3, #2
 8006928:	2b00      	cmp	r3, #0
 800692a:	d0f0      	beq.n	800690e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800692c:	4b36      	ldr	r3, [pc, #216]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4a35      	ldr	r2, [pc, #212]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 8006932:	f043 0308 	orr.w	r3, r3, #8
 8006936:	6013      	str	r3, [r2, #0]
 8006938:	4b33      	ldr	r3, [pc, #204]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6a1b      	ldr	r3, [r3, #32]
 8006944:	4930      	ldr	r1, [pc, #192]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 8006946:	4313      	orrs	r3, r2
 8006948:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800694a:	4b2f      	ldr	r3, [pc, #188]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	69db      	ldr	r3, [r3, #28]
 8006956:	021b      	lsls	r3, r3, #8
 8006958:	492b      	ldr	r1, [pc, #172]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 800695a:	4313      	orrs	r3, r2
 800695c:	604b      	str	r3, [r1, #4]
 800695e:	e01a      	b.n	8006996 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006960:	4b29      	ldr	r3, [pc, #164]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a28      	ldr	r2, [pc, #160]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 8006966:	f023 0301 	bic.w	r3, r3, #1
 800696a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800696c:	f7fe f8ac 	bl	8004ac8 <HAL_GetTick>
 8006970:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006972:	e008      	b.n	8006986 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006974:	f7fe f8a8 	bl	8004ac8 <HAL_GetTick>
 8006978:	4602      	mov	r2, r0
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	1ad3      	subs	r3, r2, r3
 800697e:	2b02      	cmp	r3, #2
 8006980:	d901      	bls.n	8006986 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8006982:	2303      	movs	r3, #3
 8006984:	e314      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006986:	4b20      	ldr	r3, [pc, #128]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f003 0302 	and.w	r3, r3, #2
 800698e:	2b00      	cmp	r3, #0
 8006990:	d1f0      	bne.n	8006974 <HAL_RCC_OscConfig+0x1dc>
 8006992:	e000      	b.n	8006996 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006994:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f003 0301 	and.w	r3, r3, #1
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d073      	beq.n	8006a8a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80069a2:	69bb      	ldr	r3, [r7, #24]
 80069a4:	2b08      	cmp	r3, #8
 80069a6:	d005      	beq.n	80069b4 <HAL_RCC_OscConfig+0x21c>
 80069a8:	69bb      	ldr	r3, [r7, #24]
 80069aa:	2b0c      	cmp	r3, #12
 80069ac:	d10e      	bne.n	80069cc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	2b03      	cmp	r3, #3
 80069b2:	d10b      	bne.n	80069cc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069b4:	4b14      	ldr	r3, [pc, #80]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d063      	beq.n	8006a88 <HAL_RCC_OscConfig+0x2f0>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d15f      	bne.n	8006a88 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80069c8:	2301      	movs	r3, #1
 80069ca:	e2f1      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	685b      	ldr	r3, [r3, #4]
 80069d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069d4:	d106      	bne.n	80069e4 <HAL_RCC_OscConfig+0x24c>
 80069d6:	4b0c      	ldr	r3, [pc, #48]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a0b      	ldr	r2, [pc, #44]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 80069dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069e0:	6013      	str	r3, [r2, #0]
 80069e2:	e025      	b.n	8006a30 <HAL_RCC_OscConfig+0x298>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80069ec:	d114      	bne.n	8006a18 <HAL_RCC_OscConfig+0x280>
 80069ee:	4b06      	ldr	r3, [pc, #24]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a05      	ldr	r2, [pc, #20]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 80069f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80069f8:	6013      	str	r3, [r2, #0]
 80069fa:	4b03      	ldr	r3, [pc, #12]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4a02      	ldr	r2, [pc, #8]	@ (8006a08 <HAL_RCC_OscConfig+0x270>)
 8006a00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a04:	6013      	str	r3, [r2, #0]
 8006a06:	e013      	b.n	8006a30 <HAL_RCC_OscConfig+0x298>
 8006a08:	40021000 	.word	0x40021000
 8006a0c:	0800b1b8 	.word	0x0800b1b8
 8006a10:	20000014 	.word	0x20000014
 8006a14:	20000018 	.word	0x20000018
 8006a18:	4ba0      	ldr	r3, [pc, #640]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a9f      	ldr	r2, [pc, #636]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006a1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a22:	6013      	str	r3, [r2, #0]
 8006a24:	4b9d      	ldr	r3, [pc, #628]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	4a9c      	ldr	r2, [pc, #624]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006a2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006a2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d013      	beq.n	8006a60 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a38:	f7fe f846 	bl	8004ac8 <HAL_GetTick>
 8006a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006a3e:	e008      	b.n	8006a52 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a40:	f7fe f842 	bl	8004ac8 <HAL_GetTick>
 8006a44:	4602      	mov	r2, r0
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	1ad3      	subs	r3, r2, r3
 8006a4a:	2b64      	cmp	r3, #100	@ 0x64
 8006a4c:	d901      	bls.n	8006a52 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006a4e:	2303      	movs	r3, #3
 8006a50:	e2ae      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006a52:	4b92      	ldr	r3, [pc, #584]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d0f0      	beq.n	8006a40 <HAL_RCC_OscConfig+0x2a8>
 8006a5e:	e014      	b.n	8006a8a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a60:	f7fe f832 	bl	8004ac8 <HAL_GetTick>
 8006a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006a66:	e008      	b.n	8006a7a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a68:	f7fe f82e 	bl	8004ac8 <HAL_GetTick>
 8006a6c:	4602      	mov	r2, r0
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	1ad3      	subs	r3, r2, r3
 8006a72:	2b64      	cmp	r3, #100	@ 0x64
 8006a74:	d901      	bls.n	8006a7a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006a76:	2303      	movs	r3, #3
 8006a78:	e29a      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006a7a:	4b88      	ldr	r3, [pc, #544]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d1f0      	bne.n	8006a68 <HAL_RCC_OscConfig+0x2d0>
 8006a86:	e000      	b.n	8006a8a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f003 0302 	and.w	r3, r3, #2
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d060      	beq.n	8006b58 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006a96:	69bb      	ldr	r3, [r7, #24]
 8006a98:	2b04      	cmp	r3, #4
 8006a9a:	d005      	beq.n	8006aa8 <HAL_RCC_OscConfig+0x310>
 8006a9c:	69bb      	ldr	r3, [r7, #24]
 8006a9e:	2b0c      	cmp	r3, #12
 8006aa0:	d119      	bne.n	8006ad6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006aa2:	697b      	ldr	r3, [r7, #20]
 8006aa4:	2b02      	cmp	r3, #2
 8006aa6:	d116      	bne.n	8006ad6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006aa8:	4b7c      	ldr	r3, [pc, #496]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d005      	beq.n	8006ac0 <HAL_RCC_OscConfig+0x328>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	68db      	ldr	r3, [r3, #12]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d101      	bne.n	8006ac0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006abc:	2301      	movs	r3, #1
 8006abe:	e277      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ac0:	4b76      	ldr	r3, [pc, #472]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	691b      	ldr	r3, [r3, #16]
 8006acc:	061b      	lsls	r3, r3, #24
 8006ace:	4973      	ldr	r1, [pc, #460]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ad4:	e040      	b.n	8006b58 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	68db      	ldr	r3, [r3, #12]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d023      	beq.n	8006b26 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ade:	4b6f      	ldr	r3, [pc, #444]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a6e      	ldr	r2, [pc, #440]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006ae4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ae8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006aea:	f7fd ffed 	bl	8004ac8 <HAL_GetTick>
 8006aee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006af0:	e008      	b.n	8006b04 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006af2:	f7fd ffe9 	bl	8004ac8 <HAL_GetTick>
 8006af6:	4602      	mov	r2, r0
 8006af8:	693b      	ldr	r3, [r7, #16]
 8006afa:	1ad3      	subs	r3, r2, r3
 8006afc:	2b02      	cmp	r3, #2
 8006afe:	d901      	bls.n	8006b04 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006b00:	2303      	movs	r3, #3
 8006b02:	e255      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006b04:	4b65      	ldr	r3, [pc, #404]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d0f0      	beq.n	8006af2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b10:	4b62      	ldr	r3, [pc, #392]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	691b      	ldr	r3, [r3, #16]
 8006b1c:	061b      	lsls	r3, r3, #24
 8006b1e:	495f      	ldr	r1, [pc, #380]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006b20:	4313      	orrs	r3, r2
 8006b22:	604b      	str	r3, [r1, #4]
 8006b24:	e018      	b.n	8006b58 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b26:	4b5d      	ldr	r3, [pc, #372]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a5c      	ldr	r2, [pc, #368]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006b2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b32:	f7fd ffc9 	bl	8004ac8 <HAL_GetTick>
 8006b36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006b38:	e008      	b.n	8006b4c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b3a:	f7fd ffc5 	bl	8004ac8 <HAL_GetTick>
 8006b3e:	4602      	mov	r2, r0
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	1ad3      	subs	r3, r2, r3
 8006b44:	2b02      	cmp	r3, #2
 8006b46:	d901      	bls.n	8006b4c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006b48:	2303      	movs	r3, #3
 8006b4a:	e231      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006b4c:	4b53      	ldr	r3, [pc, #332]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d1f0      	bne.n	8006b3a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f003 0308 	and.w	r3, r3, #8
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d03c      	beq.n	8006bde <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	695b      	ldr	r3, [r3, #20]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d01c      	beq.n	8006ba6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b6c:	4b4b      	ldr	r3, [pc, #300]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006b6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b72:	4a4a      	ldr	r2, [pc, #296]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006b74:	f043 0301 	orr.w	r3, r3, #1
 8006b78:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b7c:	f7fd ffa4 	bl	8004ac8 <HAL_GetTick>
 8006b80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006b82:	e008      	b.n	8006b96 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b84:	f7fd ffa0 	bl	8004ac8 <HAL_GetTick>
 8006b88:	4602      	mov	r2, r0
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	1ad3      	subs	r3, r2, r3
 8006b8e:	2b02      	cmp	r3, #2
 8006b90:	d901      	bls.n	8006b96 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006b92:	2303      	movs	r3, #3
 8006b94:	e20c      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006b96:	4b41      	ldr	r3, [pc, #260]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006b98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b9c:	f003 0302 	and.w	r3, r3, #2
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d0ef      	beq.n	8006b84 <HAL_RCC_OscConfig+0x3ec>
 8006ba4:	e01b      	b.n	8006bde <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006ba6:	4b3d      	ldr	r3, [pc, #244]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006ba8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bac:	4a3b      	ldr	r2, [pc, #236]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006bae:	f023 0301 	bic.w	r3, r3, #1
 8006bb2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bb6:	f7fd ff87 	bl	8004ac8 <HAL_GetTick>
 8006bba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006bbc:	e008      	b.n	8006bd0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006bbe:	f7fd ff83 	bl	8004ac8 <HAL_GetTick>
 8006bc2:	4602      	mov	r2, r0
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	1ad3      	subs	r3, r2, r3
 8006bc8:	2b02      	cmp	r3, #2
 8006bca:	d901      	bls.n	8006bd0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006bcc:	2303      	movs	r3, #3
 8006bce:	e1ef      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006bd0:	4b32      	ldr	r3, [pc, #200]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006bd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bd6:	f003 0302 	and.w	r3, r3, #2
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d1ef      	bne.n	8006bbe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f003 0304 	and.w	r3, r3, #4
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	f000 80a6 	beq.w	8006d38 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006bec:	2300      	movs	r3, #0
 8006bee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006bf0:	4b2a      	ldr	r3, [pc, #168]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006bf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bf4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d10d      	bne.n	8006c18 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006bfc:	4b27      	ldr	r3, [pc, #156]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006bfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c00:	4a26      	ldr	r2, [pc, #152]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006c02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c06:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c08:	4b24      	ldr	r3, [pc, #144]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006c0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c10:	60bb      	str	r3, [r7, #8]
 8006c12:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006c14:	2301      	movs	r3, #1
 8006c16:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c18:	4b21      	ldr	r3, [pc, #132]	@ (8006ca0 <HAL_RCC_OscConfig+0x508>)
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d118      	bne.n	8006c56 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006c24:	4b1e      	ldr	r3, [pc, #120]	@ (8006ca0 <HAL_RCC_OscConfig+0x508>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a1d      	ldr	r2, [pc, #116]	@ (8006ca0 <HAL_RCC_OscConfig+0x508>)
 8006c2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c2e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c30:	f7fd ff4a 	bl	8004ac8 <HAL_GetTick>
 8006c34:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c36:	e008      	b.n	8006c4a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c38:	f7fd ff46 	bl	8004ac8 <HAL_GetTick>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	2b02      	cmp	r3, #2
 8006c44:	d901      	bls.n	8006c4a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006c46:	2303      	movs	r3, #3
 8006c48:	e1b2      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c4a:	4b15      	ldr	r3, [pc, #84]	@ (8006ca0 <HAL_RCC_OscConfig+0x508>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d0f0      	beq.n	8006c38 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	2b01      	cmp	r3, #1
 8006c5c:	d108      	bne.n	8006c70 <HAL_RCC_OscConfig+0x4d8>
 8006c5e:	4b0f      	ldr	r3, [pc, #60]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c64:	4a0d      	ldr	r2, [pc, #52]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006c66:	f043 0301 	orr.w	r3, r3, #1
 8006c6a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006c6e:	e029      	b.n	8006cc4 <HAL_RCC_OscConfig+0x52c>
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	689b      	ldr	r3, [r3, #8]
 8006c74:	2b05      	cmp	r3, #5
 8006c76:	d115      	bne.n	8006ca4 <HAL_RCC_OscConfig+0x50c>
 8006c78:	4b08      	ldr	r3, [pc, #32]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c7e:	4a07      	ldr	r2, [pc, #28]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006c80:	f043 0304 	orr.w	r3, r3, #4
 8006c84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006c88:	4b04      	ldr	r3, [pc, #16]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c8e:	4a03      	ldr	r2, [pc, #12]	@ (8006c9c <HAL_RCC_OscConfig+0x504>)
 8006c90:	f043 0301 	orr.w	r3, r3, #1
 8006c94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006c98:	e014      	b.n	8006cc4 <HAL_RCC_OscConfig+0x52c>
 8006c9a:	bf00      	nop
 8006c9c:	40021000 	.word	0x40021000
 8006ca0:	40007000 	.word	0x40007000
 8006ca4:	4b9a      	ldr	r3, [pc, #616]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006caa:	4a99      	ldr	r2, [pc, #612]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006cac:	f023 0301 	bic.w	r3, r3, #1
 8006cb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006cb4:	4b96      	ldr	r3, [pc, #600]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cba:	4a95      	ldr	r2, [pc, #596]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006cbc:	f023 0304 	bic.w	r3, r3, #4
 8006cc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d016      	beq.n	8006cfa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ccc:	f7fd fefc 	bl	8004ac8 <HAL_GetTick>
 8006cd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006cd2:	e00a      	b.n	8006cea <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cd4:	f7fd fef8 	bl	8004ac8 <HAL_GetTick>
 8006cd8:	4602      	mov	r2, r0
 8006cda:	693b      	ldr	r3, [r7, #16]
 8006cdc:	1ad3      	subs	r3, r2, r3
 8006cde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d901      	bls.n	8006cea <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006ce6:	2303      	movs	r3, #3
 8006ce8:	e162      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006cea:	4b89      	ldr	r3, [pc, #548]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006cec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cf0:	f003 0302 	and.w	r3, r3, #2
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d0ed      	beq.n	8006cd4 <HAL_RCC_OscConfig+0x53c>
 8006cf8:	e015      	b.n	8006d26 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cfa:	f7fd fee5 	bl	8004ac8 <HAL_GetTick>
 8006cfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006d00:	e00a      	b.n	8006d18 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d02:	f7fd fee1 	bl	8004ac8 <HAL_GetTick>
 8006d06:	4602      	mov	r2, r0
 8006d08:	693b      	ldr	r3, [r7, #16]
 8006d0a:	1ad3      	subs	r3, r2, r3
 8006d0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d901      	bls.n	8006d18 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006d14:	2303      	movs	r3, #3
 8006d16:	e14b      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006d18:	4b7d      	ldr	r3, [pc, #500]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d1e:	f003 0302 	and.w	r3, r3, #2
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d1ed      	bne.n	8006d02 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006d26:	7ffb      	ldrb	r3, [r7, #31]
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	d105      	bne.n	8006d38 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d2c:	4b78      	ldr	r3, [pc, #480]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006d2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d30:	4a77      	ldr	r2, [pc, #476]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006d32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d36:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f003 0320 	and.w	r3, r3, #32
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d03c      	beq.n	8006dbe <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d01c      	beq.n	8006d86 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006d4c:	4b70      	ldr	r3, [pc, #448]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006d4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d52:	4a6f      	ldr	r2, [pc, #444]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006d54:	f043 0301 	orr.w	r3, r3, #1
 8006d58:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d5c:	f7fd feb4 	bl	8004ac8 <HAL_GetTick>
 8006d60:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006d62:	e008      	b.n	8006d76 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006d64:	f7fd feb0 	bl	8004ac8 <HAL_GetTick>
 8006d68:	4602      	mov	r2, r0
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	1ad3      	subs	r3, r2, r3
 8006d6e:	2b02      	cmp	r3, #2
 8006d70:	d901      	bls.n	8006d76 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8006d72:	2303      	movs	r3, #3
 8006d74:	e11c      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006d76:	4b66      	ldr	r3, [pc, #408]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006d78:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d7c:	f003 0302 	and.w	r3, r3, #2
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d0ef      	beq.n	8006d64 <HAL_RCC_OscConfig+0x5cc>
 8006d84:	e01b      	b.n	8006dbe <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006d86:	4b62      	ldr	r3, [pc, #392]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006d88:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d8c:	4a60      	ldr	r2, [pc, #384]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006d8e:	f023 0301 	bic.w	r3, r3, #1
 8006d92:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d96:	f7fd fe97 	bl	8004ac8 <HAL_GetTick>
 8006d9a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006d9c:	e008      	b.n	8006db0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006d9e:	f7fd fe93 	bl	8004ac8 <HAL_GetTick>
 8006da2:	4602      	mov	r2, r0
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	1ad3      	subs	r3, r2, r3
 8006da8:	2b02      	cmp	r3, #2
 8006daa:	d901      	bls.n	8006db0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8006dac:	2303      	movs	r3, #3
 8006dae:	e0ff      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006db0:	4b57      	ldr	r3, [pc, #348]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006db2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006db6:	f003 0302 	and.w	r3, r3, #2
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d1ef      	bne.n	8006d9e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	f000 80f3 	beq.w	8006fae <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dcc:	2b02      	cmp	r3, #2
 8006dce:	f040 80c9 	bne.w	8006f64 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006dd2:	4b4f      	ldr	r3, [pc, #316]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006dd4:	68db      	ldr	r3, [r3, #12]
 8006dd6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	f003 0203 	and.w	r2, r3, #3
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de2:	429a      	cmp	r2, r3
 8006de4:	d12c      	bne.n	8006e40 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006df0:	3b01      	subs	r3, #1
 8006df2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006df4:	429a      	cmp	r2, r3
 8006df6:	d123      	bne.n	8006e40 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006df8:	697b      	ldr	r3, [r7, #20]
 8006dfa:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e02:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e04:	429a      	cmp	r2, r3
 8006e06:	d11b      	bne.n	8006e40 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e12:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d113      	bne.n	8006e40 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e22:	085b      	lsrs	r3, r3, #1
 8006e24:	3b01      	subs	r3, #1
 8006e26:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006e28:	429a      	cmp	r2, r3
 8006e2a:	d109      	bne.n	8006e40 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006e2c:	697b      	ldr	r3, [r7, #20]
 8006e2e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e36:	085b      	lsrs	r3, r3, #1
 8006e38:	3b01      	subs	r3, #1
 8006e3a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006e3c:	429a      	cmp	r2, r3
 8006e3e:	d06b      	beq.n	8006f18 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006e40:	69bb      	ldr	r3, [r7, #24]
 8006e42:	2b0c      	cmp	r3, #12
 8006e44:	d062      	beq.n	8006f0c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006e46:	4b32      	ldr	r3, [pc, #200]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d001      	beq.n	8006e56 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8006e52:	2301      	movs	r3, #1
 8006e54:	e0ac      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006e56:	4b2e      	ldr	r3, [pc, #184]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a2d      	ldr	r2, [pc, #180]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006e5c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e60:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006e62:	f7fd fe31 	bl	8004ac8 <HAL_GetTick>
 8006e66:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e68:	e008      	b.n	8006e7c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e6a:	f7fd fe2d 	bl	8004ac8 <HAL_GetTick>
 8006e6e:	4602      	mov	r2, r0
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	1ad3      	subs	r3, r2, r3
 8006e74:	2b02      	cmp	r3, #2
 8006e76:	d901      	bls.n	8006e7c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8006e78:	2303      	movs	r3, #3
 8006e7a:	e099      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e7c:	4b24      	ldr	r3, [pc, #144]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d1f0      	bne.n	8006e6a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006e88:	4b21      	ldr	r3, [pc, #132]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006e8a:	68da      	ldr	r2, [r3, #12]
 8006e8c:	4b21      	ldr	r3, [pc, #132]	@ (8006f14 <HAL_RCC_OscConfig+0x77c>)
 8006e8e:	4013      	ands	r3, r2
 8006e90:	687a      	ldr	r2, [r7, #4]
 8006e92:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8006e94:	687a      	ldr	r2, [r7, #4]
 8006e96:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006e98:	3a01      	subs	r2, #1
 8006e9a:	0112      	lsls	r2, r2, #4
 8006e9c:	4311      	orrs	r1, r2
 8006e9e:	687a      	ldr	r2, [r7, #4]
 8006ea0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006ea2:	0212      	lsls	r2, r2, #8
 8006ea4:	4311      	orrs	r1, r2
 8006ea6:	687a      	ldr	r2, [r7, #4]
 8006ea8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006eaa:	0852      	lsrs	r2, r2, #1
 8006eac:	3a01      	subs	r2, #1
 8006eae:	0552      	lsls	r2, r2, #21
 8006eb0:	4311      	orrs	r1, r2
 8006eb2:	687a      	ldr	r2, [r7, #4]
 8006eb4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006eb6:	0852      	lsrs	r2, r2, #1
 8006eb8:	3a01      	subs	r2, #1
 8006eba:	0652      	lsls	r2, r2, #25
 8006ebc:	4311      	orrs	r1, r2
 8006ebe:	687a      	ldr	r2, [r7, #4]
 8006ec0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006ec2:	06d2      	lsls	r2, r2, #27
 8006ec4:	430a      	orrs	r2, r1
 8006ec6:	4912      	ldr	r1, [pc, #72]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006ec8:	4313      	orrs	r3, r2
 8006eca:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006ecc:	4b10      	ldr	r3, [pc, #64]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a0f      	ldr	r2, [pc, #60]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006ed2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006ed6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006ed8:	4b0d      	ldr	r3, [pc, #52]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006eda:	68db      	ldr	r3, [r3, #12]
 8006edc:	4a0c      	ldr	r2, [pc, #48]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006ede:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006ee2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006ee4:	f7fd fdf0 	bl	8004ac8 <HAL_GetTick>
 8006ee8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006eea:	e008      	b.n	8006efe <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006eec:	f7fd fdec 	bl	8004ac8 <HAL_GetTick>
 8006ef0:	4602      	mov	r2, r0
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	1ad3      	subs	r3, r2, r3
 8006ef6:	2b02      	cmp	r3, #2
 8006ef8:	d901      	bls.n	8006efe <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8006efa:	2303      	movs	r3, #3
 8006efc:	e058      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006efe:	4b04      	ldr	r3, [pc, #16]	@ (8006f10 <HAL_RCC_OscConfig+0x778>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d0f0      	beq.n	8006eec <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006f0a:	e050      	b.n	8006fae <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	e04f      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
 8006f10:	40021000 	.word	0x40021000
 8006f14:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f18:	4b27      	ldr	r3, [pc, #156]	@ (8006fb8 <HAL_RCC_OscConfig+0x820>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d144      	bne.n	8006fae <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006f24:	4b24      	ldr	r3, [pc, #144]	@ (8006fb8 <HAL_RCC_OscConfig+0x820>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4a23      	ldr	r2, [pc, #140]	@ (8006fb8 <HAL_RCC_OscConfig+0x820>)
 8006f2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006f2e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006f30:	4b21      	ldr	r3, [pc, #132]	@ (8006fb8 <HAL_RCC_OscConfig+0x820>)
 8006f32:	68db      	ldr	r3, [r3, #12]
 8006f34:	4a20      	ldr	r2, [pc, #128]	@ (8006fb8 <HAL_RCC_OscConfig+0x820>)
 8006f36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006f3a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006f3c:	f7fd fdc4 	bl	8004ac8 <HAL_GetTick>
 8006f40:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f42:	e008      	b.n	8006f56 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f44:	f7fd fdc0 	bl	8004ac8 <HAL_GetTick>
 8006f48:	4602      	mov	r2, r0
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	1ad3      	subs	r3, r2, r3
 8006f4e:	2b02      	cmp	r3, #2
 8006f50:	d901      	bls.n	8006f56 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8006f52:	2303      	movs	r3, #3
 8006f54:	e02c      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f56:	4b18      	ldr	r3, [pc, #96]	@ (8006fb8 <HAL_RCC_OscConfig+0x820>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d0f0      	beq.n	8006f44 <HAL_RCC_OscConfig+0x7ac>
 8006f62:	e024      	b.n	8006fae <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006f64:	69bb      	ldr	r3, [r7, #24]
 8006f66:	2b0c      	cmp	r3, #12
 8006f68:	d01f      	beq.n	8006faa <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f6a:	4b13      	ldr	r3, [pc, #76]	@ (8006fb8 <HAL_RCC_OscConfig+0x820>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a12      	ldr	r2, [pc, #72]	@ (8006fb8 <HAL_RCC_OscConfig+0x820>)
 8006f70:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f76:	f7fd fda7 	bl	8004ac8 <HAL_GetTick>
 8006f7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006f7c:	e008      	b.n	8006f90 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f7e:	f7fd fda3 	bl	8004ac8 <HAL_GetTick>
 8006f82:	4602      	mov	r2, r0
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	1ad3      	subs	r3, r2, r3
 8006f88:	2b02      	cmp	r3, #2
 8006f8a:	d901      	bls.n	8006f90 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8006f8c:	2303      	movs	r3, #3
 8006f8e:	e00f      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006f90:	4b09      	ldr	r3, [pc, #36]	@ (8006fb8 <HAL_RCC_OscConfig+0x820>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d1f0      	bne.n	8006f7e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8006f9c:	4b06      	ldr	r3, [pc, #24]	@ (8006fb8 <HAL_RCC_OscConfig+0x820>)
 8006f9e:	68da      	ldr	r2, [r3, #12]
 8006fa0:	4905      	ldr	r1, [pc, #20]	@ (8006fb8 <HAL_RCC_OscConfig+0x820>)
 8006fa2:	4b06      	ldr	r3, [pc, #24]	@ (8006fbc <HAL_RCC_OscConfig+0x824>)
 8006fa4:	4013      	ands	r3, r2
 8006fa6:	60cb      	str	r3, [r1, #12]
 8006fa8:	e001      	b.n	8006fae <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
 8006fac:	e000      	b.n	8006fb0 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8006fae:	2300      	movs	r3, #0
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3720      	adds	r7, #32
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd80      	pop	{r7, pc}
 8006fb8:	40021000 	.word	0x40021000
 8006fbc:	feeefffc 	.word	0xfeeefffc

08006fc0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b084      	sub	sp, #16
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
 8006fc8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d101      	bne.n	8006fd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	e0e7      	b.n	80071a4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006fd4:	4b75      	ldr	r3, [pc, #468]	@ (80071ac <HAL_RCC_ClockConfig+0x1ec>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f003 0307 	and.w	r3, r3, #7
 8006fdc:	683a      	ldr	r2, [r7, #0]
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	d910      	bls.n	8007004 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fe2:	4b72      	ldr	r3, [pc, #456]	@ (80071ac <HAL_RCC_ClockConfig+0x1ec>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f023 0207 	bic.w	r2, r3, #7
 8006fea:	4970      	ldr	r1, [pc, #448]	@ (80071ac <HAL_RCC_ClockConfig+0x1ec>)
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ff2:	4b6e      	ldr	r3, [pc, #440]	@ (80071ac <HAL_RCC_ClockConfig+0x1ec>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f003 0307 	and.w	r3, r3, #7
 8006ffa:	683a      	ldr	r2, [r7, #0]
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	d001      	beq.n	8007004 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007000:	2301      	movs	r3, #1
 8007002:	e0cf      	b.n	80071a4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f003 0302 	and.w	r3, r3, #2
 800700c:	2b00      	cmp	r3, #0
 800700e:	d010      	beq.n	8007032 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	689a      	ldr	r2, [r3, #8]
 8007014:	4b66      	ldr	r3, [pc, #408]	@ (80071b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007016:	689b      	ldr	r3, [r3, #8]
 8007018:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800701c:	429a      	cmp	r2, r3
 800701e:	d908      	bls.n	8007032 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007020:	4b63      	ldr	r3, [pc, #396]	@ (80071b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007022:	689b      	ldr	r3, [r3, #8]
 8007024:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	4960      	ldr	r1, [pc, #384]	@ (80071b0 <HAL_RCC_ClockConfig+0x1f0>)
 800702e:	4313      	orrs	r3, r2
 8007030:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 0301 	and.w	r3, r3, #1
 800703a:	2b00      	cmp	r3, #0
 800703c:	d04c      	beq.n	80070d8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	2b03      	cmp	r3, #3
 8007044:	d107      	bne.n	8007056 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007046:	4b5a      	ldr	r3, [pc, #360]	@ (80071b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800704e:	2b00      	cmp	r3, #0
 8007050:	d121      	bne.n	8007096 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	e0a6      	b.n	80071a4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	2b02      	cmp	r3, #2
 800705c:	d107      	bne.n	800706e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800705e:	4b54      	ldr	r3, [pc, #336]	@ (80071b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007066:	2b00      	cmp	r3, #0
 8007068:	d115      	bne.n	8007096 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800706a:	2301      	movs	r3, #1
 800706c:	e09a      	b.n	80071a4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d107      	bne.n	8007086 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007076:	4b4e      	ldr	r3, [pc, #312]	@ (80071b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f003 0302 	and.w	r3, r3, #2
 800707e:	2b00      	cmp	r3, #0
 8007080:	d109      	bne.n	8007096 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007082:	2301      	movs	r3, #1
 8007084:	e08e      	b.n	80071a4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007086:	4b4a      	ldr	r3, [pc, #296]	@ (80071b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800708e:	2b00      	cmp	r3, #0
 8007090:	d101      	bne.n	8007096 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007092:	2301      	movs	r3, #1
 8007094:	e086      	b.n	80071a4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007096:	4b46      	ldr	r3, [pc, #280]	@ (80071b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	f023 0203 	bic.w	r2, r3, #3
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	4943      	ldr	r1, [pc, #268]	@ (80071b0 <HAL_RCC_ClockConfig+0x1f0>)
 80070a4:	4313      	orrs	r3, r2
 80070a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80070a8:	f7fd fd0e 	bl	8004ac8 <HAL_GetTick>
 80070ac:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070ae:	e00a      	b.n	80070c6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070b0:	f7fd fd0a 	bl	8004ac8 <HAL_GetTick>
 80070b4:	4602      	mov	r2, r0
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	1ad3      	subs	r3, r2, r3
 80070ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070be:	4293      	cmp	r3, r2
 80070c0:	d901      	bls.n	80070c6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80070c2:	2303      	movs	r3, #3
 80070c4:	e06e      	b.n	80071a4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070c6:	4b3a      	ldr	r3, [pc, #232]	@ (80071b0 <HAL_RCC_ClockConfig+0x1f0>)
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	f003 020c 	and.w	r2, r3, #12
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	009b      	lsls	r3, r3, #2
 80070d4:	429a      	cmp	r2, r3
 80070d6:	d1eb      	bne.n	80070b0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f003 0302 	and.w	r3, r3, #2
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d010      	beq.n	8007106 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	689a      	ldr	r2, [r3, #8]
 80070e8:	4b31      	ldr	r3, [pc, #196]	@ (80071b0 <HAL_RCC_ClockConfig+0x1f0>)
 80070ea:	689b      	ldr	r3, [r3, #8]
 80070ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80070f0:	429a      	cmp	r2, r3
 80070f2:	d208      	bcs.n	8007106 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80070f4:	4b2e      	ldr	r3, [pc, #184]	@ (80071b0 <HAL_RCC_ClockConfig+0x1f0>)
 80070f6:	689b      	ldr	r3, [r3, #8]
 80070f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	689b      	ldr	r3, [r3, #8]
 8007100:	492b      	ldr	r1, [pc, #172]	@ (80071b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007102:	4313      	orrs	r3, r2
 8007104:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007106:	4b29      	ldr	r3, [pc, #164]	@ (80071ac <HAL_RCC_ClockConfig+0x1ec>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f003 0307 	and.w	r3, r3, #7
 800710e:	683a      	ldr	r2, [r7, #0]
 8007110:	429a      	cmp	r2, r3
 8007112:	d210      	bcs.n	8007136 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007114:	4b25      	ldr	r3, [pc, #148]	@ (80071ac <HAL_RCC_ClockConfig+0x1ec>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f023 0207 	bic.w	r2, r3, #7
 800711c:	4923      	ldr	r1, [pc, #140]	@ (80071ac <HAL_RCC_ClockConfig+0x1ec>)
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	4313      	orrs	r3, r2
 8007122:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007124:	4b21      	ldr	r3, [pc, #132]	@ (80071ac <HAL_RCC_ClockConfig+0x1ec>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f003 0307 	and.w	r3, r3, #7
 800712c:	683a      	ldr	r2, [r7, #0]
 800712e:	429a      	cmp	r2, r3
 8007130:	d001      	beq.n	8007136 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8007132:	2301      	movs	r3, #1
 8007134:	e036      	b.n	80071a4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f003 0304 	and.w	r3, r3, #4
 800713e:	2b00      	cmp	r3, #0
 8007140:	d008      	beq.n	8007154 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007142:	4b1b      	ldr	r3, [pc, #108]	@ (80071b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	68db      	ldr	r3, [r3, #12]
 800714e:	4918      	ldr	r1, [pc, #96]	@ (80071b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007150:	4313      	orrs	r3, r2
 8007152:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f003 0308 	and.w	r3, r3, #8
 800715c:	2b00      	cmp	r3, #0
 800715e:	d009      	beq.n	8007174 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007160:	4b13      	ldr	r3, [pc, #76]	@ (80071b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	691b      	ldr	r3, [r3, #16]
 800716c:	00db      	lsls	r3, r3, #3
 800716e:	4910      	ldr	r1, [pc, #64]	@ (80071b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007170:	4313      	orrs	r3, r2
 8007172:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007174:	f000 f824 	bl	80071c0 <HAL_RCC_GetSysClockFreq>
 8007178:	4602      	mov	r2, r0
 800717a:	4b0d      	ldr	r3, [pc, #52]	@ (80071b0 <HAL_RCC_ClockConfig+0x1f0>)
 800717c:	689b      	ldr	r3, [r3, #8]
 800717e:	091b      	lsrs	r3, r3, #4
 8007180:	f003 030f 	and.w	r3, r3, #15
 8007184:	490b      	ldr	r1, [pc, #44]	@ (80071b4 <HAL_RCC_ClockConfig+0x1f4>)
 8007186:	5ccb      	ldrb	r3, [r1, r3]
 8007188:	f003 031f 	and.w	r3, r3, #31
 800718c:	fa22 f303 	lsr.w	r3, r2, r3
 8007190:	4a09      	ldr	r2, [pc, #36]	@ (80071b8 <HAL_RCC_ClockConfig+0x1f8>)
 8007192:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007194:	4b09      	ldr	r3, [pc, #36]	@ (80071bc <HAL_RCC_ClockConfig+0x1fc>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4618      	mov	r0, r3
 800719a:	f7fd fc45 	bl	8004a28 <HAL_InitTick>
 800719e:	4603      	mov	r3, r0
 80071a0:	72fb      	strb	r3, [r7, #11]

  return status;
 80071a2:	7afb      	ldrb	r3, [r7, #11]
}
 80071a4:	4618      	mov	r0, r3
 80071a6:	3710      	adds	r7, #16
 80071a8:	46bd      	mov	sp, r7
 80071aa:	bd80      	pop	{r7, pc}
 80071ac:	40022000 	.word	0x40022000
 80071b0:	40021000 	.word	0x40021000
 80071b4:	0800b1b8 	.word	0x0800b1b8
 80071b8:	20000014 	.word	0x20000014
 80071bc:	20000018 	.word	0x20000018

080071c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80071c0:	b480      	push	{r7}
 80071c2:	b089      	sub	sp, #36	@ 0x24
 80071c4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80071c6:	2300      	movs	r3, #0
 80071c8:	61fb      	str	r3, [r7, #28]
 80071ca:	2300      	movs	r3, #0
 80071cc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80071ce:	4b3e      	ldr	r3, [pc, #248]	@ (80072c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80071d0:	689b      	ldr	r3, [r3, #8]
 80071d2:	f003 030c 	and.w	r3, r3, #12
 80071d6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80071d8:	4b3b      	ldr	r3, [pc, #236]	@ (80072c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80071da:	68db      	ldr	r3, [r3, #12]
 80071dc:	f003 0303 	and.w	r3, r3, #3
 80071e0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d005      	beq.n	80071f4 <HAL_RCC_GetSysClockFreq+0x34>
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	2b0c      	cmp	r3, #12
 80071ec:	d121      	bne.n	8007232 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	2b01      	cmp	r3, #1
 80071f2:	d11e      	bne.n	8007232 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80071f4:	4b34      	ldr	r3, [pc, #208]	@ (80072c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f003 0308 	and.w	r3, r3, #8
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d107      	bne.n	8007210 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007200:	4b31      	ldr	r3, [pc, #196]	@ (80072c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007202:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007206:	0a1b      	lsrs	r3, r3, #8
 8007208:	f003 030f 	and.w	r3, r3, #15
 800720c:	61fb      	str	r3, [r7, #28]
 800720e:	e005      	b.n	800721c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007210:	4b2d      	ldr	r3, [pc, #180]	@ (80072c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	091b      	lsrs	r3, r3, #4
 8007216:	f003 030f 	and.w	r3, r3, #15
 800721a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800721c:	4a2b      	ldr	r2, [pc, #172]	@ (80072cc <HAL_RCC_GetSysClockFreq+0x10c>)
 800721e:	69fb      	ldr	r3, [r7, #28]
 8007220:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007224:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d10d      	bne.n	8007248 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800722c:	69fb      	ldr	r3, [r7, #28]
 800722e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007230:	e00a      	b.n	8007248 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007232:	693b      	ldr	r3, [r7, #16]
 8007234:	2b04      	cmp	r3, #4
 8007236:	d102      	bne.n	800723e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007238:	4b25      	ldr	r3, [pc, #148]	@ (80072d0 <HAL_RCC_GetSysClockFreq+0x110>)
 800723a:	61bb      	str	r3, [r7, #24]
 800723c:	e004      	b.n	8007248 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	2b08      	cmp	r3, #8
 8007242:	d101      	bne.n	8007248 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007244:	4b23      	ldr	r3, [pc, #140]	@ (80072d4 <HAL_RCC_GetSysClockFreq+0x114>)
 8007246:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007248:	693b      	ldr	r3, [r7, #16]
 800724a:	2b0c      	cmp	r3, #12
 800724c:	d134      	bne.n	80072b8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800724e:	4b1e      	ldr	r3, [pc, #120]	@ (80072c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007250:	68db      	ldr	r3, [r3, #12]
 8007252:	f003 0303 	and.w	r3, r3, #3
 8007256:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	2b02      	cmp	r3, #2
 800725c:	d003      	beq.n	8007266 <HAL_RCC_GetSysClockFreq+0xa6>
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	2b03      	cmp	r3, #3
 8007262:	d003      	beq.n	800726c <HAL_RCC_GetSysClockFreq+0xac>
 8007264:	e005      	b.n	8007272 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007266:	4b1a      	ldr	r3, [pc, #104]	@ (80072d0 <HAL_RCC_GetSysClockFreq+0x110>)
 8007268:	617b      	str	r3, [r7, #20]
      break;
 800726a:	e005      	b.n	8007278 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800726c:	4b19      	ldr	r3, [pc, #100]	@ (80072d4 <HAL_RCC_GetSysClockFreq+0x114>)
 800726e:	617b      	str	r3, [r7, #20]
      break;
 8007270:	e002      	b.n	8007278 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007272:	69fb      	ldr	r3, [r7, #28]
 8007274:	617b      	str	r3, [r7, #20]
      break;
 8007276:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007278:	4b13      	ldr	r3, [pc, #76]	@ (80072c8 <HAL_RCC_GetSysClockFreq+0x108>)
 800727a:	68db      	ldr	r3, [r3, #12]
 800727c:	091b      	lsrs	r3, r3, #4
 800727e:	f003 0307 	and.w	r3, r3, #7
 8007282:	3301      	adds	r3, #1
 8007284:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007286:	4b10      	ldr	r3, [pc, #64]	@ (80072c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007288:	68db      	ldr	r3, [r3, #12]
 800728a:	0a1b      	lsrs	r3, r3, #8
 800728c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007290:	697a      	ldr	r2, [r7, #20]
 8007292:	fb03 f202 	mul.w	r2, r3, r2
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	fbb2 f3f3 	udiv	r3, r2, r3
 800729c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800729e:	4b0a      	ldr	r3, [pc, #40]	@ (80072c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80072a0:	68db      	ldr	r3, [r3, #12]
 80072a2:	0e5b      	lsrs	r3, r3, #25
 80072a4:	f003 0303 	and.w	r3, r3, #3
 80072a8:	3301      	adds	r3, #1
 80072aa:	005b      	lsls	r3, r3, #1
 80072ac:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80072ae:	697a      	ldr	r2, [r7, #20]
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80072b6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80072b8:	69bb      	ldr	r3, [r7, #24]
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	3724      	adds	r7, #36	@ 0x24
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr
 80072c6:	bf00      	nop
 80072c8:	40021000 	.word	0x40021000
 80072cc:	0800b1c8 	.word	0x0800b1c8
 80072d0:	00f42400 	.word	0x00f42400
 80072d4:	007a1200 	.word	0x007a1200

080072d8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b086      	sub	sp, #24
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80072e0:	2300      	movs	r3, #0
 80072e2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80072e4:	4b2a      	ldr	r3, [pc, #168]	@ (8007390 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80072e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d003      	beq.n	80072f8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80072f0:	f7ff f9ee 	bl	80066d0 <HAL_PWREx_GetVoltageRange>
 80072f4:	6178      	str	r0, [r7, #20]
 80072f6:	e014      	b.n	8007322 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80072f8:	4b25      	ldr	r3, [pc, #148]	@ (8007390 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80072fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072fc:	4a24      	ldr	r2, [pc, #144]	@ (8007390 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80072fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007302:	6593      	str	r3, [r2, #88]	@ 0x58
 8007304:	4b22      	ldr	r3, [pc, #136]	@ (8007390 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007306:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007308:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800730c:	60fb      	str	r3, [r7, #12]
 800730e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007310:	f7ff f9de 	bl	80066d0 <HAL_PWREx_GetVoltageRange>
 8007314:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007316:	4b1e      	ldr	r3, [pc, #120]	@ (8007390 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800731a:	4a1d      	ldr	r2, [pc, #116]	@ (8007390 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800731c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007320:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007328:	d10b      	bne.n	8007342 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2b80      	cmp	r3, #128	@ 0x80
 800732e:	d919      	bls.n	8007364 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2ba0      	cmp	r3, #160	@ 0xa0
 8007334:	d902      	bls.n	800733c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007336:	2302      	movs	r3, #2
 8007338:	613b      	str	r3, [r7, #16]
 800733a:	e013      	b.n	8007364 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800733c:	2301      	movs	r3, #1
 800733e:	613b      	str	r3, [r7, #16]
 8007340:	e010      	b.n	8007364 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2b80      	cmp	r3, #128	@ 0x80
 8007346:	d902      	bls.n	800734e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007348:	2303      	movs	r3, #3
 800734a:	613b      	str	r3, [r7, #16]
 800734c:	e00a      	b.n	8007364 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2b80      	cmp	r3, #128	@ 0x80
 8007352:	d102      	bne.n	800735a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007354:	2302      	movs	r3, #2
 8007356:	613b      	str	r3, [r7, #16]
 8007358:	e004      	b.n	8007364 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2b70      	cmp	r3, #112	@ 0x70
 800735e:	d101      	bne.n	8007364 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007360:	2301      	movs	r3, #1
 8007362:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007364:	4b0b      	ldr	r3, [pc, #44]	@ (8007394 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f023 0207 	bic.w	r2, r3, #7
 800736c:	4909      	ldr	r1, [pc, #36]	@ (8007394 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	4313      	orrs	r3, r2
 8007372:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007374:	4b07      	ldr	r3, [pc, #28]	@ (8007394 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f003 0307 	and.w	r3, r3, #7
 800737c:	693a      	ldr	r2, [r7, #16]
 800737e:	429a      	cmp	r2, r3
 8007380:	d001      	beq.n	8007386 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007382:	2301      	movs	r3, #1
 8007384:	e000      	b.n	8007388 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8007386:	2300      	movs	r3, #0
}
 8007388:	4618      	mov	r0, r3
 800738a:	3718      	adds	r7, #24
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}
 8007390:	40021000 	.word	0x40021000
 8007394:	40022000 	.word	0x40022000

08007398 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b086      	sub	sp, #24
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80073a0:	2300      	movs	r3, #0
 80073a2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80073a4:	2300      	movs	r3, #0
 80073a6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d031      	beq.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073b8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80073bc:	d01a      	beq.n	80073f4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80073be:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80073c2:	d814      	bhi.n	80073ee <HAL_RCCEx_PeriphCLKConfig+0x56>
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d009      	beq.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0x44>
 80073c8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80073cc:	d10f      	bne.n	80073ee <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80073ce:	4b5d      	ldr	r3, [pc, #372]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80073d0:	68db      	ldr	r3, [r3, #12]
 80073d2:	4a5c      	ldr	r2, [pc, #368]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80073d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073d8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80073da:	e00c      	b.n	80073f6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	3304      	adds	r3, #4
 80073e0:	2100      	movs	r1, #0
 80073e2:	4618      	mov	r0, r3
 80073e4:	f000 f9de 	bl	80077a4 <RCCEx_PLLSAI1_Config>
 80073e8:	4603      	mov	r3, r0
 80073ea:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80073ec:	e003      	b.n	80073f6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80073ee:	2301      	movs	r3, #1
 80073f0:	74fb      	strb	r3, [r7, #19]
      break;
 80073f2:	e000      	b.n	80073f6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80073f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80073f6:	7cfb      	ldrb	r3, [r7, #19]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d10b      	bne.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80073fc:	4b51      	ldr	r3, [pc, #324]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80073fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007402:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800740a:	494e      	ldr	r1, [pc, #312]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800740c:	4313      	orrs	r3, r2
 800740e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8007412:	e001      	b.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007414:	7cfb      	ldrb	r3, [r7, #19]
 8007416:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007420:	2b00      	cmp	r3, #0
 8007422:	f000 809e 	beq.w	8007562 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007426:	2300      	movs	r3, #0
 8007428:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800742a:	4b46      	ldr	r3, [pc, #280]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800742c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800742e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007432:	2b00      	cmp	r3, #0
 8007434:	d101      	bne.n	800743a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8007436:	2301      	movs	r3, #1
 8007438:	e000      	b.n	800743c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800743a:	2300      	movs	r3, #0
 800743c:	2b00      	cmp	r3, #0
 800743e:	d00d      	beq.n	800745c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007440:	4b40      	ldr	r3, [pc, #256]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007444:	4a3f      	ldr	r2, [pc, #252]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007446:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800744a:	6593      	str	r3, [r2, #88]	@ 0x58
 800744c:	4b3d      	ldr	r3, [pc, #244]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800744e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007450:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007454:	60bb      	str	r3, [r7, #8]
 8007456:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007458:	2301      	movs	r3, #1
 800745a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800745c:	4b3a      	ldr	r3, [pc, #232]	@ (8007548 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4a39      	ldr	r2, [pc, #228]	@ (8007548 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007462:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007466:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007468:	f7fd fb2e 	bl	8004ac8 <HAL_GetTick>
 800746c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800746e:	e009      	b.n	8007484 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007470:	f7fd fb2a 	bl	8004ac8 <HAL_GetTick>
 8007474:	4602      	mov	r2, r0
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	1ad3      	subs	r3, r2, r3
 800747a:	2b02      	cmp	r3, #2
 800747c:	d902      	bls.n	8007484 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800747e:	2303      	movs	r3, #3
 8007480:	74fb      	strb	r3, [r7, #19]
        break;
 8007482:	e005      	b.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007484:	4b30      	ldr	r3, [pc, #192]	@ (8007548 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800748c:	2b00      	cmp	r3, #0
 800748e:	d0ef      	beq.n	8007470 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8007490:	7cfb      	ldrb	r3, [r7, #19]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d15a      	bne.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007496:	4b2b      	ldr	r3, [pc, #172]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800749c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80074a0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d01e      	beq.n	80074e6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074ac:	697a      	ldr	r2, [r7, #20]
 80074ae:	429a      	cmp	r2, r3
 80074b0:	d019      	beq.n	80074e6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80074b2:	4b24      	ldr	r3, [pc, #144]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80074b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80074bc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80074be:	4b21      	ldr	r3, [pc, #132]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80074c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074c4:	4a1f      	ldr	r2, [pc, #124]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80074c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80074ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80074ce:	4b1d      	ldr	r3, [pc, #116]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80074d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074d4:	4a1b      	ldr	r2, [pc, #108]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80074d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80074da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80074de:	4a19      	ldr	r2, [pc, #100]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	f003 0301 	and.w	r3, r3, #1
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d016      	beq.n	800751e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074f0:	f7fd faea 	bl	8004ac8 <HAL_GetTick>
 80074f4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80074f6:	e00b      	b.n	8007510 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074f8:	f7fd fae6 	bl	8004ac8 <HAL_GetTick>
 80074fc:	4602      	mov	r2, r0
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	1ad3      	subs	r3, r2, r3
 8007502:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007506:	4293      	cmp	r3, r2
 8007508:	d902      	bls.n	8007510 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800750a:	2303      	movs	r3, #3
 800750c:	74fb      	strb	r3, [r7, #19]
            break;
 800750e:	e006      	b.n	800751e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007510:	4b0c      	ldr	r3, [pc, #48]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007512:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007516:	f003 0302 	and.w	r3, r3, #2
 800751a:	2b00      	cmp	r3, #0
 800751c:	d0ec      	beq.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800751e:	7cfb      	ldrb	r3, [r7, #19]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d10b      	bne.n	800753c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007524:	4b07      	ldr	r3, [pc, #28]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007526:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800752a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007532:	4904      	ldr	r1, [pc, #16]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007534:	4313      	orrs	r3, r2
 8007536:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800753a:	e009      	b.n	8007550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800753c:	7cfb      	ldrb	r3, [r7, #19]
 800753e:	74bb      	strb	r3, [r7, #18]
 8007540:	e006      	b.n	8007550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8007542:	bf00      	nop
 8007544:	40021000 	.word	0x40021000
 8007548:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800754c:	7cfb      	ldrb	r3, [r7, #19]
 800754e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007550:	7c7b      	ldrb	r3, [r7, #17]
 8007552:	2b01      	cmp	r3, #1
 8007554:	d105      	bne.n	8007562 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007556:	4b8a      	ldr	r3, [pc, #552]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007558:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800755a:	4a89      	ldr	r2, [pc, #548]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800755c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007560:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f003 0301 	and.w	r3, r3, #1
 800756a:	2b00      	cmp	r3, #0
 800756c:	d00a      	beq.n	8007584 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800756e:	4b84      	ldr	r3, [pc, #528]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007570:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007574:	f023 0203 	bic.w	r2, r3, #3
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6a1b      	ldr	r3, [r3, #32]
 800757c:	4980      	ldr	r1, [pc, #512]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800757e:	4313      	orrs	r3, r2
 8007580:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f003 0302 	and.w	r3, r3, #2
 800758c:	2b00      	cmp	r3, #0
 800758e:	d00a      	beq.n	80075a6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007590:	4b7b      	ldr	r3, [pc, #492]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007592:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007596:	f023 020c 	bic.w	r2, r3, #12
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800759e:	4978      	ldr	r1, [pc, #480]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80075a0:	4313      	orrs	r3, r2
 80075a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f003 0320 	and.w	r3, r3, #32
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d00a      	beq.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80075b2:	4b73      	ldr	r3, [pc, #460]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80075b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075b8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075c0:	496f      	ldr	r1, [pc, #444]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80075c2:	4313      	orrs	r3, r2
 80075c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d00a      	beq.n	80075ea <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80075d4:	4b6a      	ldr	r3, [pc, #424]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80075d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075da:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075e2:	4967      	ldr	r1, [pc, #412]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80075e4:	4313      	orrs	r3, r2
 80075e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d00a      	beq.n	800760c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80075f6:	4b62      	ldr	r3, [pc, #392]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80075f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075fc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007604:	495e      	ldr	r1, [pc, #376]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007606:	4313      	orrs	r3, r2
 8007608:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007614:	2b00      	cmp	r3, #0
 8007616:	d00a      	beq.n	800762e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007618:	4b59      	ldr	r3, [pc, #356]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800761a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800761e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007626:	4956      	ldr	r1, [pc, #344]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007628:	4313      	orrs	r3, r2
 800762a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007636:	2b00      	cmp	r3, #0
 8007638:	d00a      	beq.n	8007650 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800763a:	4b51      	ldr	r3, [pc, #324]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800763c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007640:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007648:	494d      	ldr	r1, [pc, #308]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800764a:	4313      	orrs	r3, r2
 800764c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007658:	2b00      	cmp	r3, #0
 800765a:	d028      	beq.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800765c:	4b48      	ldr	r3, [pc, #288]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800765e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007662:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800766a:	4945      	ldr	r1, [pc, #276]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800766c:	4313      	orrs	r3, r2
 800766e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007676:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800767a:	d106      	bne.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800767c:	4b40      	ldr	r3, [pc, #256]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800767e:	68db      	ldr	r3, [r3, #12]
 8007680:	4a3f      	ldr	r2, [pc, #252]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007682:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007686:	60d3      	str	r3, [r2, #12]
 8007688:	e011      	b.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800768e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007692:	d10c      	bne.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	3304      	adds	r3, #4
 8007698:	2101      	movs	r1, #1
 800769a:	4618      	mov	r0, r3
 800769c:	f000 f882 	bl	80077a4 <RCCEx_PLLSAI1_Config>
 80076a0:	4603      	mov	r3, r0
 80076a2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80076a4:	7cfb      	ldrb	r3, [r7, #19]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d001      	beq.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 80076aa:	7cfb      	ldrb	r3, [r7, #19]
 80076ac:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d028      	beq.n	800770c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80076ba:	4b31      	ldr	r3, [pc, #196]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80076bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076c0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076c8:	492d      	ldr	r1, [pc, #180]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80076ca:	4313      	orrs	r3, r2
 80076cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076d8:	d106      	bne.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80076da:	4b29      	ldr	r3, [pc, #164]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80076dc:	68db      	ldr	r3, [r3, #12]
 80076de:	4a28      	ldr	r2, [pc, #160]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80076e0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80076e4:	60d3      	str	r3, [r2, #12]
 80076e6:	e011      	b.n	800770c <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80076f0:	d10c      	bne.n	800770c <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	3304      	adds	r3, #4
 80076f6:	2101      	movs	r1, #1
 80076f8:	4618      	mov	r0, r3
 80076fa:	f000 f853 	bl	80077a4 <RCCEx_PLLSAI1_Config>
 80076fe:	4603      	mov	r3, r0
 8007700:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007702:	7cfb      	ldrb	r3, [r7, #19]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d001      	beq.n	800770c <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8007708:	7cfb      	ldrb	r3, [r7, #19]
 800770a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007714:	2b00      	cmp	r3, #0
 8007716:	d01c      	beq.n	8007752 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007718:	4b19      	ldr	r3, [pc, #100]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800771a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800771e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007726:	4916      	ldr	r1, [pc, #88]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007728:	4313      	orrs	r3, r2
 800772a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007732:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007736:	d10c      	bne.n	8007752 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	3304      	adds	r3, #4
 800773c:	2102      	movs	r1, #2
 800773e:	4618      	mov	r0, r3
 8007740:	f000 f830 	bl	80077a4 <RCCEx_PLLSAI1_Config>
 8007744:	4603      	mov	r3, r0
 8007746:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007748:	7cfb      	ldrb	r3, [r7, #19]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d001      	beq.n	8007752 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800774e:	7cfb      	ldrb	r3, [r7, #19]
 8007750:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800775a:	2b00      	cmp	r3, #0
 800775c:	d00a      	beq.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800775e:	4b08      	ldr	r3, [pc, #32]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007760:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007764:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800776c:	4904      	ldr	r1, [pc, #16]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800776e:	4313      	orrs	r3, r2
 8007770:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007774:	7cbb      	ldrb	r3, [r7, #18]
}
 8007776:	4618      	mov	r0, r3
 8007778:	3718      	adds	r7, #24
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}
 800777e:	bf00      	nop
 8007780:	40021000 	.word	0x40021000

08007784 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8007784:	b480      	push	{r7}
 8007786:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8007788:	4b05      	ldr	r3, [pc, #20]	@ (80077a0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a04      	ldr	r2, [pc, #16]	@ (80077a0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800778e:	f043 0304 	orr.w	r3, r3, #4
 8007792:	6013      	str	r3, [r2, #0]
}
 8007794:	bf00      	nop
 8007796:	46bd      	mov	sp, r7
 8007798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779c:	4770      	bx	lr
 800779e:	bf00      	nop
 80077a0:	40021000 	.word	0x40021000

080077a4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b084      	sub	sp, #16
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
 80077ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80077ae:	2300      	movs	r3, #0
 80077b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80077b2:	4b74      	ldr	r3, [pc, #464]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 80077b4:	68db      	ldr	r3, [r3, #12]
 80077b6:	f003 0303 	and.w	r3, r3, #3
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d018      	beq.n	80077f0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80077be:	4b71      	ldr	r3, [pc, #452]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 80077c0:	68db      	ldr	r3, [r3, #12]
 80077c2:	f003 0203 	and.w	r2, r3, #3
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	429a      	cmp	r2, r3
 80077cc:	d10d      	bne.n	80077ea <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
       ||
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d009      	beq.n	80077ea <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80077d6:	4b6b      	ldr	r3, [pc, #428]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 80077d8:	68db      	ldr	r3, [r3, #12]
 80077da:	091b      	lsrs	r3, r3, #4
 80077dc:	f003 0307 	and.w	r3, r3, #7
 80077e0:	1c5a      	adds	r2, r3, #1
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	685b      	ldr	r3, [r3, #4]
       ||
 80077e6:	429a      	cmp	r2, r3
 80077e8:	d047      	beq.n	800787a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	73fb      	strb	r3, [r7, #15]
 80077ee:	e044      	b.n	800787a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	2b03      	cmp	r3, #3
 80077f6:	d018      	beq.n	800782a <RCCEx_PLLSAI1_Config+0x86>
 80077f8:	2b03      	cmp	r3, #3
 80077fa:	d825      	bhi.n	8007848 <RCCEx_PLLSAI1_Config+0xa4>
 80077fc:	2b01      	cmp	r3, #1
 80077fe:	d002      	beq.n	8007806 <RCCEx_PLLSAI1_Config+0x62>
 8007800:	2b02      	cmp	r3, #2
 8007802:	d009      	beq.n	8007818 <RCCEx_PLLSAI1_Config+0x74>
 8007804:	e020      	b.n	8007848 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007806:	4b5f      	ldr	r3, [pc, #380]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f003 0302 	and.w	r3, r3, #2
 800780e:	2b00      	cmp	r3, #0
 8007810:	d11d      	bne.n	800784e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8007812:	2301      	movs	r3, #1
 8007814:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007816:	e01a      	b.n	800784e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007818:	4b5a      	ldr	r3, [pc, #360]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007820:	2b00      	cmp	r3, #0
 8007822:	d116      	bne.n	8007852 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007824:	2301      	movs	r3, #1
 8007826:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007828:	e013      	b.n	8007852 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800782a:	4b56      	ldr	r3, [pc, #344]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007832:	2b00      	cmp	r3, #0
 8007834:	d10f      	bne.n	8007856 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007836:	4b53      	ldr	r3, [pc, #332]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800783e:	2b00      	cmp	r3, #0
 8007840:	d109      	bne.n	8007856 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007842:	2301      	movs	r3, #1
 8007844:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007846:	e006      	b.n	8007856 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007848:	2301      	movs	r3, #1
 800784a:	73fb      	strb	r3, [r7, #15]
      break;
 800784c:	e004      	b.n	8007858 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800784e:	bf00      	nop
 8007850:	e002      	b.n	8007858 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007852:	bf00      	nop
 8007854:	e000      	b.n	8007858 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007856:	bf00      	nop
    }

    if(status == HAL_OK)
 8007858:	7bfb      	ldrb	r3, [r7, #15]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d10d      	bne.n	800787a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800785e:	4b49      	ldr	r3, [pc, #292]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007860:	68db      	ldr	r3, [r3, #12]
 8007862:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6819      	ldr	r1, [r3, #0]
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	3b01      	subs	r3, #1
 8007870:	011b      	lsls	r3, r3, #4
 8007872:	430b      	orrs	r3, r1
 8007874:	4943      	ldr	r1, [pc, #268]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007876:	4313      	orrs	r3, r2
 8007878:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800787a:	7bfb      	ldrb	r3, [r7, #15]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d17c      	bne.n	800797a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007880:	4b40      	ldr	r3, [pc, #256]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	4a3f      	ldr	r2, [pc, #252]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007886:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800788a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800788c:	f7fd f91c 	bl	8004ac8 <HAL_GetTick>
 8007890:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007892:	e009      	b.n	80078a8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007894:	f7fd f918 	bl	8004ac8 <HAL_GetTick>
 8007898:	4602      	mov	r2, r0
 800789a:	68bb      	ldr	r3, [r7, #8]
 800789c:	1ad3      	subs	r3, r2, r3
 800789e:	2b02      	cmp	r3, #2
 80078a0:	d902      	bls.n	80078a8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80078a2:	2303      	movs	r3, #3
 80078a4:	73fb      	strb	r3, [r7, #15]
        break;
 80078a6:	e005      	b.n	80078b4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80078a8:	4b36      	ldr	r3, [pc, #216]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d1ef      	bne.n	8007894 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80078b4:	7bfb      	ldrb	r3, [r7, #15]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d15f      	bne.n	800797a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d110      	bne.n	80078e2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80078c0:	4b30      	ldr	r3, [pc, #192]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 80078c2:	691b      	ldr	r3, [r3, #16]
 80078c4:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80078c8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80078cc:	687a      	ldr	r2, [r7, #4]
 80078ce:	6892      	ldr	r2, [r2, #8]
 80078d0:	0211      	lsls	r1, r2, #8
 80078d2:	687a      	ldr	r2, [r7, #4]
 80078d4:	68d2      	ldr	r2, [r2, #12]
 80078d6:	06d2      	lsls	r2, r2, #27
 80078d8:	430a      	orrs	r2, r1
 80078da:	492a      	ldr	r1, [pc, #168]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 80078dc:	4313      	orrs	r3, r2
 80078de:	610b      	str	r3, [r1, #16]
 80078e0:	e027      	b.n	8007932 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	2b01      	cmp	r3, #1
 80078e6:	d112      	bne.n	800790e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80078e8:	4b26      	ldr	r3, [pc, #152]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 80078ea:	691b      	ldr	r3, [r3, #16]
 80078ec:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80078f0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80078f4:	687a      	ldr	r2, [r7, #4]
 80078f6:	6892      	ldr	r2, [r2, #8]
 80078f8:	0211      	lsls	r1, r2, #8
 80078fa:	687a      	ldr	r2, [r7, #4]
 80078fc:	6912      	ldr	r2, [r2, #16]
 80078fe:	0852      	lsrs	r2, r2, #1
 8007900:	3a01      	subs	r2, #1
 8007902:	0552      	lsls	r2, r2, #21
 8007904:	430a      	orrs	r2, r1
 8007906:	491f      	ldr	r1, [pc, #124]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007908:	4313      	orrs	r3, r2
 800790a:	610b      	str	r3, [r1, #16]
 800790c:	e011      	b.n	8007932 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800790e:	4b1d      	ldr	r3, [pc, #116]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007910:	691b      	ldr	r3, [r3, #16]
 8007912:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007916:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800791a:	687a      	ldr	r2, [r7, #4]
 800791c:	6892      	ldr	r2, [r2, #8]
 800791e:	0211      	lsls	r1, r2, #8
 8007920:	687a      	ldr	r2, [r7, #4]
 8007922:	6952      	ldr	r2, [r2, #20]
 8007924:	0852      	lsrs	r2, r2, #1
 8007926:	3a01      	subs	r2, #1
 8007928:	0652      	lsls	r2, r2, #25
 800792a:	430a      	orrs	r2, r1
 800792c:	4915      	ldr	r1, [pc, #84]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 800792e:	4313      	orrs	r3, r2
 8007930:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007932:	4b14      	ldr	r3, [pc, #80]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	4a13      	ldr	r2, [pc, #76]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007938:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800793c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800793e:	f7fd f8c3 	bl	8004ac8 <HAL_GetTick>
 8007942:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007944:	e009      	b.n	800795a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007946:	f7fd f8bf 	bl	8004ac8 <HAL_GetTick>
 800794a:	4602      	mov	r2, r0
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	1ad3      	subs	r3, r2, r3
 8007950:	2b02      	cmp	r3, #2
 8007952:	d902      	bls.n	800795a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8007954:	2303      	movs	r3, #3
 8007956:	73fb      	strb	r3, [r7, #15]
          break;
 8007958:	e005      	b.n	8007966 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800795a:	4b0a      	ldr	r3, [pc, #40]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007962:	2b00      	cmp	r3, #0
 8007964:	d0ef      	beq.n	8007946 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8007966:	7bfb      	ldrb	r3, [r7, #15]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d106      	bne.n	800797a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800796c:	4b05      	ldr	r3, [pc, #20]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 800796e:	691a      	ldr	r2, [r3, #16]
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	699b      	ldr	r3, [r3, #24]
 8007974:	4903      	ldr	r1, [pc, #12]	@ (8007984 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007976:	4313      	orrs	r3, r2
 8007978:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800797a:	7bfb      	ldrb	r3, [r7, #15]
}
 800797c:	4618      	mov	r0, r3
 800797e:	3710      	adds	r7, #16
 8007980:	46bd      	mov	sp, r7
 8007982:	bd80      	pop	{r7, pc}
 8007984:	40021000 	.word	0x40021000

08007988 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b084      	sub	sp, #16
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d101      	bne.n	800799a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007996:	2301      	movs	r3, #1
 8007998:	e095      	b.n	8007ac6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d108      	bne.n	80079b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80079aa:	d009      	beq.n	80079c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2200      	movs	r2, #0
 80079b0:	61da      	str	r2, [r3, #28]
 80079b2:	e005      	b.n	80079c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2200      	movs	r2, #0
 80079b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2200      	movs	r2, #0
 80079be:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2200      	movs	r2, #0
 80079c4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80079cc:	b2db      	uxtb	r3, r3
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d106      	bne.n	80079e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2200      	movs	r2, #0
 80079d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	f7fc fe2c 	bl	8004638 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2202      	movs	r2, #2
 80079e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	681a      	ldr	r2, [r3, #0]
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80079f6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	68db      	ldr	r3, [r3, #12]
 80079fc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007a00:	d902      	bls.n	8007a08 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007a02:	2300      	movs	r3, #0
 8007a04:	60fb      	str	r3, [r7, #12]
 8007a06:	e002      	b.n	8007a0e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007a08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007a0c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	68db      	ldr	r3, [r3, #12]
 8007a12:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007a16:	d007      	beq.n	8007a28 <HAL_SPI_Init+0xa0>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	68db      	ldr	r3, [r3, #12]
 8007a1c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007a20:	d002      	beq.n	8007a28 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2200      	movs	r2, #0
 8007a26:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	689b      	ldr	r3, [r3, #8]
 8007a34:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007a38:	431a      	orrs	r2, r3
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	691b      	ldr	r3, [r3, #16]
 8007a3e:	f003 0302 	and.w	r3, r3, #2
 8007a42:	431a      	orrs	r2, r3
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	695b      	ldr	r3, [r3, #20]
 8007a48:	f003 0301 	and.w	r3, r3, #1
 8007a4c:	431a      	orrs	r2, r3
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	699b      	ldr	r3, [r3, #24]
 8007a52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a56:	431a      	orrs	r2, r3
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	69db      	ldr	r3, [r3, #28]
 8007a5c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007a60:	431a      	orrs	r2, r3
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6a1b      	ldr	r3, [r3, #32]
 8007a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a6a:	ea42 0103 	orr.w	r1, r2, r3
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a72:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	430a      	orrs	r2, r1
 8007a7c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	699b      	ldr	r3, [r3, #24]
 8007a82:	0c1b      	lsrs	r3, r3, #16
 8007a84:	f003 0204 	and.w	r2, r3, #4
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a8c:	f003 0310 	and.w	r3, r3, #16
 8007a90:	431a      	orrs	r2, r3
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a96:	f003 0308 	and.w	r3, r3, #8
 8007a9a:	431a      	orrs	r2, r3
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	68db      	ldr	r3, [r3, #12]
 8007aa0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007aa4:	ea42 0103 	orr.w	r1, r2, r3
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	430a      	orrs	r2, r1
 8007ab4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2201      	movs	r2, #1
 8007ac0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007ac4:	2300      	movs	r3, #0
}
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	3710      	adds	r7, #16
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}

08007ace <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ace:	b580      	push	{r7, lr}
 8007ad0:	b088      	sub	sp, #32
 8007ad2:	af00      	add	r7, sp, #0
 8007ad4:	60f8      	str	r0, [r7, #12]
 8007ad6:	60b9      	str	r1, [r7, #8]
 8007ad8:	603b      	str	r3, [r7, #0]
 8007ada:	4613      	mov	r3, r2
 8007adc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007ade:	f7fc fff3 	bl	8004ac8 <HAL_GetTick>
 8007ae2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007ae4:	88fb      	ldrh	r3, [r7, #6]
 8007ae6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007aee:	b2db      	uxtb	r3, r3
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	d001      	beq.n	8007af8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007af4:	2302      	movs	r3, #2
 8007af6:	e15c      	b.n	8007db2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d002      	beq.n	8007b04 <HAL_SPI_Transmit+0x36>
 8007afe:	88fb      	ldrh	r3, [r7, #6]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d101      	bne.n	8007b08 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007b04:	2301      	movs	r3, #1
 8007b06:	e154      	b.n	8007db2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007b0e:	2b01      	cmp	r3, #1
 8007b10:	d101      	bne.n	8007b16 <HAL_SPI_Transmit+0x48>
 8007b12:	2302      	movs	r3, #2
 8007b14:	e14d      	b.n	8007db2 <HAL_SPI_Transmit+0x2e4>
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	2201      	movs	r2, #1
 8007b1a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	2203      	movs	r2, #3
 8007b22:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	68ba      	ldr	r2, [r7, #8]
 8007b30:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	88fa      	ldrh	r2, [r7, #6]
 8007b36:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	88fa      	ldrh	r2, [r7, #6]
 8007b3c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	2200      	movs	r2, #0
 8007b42:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	2200      	movs	r2, #0
 8007b48:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	2200      	movs	r2, #0
 8007b58:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	689b      	ldr	r3, [r3, #8]
 8007b64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b68:	d10f      	bne.n	8007b8a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	681a      	ldr	r2, [r3, #0]
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b78:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	681a      	ldr	r2, [r3, #0]
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007b88:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b94:	2b40      	cmp	r3, #64	@ 0x40
 8007b96:	d007      	beq.n	8007ba8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	681a      	ldr	r2, [r3, #0]
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007ba6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	68db      	ldr	r3, [r3, #12]
 8007bac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007bb0:	d952      	bls.n	8007c58 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	685b      	ldr	r3, [r3, #4]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d002      	beq.n	8007bc0 <HAL_SPI_Transmit+0xf2>
 8007bba:	8b7b      	ldrh	r3, [r7, #26]
 8007bbc:	2b01      	cmp	r3, #1
 8007bbe:	d145      	bne.n	8007c4c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bc4:	881a      	ldrh	r2, [r3, #0]
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bd0:	1c9a      	adds	r2, r3, #2
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	3b01      	subs	r3, #1
 8007bde:	b29a      	uxth	r2, r3
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007be4:	e032      	b.n	8007c4c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	689b      	ldr	r3, [r3, #8]
 8007bec:	f003 0302 	and.w	r3, r3, #2
 8007bf0:	2b02      	cmp	r3, #2
 8007bf2:	d112      	bne.n	8007c1a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bf8:	881a      	ldrh	r2, [r3, #0]
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c04:	1c9a      	adds	r2, r3, #2
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c0e:	b29b      	uxth	r3, r3
 8007c10:	3b01      	subs	r3, #1
 8007c12:	b29a      	uxth	r2, r3
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007c18:	e018      	b.n	8007c4c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007c1a:	f7fc ff55 	bl	8004ac8 <HAL_GetTick>
 8007c1e:	4602      	mov	r2, r0
 8007c20:	69fb      	ldr	r3, [r7, #28]
 8007c22:	1ad3      	subs	r3, r2, r3
 8007c24:	683a      	ldr	r2, [r7, #0]
 8007c26:	429a      	cmp	r2, r3
 8007c28:	d803      	bhi.n	8007c32 <HAL_SPI_Transmit+0x164>
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c30:	d102      	bne.n	8007c38 <HAL_SPI_Transmit+0x16a>
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d109      	bne.n	8007c4c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	2200      	movs	r2, #0
 8007c44:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007c48:	2303      	movs	r3, #3
 8007c4a:	e0b2      	b.n	8007db2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c50:	b29b      	uxth	r3, r3
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d1c7      	bne.n	8007be6 <HAL_SPI_Transmit+0x118>
 8007c56:	e083      	b.n	8007d60 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d002      	beq.n	8007c66 <HAL_SPI_Transmit+0x198>
 8007c60:	8b7b      	ldrh	r3, [r7, #26]
 8007c62:	2b01      	cmp	r3, #1
 8007c64:	d177      	bne.n	8007d56 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c6a:	b29b      	uxth	r3, r3
 8007c6c:	2b01      	cmp	r3, #1
 8007c6e:	d912      	bls.n	8007c96 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c74:	881a      	ldrh	r2, [r3, #0]
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c80:	1c9a      	adds	r2, r3, #2
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c8a:	b29b      	uxth	r3, r3
 8007c8c:	3b02      	subs	r3, #2
 8007c8e:	b29a      	uxth	r2, r3
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007c94:	e05f      	b.n	8007d56 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	330c      	adds	r3, #12
 8007ca0:	7812      	ldrb	r2, [r2, #0]
 8007ca2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ca8:	1c5a      	adds	r2, r3, #1
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cb2:	b29b      	uxth	r3, r3
 8007cb4:	3b01      	subs	r3, #1
 8007cb6:	b29a      	uxth	r2, r3
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007cbc:	e04b      	b.n	8007d56 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	689b      	ldr	r3, [r3, #8]
 8007cc4:	f003 0302 	and.w	r3, r3, #2
 8007cc8:	2b02      	cmp	r3, #2
 8007cca:	d12b      	bne.n	8007d24 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cd0:	b29b      	uxth	r3, r3
 8007cd2:	2b01      	cmp	r3, #1
 8007cd4:	d912      	bls.n	8007cfc <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cda:	881a      	ldrh	r2, [r3, #0]
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ce6:	1c9a      	adds	r2, r3, #2
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cf0:	b29b      	uxth	r3, r3
 8007cf2:	3b02      	subs	r3, #2
 8007cf4:	b29a      	uxth	r2, r3
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007cfa:	e02c      	b.n	8007d56 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	330c      	adds	r3, #12
 8007d06:	7812      	ldrb	r2, [r2, #0]
 8007d08:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d0e:	1c5a      	adds	r2, r3, #1
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d18:	b29b      	uxth	r3, r3
 8007d1a:	3b01      	subs	r3, #1
 8007d1c:	b29a      	uxth	r2, r3
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007d22:	e018      	b.n	8007d56 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007d24:	f7fc fed0 	bl	8004ac8 <HAL_GetTick>
 8007d28:	4602      	mov	r2, r0
 8007d2a:	69fb      	ldr	r3, [r7, #28]
 8007d2c:	1ad3      	subs	r3, r2, r3
 8007d2e:	683a      	ldr	r2, [r7, #0]
 8007d30:	429a      	cmp	r2, r3
 8007d32:	d803      	bhi.n	8007d3c <HAL_SPI_Transmit+0x26e>
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d3a:	d102      	bne.n	8007d42 <HAL_SPI_Transmit+0x274>
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d109      	bne.n	8007d56 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2201      	movs	r2, #1
 8007d46:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007d52:	2303      	movs	r3, #3
 8007d54:	e02d      	b.n	8007db2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d5a:	b29b      	uxth	r3, r3
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d1ae      	bne.n	8007cbe <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007d60:	69fa      	ldr	r2, [r7, #28]
 8007d62:	6839      	ldr	r1, [r7, #0]
 8007d64:	68f8      	ldr	r0, [r7, #12]
 8007d66:	f000 fbdf 	bl	8008528 <SPI_EndRxTxTransaction>
 8007d6a:	4603      	mov	r3, r0
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d002      	beq.n	8007d76 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	2220      	movs	r2, #32
 8007d74:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	689b      	ldr	r3, [r3, #8]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d10a      	bne.n	8007d94 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007d7e:	2300      	movs	r3, #0
 8007d80:	617b      	str	r3, [r7, #20]
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	68db      	ldr	r3, [r3, #12]
 8007d88:	617b      	str	r3, [r7, #20]
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	689b      	ldr	r3, [r3, #8]
 8007d90:	617b      	str	r3, [r7, #20]
 8007d92:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2201      	movs	r2, #1
 8007d98:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d001      	beq.n	8007db0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8007dac:	2301      	movs	r3, #1
 8007dae:	e000      	b.n	8007db2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8007db0:	2300      	movs	r3, #0
  }
}
 8007db2:	4618      	mov	r0, r3
 8007db4:	3720      	adds	r7, #32
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}
	...

08007dbc <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b084      	sub	sp, #16
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	60f8      	str	r0, [r7, #12]
 8007dc4:	60b9      	str	r1, [r7, #8]
 8007dc6:	4613      	mov	r3, r2
 8007dc8:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007dd0:	b2db      	uxtb	r3, r3
 8007dd2:	2b01      	cmp	r3, #1
 8007dd4:	d001      	beq.n	8007dda <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8007dd6:	2302      	movs	r3, #2
 8007dd8:	e0d4      	b.n	8007f84 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d002      	beq.n	8007de6 <HAL_SPI_Transmit_DMA+0x2a>
 8007de0:	88fb      	ldrh	r3, [r7, #6]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d101      	bne.n	8007dea <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8007de6:	2301      	movs	r3, #1
 8007de8:	e0cc      	b.n	8007f84 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007df0:	2b01      	cmp	r3, #1
 8007df2:	d101      	bne.n	8007df8 <HAL_SPI_Transmit_DMA+0x3c>
 8007df4:	2302      	movs	r3, #2
 8007df6:	e0c5      	b.n	8007f84 <HAL_SPI_Transmit_DMA+0x1c8>
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	2203      	movs	r2, #3
 8007e04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	68ba      	ldr	r2, [r7, #8]
 8007e12:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	88fa      	ldrh	r2, [r7, #6]
 8007e18:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	88fa      	ldrh	r2, [r7, #6]
 8007e1e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	2200      	movs	r2, #0
 8007e24:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2200      	movs	r2, #0
 8007e36:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	689b      	ldr	r3, [r3, #8]
 8007e46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e4a:	d10f      	bne.n	8007e6c <HAL_SPI_Transmit_DMA+0xb0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	681a      	ldr	r2, [r3, #0]
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e5a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	681a      	ldr	r2, [r3, #0]
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007e6a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e70:	4a46      	ldr	r2, [pc, #280]	@ (8007f8c <HAL_SPI_Transmit_DMA+0x1d0>)
 8007e72:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e78:	4a45      	ldr	r2, [pc, #276]	@ (8007f90 <HAL_SPI_Transmit_DMA+0x1d4>)
 8007e7a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e80:	4a44      	ldr	r2, [pc, #272]	@ (8007f94 <HAL_SPI_Transmit_DMA+0x1d8>)
 8007e82:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e88:	2200      	movs	r2, #0
 8007e8a:	639a      	str	r2, [r3, #56]	@ 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	685a      	ldr	r2, [r3, #4]
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007e9a:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	68db      	ldr	r3, [r3, #12]
 8007ea0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007ea4:	d82d      	bhi.n	8007f02 <HAL_SPI_Transmit_DMA+0x146>
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007eaa:	699b      	ldr	r3, [r3, #24]
 8007eac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007eb0:	d127      	bne.n	8007f02 <HAL_SPI_Transmit_DMA+0x146>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	f003 0301 	and.w	r3, r3, #1
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d10f      	bne.n	8007ee0 <HAL_SPI_Transmit_DMA+0x124>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	685a      	ldr	r2, [r3, #4]
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007ece:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ed4:	b29b      	uxth	r3, r3
 8007ed6:	085b      	lsrs	r3, r3, #1
 8007ed8:	b29a      	uxth	r2, r3
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007ede:	e010      	b.n	8007f02 <HAL_SPI_Transmit_DMA+0x146>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	685a      	ldr	r2, [r3, #4]
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007eee:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ef4:	b29b      	uxth	r3, r3
 8007ef6:	085b      	lsrs	r3, r3, #1
 8007ef8:	b29b      	uxth	r3, r3
 8007efa:	3301      	adds	r3, #1
 8007efc:	b29a      	uxth	r2, r3
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f0a:	4619      	mov	r1, r3
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	330c      	adds	r3, #12
 8007f12:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f18:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007f1a:	f7fe f8af 	bl	800607c <HAL_DMA_Start_IT>
 8007f1e:	4603      	mov	r3, r0
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d00b      	beq.n	8007f3c <HAL_SPI_Transmit_DMA+0x180>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f28:	f043 0210 	orr.w	r2, r3, #16
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2200      	movs	r2, #0
 8007f34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8007f38:	2301      	movs	r3, #1
 8007f3a:	e023      	b.n	8007f84 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f46:	2b40      	cmp	r3, #64	@ 0x40
 8007f48:	d007      	beq.n	8007f5a <HAL_SPI_Transmit_DMA+0x19e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	681a      	ldr	r2, [r3, #0]
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007f58:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	685a      	ldr	r2, [r3, #4]
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f042 0220 	orr.w	r2, r2, #32
 8007f70:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	685a      	ldr	r2, [r3, #4]
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f042 0202 	orr.w	r2, r2, #2
 8007f80:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007f82:	2300      	movs	r3, #0
}
 8007f84:	4618      	mov	r0, r3
 8007f86:	3710      	adds	r7, #16
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	bd80      	pop	{r7, pc}
 8007f8c:	08008267 	.word	0x08008267
 8007f90:	080081c1 	.word	0x080081c1
 8007f94:	08008283 	.word	0x08008283

08007f98 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b088      	sub	sp, #32
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	685b      	ldr	r3, [r3, #4]
 8007fa6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	689b      	ldr	r3, [r3, #8]
 8007fae:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007fb0:	69bb      	ldr	r3, [r7, #24]
 8007fb2:	099b      	lsrs	r3, r3, #6
 8007fb4:	f003 0301 	and.w	r3, r3, #1
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d10f      	bne.n	8007fdc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007fbc:	69bb      	ldr	r3, [r7, #24]
 8007fbe:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d00a      	beq.n	8007fdc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007fc6:	69fb      	ldr	r3, [r7, #28]
 8007fc8:	099b      	lsrs	r3, r3, #6
 8007fca:	f003 0301 	and.w	r3, r3, #1
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d004      	beq.n	8007fdc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	4798      	blx	r3
    return;
 8007fda:	e0d7      	b.n	800818c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007fdc:	69bb      	ldr	r3, [r7, #24]
 8007fde:	085b      	lsrs	r3, r3, #1
 8007fe0:	f003 0301 	and.w	r3, r3, #1
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d00a      	beq.n	8007ffe <HAL_SPI_IRQHandler+0x66>
 8007fe8:	69fb      	ldr	r3, [r7, #28]
 8007fea:	09db      	lsrs	r3, r3, #7
 8007fec:	f003 0301 	and.w	r3, r3, #1
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d004      	beq.n	8007ffe <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ff8:	6878      	ldr	r0, [r7, #4]
 8007ffa:	4798      	blx	r3
    return;
 8007ffc:	e0c6      	b.n	800818c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007ffe:	69bb      	ldr	r3, [r7, #24]
 8008000:	095b      	lsrs	r3, r3, #5
 8008002:	f003 0301 	and.w	r3, r3, #1
 8008006:	2b00      	cmp	r3, #0
 8008008:	d10c      	bne.n	8008024 <HAL_SPI_IRQHandler+0x8c>
 800800a:	69bb      	ldr	r3, [r7, #24]
 800800c:	099b      	lsrs	r3, r3, #6
 800800e:	f003 0301 	and.w	r3, r3, #1
 8008012:	2b00      	cmp	r3, #0
 8008014:	d106      	bne.n	8008024 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008016:	69bb      	ldr	r3, [r7, #24]
 8008018:	0a1b      	lsrs	r3, r3, #8
 800801a:	f003 0301 	and.w	r3, r3, #1
 800801e:	2b00      	cmp	r3, #0
 8008020:	f000 80b4 	beq.w	800818c <HAL_SPI_IRQHandler+0x1f4>
 8008024:	69fb      	ldr	r3, [r7, #28]
 8008026:	095b      	lsrs	r3, r3, #5
 8008028:	f003 0301 	and.w	r3, r3, #1
 800802c:	2b00      	cmp	r3, #0
 800802e:	f000 80ad 	beq.w	800818c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008032:	69bb      	ldr	r3, [r7, #24]
 8008034:	099b      	lsrs	r3, r3, #6
 8008036:	f003 0301 	and.w	r3, r3, #1
 800803a:	2b00      	cmp	r3, #0
 800803c:	d023      	beq.n	8008086 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008044:	b2db      	uxtb	r3, r3
 8008046:	2b03      	cmp	r3, #3
 8008048:	d011      	beq.n	800806e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800804e:	f043 0204 	orr.w	r2, r3, #4
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008056:	2300      	movs	r3, #0
 8008058:	617b      	str	r3, [r7, #20]
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	68db      	ldr	r3, [r3, #12]
 8008060:	617b      	str	r3, [r7, #20]
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	689b      	ldr	r3, [r3, #8]
 8008068:	617b      	str	r3, [r7, #20]
 800806a:	697b      	ldr	r3, [r7, #20]
 800806c:	e00b      	b.n	8008086 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800806e:	2300      	movs	r3, #0
 8008070:	613b      	str	r3, [r7, #16]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	68db      	ldr	r3, [r3, #12]
 8008078:	613b      	str	r3, [r7, #16]
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	689b      	ldr	r3, [r3, #8]
 8008080:	613b      	str	r3, [r7, #16]
 8008082:	693b      	ldr	r3, [r7, #16]
        return;
 8008084:	e082      	b.n	800818c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008086:	69bb      	ldr	r3, [r7, #24]
 8008088:	095b      	lsrs	r3, r3, #5
 800808a:	f003 0301 	and.w	r3, r3, #1
 800808e:	2b00      	cmp	r3, #0
 8008090:	d014      	beq.n	80080bc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008096:	f043 0201 	orr.w	r2, r3, #1
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800809e:	2300      	movs	r3, #0
 80080a0:	60fb      	str	r3, [r7, #12]
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	689b      	ldr	r3, [r3, #8]
 80080a8:	60fb      	str	r3, [r7, #12]
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	681a      	ldr	r2, [r3, #0]
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80080b8:	601a      	str	r2, [r3, #0]
 80080ba:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80080bc:	69bb      	ldr	r3, [r7, #24]
 80080be:	0a1b      	lsrs	r3, r3, #8
 80080c0:	f003 0301 	and.w	r3, r3, #1
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d00c      	beq.n	80080e2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080cc:	f043 0208 	orr.w	r2, r3, #8
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80080d4:	2300      	movs	r3, #0
 80080d6:	60bb      	str	r3, [r7, #8]
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	689b      	ldr	r3, [r3, #8]
 80080de:	60bb      	str	r3, [r7, #8]
 80080e0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d04f      	beq.n	800818a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	685a      	ldr	r2, [r3, #4]
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80080f8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2201      	movs	r2, #1
 80080fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008102:	69fb      	ldr	r3, [r7, #28]
 8008104:	f003 0302 	and.w	r3, r3, #2
 8008108:	2b00      	cmp	r3, #0
 800810a:	d104      	bne.n	8008116 <HAL_SPI_IRQHandler+0x17e>
 800810c:	69fb      	ldr	r3, [r7, #28]
 800810e:	f003 0301 	and.w	r3, r3, #1
 8008112:	2b00      	cmp	r3, #0
 8008114:	d034      	beq.n	8008180 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	685a      	ldr	r2, [r3, #4]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f022 0203 	bic.w	r2, r2, #3
 8008124:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800812a:	2b00      	cmp	r3, #0
 800812c:	d011      	beq.n	8008152 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008132:	4a18      	ldr	r2, [pc, #96]	@ (8008194 <HAL_SPI_IRQHandler+0x1fc>)
 8008134:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800813a:	4618      	mov	r0, r3
 800813c:	f7fd fffe 	bl	800613c <HAL_DMA_Abort_IT>
 8008140:	4603      	mov	r3, r0
 8008142:	2b00      	cmp	r3, #0
 8008144:	d005      	beq.n	8008152 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800814a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008156:	2b00      	cmp	r3, #0
 8008158:	d016      	beq.n	8008188 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800815e:	4a0d      	ldr	r2, [pc, #52]	@ (8008194 <HAL_SPI_IRQHandler+0x1fc>)
 8008160:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008166:	4618      	mov	r0, r3
 8008168:	f7fd ffe8 	bl	800613c <HAL_DMA_Abort_IT>
 800816c:	4603      	mov	r3, r0
 800816e:	2b00      	cmp	r3, #0
 8008170:	d00a      	beq.n	8008188 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008176:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800817e:	e003      	b.n	8008188 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008180:	6878      	ldr	r0, [r7, #4]
 8008182:	f000 f813 	bl	80081ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008186:	e000      	b.n	800818a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8008188:	bf00      	nop
    return;
 800818a:	bf00      	nop
  }
}
 800818c:	3720      	adds	r7, #32
 800818e:	46bd      	mov	sp, r7
 8008190:	bd80      	pop	{r7, pc}
 8008192:	bf00      	nop
 8008194:	080082c3 	.word	0x080082c3

08008198 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008198:	b480      	push	{r7}
 800819a:	b083      	sub	sp, #12
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80081a0:	bf00      	nop
 80081a2:	370c      	adds	r7, #12
 80081a4:	46bd      	mov	sp, r7
 80081a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081aa:	4770      	bx	lr

080081ac <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b083      	sub	sp, #12
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80081b4:	bf00      	nop
 80081b6:	370c      	adds	r7, #12
 80081b8:	46bd      	mov	sp, r7
 80081ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081be:	4770      	bx	lr

080081c0 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b086      	sub	sp, #24
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081cc:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80081ce:	f7fc fc7b 	bl	8004ac8 <HAL_GetTick>
 80081d2:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f003 0320 	and.w	r3, r3, #32
 80081de:	2b20      	cmp	r3, #32
 80081e0:	d03b      	beq.n	800825a <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	685a      	ldr	r2, [r3, #4]
 80081e8:	697b      	ldr	r3, [r7, #20]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f022 0220 	bic.w	r2, r2, #32
 80081f0:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80081f2:	697b      	ldr	r3, [r7, #20]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	685a      	ldr	r2, [r3, #4]
 80081f8:	697b      	ldr	r3, [r7, #20]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f022 0202 	bic.w	r2, r2, #2
 8008200:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008202:	693a      	ldr	r2, [r7, #16]
 8008204:	2164      	movs	r1, #100	@ 0x64
 8008206:	6978      	ldr	r0, [r7, #20]
 8008208:	f000 f98e 	bl	8008528 <SPI_EndRxTxTransaction>
 800820c:	4603      	mov	r3, r0
 800820e:	2b00      	cmp	r3, #0
 8008210:	d005      	beq.n	800821e <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008216:	f043 0220 	orr.w	r2, r3, #32
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800821e:	697b      	ldr	r3, [r7, #20]
 8008220:	689b      	ldr	r3, [r3, #8]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d10a      	bne.n	800823c <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008226:	2300      	movs	r3, #0
 8008228:	60fb      	str	r3, [r7, #12]
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	68db      	ldr	r3, [r3, #12]
 8008230:	60fb      	str	r3, [r7, #12]
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	689b      	ldr	r3, [r3, #8]
 8008238:	60fb      	str	r3, [r7, #12]
 800823a:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	2200      	movs	r2, #0
 8008240:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8008242:	697b      	ldr	r3, [r7, #20]
 8008244:	2201      	movs	r2, #1
 8008246:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800824e:	2b00      	cmp	r3, #0
 8008250:	d003      	beq.n	800825a <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8008252:	6978      	ldr	r0, [r7, #20]
 8008254:	f7ff ffaa 	bl	80081ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8008258:	e002      	b.n	8008260 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800825a:	6978      	ldr	r0, [r7, #20]
 800825c:	f7fc f948 	bl	80044f0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008260:	3718      	adds	r7, #24
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}

08008266 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008266:	b580      	push	{r7, lr}
 8008268:	b084      	sub	sp, #16
 800826a:	af00      	add	r7, sp, #0
 800826c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008272:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8008274:	68f8      	ldr	r0, [r7, #12]
 8008276:	f7ff ff8f 	bl	8008198 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800827a:	bf00      	nop
 800827c:	3710      	adds	r7, #16
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}

08008282 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8008282:	b580      	push	{r7, lr}
 8008284:	b084      	sub	sp, #16
 8008286:	af00      	add	r7, sp, #0
 8008288:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800828e:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	685a      	ldr	r2, [r3, #4]
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f022 0203 	bic.w	r2, r2, #3
 800829e:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082a4:	f043 0210 	orr.w	r2, r3, #16
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	2201      	movs	r2, #1
 80082b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80082b4:	68f8      	ldr	r0, [r7, #12]
 80082b6:	f7ff ff79 	bl	80081ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80082ba:	bf00      	nop
 80082bc:	3710      	adds	r7, #16
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}

080082c2 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80082c2:	b580      	push	{r7, lr}
 80082c4:	b084      	sub	sp, #16
 80082c6:	af00      	add	r7, sp, #0
 80082c8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082ce:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	2200      	movs	r2, #0
 80082d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	2200      	movs	r2, #0
 80082dc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80082de:	68f8      	ldr	r0, [r7, #12]
 80082e0:	f7ff ff64 	bl	80081ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80082e4:	bf00      	nop
 80082e6:	3710      	adds	r7, #16
 80082e8:	46bd      	mov	sp, r7
 80082ea:	bd80      	pop	{r7, pc}

080082ec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b088      	sub	sp, #32
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	60f8      	str	r0, [r7, #12]
 80082f4:	60b9      	str	r1, [r7, #8]
 80082f6:	603b      	str	r3, [r7, #0]
 80082f8:	4613      	mov	r3, r2
 80082fa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80082fc:	f7fc fbe4 	bl	8004ac8 <HAL_GetTick>
 8008300:	4602      	mov	r2, r0
 8008302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008304:	1a9b      	subs	r3, r3, r2
 8008306:	683a      	ldr	r2, [r7, #0]
 8008308:	4413      	add	r3, r2
 800830a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800830c:	f7fc fbdc 	bl	8004ac8 <HAL_GetTick>
 8008310:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008312:	4b39      	ldr	r3, [pc, #228]	@ (80083f8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	015b      	lsls	r3, r3, #5
 8008318:	0d1b      	lsrs	r3, r3, #20
 800831a:	69fa      	ldr	r2, [r7, #28]
 800831c:	fb02 f303 	mul.w	r3, r2, r3
 8008320:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008322:	e054      	b.n	80083ce <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	f1b3 3fff 	cmp.w	r3, #4294967295
 800832a:	d050      	beq.n	80083ce <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800832c:	f7fc fbcc 	bl	8004ac8 <HAL_GetTick>
 8008330:	4602      	mov	r2, r0
 8008332:	69bb      	ldr	r3, [r7, #24]
 8008334:	1ad3      	subs	r3, r2, r3
 8008336:	69fa      	ldr	r2, [r7, #28]
 8008338:	429a      	cmp	r2, r3
 800833a:	d902      	bls.n	8008342 <SPI_WaitFlagStateUntilTimeout+0x56>
 800833c:	69fb      	ldr	r3, [r7, #28]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d13d      	bne.n	80083be <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	685a      	ldr	r2, [r3, #4]
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008350:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	685b      	ldr	r3, [r3, #4]
 8008356:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800835a:	d111      	bne.n	8008380 <SPI_WaitFlagStateUntilTimeout+0x94>
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	689b      	ldr	r3, [r3, #8]
 8008360:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008364:	d004      	beq.n	8008370 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800836e:	d107      	bne.n	8008380 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	681a      	ldr	r2, [r3, #0]
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800837e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008384:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008388:	d10f      	bne.n	80083aa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	681a      	ldr	r2, [r3, #0]
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008398:	601a      	str	r2, [r3, #0]
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	681a      	ldr	r2, [r3, #0]
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80083a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	2201      	movs	r2, #1
 80083ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2200      	movs	r2, #0
 80083b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80083ba:	2303      	movs	r3, #3
 80083bc:	e017      	b.n	80083ee <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80083be:	697b      	ldr	r3, [r7, #20]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d101      	bne.n	80083c8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80083c4:	2300      	movs	r3, #0
 80083c6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80083c8:	697b      	ldr	r3, [r7, #20]
 80083ca:	3b01      	subs	r3, #1
 80083cc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	689a      	ldr	r2, [r3, #8]
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	4013      	ands	r3, r2
 80083d8:	68ba      	ldr	r2, [r7, #8]
 80083da:	429a      	cmp	r2, r3
 80083dc:	bf0c      	ite	eq
 80083de:	2301      	moveq	r3, #1
 80083e0:	2300      	movne	r3, #0
 80083e2:	b2db      	uxtb	r3, r3
 80083e4:	461a      	mov	r2, r3
 80083e6:	79fb      	ldrb	r3, [r7, #7]
 80083e8:	429a      	cmp	r2, r3
 80083ea:	d19b      	bne.n	8008324 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80083ec:	2300      	movs	r3, #0
}
 80083ee:	4618      	mov	r0, r3
 80083f0:	3720      	adds	r7, #32
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}
 80083f6:	bf00      	nop
 80083f8:	20000014 	.word	0x20000014

080083fc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b08a      	sub	sp, #40	@ 0x28
 8008400:	af00      	add	r7, sp, #0
 8008402:	60f8      	str	r0, [r7, #12]
 8008404:	60b9      	str	r1, [r7, #8]
 8008406:	607a      	str	r2, [r7, #4]
 8008408:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800840a:	2300      	movs	r3, #0
 800840c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800840e:	f7fc fb5b 	bl	8004ac8 <HAL_GetTick>
 8008412:	4602      	mov	r2, r0
 8008414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008416:	1a9b      	subs	r3, r3, r2
 8008418:	683a      	ldr	r2, [r7, #0]
 800841a:	4413      	add	r3, r2
 800841c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800841e:	f7fc fb53 	bl	8004ac8 <HAL_GetTick>
 8008422:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	330c      	adds	r3, #12
 800842a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800842c:	4b3d      	ldr	r3, [pc, #244]	@ (8008524 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800842e:	681a      	ldr	r2, [r3, #0]
 8008430:	4613      	mov	r3, r2
 8008432:	009b      	lsls	r3, r3, #2
 8008434:	4413      	add	r3, r2
 8008436:	00da      	lsls	r2, r3, #3
 8008438:	1ad3      	subs	r3, r2, r3
 800843a:	0d1b      	lsrs	r3, r3, #20
 800843c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800843e:	fb02 f303 	mul.w	r3, r2, r3
 8008442:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008444:	e060      	b.n	8008508 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008446:	68bb      	ldr	r3, [r7, #8]
 8008448:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800844c:	d107      	bne.n	800845e <SPI_WaitFifoStateUntilTimeout+0x62>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d104      	bne.n	800845e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008454:	69fb      	ldr	r3, [r7, #28]
 8008456:	781b      	ldrb	r3, [r3, #0]
 8008458:	b2db      	uxtb	r3, r3
 800845a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800845c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008464:	d050      	beq.n	8008508 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008466:	f7fc fb2f 	bl	8004ac8 <HAL_GetTick>
 800846a:	4602      	mov	r2, r0
 800846c:	6a3b      	ldr	r3, [r7, #32]
 800846e:	1ad3      	subs	r3, r2, r3
 8008470:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008472:	429a      	cmp	r2, r3
 8008474:	d902      	bls.n	800847c <SPI_WaitFifoStateUntilTimeout+0x80>
 8008476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008478:	2b00      	cmp	r3, #0
 800847a:	d13d      	bne.n	80084f8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	685a      	ldr	r2, [r3, #4]
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800848a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	685b      	ldr	r3, [r3, #4]
 8008490:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008494:	d111      	bne.n	80084ba <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	689b      	ldr	r3, [r3, #8]
 800849a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800849e:	d004      	beq.n	80084aa <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	689b      	ldr	r3, [r3, #8]
 80084a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084a8:	d107      	bne.n	80084ba <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	681a      	ldr	r2, [r3, #0]
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80084b8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80084c2:	d10f      	bne.n	80084e4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	681a      	ldr	r2, [r3, #0]
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80084d2:	601a      	str	r2, [r3, #0]
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	681a      	ldr	r2, [r3, #0]
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80084e2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	2201      	movs	r2, #1
 80084e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	2200      	movs	r2, #0
 80084f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80084f4:	2303      	movs	r3, #3
 80084f6:	e010      	b.n	800851a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80084f8:	69bb      	ldr	r3, [r7, #24]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d101      	bne.n	8008502 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80084fe:	2300      	movs	r3, #0
 8008500:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8008502:	69bb      	ldr	r3, [r7, #24]
 8008504:	3b01      	subs	r3, #1
 8008506:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	689a      	ldr	r2, [r3, #8]
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	4013      	ands	r3, r2
 8008512:	687a      	ldr	r2, [r7, #4]
 8008514:	429a      	cmp	r2, r3
 8008516:	d196      	bne.n	8008446 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008518:	2300      	movs	r3, #0
}
 800851a:	4618      	mov	r0, r3
 800851c:	3728      	adds	r7, #40	@ 0x28
 800851e:	46bd      	mov	sp, r7
 8008520:	bd80      	pop	{r7, pc}
 8008522:	bf00      	nop
 8008524:	20000014 	.word	0x20000014

08008528 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b086      	sub	sp, #24
 800852c:	af02      	add	r7, sp, #8
 800852e:	60f8      	str	r0, [r7, #12]
 8008530:	60b9      	str	r1, [r7, #8]
 8008532:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	9300      	str	r3, [sp, #0]
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	2200      	movs	r2, #0
 800853c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8008540:	68f8      	ldr	r0, [r7, #12]
 8008542:	f7ff ff5b 	bl	80083fc <SPI_WaitFifoStateUntilTimeout>
 8008546:	4603      	mov	r3, r0
 8008548:	2b00      	cmp	r3, #0
 800854a:	d007      	beq.n	800855c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008550:	f043 0220 	orr.w	r2, r3, #32
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008558:	2303      	movs	r3, #3
 800855a:	e027      	b.n	80085ac <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	9300      	str	r3, [sp, #0]
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	2200      	movs	r2, #0
 8008564:	2180      	movs	r1, #128	@ 0x80
 8008566:	68f8      	ldr	r0, [r7, #12]
 8008568:	f7ff fec0 	bl	80082ec <SPI_WaitFlagStateUntilTimeout>
 800856c:	4603      	mov	r3, r0
 800856e:	2b00      	cmp	r3, #0
 8008570:	d007      	beq.n	8008582 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008576:	f043 0220 	orr.w	r2, r3, #32
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800857e:	2303      	movs	r3, #3
 8008580:	e014      	b.n	80085ac <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	9300      	str	r3, [sp, #0]
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	2200      	movs	r2, #0
 800858a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800858e:	68f8      	ldr	r0, [r7, #12]
 8008590:	f7ff ff34 	bl	80083fc <SPI_WaitFifoStateUntilTimeout>
 8008594:	4603      	mov	r3, r0
 8008596:	2b00      	cmp	r3, #0
 8008598:	d007      	beq.n	80085aa <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800859e:	f043 0220 	orr.w	r2, r3, #32
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80085a6:	2303      	movs	r3, #3
 80085a8:	e000      	b.n	80085ac <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80085aa:	2300      	movs	r3, #0
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3710      	adds	r7, #16
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}

080085b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b082      	sub	sp, #8
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d101      	bne.n	80085c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80085c2:	2301      	movs	r3, #1
 80085c4:	e049      	b.n	800865a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085cc:	b2db      	uxtb	r3, r3
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d106      	bne.n	80085e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2200      	movs	r2, #0
 80085d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f7fc f89c 	bl	8004718 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2202      	movs	r2, #2
 80085e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681a      	ldr	r2, [r3, #0]
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	3304      	adds	r3, #4
 80085f0:	4619      	mov	r1, r3
 80085f2:	4610      	mov	r0, r2
 80085f4:	f000 f9ba 	bl	800896c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2201      	movs	r2, #1
 80085fc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2201      	movs	r2, #1
 8008604:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2201      	movs	r2, #1
 800860c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2201      	movs	r2, #1
 8008614:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2201      	movs	r2, #1
 800861c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2201      	movs	r2, #1
 8008624:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2201      	movs	r2, #1
 800862c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2201      	movs	r2, #1
 8008634:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2201      	movs	r2, #1
 800863c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2201      	movs	r2, #1
 8008644:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2201      	movs	r2, #1
 800864c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2201      	movs	r2, #1
 8008654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008658:	2300      	movs	r3, #0
}
 800865a:	4618      	mov	r0, r3
 800865c:	3708      	adds	r7, #8
 800865e:	46bd      	mov	sp, r7
 8008660:	bd80      	pop	{r7, pc}
	...

08008664 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008664:	b480      	push	{r7}
 8008666:	b085      	sub	sp, #20
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008672:	b2db      	uxtb	r3, r3
 8008674:	2b01      	cmp	r3, #1
 8008676:	d001      	beq.n	800867c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008678:	2301      	movs	r3, #1
 800867a:	e03b      	b.n	80086f4 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2202      	movs	r2, #2
 8008680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	68da      	ldr	r2, [r3, #12]
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f042 0201 	orr.w	r2, r2, #1
 8008692:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4a19      	ldr	r2, [pc, #100]	@ (8008700 <HAL_TIM_Base_Start_IT+0x9c>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d009      	beq.n	80086b2 <HAL_TIM_Base_Start_IT+0x4e>
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086a6:	d004      	beq.n	80086b2 <HAL_TIM_Base_Start_IT+0x4e>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4a15      	ldr	r2, [pc, #84]	@ (8008704 <HAL_TIM_Base_Start_IT+0xa0>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d115      	bne.n	80086de <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	689a      	ldr	r2, [r3, #8]
 80086b8:	4b13      	ldr	r3, [pc, #76]	@ (8008708 <HAL_TIM_Base_Start_IT+0xa4>)
 80086ba:	4013      	ands	r3, r2
 80086bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	2b06      	cmp	r3, #6
 80086c2:	d015      	beq.n	80086f0 <HAL_TIM_Base_Start_IT+0x8c>
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80086ca:	d011      	beq.n	80086f0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	681a      	ldr	r2, [r3, #0]
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f042 0201 	orr.w	r2, r2, #1
 80086da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086dc:	e008      	b.n	80086f0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	681a      	ldr	r2, [r3, #0]
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f042 0201 	orr.w	r2, r2, #1
 80086ec:	601a      	str	r2, [r3, #0]
 80086ee:	e000      	b.n	80086f2 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086f0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80086f2:	2300      	movs	r3, #0
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	3714      	adds	r7, #20
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr
 8008700:	40012c00 	.word	0x40012c00
 8008704:	40014000 	.word	0x40014000
 8008708:	00010007 	.word	0x00010007

0800870c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b084      	sub	sp, #16
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	68db      	ldr	r3, [r3, #12]
 800871a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	691b      	ldr	r3, [r3, #16]
 8008722:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	f003 0302 	and.w	r3, r3, #2
 800872a:	2b00      	cmp	r3, #0
 800872c:	d020      	beq.n	8008770 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	f003 0302 	and.w	r3, r3, #2
 8008734:	2b00      	cmp	r3, #0
 8008736:	d01b      	beq.n	8008770 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f06f 0202 	mvn.w	r2, #2
 8008740:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2201      	movs	r2, #1
 8008746:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	699b      	ldr	r3, [r3, #24]
 800874e:	f003 0303 	and.w	r3, r3, #3
 8008752:	2b00      	cmp	r3, #0
 8008754:	d003      	beq.n	800875e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008756:	6878      	ldr	r0, [r7, #4]
 8008758:	f000 f8e9 	bl	800892e <HAL_TIM_IC_CaptureCallback>
 800875c:	e005      	b.n	800876a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f000 f8db 	bl	800891a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008764:	6878      	ldr	r0, [r7, #4]
 8008766:	f000 f8ec 	bl	8008942 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2200      	movs	r2, #0
 800876e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	f003 0304 	and.w	r3, r3, #4
 8008776:	2b00      	cmp	r3, #0
 8008778:	d020      	beq.n	80087bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	f003 0304 	and.w	r3, r3, #4
 8008780:	2b00      	cmp	r3, #0
 8008782:	d01b      	beq.n	80087bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f06f 0204 	mvn.w	r2, #4
 800878c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	2202      	movs	r2, #2
 8008792:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	699b      	ldr	r3, [r3, #24]
 800879a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d003      	beq.n	80087aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f000 f8c3 	bl	800892e <HAL_TIM_IC_CaptureCallback>
 80087a8:	e005      	b.n	80087b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f000 f8b5 	bl	800891a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087b0:	6878      	ldr	r0, [r7, #4]
 80087b2:	f000 f8c6 	bl	8008942 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2200      	movs	r2, #0
 80087ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	f003 0308 	and.w	r3, r3, #8
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d020      	beq.n	8008808 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	f003 0308 	and.w	r3, r3, #8
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d01b      	beq.n	8008808 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f06f 0208 	mvn.w	r2, #8
 80087d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2204      	movs	r2, #4
 80087de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	69db      	ldr	r3, [r3, #28]
 80087e6:	f003 0303 	and.w	r3, r3, #3
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d003      	beq.n	80087f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80087ee:	6878      	ldr	r0, [r7, #4]
 80087f0:	f000 f89d 	bl	800892e <HAL_TIM_IC_CaptureCallback>
 80087f4:	e005      	b.n	8008802 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80087f6:	6878      	ldr	r0, [r7, #4]
 80087f8:	f000 f88f 	bl	800891a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f000 f8a0 	bl	8008942 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2200      	movs	r2, #0
 8008806:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	f003 0310 	and.w	r3, r3, #16
 800880e:	2b00      	cmp	r3, #0
 8008810:	d020      	beq.n	8008854 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	f003 0310 	and.w	r3, r3, #16
 8008818:	2b00      	cmp	r3, #0
 800881a:	d01b      	beq.n	8008854 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f06f 0210 	mvn.w	r2, #16
 8008824:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2208      	movs	r2, #8
 800882a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	69db      	ldr	r3, [r3, #28]
 8008832:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008836:	2b00      	cmp	r3, #0
 8008838:	d003      	beq.n	8008842 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f000 f877 	bl	800892e <HAL_TIM_IC_CaptureCallback>
 8008840:	e005      	b.n	800884e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008842:	6878      	ldr	r0, [r7, #4]
 8008844:	f000 f869 	bl	800891a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f000 f87a 	bl	8008942 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2200      	movs	r2, #0
 8008852:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	f003 0301 	and.w	r3, r3, #1
 800885a:	2b00      	cmp	r3, #0
 800885c:	d00c      	beq.n	8008878 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	f003 0301 	and.w	r3, r3, #1
 8008864:	2b00      	cmp	r3, #0
 8008866:	d007      	beq.n	8008878 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f06f 0201 	mvn.w	r2, #1
 8008870:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f7fb fc8c 	bl	8004190 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800887e:	2b00      	cmp	r3, #0
 8008880:	d104      	bne.n	800888c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008888:	2b00      	cmp	r3, #0
 800888a:	d00c      	beq.n	80088a6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008892:	2b00      	cmp	r3, #0
 8008894:	d007      	beq.n	80088a6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800889e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80088a0:	6878      	ldr	r0, [r7, #4]
 80088a2:	f000 f943 	bl	8008b2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d00c      	beq.n	80088ca <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d007      	beq.n	80088ca <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80088c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80088c4:	6878      	ldr	r0, [r7, #4]
 80088c6:	f000 f93b 	bl	8008b40 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d00c      	beq.n	80088ee <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d007      	beq.n	80088ee <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80088e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80088e8:	6878      	ldr	r0, [r7, #4]
 80088ea:	f000 f834 	bl	8008956 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	f003 0320 	and.w	r3, r3, #32
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d00c      	beq.n	8008912 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	f003 0320 	and.w	r3, r3, #32
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d007      	beq.n	8008912 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f06f 0220 	mvn.w	r2, #32
 800890a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	f000 f903 	bl	8008b18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008912:	bf00      	nop
 8008914:	3710      	adds	r7, #16
 8008916:	46bd      	mov	sp, r7
 8008918:	bd80      	pop	{r7, pc}

0800891a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800891a:	b480      	push	{r7}
 800891c:	b083      	sub	sp, #12
 800891e:	af00      	add	r7, sp, #0
 8008920:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008922:	bf00      	nop
 8008924:	370c      	adds	r7, #12
 8008926:	46bd      	mov	sp, r7
 8008928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892c:	4770      	bx	lr

0800892e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800892e:	b480      	push	{r7}
 8008930:	b083      	sub	sp, #12
 8008932:	af00      	add	r7, sp, #0
 8008934:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008936:	bf00      	nop
 8008938:	370c      	adds	r7, #12
 800893a:	46bd      	mov	sp, r7
 800893c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008940:	4770      	bx	lr

08008942 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008942:	b480      	push	{r7}
 8008944:	b083      	sub	sp, #12
 8008946:	af00      	add	r7, sp, #0
 8008948:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800894a:	bf00      	nop
 800894c:	370c      	adds	r7, #12
 800894e:	46bd      	mov	sp, r7
 8008950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008954:	4770      	bx	lr

08008956 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008956:	b480      	push	{r7}
 8008958:	b083      	sub	sp, #12
 800895a:	af00      	add	r7, sp, #0
 800895c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800895e:	bf00      	nop
 8008960:	370c      	adds	r7, #12
 8008962:	46bd      	mov	sp, r7
 8008964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008968:	4770      	bx	lr
	...

0800896c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800896c:	b480      	push	{r7}
 800896e:	b085      	sub	sp, #20
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
 8008974:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	4a30      	ldr	r2, [pc, #192]	@ (8008a40 <TIM_Base_SetConfig+0xd4>)
 8008980:	4293      	cmp	r3, r2
 8008982:	d003      	beq.n	800898c <TIM_Base_SetConfig+0x20>
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800898a:	d108      	bne.n	800899e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008992:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	685b      	ldr	r3, [r3, #4]
 8008998:	68fa      	ldr	r2, [r7, #12]
 800899a:	4313      	orrs	r3, r2
 800899c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	4a27      	ldr	r2, [pc, #156]	@ (8008a40 <TIM_Base_SetConfig+0xd4>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d00b      	beq.n	80089be <TIM_Base_SetConfig+0x52>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089ac:	d007      	beq.n	80089be <TIM_Base_SetConfig+0x52>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	4a24      	ldr	r2, [pc, #144]	@ (8008a44 <TIM_Base_SetConfig+0xd8>)
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d003      	beq.n	80089be <TIM_Base_SetConfig+0x52>
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	4a23      	ldr	r2, [pc, #140]	@ (8008a48 <TIM_Base_SetConfig+0xdc>)
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d108      	bne.n	80089d0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80089c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	68db      	ldr	r3, [r3, #12]
 80089ca:	68fa      	ldr	r2, [r7, #12]
 80089cc:	4313      	orrs	r3, r2
 80089ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	695b      	ldr	r3, [r3, #20]
 80089da:	4313      	orrs	r3, r2
 80089dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	68fa      	ldr	r2, [r7, #12]
 80089e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	689a      	ldr	r2, [r3, #8]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	681a      	ldr	r2, [r3, #0]
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	4a12      	ldr	r2, [pc, #72]	@ (8008a40 <TIM_Base_SetConfig+0xd4>)
 80089f8:	4293      	cmp	r3, r2
 80089fa:	d007      	beq.n	8008a0c <TIM_Base_SetConfig+0xa0>
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	4a11      	ldr	r2, [pc, #68]	@ (8008a44 <TIM_Base_SetConfig+0xd8>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d003      	beq.n	8008a0c <TIM_Base_SetConfig+0xa0>
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	4a10      	ldr	r2, [pc, #64]	@ (8008a48 <TIM_Base_SetConfig+0xdc>)
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	d103      	bne.n	8008a14 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	691a      	ldr	r2, [r3, #16]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2201      	movs	r2, #1
 8008a18:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	691b      	ldr	r3, [r3, #16]
 8008a1e:	f003 0301 	and.w	r3, r3, #1
 8008a22:	2b01      	cmp	r3, #1
 8008a24:	d105      	bne.n	8008a32 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	691b      	ldr	r3, [r3, #16]
 8008a2a:	f023 0201 	bic.w	r2, r3, #1
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	611a      	str	r2, [r3, #16]
  }
}
 8008a32:	bf00      	nop
 8008a34:	3714      	adds	r7, #20
 8008a36:	46bd      	mov	sp, r7
 8008a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3c:	4770      	bx	lr
 8008a3e:	bf00      	nop
 8008a40:	40012c00 	.word	0x40012c00
 8008a44:	40014000 	.word	0x40014000
 8008a48:	40014400 	.word	0x40014400

08008a4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b085      	sub	sp, #20
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
 8008a54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a5c:	2b01      	cmp	r3, #1
 8008a5e:	d101      	bne.n	8008a64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008a60:	2302      	movs	r3, #2
 8008a62:	e04f      	b.n	8008b04 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	2201      	movs	r2, #1
 8008a68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2202      	movs	r2, #2
 8008a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	685b      	ldr	r3, [r3, #4]
 8008a7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	689b      	ldr	r3, [r3, #8]
 8008a82:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	4a21      	ldr	r2, [pc, #132]	@ (8008b10 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008a8a:	4293      	cmp	r3, r2
 8008a8c:	d108      	bne.n	8008aa0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008a94:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	685b      	ldr	r3, [r3, #4]
 8008a9a:	68fa      	ldr	r2, [r7, #12]
 8008a9c:	4313      	orrs	r3, r2
 8008a9e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008aa6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	68fa      	ldr	r2, [r7, #12]
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	68fa      	ldr	r2, [r7, #12]
 8008ab8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	4a14      	ldr	r2, [pc, #80]	@ (8008b10 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d009      	beq.n	8008ad8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008acc:	d004      	beq.n	8008ad8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4a10      	ldr	r2, [pc, #64]	@ (8008b14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d10c      	bne.n	8008af2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008ade:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	689b      	ldr	r3, [r3, #8]
 8008ae4:	68ba      	ldr	r2, [r7, #8]
 8008ae6:	4313      	orrs	r3, r2
 8008ae8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	68ba      	ldr	r2, [r7, #8]
 8008af0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	2201      	movs	r2, #1
 8008af6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2200      	movs	r2, #0
 8008afe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008b02:	2300      	movs	r3, #0
}
 8008b04:	4618      	mov	r0, r3
 8008b06:	3714      	adds	r7, #20
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0e:	4770      	bx	lr
 8008b10:	40012c00 	.word	0x40012c00
 8008b14:	40014000 	.word	0x40014000

08008b18 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008b18:	b480      	push	{r7}
 8008b1a:	b083      	sub	sp, #12
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008b20:	bf00      	nop
 8008b22:	370c      	adds	r7, #12
 8008b24:	46bd      	mov	sp, r7
 8008b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2a:	4770      	bx	lr

08008b2c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	b083      	sub	sp, #12
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008b34:	bf00      	nop
 8008b36:	370c      	adds	r7, #12
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3e:	4770      	bx	lr

08008b40 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008b40:	b480      	push	{r7}
 8008b42:	b083      	sub	sp, #12
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008b48:	bf00      	nop
 8008b4a:	370c      	adds	r7, #12
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b52:	4770      	bx	lr

08008b54 <rand>:
 8008b54:	4b16      	ldr	r3, [pc, #88]	@ (8008bb0 <rand+0x5c>)
 8008b56:	b510      	push	{r4, lr}
 8008b58:	681c      	ldr	r4, [r3, #0]
 8008b5a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008b5c:	b9b3      	cbnz	r3, 8008b8c <rand+0x38>
 8008b5e:	2018      	movs	r0, #24
 8008b60:	f000 fa20 	bl	8008fa4 <malloc>
 8008b64:	4602      	mov	r2, r0
 8008b66:	6320      	str	r0, [r4, #48]	@ 0x30
 8008b68:	b920      	cbnz	r0, 8008b74 <rand+0x20>
 8008b6a:	4b12      	ldr	r3, [pc, #72]	@ (8008bb4 <rand+0x60>)
 8008b6c:	4812      	ldr	r0, [pc, #72]	@ (8008bb8 <rand+0x64>)
 8008b6e:	2152      	movs	r1, #82	@ 0x52
 8008b70:	f000 f9b0 	bl	8008ed4 <__assert_func>
 8008b74:	4911      	ldr	r1, [pc, #68]	@ (8008bbc <rand+0x68>)
 8008b76:	4b12      	ldr	r3, [pc, #72]	@ (8008bc0 <rand+0x6c>)
 8008b78:	e9c0 1300 	strd	r1, r3, [r0]
 8008b7c:	4b11      	ldr	r3, [pc, #68]	@ (8008bc4 <rand+0x70>)
 8008b7e:	6083      	str	r3, [r0, #8]
 8008b80:	230b      	movs	r3, #11
 8008b82:	8183      	strh	r3, [r0, #12]
 8008b84:	2100      	movs	r1, #0
 8008b86:	2001      	movs	r0, #1
 8008b88:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8008b8c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008b8e:	480e      	ldr	r0, [pc, #56]	@ (8008bc8 <rand+0x74>)
 8008b90:	690b      	ldr	r3, [r1, #16]
 8008b92:	694c      	ldr	r4, [r1, #20]
 8008b94:	4a0d      	ldr	r2, [pc, #52]	@ (8008bcc <rand+0x78>)
 8008b96:	4358      	muls	r0, r3
 8008b98:	fb02 0004 	mla	r0, r2, r4, r0
 8008b9c:	fba3 3202 	umull	r3, r2, r3, r2
 8008ba0:	3301      	adds	r3, #1
 8008ba2:	eb40 0002 	adc.w	r0, r0, r2
 8008ba6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8008baa:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8008bae:	bd10      	pop	{r4, pc}
 8008bb0:	2000002c 	.word	0x2000002c
 8008bb4:	0800b1f8 	.word	0x0800b1f8
 8008bb8:	0800b20f 	.word	0x0800b20f
 8008bbc:	abcd330e 	.word	0xabcd330e
 8008bc0:	e66d1234 	.word	0xe66d1234
 8008bc4:	0005deec 	.word	0x0005deec
 8008bc8:	5851f42d 	.word	0x5851f42d
 8008bcc:	4c957f2d 	.word	0x4c957f2d

08008bd0 <std>:
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	b510      	push	{r4, lr}
 8008bd4:	4604      	mov	r4, r0
 8008bd6:	e9c0 3300 	strd	r3, r3, [r0]
 8008bda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008bde:	6083      	str	r3, [r0, #8]
 8008be0:	8181      	strh	r1, [r0, #12]
 8008be2:	6643      	str	r3, [r0, #100]	@ 0x64
 8008be4:	81c2      	strh	r2, [r0, #14]
 8008be6:	6183      	str	r3, [r0, #24]
 8008be8:	4619      	mov	r1, r3
 8008bea:	2208      	movs	r2, #8
 8008bec:	305c      	adds	r0, #92	@ 0x5c
 8008bee:	f000 f8f4 	bl	8008dda <memset>
 8008bf2:	4b0d      	ldr	r3, [pc, #52]	@ (8008c28 <std+0x58>)
 8008bf4:	6263      	str	r3, [r4, #36]	@ 0x24
 8008bf6:	4b0d      	ldr	r3, [pc, #52]	@ (8008c2c <std+0x5c>)
 8008bf8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8008c30 <std+0x60>)
 8008bfc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8008c34 <std+0x64>)
 8008c00:	6323      	str	r3, [r4, #48]	@ 0x30
 8008c02:	4b0d      	ldr	r3, [pc, #52]	@ (8008c38 <std+0x68>)
 8008c04:	6224      	str	r4, [r4, #32]
 8008c06:	429c      	cmp	r4, r3
 8008c08:	d006      	beq.n	8008c18 <std+0x48>
 8008c0a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008c0e:	4294      	cmp	r4, r2
 8008c10:	d002      	beq.n	8008c18 <std+0x48>
 8008c12:	33d0      	adds	r3, #208	@ 0xd0
 8008c14:	429c      	cmp	r4, r3
 8008c16:	d105      	bne.n	8008c24 <std+0x54>
 8008c18:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008c1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c20:	f000 b954 	b.w	8008ecc <__retarget_lock_init_recursive>
 8008c24:	bd10      	pop	{r4, pc}
 8008c26:	bf00      	nop
 8008c28:	08008d55 	.word	0x08008d55
 8008c2c:	08008d77 	.word	0x08008d77
 8008c30:	08008daf 	.word	0x08008daf
 8008c34:	08008dd3 	.word	0x08008dd3
 8008c38:	20004a84 	.word	0x20004a84

08008c3c <stdio_exit_handler>:
 8008c3c:	4a02      	ldr	r2, [pc, #8]	@ (8008c48 <stdio_exit_handler+0xc>)
 8008c3e:	4903      	ldr	r1, [pc, #12]	@ (8008c4c <stdio_exit_handler+0x10>)
 8008c40:	4803      	ldr	r0, [pc, #12]	@ (8008c50 <stdio_exit_handler+0x14>)
 8008c42:	f000 b869 	b.w	8008d18 <_fwalk_sglue>
 8008c46:	bf00      	nop
 8008c48:	20000020 	.word	0x20000020
 8008c4c:	08009219 	.word	0x08009219
 8008c50:	20000030 	.word	0x20000030

08008c54 <cleanup_stdio>:
 8008c54:	6841      	ldr	r1, [r0, #4]
 8008c56:	4b0c      	ldr	r3, [pc, #48]	@ (8008c88 <cleanup_stdio+0x34>)
 8008c58:	4299      	cmp	r1, r3
 8008c5a:	b510      	push	{r4, lr}
 8008c5c:	4604      	mov	r4, r0
 8008c5e:	d001      	beq.n	8008c64 <cleanup_stdio+0x10>
 8008c60:	f000 fada 	bl	8009218 <_fflush_r>
 8008c64:	68a1      	ldr	r1, [r4, #8]
 8008c66:	4b09      	ldr	r3, [pc, #36]	@ (8008c8c <cleanup_stdio+0x38>)
 8008c68:	4299      	cmp	r1, r3
 8008c6a:	d002      	beq.n	8008c72 <cleanup_stdio+0x1e>
 8008c6c:	4620      	mov	r0, r4
 8008c6e:	f000 fad3 	bl	8009218 <_fflush_r>
 8008c72:	68e1      	ldr	r1, [r4, #12]
 8008c74:	4b06      	ldr	r3, [pc, #24]	@ (8008c90 <cleanup_stdio+0x3c>)
 8008c76:	4299      	cmp	r1, r3
 8008c78:	d004      	beq.n	8008c84 <cleanup_stdio+0x30>
 8008c7a:	4620      	mov	r0, r4
 8008c7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c80:	f000 baca 	b.w	8009218 <_fflush_r>
 8008c84:	bd10      	pop	{r4, pc}
 8008c86:	bf00      	nop
 8008c88:	20004a84 	.word	0x20004a84
 8008c8c:	20004aec 	.word	0x20004aec
 8008c90:	20004b54 	.word	0x20004b54

08008c94 <global_stdio_init.part.0>:
 8008c94:	b510      	push	{r4, lr}
 8008c96:	4b0b      	ldr	r3, [pc, #44]	@ (8008cc4 <global_stdio_init.part.0+0x30>)
 8008c98:	4c0b      	ldr	r4, [pc, #44]	@ (8008cc8 <global_stdio_init.part.0+0x34>)
 8008c9a:	4a0c      	ldr	r2, [pc, #48]	@ (8008ccc <global_stdio_init.part.0+0x38>)
 8008c9c:	601a      	str	r2, [r3, #0]
 8008c9e:	4620      	mov	r0, r4
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	2104      	movs	r1, #4
 8008ca4:	f7ff ff94 	bl	8008bd0 <std>
 8008ca8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008cac:	2201      	movs	r2, #1
 8008cae:	2109      	movs	r1, #9
 8008cb0:	f7ff ff8e 	bl	8008bd0 <std>
 8008cb4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008cb8:	2202      	movs	r2, #2
 8008cba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cbe:	2112      	movs	r1, #18
 8008cc0:	f7ff bf86 	b.w	8008bd0 <std>
 8008cc4:	20004bbc 	.word	0x20004bbc
 8008cc8:	20004a84 	.word	0x20004a84
 8008ccc:	08008c3d 	.word	0x08008c3d

08008cd0 <__sfp_lock_acquire>:
 8008cd0:	4801      	ldr	r0, [pc, #4]	@ (8008cd8 <__sfp_lock_acquire+0x8>)
 8008cd2:	f000 b8fc 	b.w	8008ece <__retarget_lock_acquire_recursive>
 8008cd6:	bf00      	nop
 8008cd8:	20004bc5 	.word	0x20004bc5

08008cdc <__sfp_lock_release>:
 8008cdc:	4801      	ldr	r0, [pc, #4]	@ (8008ce4 <__sfp_lock_release+0x8>)
 8008cde:	f000 b8f7 	b.w	8008ed0 <__retarget_lock_release_recursive>
 8008ce2:	bf00      	nop
 8008ce4:	20004bc5 	.word	0x20004bc5

08008ce8 <__sinit>:
 8008ce8:	b510      	push	{r4, lr}
 8008cea:	4604      	mov	r4, r0
 8008cec:	f7ff fff0 	bl	8008cd0 <__sfp_lock_acquire>
 8008cf0:	6a23      	ldr	r3, [r4, #32]
 8008cf2:	b11b      	cbz	r3, 8008cfc <__sinit+0x14>
 8008cf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cf8:	f7ff bff0 	b.w	8008cdc <__sfp_lock_release>
 8008cfc:	4b04      	ldr	r3, [pc, #16]	@ (8008d10 <__sinit+0x28>)
 8008cfe:	6223      	str	r3, [r4, #32]
 8008d00:	4b04      	ldr	r3, [pc, #16]	@ (8008d14 <__sinit+0x2c>)
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d1f5      	bne.n	8008cf4 <__sinit+0xc>
 8008d08:	f7ff ffc4 	bl	8008c94 <global_stdio_init.part.0>
 8008d0c:	e7f2      	b.n	8008cf4 <__sinit+0xc>
 8008d0e:	bf00      	nop
 8008d10:	08008c55 	.word	0x08008c55
 8008d14:	20004bbc 	.word	0x20004bbc

08008d18 <_fwalk_sglue>:
 8008d18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d1c:	4607      	mov	r7, r0
 8008d1e:	4688      	mov	r8, r1
 8008d20:	4614      	mov	r4, r2
 8008d22:	2600      	movs	r6, #0
 8008d24:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008d28:	f1b9 0901 	subs.w	r9, r9, #1
 8008d2c:	d505      	bpl.n	8008d3a <_fwalk_sglue+0x22>
 8008d2e:	6824      	ldr	r4, [r4, #0]
 8008d30:	2c00      	cmp	r4, #0
 8008d32:	d1f7      	bne.n	8008d24 <_fwalk_sglue+0xc>
 8008d34:	4630      	mov	r0, r6
 8008d36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d3a:	89ab      	ldrh	r3, [r5, #12]
 8008d3c:	2b01      	cmp	r3, #1
 8008d3e:	d907      	bls.n	8008d50 <_fwalk_sglue+0x38>
 8008d40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008d44:	3301      	adds	r3, #1
 8008d46:	d003      	beq.n	8008d50 <_fwalk_sglue+0x38>
 8008d48:	4629      	mov	r1, r5
 8008d4a:	4638      	mov	r0, r7
 8008d4c:	47c0      	blx	r8
 8008d4e:	4306      	orrs	r6, r0
 8008d50:	3568      	adds	r5, #104	@ 0x68
 8008d52:	e7e9      	b.n	8008d28 <_fwalk_sglue+0x10>

08008d54 <__sread>:
 8008d54:	b510      	push	{r4, lr}
 8008d56:	460c      	mov	r4, r1
 8008d58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d5c:	f000 f868 	bl	8008e30 <_read_r>
 8008d60:	2800      	cmp	r0, #0
 8008d62:	bfab      	itete	ge
 8008d64:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008d66:	89a3      	ldrhlt	r3, [r4, #12]
 8008d68:	181b      	addge	r3, r3, r0
 8008d6a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008d6e:	bfac      	ite	ge
 8008d70:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008d72:	81a3      	strhlt	r3, [r4, #12]
 8008d74:	bd10      	pop	{r4, pc}

08008d76 <__swrite>:
 8008d76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d7a:	461f      	mov	r7, r3
 8008d7c:	898b      	ldrh	r3, [r1, #12]
 8008d7e:	05db      	lsls	r3, r3, #23
 8008d80:	4605      	mov	r5, r0
 8008d82:	460c      	mov	r4, r1
 8008d84:	4616      	mov	r6, r2
 8008d86:	d505      	bpl.n	8008d94 <__swrite+0x1e>
 8008d88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d8c:	2302      	movs	r3, #2
 8008d8e:	2200      	movs	r2, #0
 8008d90:	f000 f83c 	bl	8008e0c <_lseek_r>
 8008d94:	89a3      	ldrh	r3, [r4, #12]
 8008d96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d9a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008d9e:	81a3      	strh	r3, [r4, #12]
 8008da0:	4632      	mov	r2, r6
 8008da2:	463b      	mov	r3, r7
 8008da4:	4628      	mov	r0, r5
 8008da6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008daa:	f000 b853 	b.w	8008e54 <_write_r>

08008dae <__sseek>:
 8008dae:	b510      	push	{r4, lr}
 8008db0:	460c      	mov	r4, r1
 8008db2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008db6:	f000 f829 	bl	8008e0c <_lseek_r>
 8008dba:	1c43      	adds	r3, r0, #1
 8008dbc:	89a3      	ldrh	r3, [r4, #12]
 8008dbe:	bf15      	itete	ne
 8008dc0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008dc2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008dc6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008dca:	81a3      	strheq	r3, [r4, #12]
 8008dcc:	bf18      	it	ne
 8008dce:	81a3      	strhne	r3, [r4, #12]
 8008dd0:	bd10      	pop	{r4, pc}

08008dd2 <__sclose>:
 8008dd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dd6:	f000 b809 	b.w	8008dec <_close_r>

08008dda <memset>:
 8008dda:	4402      	add	r2, r0
 8008ddc:	4603      	mov	r3, r0
 8008dde:	4293      	cmp	r3, r2
 8008de0:	d100      	bne.n	8008de4 <memset+0xa>
 8008de2:	4770      	bx	lr
 8008de4:	f803 1b01 	strb.w	r1, [r3], #1
 8008de8:	e7f9      	b.n	8008dde <memset+0x4>
	...

08008dec <_close_r>:
 8008dec:	b538      	push	{r3, r4, r5, lr}
 8008dee:	4d06      	ldr	r5, [pc, #24]	@ (8008e08 <_close_r+0x1c>)
 8008df0:	2300      	movs	r3, #0
 8008df2:	4604      	mov	r4, r0
 8008df4:	4608      	mov	r0, r1
 8008df6:	602b      	str	r3, [r5, #0]
 8008df8:	f7fb fd58 	bl	80048ac <_close>
 8008dfc:	1c43      	adds	r3, r0, #1
 8008dfe:	d102      	bne.n	8008e06 <_close_r+0x1a>
 8008e00:	682b      	ldr	r3, [r5, #0]
 8008e02:	b103      	cbz	r3, 8008e06 <_close_r+0x1a>
 8008e04:	6023      	str	r3, [r4, #0]
 8008e06:	bd38      	pop	{r3, r4, r5, pc}
 8008e08:	20004bc0 	.word	0x20004bc0

08008e0c <_lseek_r>:
 8008e0c:	b538      	push	{r3, r4, r5, lr}
 8008e0e:	4d07      	ldr	r5, [pc, #28]	@ (8008e2c <_lseek_r+0x20>)
 8008e10:	4604      	mov	r4, r0
 8008e12:	4608      	mov	r0, r1
 8008e14:	4611      	mov	r1, r2
 8008e16:	2200      	movs	r2, #0
 8008e18:	602a      	str	r2, [r5, #0]
 8008e1a:	461a      	mov	r2, r3
 8008e1c:	f7fb fd6d 	bl	80048fa <_lseek>
 8008e20:	1c43      	adds	r3, r0, #1
 8008e22:	d102      	bne.n	8008e2a <_lseek_r+0x1e>
 8008e24:	682b      	ldr	r3, [r5, #0]
 8008e26:	b103      	cbz	r3, 8008e2a <_lseek_r+0x1e>
 8008e28:	6023      	str	r3, [r4, #0]
 8008e2a:	bd38      	pop	{r3, r4, r5, pc}
 8008e2c:	20004bc0 	.word	0x20004bc0

08008e30 <_read_r>:
 8008e30:	b538      	push	{r3, r4, r5, lr}
 8008e32:	4d07      	ldr	r5, [pc, #28]	@ (8008e50 <_read_r+0x20>)
 8008e34:	4604      	mov	r4, r0
 8008e36:	4608      	mov	r0, r1
 8008e38:	4611      	mov	r1, r2
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	602a      	str	r2, [r5, #0]
 8008e3e:	461a      	mov	r2, r3
 8008e40:	f7fb fcfb 	bl	800483a <_read>
 8008e44:	1c43      	adds	r3, r0, #1
 8008e46:	d102      	bne.n	8008e4e <_read_r+0x1e>
 8008e48:	682b      	ldr	r3, [r5, #0]
 8008e4a:	b103      	cbz	r3, 8008e4e <_read_r+0x1e>
 8008e4c:	6023      	str	r3, [r4, #0]
 8008e4e:	bd38      	pop	{r3, r4, r5, pc}
 8008e50:	20004bc0 	.word	0x20004bc0

08008e54 <_write_r>:
 8008e54:	b538      	push	{r3, r4, r5, lr}
 8008e56:	4d07      	ldr	r5, [pc, #28]	@ (8008e74 <_write_r+0x20>)
 8008e58:	4604      	mov	r4, r0
 8008e5a:	4608      	mov	r0, r1
 8008e5c:	4611      	mov	r1, r2
 8008e5e:	2200      	movs	r2, #0
 8008e60:	602a      	str	r2, [r5, #0]
 8008e62:	461a      	mov	r2, r3
 8008e64:	f7fb fd06 	bl	8004874 <_write>
 8008e68:	1c43      	adds	r3, r0, #1
 8008e6a:	d102      	bne.n	8008e72 <_write_r+0x1e>
 8008e6c:	682b      	ldr	r3, [r5, #0]
 8008e6e:	b103      	cbz	r3, 8008e72 <_write_r+0x1e>
 8008e70:	6023      	str	r3, [r4, #0]
 8008e72:	bd38      	pop	{r3, r4, r5, pc}
 8008e74:	20004bc0 	.word	0x20004bc0

08008e78 <__errno>:
 8008e78:	4b01      	ldr	r3, [pc, #4]	@ (8008e80 <__errno+0x8>)
 8008e7a:	6818      	ldr	r0, [r3, #0]
 8008e7c:	4770      	bx	lr
 8008e7e:	bf00      	nop
 8008e80:	2000002c 	.word	0x2000002c

08008e84 <__libc_init_array>:
 8008e84:	b570      	push	{r4, r5, r6, lr}
 8008e86:	4d0d      	ldr	r5, [pc, #52]	@ (8008ebc <__libc_init_array+0x38>)
 8008e88:	4c0d      	ldr	r4, [pc, #52]	@ (8008ec0 <__libc_init_array+0x3c>)
 8008e8a:	1b64      	subs	r4, r4, r5
 8008e8c:	10a4      	asrs	r4, r4, #2
 8008e8e:	2600      	movs	r6, #0
 8008e90:	42a6      	cmp	r6, r4
 8008e92:	d109      	bne.n	8008ea8 <__libc_init_array+0x24>
 8008e94:	4d0b      	ldr	r5, [pc, #44]	@ (8008ec4 <__libc_init_array+0x40>)
 8008e96:	4c0c      	ldr	r4, [pc, #48]	@ (8008ec8 <__libc_init_array+0x44>)
 8008e98:	f001 fdc2 	bl	800aa20 <_init>
 8008e9c:	1b64      	subs	r4, r4, r5
 8008e9e:	10a4      	asrs	r4, r4, #2
 8008ea0:	2600      	movs	r6, #0
 8008ea2:	42a6      	cmp	r6, r4
 8008ea4:	d105      	bne.n	8008eb2 <__libc_init_array+0x2e>
 8008ea6:	bd70      	pop	{r4, r5, r6, pc}
 8008ea8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008eac:	4798      	blx	r3
 8008eae:	3601      	adds	r6, #1
 8008eb0:	e7ee      	b.n	8008e90 <__libc_init_array+0xc>
 8008eb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008eb6:	4798      	blx	r3
 8008eb8:	3601      	adds	r6, #1
 8008eba:	e7f2      	b.n	8008ea2 <__libc_init_array+0x1e>
 8008ebc:	0800b320 	.word	0x0800b320
 8008ec0:	0800b320 	.word	0x0800b320
 8008ec4:	0800b320 	.word	0x0800b320
 8008ec8:	0800b324 	.word	0x0800b324

08008ecc <__retarget_lock_init_recursive>:
 8008ecc:	4770      	bx	lr

08008ece <__retarget_lock_acquire_recursive>:
 8008ece:	4770      	bx	lr

08008ed0 <__retarget_lock_release_recursive>:
 8008ed0:	4770      	bx	lr
	...

08008ed4 <__assert_func>:
 8008ed4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008ed6:	4614      	mov	r4, r2
 8008ed8:	461a      	mov	r2, r3
 8008eda:	4b09      	ldr	r3, [pc, #36]	@ (8008f00 <__assert_func+0x2c>)
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	4605      	mov	r5, r0
 8008ee0:	68d8      	ldr	r0, [r3, #12]
 8008ee2:	b14c      	cbz	r4, 8008ef8 <__assert_func+0x24>
 8008ee4:	4b07      	ldr	r3, [pc, #28]	@ (8008f04 <__assert_func+0x30>)
 8008ee6:	9100      	str	r1, [sp, #0]
 8008ee8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008eec:	4906      	ldr	r1, [pc, #24]	@ (8008f08 <__assert_func+0x34>)
 8008eee:	462b      	mov	r3, r5
 8008ef0:	f000 f9ba 	bl	8009268 <fiprintf>
 8008ef4:	f000 f9da 	bl	80092ac <abort>
 8008ef8:	4b04      	ldr	r3, [pc, #16]	@ (8008f0c <__assert_func+0x38>)
 8008efa:	461c      	mov	r4, r3
 8008efc:	e7f3      	b.n	8008ee6 <__assert_func+0x12>
 8008efe:	bf00      	nop
 8008f00:	2000002c 	.word	0x2000002c
 8008f04:	0800b267 	.word	0x0800b267
 8008f08:	0800b274 	.word	0x0800b274
 8008f0c:	0800b2a2 	.word	0x0800b2a2

08008f10 <_free_r>:
 8008f10:	b538      	push	{r3, r4, r5, lr}
 8008f12:	4605      	mov	r5, r0
 8008f14:	2900      	cmp	r1, #0
 8008f16:	d041      	beq.n	8008f9c <_free_r+0x8c>
 8008f18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f1c:	1f0c      	subs	r4, r1, #4
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	bfb8      	it	lt
 8008f22:	18e4      	addlt	r4, r4, r3
 8008f24:	f000 f8e8 	bl	80090f8 <__malloc_lock>
 8008f28:	4a1d      	ldr	r2, [pc, #116]	@ (8008fa0 <_free_r+0x90>)
 8008f2a:	6813      	ldr	r3, [r2, #0]
 8008f2c:	b933      	cbnz	r3, 8008f3c <_free_r+0x2c>
 8008f2e:	6063      	str	r3, [r4, #4]
 8008f30:	6014      	str	r4, [r2, #0]
 8008f32:	4628      	mov	r0, r5
 8008f34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f38:	f000 b8e4 	b.w	8009104 <__malloc_unlock>
 8008f3c:	42a3      	cmp	r3, r4
 8008f3e:	d908      	bls.n	8008f52 <_free_r+0x42>
 8008f40:	6820      	ldr	r0, [r4, #0]
 8008f42:	1821      	adds	r1, r4, r0
 8008f44:	428b      	cmp	r3, r1
 8008f46:	bf01      	itttt	eq
 8008f48:	6819      	ldreq	r1, [r3, #0]
 8008f4a:	685b      	ldreq	r3, [r3, #4]
 8008f4c:	1809      	addeq	r1, r1, r0
 8008f4e:	6021      	streq	r1, [r4, #0]
 8008f50:	e7ed      	b.n	8008f2e <_free_r+0x1e>
 8008f52:	461a      	mov	r2, r3
 8008f54:	685b      	ldr	r3, [r3, #4]
 8008f56:	b10b      	cbz	r3, 8008f5c <_free_r+0x4c>
 8008f58:	42a3      	cmp	r3, r4
 8008f5a:	d9fa      	bls.n	8008f52 <_free_r+0x42>
 8008f5c:	6811      	ldr	r1, [r2, #0]
 8008f5e:	1850      	adds	r0, r2, r1
 8008f60:	42a0      	cmp	r0, r4
 8008f62:	d10b      	bne.n	8008f7c <_free_r+0x6c>
 8008f64:	6820      	ldr	r0, [r4, #0]
 8008f66:	4401      	add	r1, r0
 8008f68:	1850      	adds	r0, r2, r1
 8008f6a:	4283      	cmp	r3, r0
 8008f6c:	6011      	str	r1, [r2, #0]
 8008f6e:	d1e0      	bne.n	8008f32 <_free_r+0x22>
 8008f70:	6818      	ldr	r0, [r3, #0]
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	6053      	str	r3, [r2, #4]
 8008f76:	4408      	add	r0, r1
 8008f78:	6010      	str	r0, [r2, #0]
 8008f7a:	e7da      	b.n	8008f32 <_free_r+0x22>
 8008f7c:	d902      	bls.n	8008f84 <_free_r+0x74>
 8008f7e:	230c      	movs	r3, #12
 8008f80:	602b      	str	r3, [r5, #0]
 8008f82:	e7d6      	b.n	8008f32 <_free_r+0x22>
 8008f84:	6820      	ldr	r0, [r4, #0]
 8008f86:	1821      	adds	r1, r4, r0
 8008f88:	428b      	cmp	r3, r1
 8008f8a:	bf04      	itt	eq
 8008f8c:	6819      	ldreq	r1, [r3, #0]
 8008f8e:	685b      	ldreq	r3, [r3, #4]
 8008f90:	6063      	str	r3, [r4, #4]
 8008f92:	bf04      	itt	eq
 8008f94:	1809      	addeq	r1, r1, r0
 8008f96:	6021      	streq	r1, [r4, #0]
 8008f98:	6054      	str	r4, [r2, #4]
 8008f9a:	e7ca      	b.n	8008f32 <_free_r+0x22>
 8008f9c:	bd38      	pop	{r3, r4, r5, pc}
 8008f9e:	bf00      	nop
 8008fa0:	20004bcc 	.word	0x20004bcc

08008fa4 <malloc>:
 8008fa4:	4b02      	ldr	r3, [pc, #8]	@ (8008fb0 <malloc+0xc>)
 8008fa6:	4601      	mov	r1, r0
 8008fa8:	6818      	ldr	r0, [r3, #0]
 8008faa:	f000 b825 	b.w	8008ff8 <_malloc_r>
 8008fae:	bf00      	nop
 8008fb0:	2000002c 	.word	0x2000002c

08008fb4 <sbrk_aligned>:
 8008fb4:	b570      	push	{r4, r5, r6, lr}
 8008fb6:	4e0f      	ldr	r6, [pc, #60]	@ (8008ff4 <sbrk_aligned+0x40>)
 8008fb8:	460c      	mov	r4, r1
 8008fba:	6831      	ldr	r1, [r6, #0]
 8008fbc:	4605      	mov	r5, r0
 8008fbe:	b911      	cbnz	r1, 8008fc6 <sbrk_aligned+0x12>
 8008fc0:	f000 f964 	bl	800928c <_sbrk_r>
 8008fc4:	6030      	str	r0, [r6, #0]
 8008fc6:	4621      	mov	r1, r4
 8008fc8:	4628      	mov	r0, r5
 8008fca:	f000 f95f 	bl	800928c <_sbrk_r>
 8008fce:	1c43      	adds	r3, r0, #1
 8008fd0:	d103      	bne.n	8008fda <sbrk_aligned+0x26>
 8008fd2:	f04f 34ff 	mov.w	r4, #4294967295
 8008fd6:	4620      	mov	r0, r4
 8008fd8:	bd70      	pop	{r4, r5, r6, pc}
 8008fda:	1cc4      	adds	r4, r0, #3
 8008fdc:	f024 0403 	bic.w	r4, r4, #3
 8008fe0:	42a0      	cmp	r0, r4
 8008fe2:	d0f8      	beq.n	8008fd6 <sbrk_aligned+0x22>
 8008fe4:	1a21      	subs	r1, r4, r0
 8008fe6:	4628      	mov	r0, r5
 8008fe8:	f000 f950 	bl	800928c <_sbrk_r>
 8008fec:	3001      	adds	r0, #1
 8008fee:	d1f2      	bne.n	8008fd6 <sbrk_aligned+0x22>
 8008ff0:	e7ef      	b.n	8008fd2 <sbrk_aligned+0x1e>
 8008ff2:	bf00      	nop
 8008ff4:	20004bc8 	.word	0x20004bc8

08008ff8 <_malloc_r>:
 8008ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ffc:	1ccd      	adds	r5, r1, #3
 8008ffe:	f025 0503 	bic.w	r5, r5, #3
 8009002:	3508      	adds	r5, #8
 8009004:	2d0c      	cmp	r5, #12
 8009006:	bf38      	it	cc
 8009008:	250c      	movcc	r5, #12
 800900a:	2d00      	cmp	r5, #0
 800900c:	4606      	mov	r6, r0
 800900e:	db01      	blt.n	8009014 <_malloc_r+0x1c>
 8009010:	42a9      	cmp	r1, r5
 8009012:	d904      	bls.n	800901e <_malloc_r+0x26>
 8009014:	230c      	movs	r3, #12
 8009016:	6033      	str	r3, [r6, #0]
 8009018:	2000      	movs	r0, #0
 800901a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800901e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80090f4 <_malloc_r+0xfc>
 8009022:	f000 f869 	bl	80090f8 <__malloc_lock>
 8009026:	f8d8 3000 	ldr.w	r3, [r8]
 800902a:	461c      	mov	r4, r3
 800902c:	bb44      	cbnz	r4, 8009080 <_malloc_r+0x88>
 800902e:	4629      	mov	r1, r5
 8009030:	4630      	mov	r0, r6
 8009032:	f7ff ffbf 	bl	8008fb4 <sbrk_aligned>
 8009036:	1c43      	adds	r3, r0, #1
 8009038:	4604      	mov	r4, r0
 800903a:	d158      	bne.n	80090ee <_malloc_r+0xf6>
 800903c:	f8d8 4000 	ldr.w	r4, [r8]
 8009040:	4627      	mov	r7, r4
 8009042:	2f00      	cmp	r7, #0
 8009044:	d143      	bne.n	80090ce <_malloc_r+0xd6>
 8009046:	2c00      	cmp	r4, #0
 8009048:	d04b      	beq.n	80090e2 <_malloc_r+0xea>
 800904a:	6823      	ldr	r3, [r4, #0]
 800904c:	4639      	mov	r1, r7
 800904e:	4630      	mov	r0, r6
 8009050:	eb04 0903 	add.w	r9, r4, r3
 8009054:	f000 f91a 	bl	800928c <_sbrk_r>
 8009058:	4581      	cmp	r9, r0
 800905a:	d142      	bne.n	80090e2 <_malloc_r+0xea>
 800905c:	6821      	ldr	r1, [r4, #0]
 800905e:	1a6d      	subs	r5, r5, r1
 8009060:	4629      	mov	r1, r5
 8009062:	4630      	mov	r0, r6
 8009064:	f7ff ffa6 	bl	8008fb4 <sbrk_aligned>
 8009068:	3001      	adds	r0, #1
 800906a:	d03a      	beq.n	80090e2 <_malloc_r+0xea>
 800906c:	6823      	ldr	r3, [r4, #0]
 800906e:	442b      	add	r3, r5
 8009070:	6023      	str	r3, [r4, #0]
 8009072:	f8d8 3000 	ldr.w	r3, [r8]
 8009076:	685a      	ldr	r2, [r3, #4]
 8009078:	bb62      	cbnz	r2, 80090d4 <_malloc_r+0xdc>
 800907a:	f8c8 7000 	str.w	r7, [r8]
 800907e:	e00f      	b.n	80090a0 <_malloc_r+0xa8>
 8009080:	6822      	ldr	r2, [r4, #0]
 8009082:	1b52      	subs	r2, r2, r5
 8009084:	d420      	bmi.n	80090c8 <_malloc_r+0xd0>
 8009086:	2a0b      	cmp	r2, #11
 8009088:	d917      	bls.n	80090ba <_malloc_r+0xc2>
 800908a:	1961      	adds	r1, r4, r5
 800908c:	42a3      	cmp	r3, r4
 800908e:	6025      	str	r5, [r4, #0]
 8009090:	bf18      	it	ne
 8009092:	6059      	strne	r1, [r3, #4]
 8009094:	6863      	ldr	r3, [r4, #4]
 8009096:	bf08      	it	eq
 8009098:	f8c8 1000 	streq.w	r1, [r8]
 800909c:	5162      	str	r2, [r4, r5]
 800909e:	604b      	str	r3, [r1, #4]
 80090a0:	4630      	mov	r0, r6
 80090a2:	f000 f82f 	bl	8009104 <__malloc_unlock>
 80090a6:	f104 000b 	add.w	r0, r4, #11
 80090aa:	1d23      	adds	r3, r4, #4
 80090ac:	f020 0007 	bic.w	r0, r0, #7
 80090b0:	1ac2      	subs	r2, r0, r3
 80090b2:	bf1c      	itt	ne
 80090b4:	1a1b      	subne	r3, r3, r0
 80090b6:	50a3      	strne	r3, [r4, r2]
 80090b8:	e7af      	b.n	800901a <_malloc_r+0x22>
 80090ba:	6862      	ldr	r2, [r4, #4]
 80090bc:	42a3      	cmp	r3, r4
 80090be:	bf0c      	ite	eq
 80090c0:	f8c8 2000 	streq.w	r2, [r8]
 80090c4:	605a      	strne	r2, [r3, #4]
 80090c6:	e7eb      	b.n	80090a0 <_malloc_r+0xa8>
 80090c8:	4623      	mov	r3, r4
 80090ca:	6864      	ldr	r4, [r4, #4]
 80090cc:	e7ae      	b.n	800902c <_malloc_r+0x34>
 80090ce:	463c      	mov	r4, r7
 80090d0:	687f      	ldr	r7, [r7, #4]
 80090d2:	e7b6      	b.n	8009042 <_malloc_r+0x4a>
 80090d4:	461a      	mov	r2, r3
 80090d6:	685b      	ldr	r3, [r3, #4]
 80090d8:	42a3      	cmp	r3, r4
 80090da:	d1fb      	bne.n	80090d4 <_malloc_r+0xdc>
 80090dc:	2300      	movs	r3, #0
 80090de:	6053      	str	r3, [r2, #4]
 80090e0:	e7de      	b.n	80090a0 <_malloc_r+0xa8>
 80090e2:	230c      	movs	r3, #12
 80090e4:	6033      	str	r3, [r6, #0]
 80090e6:	4630      	mov	r0, r6
 80090e8:	f000 f80c 	bl	8009104 <__malloc_unlock>
 80090ec:	e794      	b.n	8009018 <_malloc_r+0x20>
 80090ee:	6005      	str	r5, [r0, #0]
 80090f0:	e7d6      	b.n	80090a0 <_malloc_r+0xa8>
 80090f2:	bf00      	nop
 80090f4:	20004bcc 	.word	0x20004bcc

080090f8 <__malloc_lock>:
 80090f8:	4801      	ldr	r0, [pc, #4]	@ (8009100 <__malloc_lock+0x8>)
 80090fa:	f7ff bee8 	b.w	8008ece <__retarget_lock_acquire_recursive>
 80090fe:	bf00      	nop
 8009100:	20004bc4 	.word	0x20004bc4

08009104 <__malloc_unlock>:
 8009104:	4801      	ldr	r0, [pc, #4]	@ (800910c <__malloc_unlock+0x8>)
 8009106:	f7ff bee3 	b.w	8008ed0 <__retarget_lock_release_recursive>
 800910a:	bf00      	nop
 800910c:	20004bc4 	.word	0x20004bc4

08009110 <__sflush_r>:
 8009110:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009118:	0716      	lsls	r6, r2, #28
 800911a:	4605      	mov	r5, r0
 800911c:	460c      	mov	r4, r1
 800911e:	d454      	bmi.n	80091ca <__sflush_r+0xba>
 8009120:	684b      	ldr	r3, [r1, #4]
 8009122:	2b00      	cmp	r3, #0
 8009124:	dc02      	bgt.n	800912c <__sflush_r+0x1c>
 8009126:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009128:	2b00      	cmp	r3, #0
 800912a:	dd48      	ble.n	80091be <__sflush_r+0xae>
 800912c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800912e:	2e00      	cmp	r6, #0
 8009130:	d045      	beq.n	80091be <__sflush_r+0xae>
 8009132:	2300      	movs	r3, #0
 8009134:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009138:	682f      	ldr	r7, [r5, #0]
 800913a:	6a21      	ldr	r1, [r4, #32]
 800913c:	602b      	str	r3, [r5, #0]
 800913e:	d030      	beq.n	80091a2 <__sflush_r+0x92>
 8009140:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009142:	89a3      	ldrh	r3, [r4, #12]
 8009144:	0759      	lsls	r1, r3, #29
 8009146:	d505      	bpl.n	8009154 <__sflush_r+0x44>
 8009148:	6863      	ldr	r3, [r4, #4]
 800914a:	1ad2      	subs	r2, r2, r3
 800914c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800914e:	b10b      	cbz	r3, 8009154 <__sflush_r+0x44>
 8009150:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009152:	1ad2      	subs	r2, r2, r3
 8009154:	2300      	movs	r3, #0
 8009156:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009158:	6a21      	ldr	r1, [r4, #32]
 800915a:	4628      	mov	r0, r5
 800915c:	47b0      	blx	r6
 800915e:	1c43      	adds	r3, r0, #1
 8009160:	89a3      	ldrh	r3, [r4, #12]
 8009162:	d106      	bne.n	8009172 <__sflush_r+0x62>
 8009164:	6829      	ldr	r1, [r5, #0]
 8009166:	291d      	cmp	r1, #29
 8009168:	d82b      	bhi.n	80091c2 <__sflush_r+0xb2>
 800916a:	4a2a      	ldr	r2, [pc, #168]	@ (8009214 <__sflush_r+0x104>)
 800916c:	40ca      	lsrs	r2, r1
 800916e:	07d6      	lsls	r6, r2, #31
 8009170:	d527      	bpl.n	80091c2 <__sflush_r+0xb2>
 8009172:	2200      	movs	r2, #0
 8009174:	6062      	str	r2, [r4, #4]
 8009176:	04d9      	lsls	r1, r3, #19
 8009178:	6922      	ldr	r2, [r4, #16]
 800917a:	6022      	str	r2, [r4, #0]
 800917c:	d504      	bpl.n	8009188 <__sflush_r+0x78>
 800917e:	1c42      	adds	r2, r0, #1
 8009180:	d101      	bne.n	8009186 <__sflush_r+0x76>
 8009182:	682b      	ldr	r3, [r5, #0]
 8009184:	b903      	cbnz	r3, 8009188 <__sflush_r+0x78>
 8009186:	6560      	str	r0, [r4, #84]	@ 0x54
 8009188:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800918a:	602f      	str	r7, [r5, #0]
 800918c:	b1b9      	cbz	r1, 80091be <__sflush_r+0xae>
 800918e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009192:	4299      	cmp	r1, r3
 8009194:	d002      	beq.n	800919c <__sflush_r+0x8c>
 8009196:	4628      	mov	r0, r5
 8009198:	f7ff feba 	bl	8008f10 <_free_r>
 800919c:	2300      	movs	r3, #0
 800919e:	6363      	str	r3, [r4, #52]	@ 0x34
 80091a0:	e00d      	b.n	80091be <__sflush_r+0xae>
 80091a2:	2301      	movs	r3, #1
 80091a4:	4628      	mov	r0, r5
 80091a6:	47b0      	blx	r6
 80091a8:	4602      	mov	r2, r0
 80091aa:	1c50      	adds	r0, r2, #1
 80091ac:	d1c9      	bne.n	8009142 <__sflush_r+0x32>
 80091ae:	682b      	ldr	r3, [r5, #0]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d0c6      	beq.n	8009142 <__sflush_r+0x32>
 80091b4:	2b1d      	cmp	r3, #29
 80091b6:	d001      	beq.n	80091bc <__sflush_r+0xac>
 80091b8:	2b16      	cmp	r3, #22
 80091ba:	d11e      	bne.n	80091fa <__sflush_r+0xea>
 80091bc:	602f      	str	r7, [r5, #0]
 80091be:	2000      	movs	r0, #0
 80091c0:	e022      	b.n	8009208 <__sflush_r+0xf8>
 80091c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091c6:	b21b      	sxth	r3, r3
 80091c8:	e01b      	b.n	8009202 <__sflush_r+0xf2>
 80091ca:	690f      	ldr	r7, [r1, #16]
 80091cc:	2f00      	cmp	r7, #0
 80091ce:	d0f6      	beq.n	80091be <__sflush_r+0xae>
 80091d0:	0793      	lsls	r3, r2, #30
 80091d2:	680e      	ldr	r6, [r1, #0]
 80091d4:	bf08      	it	eq
 80091d6:	694b      	ldreq	r3, [r1, #20]
 80091d8:	600f      	str	r7, [r1, #0]
 80091da:	bf18      	it	ne
 80091dc:	2300      	movne	r3, #0
 80091de:	eba6 0807 	sub.w	r8, r6, r7
 80091e2:	608b      	str	r3, [r1, #8]
 80091e4:	f1b8 0f00 	cmp.w	r8, #0
 80091e8:	dde9      	ble.n	80091be <__sflush_r+0xae>
 80091ea:	6a21      	ldr	r1, [r4, #32]
 80091ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80091ee:	4643      	mov	r3, r8
 80091f0:	463a      	mov	r2, r7
 80091f2:	4628      	mov	r0, r5
 80091f4:	47b0      	blx	r6
 80091f6:	2800      	cmp	r0, #0
 80091f8:	dc08      	bgt.n	800920c <__sflush_r+0xfc>
 80091fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009202:	81a3      	strh	r3, [r4, #12]
 8009204:	f04f 30ff 	mov.w	r0, #4294967295
 8009208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800920c:	4407      	add	r7, r0
 800920e:	eba8 0800 	sub.w	r8, r8, r0
 8009212:	e7e7      	b.n	80091e4 <__sflush_r+0xd4>
 8009214:	20400001 	.word	0x20400001

08009218 <_fflush_r>:
 8009218:	b538      	push	{r3, r4, r5, lr}
 800921a:	690b      	ldr	r3, [r1, #16]
 800921c:	4605      	mov	r5, r0
 800921e:	460c      	mov	r4, r1
 8009220:	b913      	cbnz	r3, 8009228 <_fflush_r+0x10>
 8009222:	2500      	movs	r5, #0
 8009224:	4628      	mov	r0, r5
 8009226:	bd38      	pop	{r3, r4, r5, pc}
 8009228:	b118      	cbz	r0, 8009232 <_fflush_r+0x1a>
 800922a:	6a03      	ldr	r3, [r0, #32]
 800922c:	b90b      	cbnz	r3, 8009232 <_fflush_r+0x1a>
 800922e:	f7ff fd5b 	bl	8008ce8 <__sinit>
 8009232:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d0f3      	beq.n	8009222 <_fflush_r+0xa>
 800923a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800923c:	07d0      	lsls	r0, r2, #31
 800923e:	d404      	bmi.n	800924a <_fflush_r+0x32>
 8009240:	0599      	lsls	r1, r3, #22
 8009242:	d402      	bmi.n	800924a <_fflush_r+0x32>
 8009244:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009246:	f7ff fe42 	bl	8008ece <__retarget_lock_acquire_recursive>
 800924a:	4628      	mov	r0, r5
 800924c:	4621      	mov	r1, r4
 800924e:	f7ff ff5f 	bl	8009110 <__sflush_r>
 8009252:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009254:	07da      	lsls	r2, r3, #31
 8009256:	4605      	mov	r5, r0
 8009258:	d4e4      	bmi.n	8009224 <_fflush_r+0xc>
 800925a:	89a3      	ldrh	r3, [r4, #12]
 800925c:	059b      	lsls	r3, r3, #22
 800925e:	d4e1      	bmi.n	8009224 <_fflush_r+0xc>
 8009260:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009262:	f7ff fe35 	bl	8008ed0 <__retarget_lock_release_recursive>
 8009266:	e7dd      	b.n	8009224 <_fflush_r+0xc>

08009268 <fiprintf>:
 8009268:	b40e      	push	{r1, r2, r3}
 800926a:	b503      	push	{r0, r1, lr}
 800926c:	4601      	mov	r1, r0
 800926e:	ab03      	add	r3, sp, #12
 8009270:	4805      	ldr	r0, [pc, #20]	@ (8009288 <fiprintf+0x20>)
 8009272:	f853 2b04 	ldr.w	r2, [r3], #4
 8009276:	6800      	ldr	r0, [r0, #0]
 8009278:	9301      	str	r3, [sp, #4]
 800927a:	f000 f847 	bl	800930c <_vfiprintf_r>
 800927e:	b002      	add	sp, #8
 8009280:	f85d eb04 	ldr.w	lr, [sp], #4
 8009284:	b003      	add	sp, #12
 8009286:	4770      	bx	lr
 8009288:	2000002c 	.word	0x2000002c

0800928c <_sbrk_r>:
 800928c:	b538      	push	{r3, r4, r5, lr}
 800928e:	4d06      	ldr	r5, [pc, #24]	@ (80092a8 <_sbrk_r+0x1c>)
 8009290:	2300      	movs	r3, #0
 8009292:	4604      	mov	r4, r0
 8009294:	4608      	mov	r0, r1
 8009296:	602b      	str	r3, [r5, #0]
 8009298:	f7fb fb3c 	bl	8004914 <_sbrk>
 800929c:	1c43      	adds	r3, r0, #1
 800929e:	d102      	bne.n	80092a6 <_sbrk_r+0x1a>
 80092a0:	682b      	ldr	r3, [r5, #0]
 80092a2:	b103      	cbz	r3, 80092a6 <_sbrk_r+0x1a>
 80092a4:	6023      	str	r3, [r4, #0]
 80092a6:	bd38      	pop	{r3, r4, r5, pc}
 80092a8:	20004bc0 	.word	0x20004bc0

080092ac <abort>:
 80092ac:	b508      	push	{r3, lr}
 80092ae:	2006      	movs	r0, #6
 80092b0:	f000 fb8c 	bl	80099cc <raise>
 80092b4:	2001      	movs	r0, #1
 80092b6:	f7fb fab5 	bl	8004824 <_exit>

080092ba <__sfputc_r>:
 80092ba:	6893      	ldr	r3, [r2, #8]
 80092bc:	3b01      	subs	r3, #1
 80092be:	2b00      	cmp	r3, #0
 80092c0:	b410      	push	{r4}
 80092c2:	6093      	str	r3, [r2, #8]
 80092c4:	da08      	bge.n	80092d8 <__sfputc_r+0x1e>
 80092c6:	6994      	ldr	r4, [r2, #24]
 80092c8:	42a3      	cmp	r3, r4
 80092ca:	db01      	blt.n	80092d0 <__sfputc_r+0x16>
 80092cc:	290a      	cmp	r1, #10
 80092ce:	d103      	bne.n	80092d8 <__sfputc_r+0x1e>
 80092d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092d4:	f000 babe 	b.w	8009854 <__swbuf_r>
 80092d8:	6813      	ldr	r3, [r2, #0]
 80092da:	1c58      	adds	r0, r3, #1
 80092dc:	6010      	str	r0, [r2, #0]
 80092de:	7019      	strb	r1, [r3, #0]
 80092e0:	4608      	mov	r0, r1
 80092e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092e6:	4770      	bx	lr

080092e8 <__sfputs_r>:
 80092e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092ea:	4606      	mov	r6, r0
 80092ec:	460f      	mov	r7, r1
 80092ee:	4614      	mov	r4, r2
 80092f0:	18d5      	adds	r5, r2, r3
 80092f2:	42ac      	cmp	r4, r5
 80092f4:	d101      	bne.n	80092fa <__sfputs_r+0x12>
 80092f6:	2000      	movs	r0, #0
 80092f8:	e007      	b.n	800930a <__sfputs_r+0x22>
 80092fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092fe:	463a      	mov	r2, r7
 8009300:	4630      	mov	r0, r6
 8009302:	f7ff ffda 	bl	80092ba <__sfputc_r>
 8009306:	1c43      	adds	r3, r0, #1
 8009308:	d1f3      	bne.n	80092f2 <__sfputs_r+0xa>
 800930a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800930c <_vfiprintf_r>:
 800930c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009310:	460d      	mov	r5, r1
 8009312:	b09d      	sub	sp, #116	@ 0x74
 8009314:	4614      	mov	r4, r2
 8009316:	4698      	mov	r8, r3
 8009318:	4606      	mov	r6, r0
 800931a:	b118      	cbz	r0, 8009324 <_vfiprintf_r+0x18>
 800931c:	6a03      	ldr	r3, [r0, #32]
 800931e:	b90b      	cbnz	r3, 8009324 <_vfiprintf_r+0x18>
 8009320:	f7ff fce2 	bl	8008ce8 <__sinit>
 8009324:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009326:	07d9      	lsls	r1, r3, #31
 8009328:	d405      	bmi.n	8009336 <_vfiprintf_r+0x2a>
 800932a:	89ab      	ldrh	r3, [r5, #12]
 800932c:	059a      	lsls	r2, r3, #22
 800932e:	d402      	bmi.n	8009336 <_vfiprintf_r+0x2a>
 8009330:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009332:	f7ff fdcc 	bl	8008ece <__retarget_lock_acquire_recursive>
 8009336:	89ab      	ldrh	r3, [r5, #12]
 8009338:	071b      	lsls	r3, r3, #28
 800933a:	d501      	bpl.n	8009340 <_vfiprintf_r+0x34>
 800933c:	692b      	ldr	r3, [r5, #16]
 800933e:	b99b      	cbnz	r3, 8009368 <_vfiprintf_r+0x5c>
 8009340:	4629      	mov	r1, r5
 8009342:	4630      	mov	r0, r6
 8009344:	f000 fac4 	bl	80098d0 <__swsetup_r>
 8009348:	b170      	cbz	r0, 8009368 <_vfiprintf_r+0x5c>
 800934a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800934c:	07dc      	lsls	r4, r3, #31
 800934e:	d504      	bpl.n	800935a <_vfiprintf_r+0x4e>
 8009350:	f04f 30ff 	mov.w	r0, #4294967295
 8009354:	b01d      	add	sp, #116	@ 0x74
 8009356:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800935a:	89ab      	ldrh	r3, [r5, #12]
 800935c:	0598      	lsls	r0, r3, #22
 800935e:	d4f7      	bmi.n	8009350 <_vfiprintf_r+0x44>
 8009360:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009362:	f7ff fdb5 	bl	8008ed0 <__retarget_lock_release_recursive>
 8009366:	e7f3      	b.n	8009350 <_vfiprintf_r+0x44>
 8009368:	2300      	movs	r3, #0
 800936a:	9309      	str	r3, [sp, #36]	@ 0x24
 800936c:	2320      	movs	r3, #32
 800936e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009372:	f8cd 800c 	str.w	r8, [sp, #12]
 8009376:	2330      	movs	r3, #48	@ 0x30
 8009378:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009528 <_vfiprintf_r+0x21c>
 800937c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009380:	f04f 0901 	mov.w	r9, #1
 8009384:	4623      	mov	r3, r4
 8009386:	469a      	mov	sl, r3
 8009388:	f813 2b01 	ldrb.w	r2, [r3], #1
 800938c:	b10a      	cbz	r2, 8009392 <_vfiprintf_r+0x86>
 800938e:	2a25      	cmp	r2, #37	@ 0x25
 8009390:	d1f9      	bne.n	8009386 <_vfiprintf_r+0x7a>
 8009392:	ebba 0b04 	subs.w	fp, sl, r4
 8009396:	d00b      	beq.n	80093b0 <_vfiprintf_r+0xa4>
 8009398:	465b      	mov	r3, fp
 800939a:	4622      	mov	r2, r4
 800939c:	4629      	mov	r1, r5
 800939e:	4630      	mov	r0, r6
 80093a0:	f7ff ffa2 	bl	80092e8 <__sfputs_r>
 80093a4:	3001      	adds	r0, #1
 80093a6:	f000 80a7 	beq.w	80094f8 <_vfiprintf_r+0x1ec>
 80093aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093ac:	445a      	add	r2, fp
 80093ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80093b0:	f89a 3000 	ldrb.w	r3, [sl]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	f000 809f 	beq.w	80094f8 <_vfiprintf_r+0x1ec>
 80093ba:	2300      	movs	r3, #0
 80093bc:	f04f 32ff 	mov.w	r2, #4294967295
 80093c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093c4:	f10a 0a01 	add.w	sl, sl, #1
 80093c8:	9304      	str	r3, [sp, #16]
 80093ca:	9307      	str	r3, [sp, #28]
 80093cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80093d0:	931a      	str	r3, [sp, #104]	@ 0x68
 80093d2:	4654      	mov	r4, sl
 80093d4:	2205      	movs	r2, #5
 80093d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093da:	4853      	ldr	r0, [pc, #332]	@ (8009528 <_vfiprintf_r+0x21c>)
 80093dc:	f7f6 fef8 	bl	80001d0 <memchr>
 80093e0:	9a04      	ldr	r2, [sp, #16]
 80093e2:	b9d8      	cbnz	r0, 800941c <_vfiprintf_r+0x110>
 80093e4:	06d1      	lsls	r1, r2, #27
 80093e6:	bf44      	itt	mi
 80093e8:	2320      	movmi	r3, #32
 80093ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093ee:	0713      	lsls	r3, r2, #28
 80093f0:	bf44      	itt	mi
 80093f2:	232b      	movmi	r3, #43	@ 0x2b
 80093f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093f8:	f89a 3000 	ldrb.w	r3, [sl]
 80093fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80093fe:	d015      	beq.n	800942c <_vfiprintf_r+0x120>
 8009400:	9a07      	ldr	r2, [sp, #28]
 8009402:	4654      	mov	r4, sl
 8009404:	2000      	movs	r0, #0
 8009406:	f04f 0c0a 	mov.w	ip, #10
 800940a:	4621      	mov	r1, r4
 800940c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009410:	3b30      	subs	r3, #48	@ 0x30
 8009412:	2b09      	cmp	r3, #9
 8009414:	d94b      	bls.n	80094ae <_vfiprintf_r+0x1a2>
 8009416:	b1b0      	cbz	r0, 8009446 <_vfiprintf_r+0x13a>
 8009418:	9207      	str	r2, [sp, #28]
 800941a:	e014      	b.n	8009446 <_vfiprintf_r+0x13a>
 800941c:	eba0 0308 	sub.w	r3, r0, r8
 8009420:	fa09 f303 	lsl.w	r3, r9, r3
 8009424:	4313      	orrs	r3, r2
 8009426:	9304      	str	r3, [sp, #16]
 8009428:	46a2      	mov	sl, r4
 800942a:	e7d2      	b.n	80093d2 <_vfiprintf_r+0xc6>
 800942c:	9b03      	ldr	r3, [sp, #12]
 800942e:	1d19      	adds	r1, r3, #4
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	9103      	str	r1, [sp, #12]
 8009434:	2b00      	cmp	r3, #0
 8009436:	bfbb      	ittet	lt
 8009438:	425b      	neglt	r3, r3
 800943a:	f042 0202 	orrlt.w	r2, r2, #2
 800943e:	9307      	strge	r3, [sp, #28]
 8009440:	9307      	strlt	r3, [sp, #28]
 8009442:	bfb8      	it	lt
 8009444:	9204      	strlt	r2, [sp, #16]
 8009446:	7823      	ldrb	r3, [r4, #0]
 8009448:	2b2e      	cmp	r3, #46	@ 0x2e
 800944a:	d10a      	bne.n	8009462 <_vfiprintf_r+0x156>
 800944c:	7863      	ldrb	r3, [r4, #1]
 800944e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009450:	d132      	bne.n	80094b8 <_vfiprintf_r+0x1ac>
 8009452:	9b03      	ldr	r3, [sp, #12]
 8009454:	1d1a      	adds	r2, r3, #4
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	9203      	str	r2, [sp, #12]
 800945a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800945e:	3402      	adds	r4, #2
 8009460:	9305      	str	r3, [sp, #20]
 8009462:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009538 <_vfiprintf_r+0x22c>
 8009466:	7821      	ldrb	r1, [r4, #0]
 8009468:	2203      	movs	r2, #3
 800946a:	4650      	mov	r0, sl
 800946c:	f7f6 feb0 	bl	80001d0 <memchr>
 8009470:	b138      	cbz	r0, 8009482 <_vfiprintf_r+0x176>
 8009472:	9b04      	ldr	r3, [sp, #16]
 8009474:	eba0 000a 	sub.w	r0, r0, sl
 8009478:	2240      	movs	r2, #64	@ 0x40
 800947a:	4082      	lsls	r2, r0
 800947c:	4313      	orrs	r3, r2
 800947e:	3401      	adds	r4, #1
 8009480:	9304      	str	r3, [sp, #16]
 8009482:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009486:	4829      	ldr	r0, [pc, #164]	@ (800952c <_vfiprintf_r+0x220>)
 8009488:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800948c:	2206      	movs	r2, #6
 800948e:	f7f6 fe9f 	bl	80001d0 <memchr>
 8009492:	2800      	cmp	r0, #0
 8009494:	d03f      	beq.n	8009516 <_vfiprintf_r+0x20a>
 8009496:	4b26      	ldr	r3, [pc, #152]	@ (8009530 <_vfiprintf_r+0x224>)
 8009498:	bb1b      	cbnz	r3, 80094e2 <_vfiprintf_r+0x1d6>
 800949a:	9b03      	ldr	r3, [sp, #12]
 800949c:	3307      	adds	r3, #7
 800949e:	f023 0307 	bic.w	r3, r3, #7
 80094a2:	3308      	adds	r3, #8
 80094a4:	9303      	str	r3, [sp, #12]
 80094a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094a8:	443b      	add	r3, r7
 80094aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80094ac:	e76a      	b.n	8009384 <_vfiprintf_r+0x78>
 80094ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80094b2:	460c      	mov	r4, r1
 80094b4:	2001      	movs	r0, #1
 80094b6:	e7a8      	b.n	800940a <_vfiprintf_r+0xfe>
 80094b8:	2300      	movs	r3, #0
 80094ba:	3401      	adds	r4, #1
 80094bc:	9305      	str	r3, [sp, #20]
 80094be:	4619      	mov	r1, r3
 80094c0:	f04f 0c0a 	mov.w	ip, #10
 80094c4:	4620      	mov	r0, r4
 80094c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094ca:	3a30      	subs	r2, #48	@ 0x30
 80094cc:	2a09      	cmp	r2, #9
 80094ce:	d903      	bls.n	80094d8 <_vfiprintf_r+0x1cc>
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d0c6      	beq.n	8009462 <_vfiprintf_r+0x156>
 80094d4:	9105      	str	r1, [sp, #20]
 80094d6:	e7c4      	b.n	8009462 <_vfiprintf_r+0x156>
 80094d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80094dc:	4604      	mov	r4, r0
 80094de:	2301      	movs	r3, #1
 80094e0:	e7f0      	b.n	80094c4 <_vfiprintf_r+0x1b8>
 80094e2:	ab03      	add	r3, sp, #12
 80094e4:	9300      	str	r3, [sp, #0]
 80094e6:	462a      	mov	r2, r5
 80094e8:	4b12      	ldr	r3, [pc, #72]	@ (8009534 <_vfiprintf_r+0x228>)
 80094ea:	a904      	add	r1, sp, #16
 80094ec:	4630      	mov	r0, r6
 80094ee:	f3af 8000 	nop.w
 80094f2:	4607      	mov	r7, r0
 80094f4:	1c78      	adds	r0, r7, #1
 80094f6:	d1d6      	bne.n	80094a6 <_vfiprintf_r+0x19a>
 80094f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80094fa:	07d9      	lsls	r1, r3, #31
 80094fc:	d405      	bmi.n	800950a <_vfiprintf_r+0x1fe>
 80094fe:	89ab      	ldrh	r3, [r5, #12]
 8009500:	059a      	lsls	r2, r3, #22
 8009502:	d402      	bmi.n	800950a <_vfiprintf_r+0x1fe>
 8009504:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009506:	f7ff fce3 	bl	8008ed0 <__retarget_lock_release_recursive>
 800950a:	89ab      	ldrh	r3, [r5, #12]
 800950c:	065b      	lsls	r3, r3, #25
 800950e:	f53f af1f 	bmi.w	8009350 <_vfiprintf_r+0x44>
 8009512:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009514:	e71e      	b.n	8009354 <_vfiprintf_r+0x48>
 8009516:	ab03      	add	r3, sp, #12
 8009518:	9300      	str	r3, [sp, #0]
 800951a:	462a      	mov	r2, r5
 800951c:	4b05      	ldr	r3, [pc, #20]	@ (8009534 <_vfiprintf_r+0x228>)
 800951e:	a904      	add	r1, sp, #16
 8009520:	4630      	mov	r0, r6
 8009522:	f000 f879 	bl	8009618 <_printf_i>
 8009526:	e7e4      	b.n	80094f2 <_vfiprintf_r+0x1e6>
 8009528:	0800b2a3 	.word	0x0800b2a3
 800952c:	0800b2ad 	.word	0x0800b2ad
 8009530:	00000000 	.word	0x00000000
 8009534:	080092e9 	.word	0x080092e9
 8009538:	0800b2a9 	.word	0x0800b2a9

0800953c <_printf_common>:
 800953c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009540:	4616      	mov	r6, r2
 8009542:	4698      	mov	r8, r3
 8009544:	688a      	ldr	r2, [r1, #8]
 8009546:	690b      	ldr	r3, [r1, #16]
 8009548:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800954c:	4293      	cmp	r3, r2
 800954e:	bfb8      	it	lt
 8009550:	4613      	movlt	r3, r2
 8009552:	6033      	str	r3, [r6, #0]
 8009554:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009558:	4607      	mov	r7, r0
 800955a:	460c      	mov	r4, r1
 800955c:	b10a      	cbz	r2, 8009562 <_printf_common+0x26>
 800955e:	3301      	adds	r3, #1
 8009560:	6033      	str	r3, [r6, #0]
 8009562:	6823      	ldr	r3, [r4, #0]
 8009564:	0699      	lsls	r1, r3, #26
 8009566:	bf42      	ittt	mi
 8009568:	6833      	ldrmi	r3, [r6, #0]
 800956a:	3302      	addmi	r3, #2
 800956c:	6033      	strmi	r3, [r6, #0]
 800956e:	6825      	ldr	r5, [r4, #0]
 8009570:	f015 0506 	ands.w	r5, r5, #6
 8009574:	d106      	bne.n	8009584 <_printf_common+0x48>
 8009576:	f104 0a19 	add.w	sl, r4, #25
 800957a:	68e3      	ldr	r3, [r4, #12]
 800957c:	6832      	ldr	r2, [r6, #0]
 800957e:	1a9b      	subs	r3, r3, r2
 8009580:	42ab      	cmp	r3, r5
 8009582:	dc26      	bgt.n	80095d2 <_printf_common+0x96>
 8009584:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009588:	6822      	ldr	r2, [r4, #0]
 800958a:	3b00      	subs	r3, #0
 800958c:	bf18      	it	ne
 800958e:	2301      	movne	r3, #1
 8009590:	0692      	lsls	r2, r2, #26
 8009592:	d42b      	bmi.n	80095ec <_printf_common+0xb0>
 8009594:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009598:	4641      	mov	r1, r8
 800959a:	4638      	mov	r0, r7
 800959c:	47c8      	blx	r9
 800959e:	3001      	adds	r0, #1
 80095a0:	d01e      	beq.n	80095e0 <_printf_common+0xa4>
 80095a2:	6823      	ldr	r3, [r4, #0]
 80095a4:	6922      	ldr	r2, [r4, #16]
 80095a6:	f003 0306 	and.w	r3, r3, #6
 80095aa:	2b04      	cmp	r3, #4
 80095ac:	bf02      	ittt	eq
 80095ae:	68e5      	ldreq	r5, [r4, #12]
 80095b0:	6833      	ldreq	r3, [r6, #0]
 80095b2:	1aed      	subeq	r5, r5, r3
 80095b4:	68a3      	ldr	r3, [r4, #8]
 80095b6:	bf0c      	ite	eq
 80095b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80095bc:	2500      	movne	r5, #0
 80095be:	4293      	cmp	r3, r2
 80095c0:	bfc4      	itt	gt
 80095c2:	1a9b      	subgt	r3, r3, r2
 80095c4:	18ed      	addgt	r5, r5, r3
 80095c6:	2600      	movs	r6, #0
 80095c8:	341a      	adds	r4, #26
 80095ca:	42b5      	cmp	r5, r6
 80095cc:	d11a      	bne.n	8009604 <_printf_common+0xc8>
 80095ce:	2000      	movs	r0, #0
 80095d0:	e008      	b.n	80095e4 <_printf_common+0xa8>
 80095d2:	2301      	movs	r3, #1
 80095d4:	4652      	mov	r2, sl
 80095d6:	4641      	mov	r1, r8
 80095d8:	4638      	mov	r0, r7
 80095da:	47c8      	blx	r9
 80095dc:	3001      	adds	r0, #1
 80095de:	d103      	bne.n	80095e8 <_printf_common+0xac>
 80095e0:	f04f 30ff 	mov.w	r0, #4294967295
 80095e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095e8:	3501      	adds	r5, #1
 80095ea:	e7c6      	b.n	800957a <_printf_common+0x3e>
 80095ec:	18e1      	adds	r1, r4, r3
 80095ee:	1c5a      	adds	r2, r3, #1
 80095f0:	2030      	movs	r0, #48	@ 0x30
 80095f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80095f6:	4422      	add	r2, r4
 80095f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80095fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009600:	3302      	adds	r3, #2
 8009602:	e7c7      	b.n	8009594 <_printf_common+0x58>
 8009604:	2301      	movs	r3, #1
 8009606:	4622      	mov	r2, r4
 8009608:	4641      	mov	r1, r8
 800960a:	4638      	mov	r0, r7
 800960c:	47c8      	blx	r9
 800960e:	3001      	adds	r0, #1
 8009610:	d0e6      	beq.n	80095e0 <_printf_common+0xa4>
 8009612:	3601      	adds	r6, #1
 8009614:	e7d9      	b.n	80095ca <_printf_common+0x8e>
	...

08009618 <_printf_i>:
 8009618:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800961c:	7e0f      	ldrb	r7, [r1, #24]
 800961e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009620:	2f78      	cmp	r7, #120	@ 0x78
 8009622:	4691      	mov	r9, r2
 8009624:	4680      	mov	r8, r0
 8009626:	460c      	mov	r4, r1
 8009628:	469a      	mov	sl, r3
 800962a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800962e:	d807      	bhi.n	8009640 <_printf_i+0x28>
 8009630:	2f62      	cmp	r7, #98	@ 0x62
 8009632:	d80a      	bhi.n	800964a <_printf_i+0x32>
 8009634:	2f00      	cmp	r7, #0
 8009636:	f000 80d1 	beq.w	80097dc <_printf_i+0x1c4>
 800963a:	2f58      	cmp	r7, #88	@ 0x58
 800963c:	f000 80b8 	beq.w	80097b0 <_printf_i+0x198>
 8009640:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009644:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009648:	e03a      	b.n	80096c0 <_printf_i+0xa8>
 800964a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800964e:	2b15      	cmp	r3, #21
 8009650:	d8f6      	bhi.n	8009640 <_printf_i+0x28>
 8009652:	a101      	add	r1, pc, #4	@ (adr r1, 8009658 <_printf_i+0x40>)
 8009654:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009658:	080096b1 	.word	0x080096b1
 800965c:	080096c5 	.word	0x080096c5
 8009660:	08009641 	.word	0x08009641
 8009664:	08009641 	.word	0x08009641
 8009668:	08009641 	.word	0x08009641
 800966c:	08009641 	.word	0x08009641
 8009670:	080096c5 	.word	0x080096c5
 8009674:	08009641 	.word	0x08009641
 8009678:	08009641 	.word	0x08009641
 800967c:	08009641 	.word	0x08009641
 8009680:	08009641 	.word	0x08009641
 8009684:	080097c3 	.word	0x080097c3
 8009688:	080096ef 	.word	0x080096ef
 800968c:	0800977d 	.word	0x0800977d
 8009690:	08009641 	.word	0x08009641
 8009694:	08009641 	.word	0x08009641
 8009698:	080097e5 	.word	0x080097e5
 800969c:	08009641 	.word	0x08009641
 80096a0:	080096ef 	.word	0x080096ef
 80096a4:	08009641 	.word	0x08009641
 80096a8:	08009641 	.word	0x08009641
 80096ac:	08009785 	.word	0x08009785
 80096b0:	6833      	ldr	r3, [r6, #0]
 80096b2:	1d1a      	adds	r2, r3, #4
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	6032      	str	r2, [r6, #0]
 80096b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80096bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80096c0:	2301      	movs	r3, #1
 80096c2:	e09c      	b.n	80097fe <_printf_i+0x1e6>
 80096c4:	6833      	ldr	r3, [r6, #0]
 80096c6:	6820      	ldr	r0, [r4, #0]
 80096c8:	1d19      	adds	r1, r3, #4
 80096ca:	6031      	str	r1, [r6, #0]
 80096cc:	0606      	lsls	r6, r0, #24
 80096ce:	d501      	bpl.n	80096d4 <_printf_i+0xbc>
 80096d0:	681d      	ldr	r5, [r3, #0]
 80096d2:	e003      	b.n	80096dc <_printf_i+0xc4>
 80096d4:	0645      	lsls	r5, r0, #25
 80096d6:	d5fb      	bpl.n	80096d0 <_printf_i+0xb8>
 80096d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80096dc:	2d00      	cmp	r5, #0
 80096de:	da03      	bge.n	80096e8 <_printf_i+0xd0>
 80096e0:	232d      	movs	r3, #45	@ 0x2d
 80096e2:	426d      	negs	r5, r5
 80096e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80096e8:	4858      	ldr	r0, [pc, #352]	@ (800984c <_printf_i+0x234>)
 80096ea:	230a      	movs	r3, #10
 80096ec:	e011      	b.n	8009712 <_printf_i+0xfa>
 80096ee:	6821      	ldr	r1, [r4, #0]
 80096f0:	6833      	ldr	r3, [r6, #0]
 80096f2:	0608      	lsls	r0, r1, #24
 80096f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80096f8:	d402      	bmi.n	8009700 <_printf_i+0xe8>
 80096fa:	0649      	lsls	r1, r1, #25
 80096fc:	bf48      	it	mi
 80096fe:	b2ad      	uxthmi	r5, r5
 8009700:	2f6f      	cmp	r7, #111	@ 0x6f
 8009702:	4852      	ldr	r0, [pc, #328]	@ (800984c <_printf_i+0x234>)
 8009704:	6033      	str	r3, [r6, #0]
 8009706:	bf14      	ite	ne
 8009708:	230a      	movne	r3, #10
 800970a:	2308      	moveq	r3, #8
 800970c:	2100      	movs	r1, #0
 800970e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009712:	6866      	ldr	r6, [r4, #4]
 8009714:	60a6      	str	r6, [r4, #8]
 8009716:	2e00      	cmp	r6, #0
 8009718:	db05      	blt.n	8009726 <_printf_i+0x10e>
 800971a:	6821      	ldr	r1, [r4, #0]
 800971c:	432e      	orrs	r6, r5
 800971e:	f021 0104 	bic.w	r1, r1, #4
 8009722:	6021      	str	r1, [r4, #0]
 8009724:	d04b      	beq.n	80097be <_printf_i+0x1a6>
 8009726:	4616      	mov	r6, r2
 8009728:	fbb5 f1f3 	udiv	r1, r5, r3
 800972c:	fb03 5711 	mls	r7, r3, r1, r5
 8009730:	5dc7      	ldrb	r7, [r0, r7]
 8009732:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009736:	462f      	mov	r7, r5
 8009738:	42bb      	cmp	r3, r7
 800973a:	460d      	mov	r5, r1
 800973c:	d9f4      	bls.n	8009728 <_printf_i+0x110>
 800973e:	2b08      	cmp	r3, #8
 8009740:	d10b      	bne.n	800975a <_printf_i+0x142>
 8009742:	6823      	ldr	r3, [r4, #0]
 8009744:	07df      	lsls	r7, r3, #31
 8009746:	d508      	bpl.n	800975a <_printf_i+0x142>
 8009748:	6923      	ldr	r3, [r4, #16]
 800974a:	6861      	ldr	r1, [r4, #4]
 800974c:	4299      	cmp	r1, r3
 800974e:	bfde      	ittt	le
 8009750:	2330      	movle	r3, #48	@ 0x30
 8009752:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009756:	f106 36ff 	addle.w	r6, r6, #4294967295
 800975a:	1b92      	subs	r2, r2, r6
 800975c:	6122      	str	r2, [r4, #16]
 800975e:	f8cd a000 	str.w	sl, [sp]
 8009762:	464b      	mov	r3, r9
 8009764:	aa03      	add	r2, sp, #12
 8009766:	4621      	mov	r1, r4
 8009768:	4640      	mov	r0, r8
 800976a:	f7ff fee7 	bl	800953c <_printf_common>
 800976e:	3001      	adds	r0, #1
 8009770:	d14a      	bne.n	8009808 <_printf_i+0x1f0>
 8009772:	f04f 30ff 	mov.w	r0, #4294967295
 8009776:	b004      	add	sp, #16
 8009778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800977c:	6823      	ldr	r3, [r4, #0]
 800977e:	f043 0320 	orr.w	r3, r3, #32
 8009782:	6023      	str	r3, [r4, #0]
 8009784:	4832      	ldr	r0, [pc, #200]	@ (8009850 <_printf_i+0x238>)
 8009786:	2778      	movs	r7, #120	@ 0x78
 8009788:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800978c:	6823      	ldr	r3, [r4, #0]
 800978e:	6831      	ldr	r1, [r6, #0]
 8009790:	061f      	lsls	r7, r3, #24
 8009792:	f851 5b04 	ldr.w	r5, [r1], #4
 8009796:	d402      	bmi.n	800979e <_printf_i+0x186>
 8009798:	065f      	lsls	r7, r3, #25
 800979a:	bf48      	it	mi
 800979c:	b2ad      	uxthmi	r5, r5
 800979e:	6031      	str	r1, [r6, #0]
 80097a0:	07d9      	lsls	r1, r3, #31
 80097a2:	bf44      	itt	mi
 80097a4:	f043 0320 	orrmi.w	r3, r3, #32
 80097a8:	6023      	strmi	r3, [r4, #0]
 80097aa:	b11d      	cbz	r5, 80097b4 <_printf_i+0x19c>
 80097ac:	2310      	movs	r3, #16
 80097ae:	e7ad      	b.n	800970c <_printf_i+0xf4>
 80097b0:	4826      	ldr	r0, [pc, #152]	@ (800984c <_printf_i+0x234>)
 80097b2:	e7e9      	b.n	8009788 <_printf_i+0x170>
 80097b4:	6823      	ldr	r3, [r4, #0]
 80097b6:	f023 0320 	bic.w	r3, r3, #32
 80097ba:	6023      	str	r3, [r4, #0]
 80097bc:	e7f6      	b.n	80097ac <_printf_i+0x194>
 80097be:	4616      	mov	r6, r2
 80097c0:	e7bd      	b.n	800973e <_printf_i+0x126>
 80097c2:	6833      	ldr	r3, [r6, #0]
 80097c4:	6825      	ldr	r5, [r4, #0]
 80097c6:	6961      	ldr	r1, [r4, #20]
 80097c8:	1d18      	adds	r0, r3, #4
 80097ca:	6030      	str	r0, [r6, #0]
 80097cc:	062e      	lsls	r6, r5, #24
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	d501      	bpl.n	80097d6 <_printf_i+0x1be>
 80097d2:	6019      	str	r1, [r3, #0]
 80097d4:	e002      	b.n	80097dc <_printf_i+0x1c4>
 80097d6:	0668      	lsls	r0, r5, #25
 80097d8:	d5fb      	bpl.n	80097d2 <_printf_i+0x1ba>
 80097da:	8019      	strh	r1, [r3, #0]
 80097dc:	2300      	movs	r3, #0
 80097de:	6123      	str	r3, [r4, #16]
 80097e0:	4616      	mov	r6, r2
 80097e2:	e7bc      	b.n	800975e <_printf_i+0x146>
 80097e4:	6833      	ldr	r3, [r6, #0]
 80097e6:	1d1a      	adds	r2, r3, #4
 80097e8:	6032      	str	r2, [r6, #0]
 80097ea:	681e      	ldr	r6, [r3, #0]
 80097ec:	6862      	ldr	r2, [r4, #4]
 80097ee:	2100      	movs	r1, #0
 80097f0:	4630      	mov	r0, r6
 80097f2:	f7f6 fced 	bl	80001d0 <memchr>
 80097f6:	b108      	cbz	r0, 80097fc <_printf_i+0x1e4>
 80097f8:	1b80      	subs	r0, r0, r6
 80097fa:	6060      	str	r0, [r4, #4]
 80097fc:	6863      	ldr	r3, [r4, #4]
 80097fe:	6123      	str	r3, [r4, #16]
 8009800:	2300      	movs	r3, #0
 8009802:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009806:	e7aa      	b.n	800975e <_printf_i+0x146>
 8009808:	6923      	ldr	r3, [r4, #16]
 800980a:	4632      	mov	r2, r6
 800980c:	4649      	mov	r1, r9
 800980e:	4640      	mov	r0, r8
 8009810:	47d0      	blx	sl
 8009812:	3001      	adds	r0, #1
 8009814:	d0ad      	beq.n	8009772 <_printf_i+0x15a>
 8009816:	6823      	ldr	r3, [r4, #0]
 8009818:	079b      	lsls	r3, r3, #30
 800981a:	d413      	bmi.n	8009844 <_printf_i+0x22c>
 800981c:	68e0      	ldr	r0, [r4, #12]
 800981e:	9b03      	ldr	r3, [sp, #12]
 8009820:	4298      	cmp	r0, r3
 8009822:	bfb8      	it	lt
 8009824:	4618      	movlt	r0, r3
 8009826:	e7a6      	b.n	8009776 <_printf_i+0x15e>
 8009828:	2301      	movs	r3, #1
 800982a:	4632      	mov	r2, r6
 800982c:	4649      	mov	r1, r9
 800982e:	4640      	mov	r0, r8
 8009830:	47d0      	blx	sl
 8009832:	3001      	adds	r0, #1
 8009834:	d09d      	beq.n	8009772 <_printf_i+0x15a>
 8009836:	3501      	adds	r5, #1
 8009838:	68e3      	ldr	r3, [r4, #12]
 800983a:	9903      	ldr	r1, [sp, #12]
 800983c:	1a5b      	subs	r3, r3, r1
 800983e:	42ab      	cmp	r3, r5
 8009840:	dcf2      	bgt.n	8009828 <_printf_i+0x210>
 8009842:	e7eb      	b.n	800981c <_printf_i+0x204>
 8009844:	2500      	movs	r5, #0
 8009846:	f104 0619 	add.w	r6, r4, #25
 800984a:	e7f5      	b.n	8009838 <_printf_i+0x220>
 800984c:	0800b2b4 	.word	0x0800b2b4
 8009850:	0800b2c5 	.word	0x0800b2c5

08009854 <__swbuf_r>:
 8009854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009856:	460e      	mov	r6, r1
 8009858:	4614      	mov	r4, r2
 800985a:	4605      	mov	r5, r0
 800985c:	b118      	cbz	r0, 8009866 <__swbuf_r+0x12>
 800985e:	6a03      	ldr	r3, [r0, #32]
 8009860:	b90b      	cbnz	r3, 8009866 <__swbuf_r+0x12>
 8009862:	f7ff fa41 	bl	8008ce8 <__sinit>
 8009866:	69a3      	ldr	r3, [r4, #24]
 8009868:	60a3      	str	r3, [r4, #8]
 800986a:	89a3      	ldrh	r3, [r4, #12]
 800986c:	071a      	lsls	r2, r3, #28
 800986e:	d501      	bpl.n	8009874 <__swbuf_r+0x20>
 8009870:	6923      	ldr	r3, [r4, #16]
 8009872:	b943      	cbnz	r3, 8009886 <__swbuf_r+0x32>
 8009874:	4621      	mov	r1, r4
 8009876:	4628      	mov	r0, r5
 8009878:	f000 f82a 	bl	80098d0 <__swsetup_r>
 800987c:	b118      	cbz	r0, 8009886 <__swbuf_r+0x32>
 800987e:	f04f 37ff 	mov.w	r7, #4294967295
 8009882:	4638      	mov	r0, r7
 8009884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009886:	6823      	ldr	r3, [r4, #0]
 8009888:	6922      	ldr	r2, [r4, #16]
 800988a:	1a98      	subs	r0, r3, r2
 800988c:	6963      	ldr	r3, [r4, #20]
 800988e:	b2f6      	uxtb	r6, r6
 8009890:	4283      	cmp	r3, r0
 8009892:	4637      	mov	r7, r6
 8009894:	dc05      	bgt.n	80098a2 <__swbuf_r+0x4e>
 8009896:	4621      	mov	r1, r4
 8009898:	4628      	mov	r0, r5
 800989a:	f7ff fcbd 	bl	8009218 <_fflush_r>
 800989e:	2800      	cmp	r0, #0
 80098a0:	d1ed      	bne.n	800987e <__swbuf_r+0x2a>
 80098a2:	68a3      	ldr	r3, [r4, #8]
 80098a4:	3b01      	subs	r3, #1
 80098a6:	60a3      	str	r3, [r4, #8]
 80098a8:	6823      	ldr	r3, [r4, #0]
 80098aa:	1c5a      	adds	r2, r3, #1
 80098ac:	6022      	str	r2, [r4, #0]
 80098ae:	701e      	strb	r6, [r3, #0]
 80098b0:	6962      	ldr	r2, [r4, #20]
 80098b2:	1c43      	adds	r3, r0, #1
 80098b4:	429a      	cmp	r2, r3
 80098b6:	d004      	beq.n	80098c2 <__swbuf_r+0x6e>
 80098b8:	89a3      	ldrh	r3, [r4, #12]
 80098ba:	07db      	lsls	r3, r3, #31
 80098bc:	d5e1      	bpl.n	8009882 <__swbuf_r+0x2e>
 80098be:	2e0a      	cmp	r6, #10
 80098c0:	d1df      	bne.n	8009882 <__swbuf_r+0x2e>
 80098c2:	4621      	mov	r1, r4
 80098c4:	4628      	mov	r0, r5
 80098c6:	f7ff fca7 	bl	8009218 <_fflush_r>
 80098ca:	2800      	cmp	r0, #0
 80098cc:	d0d9      	beq.n	8009882 <__swbuf_r+0x2e>
 80098ce:	e7d6      	b.n	800987e <__swbuf_r+0x2a>

080098d0 <__swsetup_r>:
 80098d0:	b538      	push	{r3, r4, r5, lr}
 80098d2:	4b29      	ldr	r3, [pc, #164]	@ (8009978 <__swsetup_r+0xa8>)
 80098d4:	4605      	mov	r5, r0
 80098d6:	6818      	ldr	r0, [r3, #0]
 80098d8:	460c      	mov	r4, r1
 80098da:	b118      	cbz	r0, 80098e4 <__swsetup_r+0x14>
 80098dc:	6a03      	ldr	r3, [r0, #32]
 80098de:	b90b      	cbnz	r3, 80098e4 <__swsetup_r+0x14>
 80098e0:	f7ff fa02 	bl	8008ce8 <__sinit>
 80098e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098e8:	0719      	lsls	r1, r3, #28
 80098ea:	d422      	bmi.n	8009932 <__swsetup_r+0x62>
 80098ec:	06da      	lsls	r2, r3, #27
 80098ee:	d407      	bmi.n	8009900 <__swsetup_r+0x30>
 80098f0:	2209      	movs	r2, #9
 80098f2:	602a      	str	r2, [r5, #0]
 80098f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098f8:	81a3      	strh	r3, [r4, #12]
 80098fa:	f04f 30ff 	mov.w	r0, #4294967295
 80098fe:	e033      	b.n	8009968 <__swsetup_r+0x98>
 8009900:	0758      	lsls	r0, r3, #29
 8009902:	d512      	bpl.n	800992a <__swsetup_r+0x5a>
 8009904:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009906:	b141      	cbz	r1, 800991a <__swsetup_r+0x4a>
 8009908:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800990c:	4299      	cmp	r1, r3
 800990e:	d002      	beq.n	8009916 <__swsetup_r+0x46>
 8009910:	4628      	mov	r0, r5
 8009912:	f7ff fafd 	bl	8008f10 <_free_r>
 8009916:	2300      	movs	r3, #0
 8009918:	6363      	str	r3, [r4, #52]	@ 0x34
 800991a:	89a3      	ldrh	r3, [r4, #12]
 800991c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009920:	81a3      	strh	r3, [r4, #12]
 8009922:	2300      	movs	r3, #0
 8009924:	6063      	str	r3, [r4, #4]
 8009926:	6923      	ldr	r3, [r4, #16]
 8009928:	6023      	str	r3, [r4, #0]
 800992a:	89a3      	ldrh	r3, [r4, #12]
 800992c:	f043 0308 	orr.w	r3, r3, #8
 8009930:	81a3      	strh	r3, [r4, #12]
 8009932:	6923      	ldr	r3, [r4, #16]
 8009934:	b94b      	cbnz	r3, 800994a <__swsetup_r+0x7a>
 8009936:	89a3      	ldrh	r3, [r4, #12]
 8009938:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800993c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009940:	d003      	beq.n	800994a <__swsetup_r+0x7a>
 8009942:	4621      	mov	r1, r4
 8009944:	4628      	mov	r0, r5
 8009946:	f000 f883 	bl	8009a50 <__smakebuf_r>
 800994a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800994e:	f013 0201 	ands.w	r2, r3, #1
 8009952:	d00a      	beq.n	800996a <__swsetup_r+0x9a>
 8009954:	2200      	movs	r2, #0
 8009956:	60a2      	str	r2, [r4, #8]
 8009958:	6962      	ldr	r2, [r4, #20]
 800995a:	4252      	negs	r2, r2
 800995c:	61a2      	str	r2, [r4, #24]
 800995e:	6922      	ldr	r2, [r4, #16]
 8009960:	b942      	cbnz	r2, 8009974 <__swsetup_r+0xa4>
 8009962:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009966:	d1c5      	bne.n	80098f4 <__swsetup_r+0x24>
 8009968:	bd38      	pop	{r3, r4, r5, pc}
 800996a:	0799      	lsls	r1, r3, #30
 800996c:	bf58      	it	pl
 800996e:	6962      	ldrpl	r2, [r4, #20]
 8009970:	60a2      	str	r2, [r4, #8]
 8009972:	e7f4      	b.n	800995e <__swsetup_r+0x8e>
 8009974:	2000      	movs	r0, #0
 8009976:	e7f7      	b.n	8009968 <__swsetup_r+0x98>
 8009978:	2000002c 	.word	0x2000002c

0800997c <_raise_r>:
 800997c:	291f      	cmp	r1, #31
 800997e:	b538      	push	{r3, r4, r5, lr}
 8009980:	4605      	mov	r5, r0
 8009982:	460c      	mov	r4, r1
 8009984:	d904      	bls.n	8009990 <_raise_r+0x14>
 8009986:	2316      	movs	r3, #22
 8009988:	6003      	str	r3, [r0, #0]
 800998a:	f04f 30ff 	mov.w	r0, #4294967295
 800998e:	bd38      	pop	{r3, r4, r5, pc}
 8009990:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009992:	b112      	cbz	r2, 800999a <_raise_r+0x1e>
 8009994:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009998:	b94b      	cbnz	r3, 80099ae <_raise_r+0x32>
 800999a:	4628      	mov	r0, r5
 800999c:	f000 f830 	bl	8009a00 <_getpid_r>
 80099a0:	4622      	mov	r2, r4
 80099a2:	4601      	mov	r1, r0
 80099a4:	4628      	mov	r0, r5
 80099a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099aa:	f000 b817 	b.w	80099dc <_kill_r>
 80099ae:	2b01      	cmp	r3, #1
 80099b0:	d00a      	beq.n	80099c8 <_raise_r+0x4c>
 80099b2:	1c59      	adds	r1, r3, #1
 80099b4:	d103      	bne.n	80099be <_raise_r+0x42>
 80099b6:	2316      	movs	r3, #22
 80099b8:	6003      	str	r3, [r0, #0]
 80099ba:	2001      	movs	r0, #1
 80099bc:	e7e7      	b.n	800998e <_raise_r+0x12>
 80099be:	2100      	movs	r1, #0
 80099c0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80099c4:	4620      	mov	r0, r4
 80099c6:	4798      	blx	r3
 80099c8:	2000      	movs	r0, #0
 80099ca:	e7e0      	b.n	800998e <_raise_r+0x12>

080099cc <raise>:
 80099cc:	4b02      	ldr	r3, [pc, #8]	@ (80099d8 <raise+0xc>)
 80099ce:	4601      	mov	r1, r0
 80099d0:	6818      	ldr	r0, [r3, #0]
 80099d2:	f7ff bfd3 	b.w	800997c <_raise_r>
 80099d6:	bf00      	nop
 80099d8:	2000002c 	.word	0x2000002c

080099dc <_kill_r>:
 80099dc:	b538      	push	{r3, r4, r5, lr}
 80099de:	4d07      	ldr	r5, [pc, #28]	@ (80099fc <_kill_r+0x20>)
 80099e0:	2300      	movs	r3, #0
 80099e2:	4604      	mov	r4, r0
 80099e4:	4608      	mov	r0, r1
 80099e6:	4611      	mov	r1, r2
 80099e8:	602b      	str	r3, [r5, #0]
 80099ea:	f7fa ff0b 	bl	8004804 <_kill>
 80099ee:	1c43      	adds	r3, r0, #1
 80099f0:	d102      	bne.n	80099f8 <_kill_r+0x1c>
 80099f2:	682b      	ldr	r3, [r5, #0]
 80099f4:	b103      	cbz	r3, 80099f8 <_kill_r+0x1c>
 80099f6:	6023      	str	r3, [r4, #0]
 80099f8:	bd38      	pop	{r3, r4, r5, pc}
 80099fa:	bf00      	nop
 80099fc:	20004bc0 	.word	0x20004bc0

08009a00 <_getpid_r>:
 8009a00:	f7fa bef8 	b.w	80047f4 <_getpid>

08009a04 <__swhatbuf_r>:
 8009a04:	b570      	push	{r4, r5, r6, lr}
 8009a06:	460c      	mov	r4, r1
 8009a08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a0c:	2900      	cmp	r1, #0
 8009a0e:	b096      	sub	sp, #88	@ 0x58
 8009a10:	4615      	mov	r5, r2
 8009a12:	461e      	mov	r6, r3
 8009a14:	da0d      	bge.n	8009a32 <__swhatbuf_r+0x2e>
 8009a16:	89a3      	ldrh	r3, [r4, #12]
 8009a18:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009a1c:	f04f 0100 	mov.w	r1, #0
 8009a20:	bf14      	ite	ne
 8009a22:	2340      	movne	r3, #64	@ 0x40
 8009a24:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009a28:	2000      	movs	r0, #0
 8009a2a:	6031      	str	r1, [r6, #0]
 8009a2c:	602b      	str	r3, [r5, #0]
 8009a2e:	b016      	add	sp, #88	@ 0x58
 8009a30:	bd70      	pop	{r4, r5, r6, pc}
 8009a32:	466a      	mov	r2, sp
 8009a34:	f000 f848 	bl	8009ac8 <_fstat_r>
 8009a38:	2800      	cmp	r0, #0
 8009a3a:	dbec      	blt.n	8009a16 <__swhatbuf_r+0x12>
 8009a3c:	9901      	ldr	r1, [sp, #4]
 8009a3e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009a42:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009a46:	4259      	negs	r1, r3
 8009a48:	4159      	adcs	r1, r3
 8009a4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a4e:	e7eb      	b.n	8009a28 <__swhatbuf_r+0x24>

08009a50 <__smakebuf_r>:
 8009a50:	898b      	ldrh	r3, [r1, #12]
 8009a52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a54:	079d      	lsls	r5, r3, #30
 8009a56:	4606      	mov	r6, r0
 8009a58:	460c      	mov	r4, r1
 8009a5a:	d507      	bpl.n	8009a6c <__smakebuf_r+0x1c>
 8009a5c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009a60:	6023      	str	r3, [r4, #0]
 8009a62:	6123      	str	r3, [r4, #16]
 8009a64:	2301      	movs	r3, #1
 8009a66:	6163      	str	r3, [r4, #20]
 8009a68:	b003      	add	sp, #12
 8009a6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a6c:	ab01      	add	r3, sp, #4
 8009a6e:	466a      	mov	r2, sp
 8009a70:	f7ff ffc8 	bl	8009a04 <__swhatbuf_r>
 8009a74:	9f00      	ldr	r7, [sp, #0]
 8009a76:	4605      	mov	r5, r0
 8009a78:	4639      	mov	r1, r7
 8009a7a:	4630      	mov	r0, r6
 8009a7c:	f7ff fabc 	bl	8008ff8 <_malloc_r>
 8009a80:	b948      	cbnz	r0, 8009a96 <__smakebuf_r+0x46>
 8009a82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a86:	059a      	lsls	r2, r3, #22
 8009a88:	d4ee      	bmi.n	8009a68 <__smakebuf_r+0x18>
 8009a8a:	f023 0303 	bic.w	r3, r3, #3
 8009a8e:	f043 0302 	orr.w	r3, r3, #2
 8009a92:	81a3      	strh	r3, [r4, #12]
 8009a94:	e7e2      	b.n	8009a5c <__smakebuf_r+0xc>
 8009a96:	89a3      	ldrh	r3, [r4, #12]
 8009a98:	6020      	str	r0, [r4, #0]
 8009a9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a9e:	81a3      	strh	r3, [r4, #12]
 8009aa0:	9b01      	ldr	r3, [sp, #4]
 8009aa2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009aa6:	b15b      	cbz	r3, 8009ac0 <__smakebuf_r+0x70>
 8009aa8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009aac:	4630      	mov	r0, r6
 8009aae:	f000 f81d 	bl	8009aec <_isatty_r>
 8009ab2:	b128      	cbz	r0, 8009ac0 <__smakebuf_r+0x70>
 8009ab4:	89a3      	ldrh	r3, [r4, #12]
 8009ab6:	f023 0303 	bic.w	r3, r3, #3
 8009aba:	f043 0301 	orr.w	r3, r3, #1
 8009abe:	81a3      	strh	r3, [r4, #12]
 8009ac0:	89a3      	ldrh	r3, [r4, #12]
 8009ac2:	431d      	orrs	r5, r3
 8009ac4:	81a5      	strh	r5, [r4, #12]
 8009ac6:	e7cf      	b.n	8009a68 <__smakebuf_r+0x18>

08009ac8 <_fstat_r>:
 8009ac8:	b538      	push	{r3, r4, r5, lr}
 8009aca:	4d07      	ldr	r5, [pc, #28]	@ (8009ae8 <_fstat_r+0x20>)
 8009acc:	2300      	movs	r3, #0
 8009ace:	4604      	mov	r4, r0
 8009ad0:	4608      	mov	r0, r1
 8009ad2:	4611      	mov	r1, r2
 8009ad4:	602b      	str	r3, [r5, #0]
 8009ad6:	f7fa fef5 	bl	80048c4 <_fstat>
 8009ada:	1c43      	adds	r3, r0, #1
 8009adc:	d102      	bne.n	8009ae4 <_fstat_r+0x1c>
 8009ade:	682b      	ldr	r3, [r5, #0]
 8009ae0:	b103      	cbz	r3, 8009ae4 <_fstat_r+0x1c>
 8009ae2:	6023      	str	r3, [r4, #0]
 8009ae4:	bd38      	pop	{r3, r4, r5, pc}
 8009ae6:	bf00      	nop
 8009ae8:	20004bc0 	.word	0x20004bc0

08009aec <_isatty_r>:
 8009aec:	b538      	push	{r3, r4, r5, lr}
 8009aee:	4d06      	ldr	r5, [pc, #24]	@ (8009b08 <_isatty_r+0x1c>)
 8009af0:	2300      	movs	r3, #0
 8009af2:	4604      	mov	r4, r0
 8009af4:	4608      	mov	r0, r1
 8009af6:	602b      	str	r3, [r5, #0]
 8009af8:	f7fa fef4 	bl	80048e4 <_isatty>
 8009afc:	1c43      	adds	r3, r0, #1
 8009afe:	d102      	bne.n	8009b06 <_isatty_r+0x1a>
 8009b00:	682b      	ldr	r3, [r5, #0]
 8009b02:	b103      	cbz	r3, 8009b06 <_isatty_r+0x1a>
 8009b04:	6023      	str	r3, [r4, #0]
 8009b06:	bd38      	pop	{r3, r4, r5, pc}
 8009b08:	20004bc0 	.word	0x20004bc0

08009b0c <pow>:
 8009b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b0e:	ed2d 8b02 	vpush	{d8}
 8009b12:	eeb0 8a40 	vmov.f32	s16, s0
 8009b16:	eef0 8a60 	vmov.f32	s17, s1
 8009b1a:	ec55 4b11 	vmov	r4, r5, d1
 8009b1e:	f000 f973 	bl	8009e08 <__ieee754_pow>
 8009b22:	4622      	mov	r2, r4
 8009b24:	462b      	mov	r3, r5
 8009b26:	4620      	mov	r0, r4
 8009b28:	4629      	mov	r1, r5
 8009b2a:	ec57 6b10 	vmov	r6, r7, d0
 8009b2e:	f7f6 fff5 	bl	8000b1c <__aeabi_dcmpun>
 8009b32:	2800      	cmp	r0, #0
 8009b34:	d13b      	bne.n	8009bae <pow+0xa2>
 8009b36:	ec51 0b18 	vmov	r0, r1, d8
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	f7f6 ffbb 	bl	8000ab8 <__aeabi_dcmpeq>
 8009b42:	b1b8      	cbz	r0, 8009b74 <pow+0x68>
 8009b44:	2200      	movs	r2, #0
 8009b46:	2300      	movs	r3, #0
 8009b48:	4620      	mov	r0, r4
 8009b4a:	4629      	mov	r1, r5
 8009b4c:	f7f6 ffb4 	bl	8000ab8 <__aeabi_dcmpeq>
 8009b50:	2800      	cmp	r0, #0
 8009b52:	d146      	bne.n	8009be2 <pow+0xd6>
 8009b54:	ec45 4b10 	vmov	d0, r4, r5
 8009b58:	f000 f874 	bl	8009c44 <finite>
 8009b5c:	b338      	cbz	r0, 8009bae <pow+0xa2>
 8009b5e:	2200      	movs	r2, #0
 8009b60:	2300      	movs	r3, #0
 8009b62:	4620      	mov	r0, r4
 8009b64:	4629      	mov	r1, r5
 8009b66:	f7f6 ffb1 	bl	8000acc <__aeabi_dcmplt>
 8009b6a:	b300      	cbz	r0, 8009bae <pow+0xa2>
 8009b6c:	f7ff f984 	bl	8008e78 <__errno>
 8009b70:	2322      	movs	r3, #34	@ 0x22
 8009b72:	e01b      	b.n	8009bac <pow+0xa0>
 8009b74:	ec47 6b10 	vmov	d0, r6, r7
 8009b78:	f000 f864 	bl	8009c44 <finite>
 8009b7c:	b9e0      	cbnz	r0, 8009bb8 <pow+0xac>
 8009b7e:	eeb0 0a48 	vmov.f32	s0, s16
 8009b82:	eef0 0a68 	vmov.f32	s1, s17
 8009b86:	f000 f85d 	bl	8009c44 <finite>
 8009b8a:	b1a8      	cbz	r0, 8009bb8 <pow+0xac>
 8009b8c:	ec45 4b10 	vmov	d0, r4, r5
 8009b90:	f000 f858 	bl	8009c44 <finite>
 8009b94:	b180      	cbz	r0, 8009bb8 <pow+0xac>
 8009b96:	4632      	mov	r2, r6
 8009b98:	463b      	mov	r3, r7
 8009b9a:	4630      	mov	r0, r6
 8009b9c:	4639      	mov	r1, r7
 8009b9e:	f7f6 ffbd 	bl	8000b1c <__aeabi_dcmpun>
 8009ba2:	2800      	cmp	r0, #0
 8009ba4:	d0e2      	beq.n	8009b6c <pow+0x60>
 8009ba6:	f7ff f967 	bl	8008e78 <__errno>
 8009baa:	2321      	movs	r3, #33	@ 0x21
 8009bac:	6003      	str	r3, [r0, #0]
 8009bae:	ecbd 8b02 	vpop	{d8}
 8009bb2:	ec47 6b10 	vmov	d0, r6, r7
 8009bb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009bb8:	2200      	movs	r2, #0
 8009bba:	2300      	movs	r3, #0
 8009bbc:	4630      	mov	r0, r6
 8009bbe:	4639      	mov	r1, r7
 8009bc0:	f7f6 ff7a 	bl	8000ab8 <__aeabi_dcmpeq>
 8009bc4:	2800      	cmp	r0, #0
 8009bc6:	d0f2      	beq.n	8009bae <pow+0xa2>
 8009bc8:	eeb0 0a48 	vmov.f32	s0, s16
 8009bcc:	eef0 0a68 	vmov.f32	s1, s17
 8009bd0:	f000 f838 	bl	8009c44 <finite>
 8009bd4:	2800      	cmp	r0, #0
 8009bd6:	d0ea      	beq.n	8009bae <pow+0xa2>
 8009bd8:	ec45 4b10 	vmov	d0, r4, r5
 8009bdc:	f000 f832 	bl	8009c44 <finite>
 8009be0:	e7c3      	b.n	8009b6a <pow+0x5e>
 8009be2:	4f01      	ldr	r7, [pc, #4]	@ (8009be8 <pow+0xdc>)
 8009be4:	2600      	movs	r6, #0
 8009be6:	e7e2      	b.n	8009bae <pow+0xa2>
 8009be8:	3ff00000 	.word	0x3ff00000

08009bec <sqrt>:
 8009bec:	b538      	push	{r3, r4, r5, lr}
 8009bee:	ed2d 8b02 	vpush	{d8}
 8009bf2:	ec55 4b10 	vmov	r4, r5, d0
 8009bf6:	f000 f831 	bl	8009c5c <__ieee754_sqrt>
 8009bfa:	4622      	mov	r2, r4
 8009bfc:	462b      	mov	r3, r5
 8009bfe:	4620      	mov	r0, r4
 8009c00:	4629      	mov	r1, r5
 8009c02:	eeb0 8a40 	vmov.f32	s16, s0
 8009c06:	eef0 8a60 	vmov.f32	s17, s1
 8009c0a:	f7f6 ff87 	bl	8000b1c <__aeabi_dcmpun>
 8009c0e:	b990      	cbnz	r0, 8009c36 <sqrt+0x4a>
 8009c10:	2200      	movs	r2, #0
 8009c12:	2300      	movs	r3, #0
 8009c14:	4620      	mov	r0, r4
 8009c16:	4629      	mov	r1, r5
 8009c18:	f7f6 ff58 	bl	8000acc <__aeabi_dcmplt>
 8009c1c:	b158      	cbz	r0, 8009c36 <sqrt+0x4a>
 8009c1e:	f7ff f92b 	bl	8008e78 <__errno>
 8009c22:	2321      	movs	r3, #33	@ 0x21
 8009c24:	6003      	str	r3, [r0, #0]
 8009c26:	2200      	movs	r2, #0
 8009c28:	2300      	movs	r3, #0
 8009c2a:	4610      	mov	r0, r2
 8009c2c:	4619      	mov	r1, r3
 8009c2e:	f7f6 fe05 	bl	800083c <__aeabi_ddiv>
 8009c32:	ec41 0b18 	vmov	d8, r0, r1
 8009c36:	eeb0 0a48 	vmov.f32	s0, s16
 8009c3a:	eef0 0a68 	vmov.f32	s1, s17
 8009c3e:	ecbd 8b02 	vpop	{d8}
 8009c42:	bd38      	pop	{r3, r4, r5, pc}

08009c44 <finite>:
 8009c44:	b082      	sub	sp, #8
 8009c46:	ed8d 0b00 	vstr	d0, [sp]
 8009c4a:	9801      	ldr	r0, [sp, #4]
 8009c4c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8009c50:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8009c54:	0fc0      	lsrs	r0, r0, #31
 8009c56:	b002      	add	sp, #8
 8009c58:	4770      	bx	lr
	...

08009c5c <__ieee754_sqrt>:
 8009c5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c60:	4a66      	ldr	r2, [pc, #408]	@ (8009dfc <__ieee754_sqrt+0x1a0>)
 8009c62:	ec55 4b10 	vmov	r4, r5, d0
 8009c66:	43aa      	bics	r2, r5
 8009c68:	462b      	mov	r3, r5
 8009c6a:	4621      	mov	r1, r4
 8009c6c:	d110      	bne.n	8009c90 <__ieee754_sqrt+0x34>
 8009c6e:	4622      	mov	r2, r4
 8009c70:	4620      	mov	r0, r4
 8009c72:	4629      	mov	r1, r5
 8009c74:	f7f6 fcb8 	bl	80005e8 <__aeabi_dmul>
 8009c78:	4602      	mov	r2, r0
 8009c7a:	460b      	mov	r3, r1
 8009c7c:	4620      	mov	r0, r4
 8009c7e:	4629      	mov	r1, r5
 8009c80:	f7f6 fafc 	bl	800027c <__adddf3>
 8009c84:	4604      	mov	r4, r0
 8009c86:	460d      	mov	r5, r1
 8009c88:	ec45 4b10 	vmov	d0, r4, r5
 8009c8c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c90:	2d00      	cmp	r5, #0
 8009c92:	dc0e      	bgt.n	8009cb2 <__ieee754_sqrt+0x56>
 8009c94:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8009c98:	4322      	orrs	r2, r4
 8009c9a:	d0f5      	beq.n	8009c88 <__ieee754_sqrt+0x2c>
 8009c9c:	b19d      	cbz	r5, 8009cc6 <__ieee754_sqrt+0x6a>
 8009c9e:	4622      	mov	r2, r4
 8009ca0:	4620      	mov	r0, r4
 8009ca2:	4629      	mov	r1, r5
 8009ca4:	f7f6 fae8 	bl	8000278 <__aeabi_dsub>
 8009ca8:	4602      	mov	r2, r0
 8009caa:	460b      	mov	r3, r1
 8009cac:	f7f6 fdc6 	bl	800083c <__aeabi_ddiv>
 8009cb0:	e7e8      	b.n	8009c84 <__ieee754_sqrt+0x28>
 8009cb2:	152a      	asrs	r2, r5, #20
 8009cb4:	d115      	bne.n	8009ce2 <__ieee754_sqrt+0x86>
 8009cb6:	2000      	movs	r0, #0
 8009cb8:	e009      	b.n	8009cce <__ieee754_sqrt+0x72>
 8009cba:	0acb      	lsrs	r3, r1, #11
 8009cbc:	3a15      	subs	r2, #21
 8009cbe:	0549      	lsls	r1, r1, #21
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d0fa      	beq.n	8009cba <__ieee754_sqrt+0x5e>
 8009cc4:	e7f7      	b.n	8009cb6 <__ieee754_sqrt+0x5a>
 8009cc6:	462a      	mov	r2, r5
 8009cc8:	e7fa      	b.n	8009cc0 <__ieee754_sqrt+0x64>
 8009cca:	005b      	lsls	r3, r3, #1
 8009ccc:	3001      	adds	r0, #1
 8009cce:	02dc      	lsls	r4, r3, #11
 8009cd0:	d5fb      	bpl.n	8009cca <__ieee754_sqrt+0x6e>
 8009cd2:	1e44      	subs	r4, r0, #1
 8009cd4:	1b12      	subs	r2, r2, r4
 8009cd6:	f1c0 0420 	rsb	r4, r0, #32
 8009cda:	fa21 f404 	lsr.w	r4, r1, r4
 8009cde:	4323      	orrs	r3, r4
 8009ce0:	4081      	lsls	r1, r0
 8009ce2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ce6:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8009cea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009cee:	07d2      	lsls	r2, r2, #31
 8009cf0:	bf5c      	itt	pl
 8009cf2:	005b      	lslpl	r3, r3, #1
 8009cf4:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8009cf8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009cfc:	bf58      	it	pl
 8009cfe:	0049      	lslpl	r1, r1, #1
 8009d00:	2600      	movs	r6, #0
 8009d02:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8009d06:	107f      	asrs	r7, r7, #1
 8009d08:	0049      	lsls	r1, r1, #1
 8009d0a:	2016      	movs	r0, #22
 8009d0c:	4632      	mov	r2, r6
 8009d0e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8009d12:	1915      	adds	r5, r2, r4
 8009d14:	429d      	cmp	r5, r3
 8009d16:	bfde      	ittt	le
 8009d18:	192a      	addle	r2, r5, r4
 8009d1a:	1b5b      	suble	r3, r3, r5
 8009d1c:	1936      	addle	r6, r6, r4
 8009d1e:	0fcd      	lsrs	r5, r1, #31
 8009d20:	3801      	subs	r0, #1
 8009d22:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8009d26:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009d2a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009d2e:	d1f0      	bne.n	8009d12 <__ieee754_sqrt+0xb6>
 8009d30:	4605      	mov	r5, r0
 8009d32:	2420      	movs	r4, #32
 8009d34:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8009d38:	4293      	cmp	r3, r2
 8009d3a:	eb0c 0e00 	add.w	lr, ip, r0
 8009d3e:	dc02      	bgt.n	8009d46 <__ieee754_sqrt+0xea>
 8009d40:	d113      	bne.n	8009d6a <__ieee754_sqrt+0x10e>
 8009d42:	458e      	cmp	lr, r1
 8009d44:	d811      	bhi.n	8009d6a <__ieee754_sqrt+0x10e>
 8009d46:	f1be 0f00 	cmp.w	lr, #0
 8009d4a:	eb0e 000c 	add.w	r0, lr, ip
 8009d4e:	da3f      	bge.n	8009dd0 <__ieee754_sqrt+0x174>
 8009d50:	2800      	cmp	r0, #0
 8009d52:	db3d      	blt.n	8009dd0 <__ieee754_sqrt+0x174>
 8009d54:	f102 0801 	add.w	r8, r2, #1
 8009d58:	1a9b      	subs	r3, r3, r2
 8009d5a:	458e      	cmp	lr, r1
 8009d5c:	bf88      	it	hi
 8009d5e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8009d62:	eba1 010e 	sub.w	r1, r1, lr
 8009d66:	4465      	add	r5, ip
 8009d68:	4642      	mov	r2, r8
 8009d6a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8009d6e:	3c01      	subs	r4, #1
 8009d70:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8009d74:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009d78:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8009d7c:	d1dc      	bne.n	8009d38 <__ieee754_sqrt+0xdc>
 8009d7e:	4319      	orrs	r1, r3
 8009d80:	d01b      	beq.n	8009dba <__ieee754_sqrt+0x15e>
 8009d82:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8009e00 <__ieee754_sqrt+0x1a4>
 8009d86:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8009e04 <__ieee754_sqrt+0x1a8>
 8009d8a:	e9da 0100 	ldrd	r0, r1, [sl]
 8009d8e:	e9db 2300 	ldrd	r2, r3, [fp]
 8009d92:	f7f6 fa71 	bl	8000278 <__aeabi_dsub>
 8009d96:	e9da 8900 	ldrd	r8, r9, [sl]
 8009d9a:	4602      	mov	r2, r0
 8009d9c:	460b      	mov	r3, r1
 8009d9e:	4640      	mov	r0, r8
 8009da0:	4649      	mov	r1, r9
 8009da2:	f7f6 fe9d 	bl	8000ae0 <__aeabi_dcmple>
 8009da6:	b140      	cbz	r0, 8009dba <__ieee754_sqrt+0x15e>
 8009da8:	f1b5 3fff 	cmp.w	r5, #4294967295
 8009dac:	e9da 0100 	ldrd	r0, r1, [sl]
 8009db0:	e9db 2300 	ldrd	r2, r3, [fp]
 8009db4:	d10e      	bne.n	8009dd4 <__ieee754_sqrt+0x178>
 8009db6:	3601      	adds	r6, #1
 8009db8:	4625      	mov	r5, r4
 8009dba:	1073      	asrs	r3, r6, #1
 8009dbc:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8009dc0:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8009dc4:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8009dc8:	086b      	lsrs	r3, r5, #1
 8009dca:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8009dce:	e759      	b.n	8009c84 <__ieee754_sqrt+0x28>
 8009dd0:	4690      	mov	r8, r2
 8009dd2:	e7c1      	b.n	8009d58 <__ieee754_sqrt+0xfc>
 8009dd4:	f7f6 fa52 	bl	800027c <__adddf3>
 8009dd8:	e9da 8900 	ldrd	r8, r9, [sl]
 8009ddc:	4602      	mov	r2, r0
 8009dde:	460b      	mov	r3, r1
 8009de0:	4640      	mov	r0, r8
 8009de2:	4649      	mov	r1, r9
 8009de4:	f7f6 fe72 	bl	8000acc <__aeabi_dcmplt>
 8009de8:	b120      	cbz	r0, 8009df4 <__ieee754_sqrt+0x198>
 8009dea:	1cab      	adds	r3, r5, #2
 8009dec:	bf08      	it	eq
 8009dee:	3601      	addeq	r6, #1
 8009df0:	3502      	adds	r5, #2
 8009df2:	e7e2      	b.n	8009dba <__ieee754_sqrt+0x15e>
 8009df4:	1c6b      	adds	r3, r5, #1
 8009df6:	f023 0501 	bic.w	r5, r3, #1
 8009dfa:	e7de      	b.n	8009dba <__ieee754_sqrt+0x15e>
 8009dfc:	7ff00000 	.word	0x7ff00000
 8009e00:	0800b2e0 	.word	0x0800b2e0
 8009e04:	0800b2d8 	.word	0x0800b2d8

08009e08 <__ieee754_pow>:
 8009e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e0c:	b091      	sub	sp, #68	@ 0x44
 8009e0e:	ed8d 1b00 	vstr	d1, [sp]
 8009e12:	e9dd 1900 	ldrd	r1, r9, [sp]
 8009e16:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8009e1a:	ea5a 0001 	orrs.w	r0, sl, r1
 8009e1e:	ec57 6b10 	vmov	r6, r7, d0
 8009e22:	d113      	bne.n	8009e4c <__ieee754_pow+0x44>
 8009e24:	19b3      	adds	r3, r6, r6
 8009e26:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8009e2a:	4152      	adcs	r2, r2
 8009e2c:	4298      	cmp	r0, r3
 8009e2e:	4b9a      	ldr	r3, [pc, #616]	@ (800a098 <__ieee754_pow+0x290>)
 8009e30:	4193      	sbcs	r3, r2
 8009e32:	f080 84ee 	bcs.w	800a812 <__ieee754_pow+0xa0a>
 8009e36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e3a:	4630      	mov	r0, r6
 8009e3c:	4639      	mov	r1, r7
 8009e3e:	f7f6 fa1d 	bl	800027c <__adddf3>
 8009e42:	ec41 0b10 	vmov	d0, r0, r1
 8009e46:	b011      	add	sp, #68	@ 0x44
 8009e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e4c:	4a93      	ldr	r2, [pc, #588]	@ (800a09c <__ieee754_pow+0x294>)
 8009e4e:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 8009e52:	4295      	cmp	r5, r2
 8009e54:	46b8      	mov	r8, r7
 8009e56:	4633      	mov	r3, r6
 8009e58:	d80a      	bhi.n	8009e70 <__ieee754_pow+0x68>
 8009e5a:	d104      	bne.n	8009e66 <__ieee754_pow+0x5e>
 8009e5c:	2e00      	cmp	r6, #0
 8009e5e:	d1ea      	bne.n	8009e36 <__ieee754_pow+0x2e>
 8009e60:	45aa      	cmp	sl, r5
 8009e62:	d8e8      	bhi.n	8009e36 <__ieee754_pow+0x2e>
 8009e64:	e001      	b.n	8009e6a <__ieee754_pow+0x62>
 8009e66:	4592      	cmp	sl, r2
 8009e68:	d802      	bhi.n	8009e70 <__ieee754_pow+0x68>
 8009e6a:	4592      	cmp	sl, r2
 8009e6c:	d10f      	bne.n	8009e8e <__ieee754_pow+0x86>
 8009e6e:	b171      	cbz	r1, 8009e8e <__ieee754_pow+0x86>
 8009e70:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8009e74:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8009e78:	ea58 0803 	orrs.w	r8, r8, r3
 8009e7c:	d1db      	bne.n	8009e36 <__ieee754_pow+0x2e>
 8009e7e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009e82:	18db      	adds	r3, r3, r3
 8009e84:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8009e88:	4152      	adcs	r2, r2
 8009e8a:	4598      	cmp	r8, r3
 8009e8c:	e7cf      	b.n	8009e2e <__ieee754_pow+0x26>
 8009e8e:	f1b8 0f00 	cmp.w	r8, #0
 8009e92:	46ab      	mov	fp, r5
 8009e94:	da43      	bge.n	8009f1e <__ieee754_pow+0x116>
 8009e96:	4a82      	ldr	r2, [pc, #520]	@ (800a0a0 <__ieee754_pow+0x298>)
 8009e98:	4592      	cmp	sl, r2
 8009e9a:	d856      	bhi.n	8009f4a <__ieee754_pow+0x142>
 8009e9c:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8009ea0:	4592      	cmp	sl, r2
 8009ea2:	f240 84c5 	bls.w	800a830 <__ieee754_pow+0xa28>
 8009ea6:	ea4f 522a 	mov.w	r2, sl, asr #20
 8009eaa:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8009eae:	2a14      	cmp	r2, #20
 8009eb0:	dd18      	ble.n	8009ee4 <__ieee754_pow+0xdc>
 8009eb2:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8009eb6:	fa21 f402 	lsr.w	r4, r1, r2
 8009eba:	fa04 f202 	lsl.w	r2, r4, r2
 8009ebe:	428a      	cmp	r2, r1
 8009ec0:	f040 84b6 	bne.w	800a830 <__ieee754_pow+0xa28>
 8009ec4:	f004 0401 	and.w	r4, r4, #1
 8009ec8:	f1c4 0402 	rsb	r4, r4, #2
 8009ecc:	2900      	cmp	r1, #0
 8009ece:	d159      	bne.n	8009f84 <__ieee754_pow+0x17c>
 8009ed0:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8009ed4:	d148      	bne.n	8009f68 <__ieee754_pow+0x160>
 8009ed6:	4632      	mov	r2, r6
 8009ed8:	463b      	mov	r3, r7
 8009eda:	4630      	mov	r0, r6
 8009edc:	4639      	mov	r1, r7
 8009ede:	f7f6 fb83 	bl	80005e8 <__aeabi_dmul>
 8009ee2:	e7ae      	b.n	8009e42 <__ieee754_pow+0x3a>
 8009ee4:	2900      	cmp	r1, #0
 8009ee6:	d14c      	bne.n	8009f82 <__ieee754_pow+0x17a>
 8009ee8:	f1c2 0214 	rsb	r2, r2, #20
 8009eec:	fa4a f402 	asr.w	r4, sl, r2
 8009ef0:	fa04 f202 	lsl.w	r2, r4, r2
 8009ef4:	4552      	cmp	r2, sl
 8009ef6:	f040 8498 	bne.w	800a82a <__ieee754_pow+0xa22>
 8009efa:	f004 0401 	and.w	r4, r4, #1
 8009efe:	f1c4 0402 	rsb	r4, r4, #2
 8009f02:	4a68      	ldr	r2, [pc, #416]	@ (800a0a4 <__ieee754_pow+0x29c>)
 8009f04:	4592      	cmp	sl, r2
 8009f06:	d1e3      	bne.n	8009ed0 <__ieee754_pow+0xc8>
 8009f08:	f1b9 0f00 	cmp.w	r9, #0
 8009f0c:	f280 8489 	bge.w	800a822 <__ieee754_pow+0xa1a>
 8009f10:	4964      	ldr	r1, [pc, #400]	@ (800a0a4 <__ieee754_pow+0x29c>)
 8009f12:	4632      	mov	r2, r6
 8009f14:	463b      	mov	r3, r7
 8009f16:	2000      	movs	r0, #0
 8009f18:	f7f6 fc90 	bl	800083c <__aeabi_ddiv>
 8009f1c:	e791      	b.n	8009e42 <__ieee754_pow+0x3a>
 8009f1e:	2400      	movs	r4, #0
 8009f20:	bb81      	cbnz	r1, 8009f84 <__ieee754_pow+0x17c>
 8009f22:	4a5e      	ldr	r2, [pc, #376]	@ (800a09c <__ieee754_pow+0x294>)
 8009f24:	4592      	cmp	sl, r2
 8009f26:	d1ec      	bne.n	8009f02 <__ieee754_pow+0xfa>
 8009f28:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 8009f2c:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8009f30:	431a      	orrs	r2, r3
 8009f32:	f000 846e 	beq.w	800a812 <__ieee754_pow+0xa0a>
 8009f36:	4b5c      	ldr	r3, [pc, #368]	@ (800a0a8 <__ieee754_pow+0x2a0>)
 8009f38:	429d      	cmp	r5, r3
 8009f3a:	d908      	bls.n	8009f4e <__ieee754_pow+0x146>
 8009f3c:	f1b9 0f00 	cmp.w	r9, #0
 8009f40:	f280 846b 	bge.w	800a81a <__ieee754_pow+0xa12>
 8009f44:	2000      	movs	r0, #0
 8009f46:	2100      	movs	r1, #0
 8009f48:	e77b      	b.n	8009e42 <__ieee754_pow+0x3a>
 8009f4a:	2402      	movs	r4, #2
 8009f4c:	e7e8      	b.n	8009f20 <__ieee754_pow+0x118>
 8009f4e:	f1b9 0f00 	cmp.w	r9, #0
 8009f52:	f04f 0000 	mov.w	r0, #0
 8009f56:	f04f 0100 	mov.w	r1, #0
 8009f5a:	f6bf af72 	bge.w	8009e42 <__ieee754_pow+0x3a>
 8009f5e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8009f62:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8009f66:	e76c      	b.n	8009e42 <__ieee754_pow+0x3a>
 8009f68:	4a50      	ldr	r2, [pc, #320]	@ (800a0ac <__ieee754_pow+0x2a4>)
 8009f6a:	4591      	cmp	r9, r2
 8009f6c:	d10a      	bne.n	8009f84 <__ieee754_pow+0x17c>
 8009f6e:	f1b8 0f00 	cmp.w	r8, #0
 8009f72:	db07      	blt.n	8009f84 <__ieee754_pow+0x17c>
 8009f74:	ec47 6b10 	vmov	d0, r6, r7
 8009f78:	b011      	add	sp, #68	@ 0x44
 8009f7a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f7e:	f7ff be6d 	b.w	8009c5c <__ieee754_sqrt>
 8009f82:	2400      	movs	r4, #0
 8009f84:	ec47 6b10 	vmov	d0, r6, r7
 8009f88:	9302      	str	r3, [sp, #8]
 8009f8a:	f000 fc87 	bl	800a89c <fabs>
 8009f8e:	9b02      	ldr	r3, [sp, #8]
 8009f90:	ec51 0b10 	vmov	r0, r1, d0
 8009f94:	bb43      	cbnz	r3, 8009fe8 <__ieee754_pow+0x1e0>
 8009f96:	4b43      	ldr	r3, [pc, #268]	@ (800a0a4 <__ieee754_pow+0x29c>)
 8009f98:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 8009f9c:	429a      	cmp	r2, r3
 8009f9e:	d000      	beq.n	8009fa2 <__ieee754_pow+0x19a>
 8009fa0:	bb15      	cbnz	r5, 8009fe8 <__ieee754_pow+0x1e0>
 8009fa2:	f1b9 0f00 	cmp.w	r9, #0
 8009fa6:	da05      	bge.n	8009fb4 <__ieee754_pow+0x1ac>
 8009fa8:	4602      	mov	r2, r0
 8009faa:	460b      	mov	r3, r1
 8009fac:	2000      	movs	r0, #0
 8009fae:	493d      	ldr	r1, [pc, #244]	@ (800a0a4 <__ieee754_pow+0x29c>)
 8009fb0:	f7f6 fc44 	bl	800083c <__aeabi_ddiv>
 8009fb4:	f1b8 0f00 	cmp.w	r8, #0
 8009fb8:	f6bf af43 	bge.w	8009e42 <__ieee754_pow+0x3a>
 8009fbc:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8009fc0:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8009fc4:	4325      	orrs	r5, r4
 8009fc6:	d108      	bne.n	8009fda <__ieee754_pow+0x1d2>
 8009fc8:	4602      	mov	r2, r0
 8009fca:	460b      	mov	r3, r1
 8009fcc:	4610      	mov	r0, r2
 8009fce:	4619      	mov	r1, r3
 8009fd0:	f7f6 f952 	bl	8000278 <__aeabi_dsub>
 8009fd4:	4602      	mov	r2, r0
 8009fd6:	460b      	mov	r3, r1
 8009fd8:	e79e      	b.n	8009f18 <__ieee754_pow+0x110>
 8009fda:	2c01      	cmp	r4, #1
 8009fdc:	f47f af31 	bne.w	8009e42 <__ieee754_pow+0x3a>
 8009fe0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009fe4:	4619      	mov	r1, r3
 8009fe6:	e72c      	b.n	8009e42 <__ieee754_pow+0x3a>
 8009fe8:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8009fec:	3b01      	subs	r3, #1
 8009fee:	ea53 0204 	orrs.w	r2, r3, r4
 8009ff2:	d102      	bne.n	8009ffa <__ieee754_pow+0x1f2>
 8009ff4:	4632      	mov	r2, r6
 8009ff6:	463b      	mov	r3, r7
 8009ff8:	e7e8      	b.n	8009fcc <__ieee754_pow+0x1c4>
 8009ffa:	3c01      	subs	r4, #1
 8009ffc:	431c      	orrs	r4, r3
 8009ffe:	d016      	beq.n	800a02e <__ieee754_pow+0x226>
 800a000:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a088 <__ieee754_pow+0x280>
 800a004:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800a008:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a00c:	f240 8110 	bls.w	800a230 <__ieee754_pow+0x428>
 800a010:	4b27      	ldr	r3, [pc, #156]	@ (800a0b0 <__ieee754_pow+0x2a8>)
 800a012:	459a      	cmp	sl, r3
 800a014:	4b24      	ldr	r3, [pc, #144]	@ (800a0a8 <__ieee754_pow+0x2a0>)
 800a016:	d916      	bls.n	800a046 <__ieee754_pow+0x23e>
 800a018:	429d      	cmp	r5, r3
 800a01a:	d80b      	bhi.n	800a034 <__ieee754_pow+0x22c>
 800a01c:	f1b9 0f00 	cmp.w	r9, #0
 800a020:	da0b      	bge.n	800a03a <__ieee754_pow+0x232>
 800a022:	2000      	movs	r0, #0
 800a024:	b011      	add	sp, #68	@ 0x44
 800a026:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a02a:	f000 bcf1 	b.w	800aa10 <__math_oflow>
 800a02e:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800a090 <__ieee754_pow+0x288>
 800a032:	e7e7      	b.n	800a004 <__ieee754_pow+0x1fc>
 800a034:	f1b9 0f00 	cmp.w	r9, #0
 800a038:	dcf3      	bgt.n	800a022 <__ieee754_pow+0x21a>
 800a03a:	2000      	movs	r0, #0
 800a03c:	b011      	add	sp, #68	@ 0x44
 800a03e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a042:	f000 bcdd 	b.w	800aa00 <__math_uflow>
 800a046:	429d      	cmp	r5, r3
 800a048:	d20c      	bcs.n	800a064 <__ieee754_pow+0x25c>
 800a04a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a04e:	2200      	movs	r2, #0
 800a050:	2300      	movs	r3, #0
 800a052:	f7f6 fd3b 	bl	8000acc <__aeabi_dcmplt>
 800a056:	3800      	subs	r0, #0
 800a058:	bf18      	it	ne
 800a05a:	2001      	movne	r0, #1
 800a05c:	f1b9 0f00 	cmp.w	r9, #0
 800a060:	daec      	bge.n	800a03c <__ieee754_pow+0x234>
 800a062:	e7df      	b.n	800a024 <__ieee754_pow+0x21c>
 800a064:	4b0f      	ldr	r3, [pc, #60]	@ (800a0a4 <__ieee754_pow+0x29c>)
 800a066:	429d      	cmp	r5, r3
 800a068:	f04f 0200 	mov.w	r2, #0
 800a06c:	d922      	bls.n	800a0b4 <__ieee754_pow+0x2ac>
 800a06e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a072:	2300      	movs	r3, #0
 800a074:	f7f6 fd2a 	bl	8000acc <__aeabi_dcmplt>
 800a078:	3800      	subs	r0, #0
 800a07a:	bf18      	it	ne
 800a07c:	2001      	movne	r0, #1
 800a07e:	f1b9 0f00 	cmp.w	r9, #0
 800a082:	dccf      	bgt.n	800a024 <__ieee754_pow+0x21c>
 800a084:	e7da      	b.n	800a03c <__ieee754_pow+0x234>
 800a086:	bf00      	nop
 800a088:	00000000 	.word	0x00000000
 800a08c:	3ff00000 	.word	0x3ff00000
 800a090:	00000000 	.word	0x00000000
 800a094:	bff00000 	.word	0xbff00000
 800a098:	fff00000 	.word	0xfff00000
 800a09c:	7ff00000 	.word	0x7ff00000
 800a0a0:	433fffff 	.word	0x433fffff
 800a0a4:	3ff00000 	.word	0x3ff00000
 800a0a8:	3fefffff 	.word	0x3fefffff
 800a0ac:	3fe00000 	.word	0x3fe00000
 800a0b0:	43f00000 	.word	0x43f00000
 800a0b4:	4b5a      	ldr	r3, [pc, #360]	@ (800a220 <__ieee754_pow+0x418>)
 800a0b6:	f7f6 f8df 	bl	8000278 <__aeabi_dsub>
 800a0ba:	a351      	add	r3, pc, #324	@ (adr r3, 800a200 <__ieee754_pow+0x3f8>)
 800a0bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0c0:	4604      	mov	r4, r0
 800a0c2:	460d      	mov	r5, r1
 800a0c4:	f7f6 fa90 	bl	80005e8 <__aeabi_dmul>
 800a0c8:	a34f      	add	r3, pc, #316	@ (adr r3, 800a208 <__ieee754_pow+0x400>)
 800a0ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ce:	4606      	mov	r6, r0
 800a0d0:	460f      	mov	r7, r1
 800a0d2:	4620      	mov	r0, r4
 800a0d4:	4629      	mov	r1, r5
 800a0d6:	f7f6 fa87 	bl	80005e8 <__aeabi_dmul>
 800a0da:	4b52      	ldr	r3, [pc, #328]	@ (800a224 <__ieee754_pow+0x41c>)
 800a0dc:	4682      	mov	sl, r0
 800a0de:	468b      	mov	fp, r1
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	4620      	mov	r0, r4
 800a0e4:	4629      	mov	r1, r5
 800a0e6:	f7f6 fa7f 	bl	80005e8 <__aeabi_dmul>
 800a0ea:	4602      	mov	r2, r0
 800a0ec:	460b      	mov	r3, r1
 800a0ee:	a148      	add	r1, pc, #288	@ (adr r1, 800a210 <__ieee754_pow+0x408>)
 800a0f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a0f4:	f7f6 f8c0 	bl	8000278 <__aeabi_dsub>
 800a0f8:	4622      	mov	r2, r4
 800a0fa:	462b      	mov	r3, r5
 800a0fc:	f7f6 fa74 	bl	80005e8 <__aeabi_dmul>
 800a100:	4602      	mov	r2, r0
 800a102:	460b      	mov	r3, r1
 800a104:	2000      	movs	r0, #0
 800a106:	4948      	ldr	r1, [pc, #288]	@ (800a228 <__ieee754_pow+0x420>)
 800a108:	f7f6 f8b6 	bl	8000278 <__aeabi_dsub>
 800a10c:	4622      	mov	r2, r4
 800a10e:	4680      	mov	r8, r0
 800a110:	4689      	mov	r9, r1
 800a112:	462b      	mov	r3, r5
 800a114:	4620      	mov	r0, r4
 800a116:	4629      	mov	r1, r5
 800a118:	f7f6 fa66 	bl	80005e8 <__aeabi_dmul>
 800a11c:	4602      	mov	r2, r0
 800a11e:	460b      	mov	r3, r1
 800a120:	4640      	mov	r0, r8
 800a122:	4649      	mov	r1, r9
 800a124:	f7f6 fa60 	bl	80005e8 <__aeabi_dmul>
 800a128:	a33b      	add	r3, pc, #236	@ (adr r3, 800a218 <__ieee754_pow+0x410>)
 800a12a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a12e:	f7f6 fa5b 	bl	80005e8 <__aeabi_dmul>
 800a132:	4602      	mov	r2, r0
 800a134:	460b      	mov	r3, r1
 800a136:	4650      	mov	r0, sl
 800a138:	4659      	mov	r1, fp
 800a13a:	f7f6 f89d 	bl	8000278 <__aeabi_dsub>
 800a13e:	4602      	mov	r2, r0
 800a140:	460b      	mov	r3, r1
 800a142:	4680      	mov	r8, r0
 800a144:	4689      	mov	r9, r1
 800a146:	4630      	mov	r0, r6
 800a148:	4639      	mov	r1, r7
 800a14a:	f7f6 f897 	bl	800027c <__adddf3>
 800a14e:	2400      	movs	r4, #0
 800a150:	4632      	mov	r2, r6
 800a152:	463b      	mov	r3, r7
 800a154:	4620      	mov	r0, r4
 800a156:	460d      	mov	r5, r1
 800a158:	f7f6 f88e 	bl	8000278 <__aeabi_dsub>
 800a15c:	4602      	mov	r2, r0
 800a15e:	460b      	mov	r3, r1
 800a160:	4640      	mov	r0, r8
 800a162:	4649      	mov	r1, r9
 800a164:	f7f6 f888 	bl	8000278 <__aeabi_dsub>
 800a168:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a16c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a170:	2300      	movs	r3, #0
 800a172:	9304      	str	r3, [sp, #16]
 800a174:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800a178:	4606      	mov	r6, r0
 800a17a:	460f      	mov	r7, r1
 800a17c:	465b      	mov	r3, fp
 800a17e:	4652      	mov	r2, sl
 800a180:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a184:	f7f6 f878 	bl	8000278 <__aeabi_dsub>
 800a188:	4622      	mov	r2, r4
 800a18a:	462b      	mov	r3, r5
 800a18c:	f7f6 fa2c 	bl	80005e8 <__aeabi_dmul>
 800a190:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a194:	4680      	mov	r8, r0
 800a196:	4689      	mov	r9, r1
 800a198:	4630      	mov	r0, r6
 800a19a:	4639      	mov	r1, r7
 800a19c:	f7f6 fa24 	bl	80005e8 <__aeabi_dmul>
 800a1a0:	4602      	mov	r2, r0
 800a1a2:	460b      	mov	r3, r1
 800a1a4:	4640      	mov	r0, r8
 800a1a6:	4649      	mov	r1, r9
 800a1a8:	f7f6 f868 	bl	800027c <__adddf3>
 800a1ac:	465b      	mov	r3, fp
 800a1ae:	4606      	mov	r6, r0
 800a1b0:	460f      	mov	r7, r1
 800a1b2:	4652      	mov	r2, sl
 800a1b4:	4620      	mov	r0, r4
 800a1b6:	4629      	mov	r1, r5
 800a1b8:	f7f6 fa16 	bl	80005e8 <__aeabi_dmul>
 800a1bc:	460b      	mov	r3, r1
 800a1be:	4602      	mov	r2, r0
 800a1c0:	4680      	mov	r8, r0
 800a1c2:	4689      	mov	r9, r1
 800a1c4:	4630      	mov	r0, r6
 800a1c6:	4639      	mov	r1, r7
 800a1c8:	f7f6 f858 	bl	800027c <__adddf3>
 800a1cc:	4b17      	ldr	r3, [pc, #92]	@ (800a22c <__ieee754_pow+0x424>)
 800a1ce:	4299      	cmp	r1, r3
 800a1d0:	4604      	mov	r4, r0
 800a1d2:	460d      	mov	r5, r1
 800a1d4:	468b      	mov	fp, r1
 800a1d6:	f340 820b 	ble.w	800a5f0 <__ieee754_pow+0x7e8>
 800a1da:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800a1de:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800a1e2:	4303      	orrs	r3, r0
 800a1e4:	f000 81ea 	beq.w	800a5bc <__ieee754_pow+0x7b4>
 800a1e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	f7f6 fc6c 	bl	8000acc <__aeabi_dcmplt>
 800a1f4:	3800      	subs	r0, #0
 800a1f6:	bf18      	it	ne
 800a1f8:	2001      	movne	r0, #1
 800a1fa:	e713      	b.n	800a024 <__ieee754_pow+0x21c>
 800a1fc:	f3af 8000 	nop.w
 800a200:	60000000 	.word	0x60000000
 800a204:	3ff71547 	.word	0x3ff71547
 800a208:	f85ddf44 	.word	0xf85ddf44
 800a20c:	3e54ae0b 	.word	0x3e54ae0b
 800a210:	55555555 	.word	0x55555555
 800a214:	3fd55555 	.word	0x3fd55555
 800a218:	652b82fe 	.word	0x652b82fe
 800a21c:	3ff71547 	.word	0x3ff71547
 800a220:	3ff00000 	.word	0x3ff00000
 800a224:	3fd00000 	.word	0x3fd00000
 800a228:	3fe00000 	.word	0x3fe00000
 800a22c:	408fffff 	.word	0x408fffff
 800a230:	4bd5      	ldr	r3, [pc, #852]	@ (800a588 <__ieee754_pow+0x780>)
 800a232:	ea08 0303 	and.w	r3, r8, r3
 800a236:	2200      	movs	r2, #0
 800a238:	b92b      	cbnz	r3, 800a246 <__ieee754_pow+0x43e>
 800a23a:	4bd4      	ldr	r3, [pc, #848]	@ (800a58c <__ieee754_pow+0x784>)
 800a23c:	f7f6 f9d4 	bl	80005e8 <__aeabi_dmul>
 800a240:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800a244:	468b      	mov	fp, r1
 800a246:	ea4f 532b 	mov.w	r3, fp, asr #20
 800a24a:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800a24e:	4413      	add	r3, r2
 800a250:	930a      	str	r3, [sp, #40]	@ 0x28
 800a252:	4bcf      	ldr	r3, [pc, #828]	@ (800a590 <__ieee754_pow+0x788>)
 800a254:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800a258:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800a25c:	459b      	cmp	fp, r3
 800a25e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a262:	dd08      	ble.n	800a276 <__ieee754_pow+0x46e>
 800a264:	4bcb      	ldr	r3, [pc, #812]	@ (800a594 <__ieee754_pow+0x78c>)
 800a266:	459b      	cmp	fp, r3
 800a268:	f340 81a5 	ble.w	800a5b6 <__ieee754_pow+0x7ae>
 800a26c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a26e:	3301      	adds	r3, #1
 800a270:	930a      	str	r3, [sp, #40]	@ 0x28
 800a272:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800a276:	f04f 0a00 	mov.w	sl, #0
 800a27a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800a27e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a280:	4bc5      	ldr	r3, [pc, #788]	@ (800a598 <__ieee754_pow+0x790>)
 800a282:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a286:	ed93 7b00 	vldr	d7, [r3]
 800a28a:	4629      	mov	r1, r5
 800a28c:	ec53 2b17 	vmov	r2, r3, d7
 800a290:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a294:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a298:	f7f5 ffee 	bl	8000278 <__aeabi_dsub>
 800a29c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a2a0:	4606      	mov	r6, r0
 800a2a2:	460f      	mov	r7, r1
 800a2a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a2a8:	f7f5 ffe8 	bl	800027c <__adddf3>
 800a2ac:	4602      	mov	r2, r0
 800a2ae:	460b      	mov	r3, r1
 800a2b0:	2000      	movs	r0, #0
 800a2b2:	49ba      	ldr	r1, [pc, #744]	@ (800a59c <__ieee754_pow+0x794>)
 800a2b4:	f7f6 fac2 	bl	800083c <__aeabi_ddiv>
 800a2b8:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800a2bc:	4602      	mov	r2, r0
 800a2be:	460b      	mov	r3, r1
 800a2c0:	4630      	mov	r0, r6
 800a2c2:	4639      	mov	r1, r7
 800a2c4:	f7f6 f990 	bl	80005e8 <__aeabi_dmul>
 800a2c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a2cc:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800a2d0:	106d      	asrs	r5, r5, #1
 800a2d2:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800a2d6:	f04f 0b00 	mov.w	fp, #0
 800a2da:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800a2de:	4661      	mov	r1, ip
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800a2e6:	4658      	mov	r0, fp
 800a2e8:	46e1      	mov	r9, ip
 800a2ea:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800a2ee:	4614      	mov	r4, r2
 800a2f0:	461d      	mov	r5, r3
 800a2f2:	f7f6 f979 	bl	80005e8 <__aeabi_dmul>
 800a2f6:	4602      	mov	r2, r0
 800a2f8:	460b      	mov	r3, r1
 800a2fa:	4630      	mov	r0, r6
 800a2fc:	4639      	mov	r1, r7
 800a2fe:	f7f5 ffbb 	bl	8000278 <__aeabi_dsub>
 800a302:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a306:	4606      	mov	r6, r0
 800a308:	460f      	mov	r7, r1
 800a30a:	4620      	mov	r0, r4
 800a30c:	4629      	mov	r1, r5
 800a30e:	f7f5 ffb3 	bl	8000278 <__aeabi_dsub>
 800a312:	4602      	mov	r2, r0
 800a314:	460b      	mov	r3, r1
 800a316:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a31a:	f7f5 ffad 	bl	8000278 <__aeabi_dsub>
 800a31e:	465a      	mov	r2, fp
 800a320:	464b      	mov	r3, r9
 800a322:	f7f6 f961 	bl	80005e8 <__aeabi_dmul>
 800a326:	4602      	mov	r2, r0
 800a328:	460b      	mov	r3, r1
 800a32a:	4630      	mov	r0, r6
 800a32c:	4639      	mov	r1, r7
 800a32e:	f7f5 ffa3 	bl	8000278 <__aeabi_dsub>
 800a332:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a336:	f7f6 f957 	bl	80005e8 <__aeabi_dmul>
 800a33a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a33e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a342:	4610      	mov	r0, r2
 800a344:	4619      	mov	r1, r3
 800a346:	f7f6 f94f 	bl	80005e8 <__aeabi_dmul>
 800a34a:	a37d      	add	r3, pc, #500	@ (adr r3, 800a540 <__ieee754_pow+0x738>)
 800a34c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a350:	4604      	mov	r4, r0
 800a352:	460d      	mov	r5, r1
 800a354:	f7f6 f948 	bl	80005e8 <__aeabi_dmul>
 800a358:	a37b      	add	r3, pc, #492	@ (adr r3, 800a548 <__ieee754_pow+0x740>)
 800a35a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a35e:	f7f5 ff8d 	bl	800027c <__adddf3>
 800a362:	4622      	mov	r2, r4
 800a364:	462b      	mov	r3, r5
 800a366:	f7f6 f93f 	bl	80005e8 <__aeabi_dmul>
 800a36a:	a379      	add	r3, pc, #484	@ (adr r3, 800a550 <__ieee754_pow+0x748>)
 800a36c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a370:	f7f5 ff84 	bl	800027c <__adddf3>
 800a374:	4622      	mov	r2, r4
 800a376:	462b      	mov	r3, r5
 800a378:	f7f6 f936 	bl	80005e8 <__aeabi_dmul>
 800a37c:	a376      	add	r3, pc, #472	@ (adr r3, 800a558 <__ieee754_pow+0x750>)
 800a37e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a382:	f7f5 ff7b 	bl	800027c <__adddf3>
 800a386:	4622      	mov	r2, r4
 800a388:	462b      	mov	r3, r5
 800a38a:	f7f6 f92d 	bl	80005e8 <__aeabi_dmul>
 800a38e:	a374      	add	r3, pc, #464	@ (adr r3, 800a560 <__ieee754_pow+0x758>)
 800a390:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a394:	f7f5 ff72 	bl	800027c <__adddf3>
 800a398:	4622      	mov	r2, r4
 800a39a:	462b      	mov	r3, r5
 800a39c:	f7f6 f924 	bl	80005e8 <__aeabi_dmul>
 800a3a0:	a371      	add	r3, pc, #452	@ (adr r3, 800a568 <__ieee754_pow+0x760>)
 800a3a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3a6:	f7f5 ff69 	bl	800027c <__adddf3>
 800a3aa:	4622      	mov	r2, r4
 800a3ac:	4606      	mov	r6, r0
 800a3ae:	460f      	mov	r7, r1
 800a3b0:	462b      	mov	r3, r5
 800a3b2:	4620      	mov	r0, r4
 800a3b4:	4629      	mov	r1, r5
 800a3b6:	f7f6 f917 	bl	80005e8 <__aeabi_dmul>
 800a3ba:	4602      	mov	r2, r0
 800a3bc:	460b      	mov	r3, r1
 800a3be:	4630      	mov	r0, r6
 800a3c0:	4639      	mov	r1, r7
 800a3c2:	f7f6 f911 	bl	80005e8 <__aeabi_dmul>
 800a3c6:	465a      	mov	r2, fp
 800a3c8:	4604      	mov	r4, r0
 800a3ca:	460d      	mov	r5, r1
 800a3cc:	464b      	mov	r3, r9
 800a3ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a3d2:	f7f5 ff53 	bl	800027c <__adddf3>
 800a3d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a3da:	f7f6 f905 	bl	80005e8 <__aeabi_dmul>
 800a3de:	4622      	mov	r2, r4
 800a3e0:	462b      	mov	r3, r5
 800a3e2:	f7f5 ff4b 	bl	800027c <__adddf3>
 800a3e6:	465a      	mov	r2, fp
 800a3e8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a3ec:	464b      	mov	r3, r9
 800a3ee:	4658      	mov	r0, fp
 800a3f0:	4649      	mov	r1, r9
 800a3f2:	f7f6 f8f9 	bl	80005e8 <__aeabi_dmul>
 800a3f6:	4b6a      	ldr	r3, [pc, #424]	@ (800a5a0 <__ieee754_pow+0x798>)
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	4606      	mov	r6, r0
 800a3fc:	460f      	mov	r7, r1
 800a3fe:	f7f5 ff3d 	bl	800027c <__adddf3>
 800a402:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a406:	f7f5 ff39 	bl	800027c <__adddf3>
 800a40a:	46d8      	mov	r8, fp
 800a40c:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800a410:	460d      	mov	r5, r1
 800a412:	465a      	mov	r2, fp
 800a414:	460b      	mov	r3, r1
 800a416:	4640      	mov	r0, r8
 800a418:	4649      	mov	r1, r9
 800a41a:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800a41e:	f7f6 f8e3 	bl	80005e8 <__aeabi_dmul>
 800a422:	465c      	mov	r4, fp
 800a424:	4680      	mov	r8, r0
 800a426:	4689      	mov	r9, r1
 800a428:	4b5d      	ldr	r3, [pc, #372]	@ (800a5a0 <__ieee754_pow+0x798>)
 800a42a:	2200      	movs	r2, #0
 800a42c:	4620      	mov	r0, r4
 800a42e:	4629      	mov	r1, r5
 800a430:	f7f5 ff22 	bl	8000278 <__aeabi_dsub>
 800a434:	4632      	mov	r2, r6
 800a436:	463b      	mov	r3, r7
 800a438:	f7f5 ff1e 	bl	8000278 <__aeabi_dsub>
 800a43c:	4602      	mov	r2, r0
 800a43e:	460b      	mov	r3, r1
 800a440:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a444:	f7f5 ff18 	bl	8000278 <__aeabi_dsub>
 800a448:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a44c:	f7f6 f8cc 	bl	80005e8 <__aeabi_dmul>
 800a450:	4622      	mov	r2, r4
 800a452:	4606      	mov	r6, r0
 800a454:	460f      	mov	r7, r1
 800a456:	462b      	mov	r3, r5
 800a458:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a45c:	f7f6 f8c4 	bl	80005e8 <__aeabi_dmul>
 800a460:	4602      	mov	r2, r0
 800a462:	460b      	mov	r3, r1
 800a464:	4630      	mov	r0, r6
 800a466:	4639      	mov	r1, r7
 800a468:	f7f5 ff08 	bl	800027c <__adddf3>
 800a46c:	4606      	mov	r6, r0
 800a46e:	460f      	mov	r7, r1
 800a470:	4602      	mov	r2, r0
 800a472:	460b      	mov	r3, r1
 800a474:	4640      	mov	r0, r8
 800a476:	4649      	mov	r1, r9
 800a478:	f7f5 ff00 	bl	800027c <__adddf3>
 800a47c:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800a480:	a33b      	add	r3, pc, #236	@ (adr r3, 800a570 <__ieee754_pow+0x768>)
 800a482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a486:	4658      	mov	r0, fp
 800a488:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800a48c:	460d      	mov	r5, r1
 800a48e:	f7f6 f8ab 	bl	80005e8 <__aeabi_dmul>
 800a492:	465c      	mov	r4, fp
 800a494:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a498:	4642      	mov	r2, r8
 800a49a:	464b      	mov	r3, r9
 800a49c:	4620      	mov	r0, r4
 800a49e:	4629      	mov	r1, r5
 800a4a0:	f7f5 feea 	bl	8000278 <__aeabi_dsub>
 800a4a4:	4602      	mov	r2, r0
 800a4a6:	460b      	mov	r3, r1
 800a4a8:	4630      	mov	r0, r6
 800a4aa:	4639      	mov	r1, r7
 800a4ac:	f7f5 fee4 	bl	8000278 <__aeabi_dsub>
 800a4b0:	a331      	add	r3, pc, #196	@ (adr r3, 800a578 <__ieee754_pow+0x770>)
 800a4b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4b6:	f7f6 f897 	bl	80005e8 <__aeabi_dmul>
 800a4ba:	a331      	add	r3, pc, #196	@ (adr r3, 800a580 <__ieee754_pow+0x778>)
 800a4bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4c0:	4606      	mov	r6, r0
 800a4c2:	460f      	mov	r7, r1
 800a4c4:	4620      	mov	r0, r4
 800a4c6:	4629      	mov	r1, r5
 800a4c8:	f7f6 f88e 	bl	80005e8 <__aeabi_dmul>
 800a4cc:	4602      	mov	r2, r0
 800a4ce:	460b      	mov	r3, r1
 800a4d0:	4630      	mov	r0, r6
 800a4d2:	4639      	mov	r1, r7
 800a4d4:	f7f5 fed2 	bl	800027c <__adddf3>
 800a4d8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a4da:	4b32      	ldr	r3, [pc, #200]	@ (800a5a4 <__ieee754_pow+0x79c>)
 800a4dc:	4413      	add	r3, r2
 800a4de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4e2:	f7f5 fecb 	bl	800027c <__adddf3>
 800a4e6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a4ea:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a4ec:	f7f6 f812 	bl	8000514 <__aeabi_i2d>
 800a4f0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a4f2:	4b2d      	ldr	r3, [pc, #180]	@ (800a5a8 <__ieee754_pow+0x7a0>)
 800a4f4:	4413      	add	r3, r2
 800a4f6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a4fa:	4606      	mov	r6, r0
 800a4fc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a500:	460f      	mov	r7, r1
 800a502:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a506:	f7f5 feb9 	bl	800027c <__adddf3>
 800a50a:	4642      	mov	r2, r8
 800a50c:	464b      	mov	r3, r9
 800a50e:	f7f5 feb5 	bl	800027c <__adddf3>
 800a512:	4632      	mov	r2, r6
 800a514:	463b      	mov	r3, r7
 800a516:	f7f5 feb1 	bl	800027c <__adddf3>
 800a51a:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800a51e:	4632      	mov	r2, r6
 800a520:	463b      	mov	r3, r7
 800a522:	4658      	mov	r0, fp
 800a524:	460d      	mov	r5, r1
 800a526:	f7f5 fea7 	bl	8000278 <__aeabi_dsub>
 800a52a:	4642      	mov	r2, r8
 800a52c:	464b      	mov	r3, r9
 800a52e:	f7f5 fea3 	bl	8000278 <__aeabi_dsub>
 800a532:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a536:	f7f5 fe9f 	bl	8000278 <__aeabi_dsub>
 800a53a:	465c      	mov	r4, fp
 800a53c:	e036      	b.n	800a5ac <__ieee754_pow+0x7a4>
 800a53e:	bf00      	nop
 800a540:	4a454eef 	.word	0x4a454eef
 800a544:	3fca7e28 	.word	0x3fca7e28
 800a548:	93c9db65 	.word	0x93c9db65
 800a54c:	3fcd864a 	.word	0x3fcd864a
 800a550:	a91d4101 	.word	0xa91d4101
 800a554:	3fd17460 	.word	0x3fd17460
 800a558:	518f264d 	.word	0x518f264d
 800a55c:	3fd55555 	.word	0x3fd55555
 800a560:	db6fabff 	.word	0xdb6fabff
 800a564:	3fdb6db6 	.word	0x3fdb6db6
 800a568:	33333303 	.word	0x33333303
 800a56c:	3fe33333 	.word	0x3fe33333
 800a570:	e0000000 	.word	0xe0000000
 800a574:	3feec709 	.word	0x3feec709
 800a578:	dc3a03fd 	.word	0xdc3a03fd
 800a57c:	3feec709 	.word	0x3feec709
 800a580:	145b01f5 	.word	0x145b01f5
 800a584:	be3e2fe0 	.word	0xbe3e2fe0
 800a588:	7ff00000 	.word	0x7ff00000
 800a58c:	43400000 	.word	0x43400000
 800a590:	0003988e 	.word	0x0003988e
 800a594:	000bb679 	.word	0x000bb679
 800a598:	0800b308 	.word	0x0800b308
 800a59c:	3ff00000 	.word	0x3ff00000
 800a5a0:	40080000 	.word	0x40080000
 800a5a4:	0800b2e8 	.word	0x0800b2e8
 800a5a8:	0800b2f8 	.word	0x0800b2f8
 800a5ac:	4602      	mov	r2, r0
 800a5ae:	460b      	mov	r3, r1
 800a5b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a5b4:	e5d6      	b.n	800a164 <__ieee754_pow+0x35c>
 800a5b6:	f04f 0a01 	mov.w	sl, #1
 800a5ba:	e65e      	b.n	800a27a <__ieee754_pow+0x472>
 800a5bc:	a3b5      	add	r3, pc, #724	@ (adr r3, 800a894 <__ieee754_pow+0xa8c>)
 800a5be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5c2:	4630      	mov	r0, r6
 800a5c4:	4639      	mov	r1, r7
 800a5c6:	f7f5 fe59 	bl	800027c <__adddf3>
 800a5ca:	4642      	mov	r2, r8
 800a5cc:	e9cd 0100 	strd	r0, r1, [sp]
 800a5d0:	464b      	mov	r3, r9
 800a5d2:	4620      	mov	r0, r4
 800a5d4:	4629      	mov	r1, r5
 800a5d6:	f7f5 fe4f 	bl	8000278 <__aeabi_dsub>
 800a5da:	4602      	mov	r2, r0
 800a5dc:	460b      	mov	r3, r1
 800a5de:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a5e2:	f7f6 fa91 	bl	8000b08 <__aeabi_dcmpgt>
 800a5e6:	2800      	cmp	r0, #0
 800a5e8:	f47f adfe 	bne.w	800a1e8 <__ieee754_pow+0x3e0>
 800a5ec:	4ba2      	ldr	r3, [pc, #648]	@ (800a878 <__ieee754_pow+0xa70>)
 800a5ee:	e022      	b.n	800a636 <__ieee754_pow+0x82e>
 800a5f0:	4ca2      	ldr	r4, [pc, #648]	@ (800a87c <__ieee754_pow+0xa74>)
 800a5f2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a5f6:	42a3      	cmp	r3, r4
 800a5f8:	d919      	bls.n	800a62e <__ieee754_pow+0x826>
 800a5fa:	4ba1      	ldr	r3, [pc, #644]	@ (800a880 <__ieee754_pow+0xa78>)
 800a5fc:	440b      	add	r3, r1
 800a5fe:	4303      	orrs	r3, r0
 800a600:	d009      	beq.n	800a616 <__ieee754_pow+0x80e>
 800a602:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a606:	2200      	movs	r2, #0
 800a608:	2300      	movs	r3, #0
 800a60a:	f7f6 fa5f 	bl	8000acc <__aeabi_dcmplt>
 800a60e:	3800      	subs	r0, #0
 800a610:	bf18      	it	ne
 800a612:	2001      	movne	r0, #1
 800a614:	e512      	b.n	800a03c <__ieee754_pow+0x234>
 800a616:	4642      	mov	r2, r8
 800a618:	464b      	mov	r3, r9
 800a61a:	f7f5 fe2d 	bl	8000278 <__aeabi_dsub>
 800a61e:	4632      	mov	r2, r6
 800a620:	463b      	mov	r3, r7
 800a622:	f7f6 fa67 	bl	8000af4 <__aeabi_dcmpge>
 800a626:	2800      	cmp	r0, #0
 800a628:	d1eb      	bne.n	800a602 <__ieee754_pow+0x7fa>
 800a62a:	4b96      	ldr	r3, [pc, #600]	@ (800a884 <__ieee754_pow+0xa7c>)
 800a62c:	e003      	b.n	800a636 <__ieee754_pow+0x82e>
 800a62e:	4a96      	ldr	r2, [pc, #600]	@ (800a888 <__ieee754_pow+0xa80>)
 800a630:	4293      	cmp	r3, r2
 800a632:	f240 80e7 	bls.w	800a804 <__ieee754_pow+0x9fc>
 800a636:	151b      	asrs	r3, r3, #20
 800a638:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800a63c:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800a640:	fa4a fa03 	asr.w	sl, sl, r3
 800a644:	44da      	add	sl, fp
 800a646:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800a64a:	4890      	ldr	r0, [pc, #576]	@ (800a88c <__ieee754_pow+0xa84>)
 800a64c:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800a650:	4108      	asrs	r0, r1
 800a652:	ea00 030a 	and.w	r3, r0, sl
 800a656:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800a65a:	f1c1 0114 	rsb	r1, r1, #20
 800a65e:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800a662:	fa4a fa01 	asr.w	sl, sl, r1
 800a666:	f1bb 0f00 	cmp.w	fp, #0
 800a66a:	4640      	mov	r0, r8
 800a66c:	4649      	mov	r1, r9
 800a66e:	f04f 0200 	mov.w	r2, #0
 800a672:	bfb8      	it	lt
 800a674:	f1ca 0a00 	rsblt	sl, sl, #0
 800a678:	f7f5 fdfe 	bl	8000278 <__aeabi_dsub>
 800a67c:	4680      	mov	r8, r0
 800a67e:	4689      	mov	r9, r1
 800a680:	4632      	mov	r2, r6
 800a682:	463b      	mov	r3, r7
 800a684:	4640      	mov	r0, r8
 800a686:	4649      	mov	r1, r9
 800a688:	f7f5 fdf8 	bl	800027c <__adddf3>
 800a68c:	2400      	movs	r4, #0
 800a68e:	a36a      	add	r3, pc, #424	@ (adr r3, 800a838 <__ieee754_pow+0xa30>)
 800a690:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a694:	4620      	mov	r0, r4
 800a696:	460d      	mov	r5, r1
 800a698:	f7f5 ffa6 	bl	80005e8 <__aeabi_dmul>
 800a69c:	4642      	mov	r2, r8
 800a69e:	e9cd 0100 	strd	r0, r1, [sp]
 800a6a2:	464b      	mov	r3, r9
 800a6a4:	4620      	mov	r0, r4
 800a6a6:	4629      	mov	r1, r5
 800a6a8:	f7f5 fde6 	bl	8000278 <__aeabi_dsub>
 800a6ac:	4602      	mov	r2, r0
 800a6ae:	460b      	mov	r3, r1
 800a6b0:	4630      	mov	r0, r6
 800a6b2:	4639      	mov	r1, r7
 800a6b4:	f7f5 fde0 	bl	8000278 <__aeabi_dsub>
 800a6b8:	a361      	add	r3, pc, #388	@ (adr r3, 800a840 <__ieee754_pow+0xa38>)
 800a6ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6be:	f7f5 ff93 	bl	80005e8 <__aeabi_dmul>
 800a6c2:	a361      	add	r3, pc, #388	@ (adr r3, 800a848 <__ieee754_pow+0xa40>)
 800a6c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6c8:	4680      	mov	r8, r0
 800a6ca:	4689      	mov	r9, r1
 800a6cc:	4620      	mov	r0, r4
 800a6ce:	4629      	mov	r1, r5
 800a6d0:	f7f5 ff8a 	bl	80005e8 <__aeabi_dmul>
 800a6d4:	4602      	mov	r2, r0
 800a6d6:	460b      	mov	r3, r1
 800a6d8:	4640      	mov	r0, r8
 800a6da:	4649      	mov	r1, r9
 800a6dc:	f7f5 fdce 	bl	800027c <__adddf3>
 800a6e0:	4604      	mov	r4, r0
 800a6e2:	460d      	mov	r5, r1
 800a6e4:	4602      	mov	r2, r0
 800a6e6:	460b      	mov	r3, r1
 800a6e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a6ec:	f7f5 fdc6 	bl	800027c <__adddf3>
 800a6f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a6f4:	4680      	mov	r8, r0
 800a6f6:	4689      	mov	r9, r1
 800a6f8:	f7f5 fdbe 	bl	8000278 <__aeabi_dsub>
 800a6fc:	4602      	mov	r2, r0
 800a6fe:	460b      	mov	r3, r1
 800a700:	4620      	mov	r0, r4
 800a702:	4629      	mov	r1, r5
 800a704:	f7f5 fdb8 	bl	8000278 <__aeabi_dsub>
 800a708:	4642      	mov	r2, r8
 800a70a:	4606      	mov	r6, r0
 800a70c:	460f      	mov	r7, r1
 800a70e:	464b      	mov	r3, r9
 800a710:	4640      	mov	r0, r8
 800a712:	4649      	mov	r1, r9
 800a714:	f7f5 ff68 	bl	80005e8 <__aeabi_dmul>
 800a718:	a34d      	add	r3, pc, #308	@ (adr r3, 800a850 <__ieee754_pow+0xa48>)
 800a71a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a71e:	4604      	mov	r4, r0
 800a720:	460d      	mov	r5, r1
 800a722:	f7f5 ff61 	bl	80005e8 <__aeabi_dmul>
 800a726:	a34c      	add	r3, pc, #304	@ (adr r3, 800a858 <__ieee754_pow+0xa50>)
 800a728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a72c:	f7f5 fda4 	bl	8000278 <__aeabi_dsub>
 800a730:	4622      	mov	r2, r4
 800a732:	462b      	mov	r3, r5
 800a734:	f7f5 ff58 	bl	80005e8 <__aeabi_dmul>
 800a738:	a349      	add	r3, pc, #292	@ (adr r3, 800a860 <__ieee754_pow+0xa58>)
 800a73a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a73e:	f7f5 fd9d 	bl	800027c <__adddf3>
 800a742:	4622      	mov	r2, r4
 800a744:	462b      	mov	r3, r5
 800a746:	f7f5 ff4f 	bl	80005e8 <__aeabi_dmul>
 800a74a:	a347      	add	r3, pc, #284	@ (adr r3, 800a868 <__ieee754_pow+0xa60>)
 800a74c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a750:	f7f5 fd92 	bl	8000278 <__aeabi_dsub>
 800a754:	4622      	mov	r2, r4
 800a756:	462b      	mov	r3, r5
 800a758:	f7f5 ff46 	bl	80005e8 <__aeabi_dmul>
 800a75c:	a344      	add	r3, pc, #272	@ (adr r3, 800a870 <__ieee754_pow+0xa68>)
 800a75e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a762:	f7f5 fd8b 	bl	800027c <__adddf3>
 800a766:	4622      	mov	r2, r4
 800a768:	462b      	mov	r3, r5
 800a76a:	f7f5 ff3d 	bl	80005e8 <__aeabi_dmul>
 800a76e:	4602      	mov	r2, r0
 800a770:	460b      	mov	r3, r1
 800a772:	4640      	mov	r0, r8
 800a774:	4649      	mov	r1, r9
 800a776:	f7f5 fd7f 	bl	8000278 <__aeabi_dsub>
 800a77a:	4604      	mov	r4, r0
 800a77c:	460d      	mov	r5, r1
 800a77e:	4602      	mov	r2, r0
 800a780:	460b      	mov	r3, r1
 800a782:	4640      	mov	r0, r8
 800a784:	4649      	mov	r1, r9
 800a786:	f7f5 ff2f 	bl	80005e8 <__aeabi_dmul>
 800a78a:	2200      	movs	r2, #0
 800a78c:	e9cd 0100 	strd	r0, r1, [sp]
 800a790:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a794:	4620      	mov	r0, r4
 800a796:	4629      	mov	r1, r5
 800a798:	f7f5 fd6e 	bl	8000278 <__aeabi_dsub>
 800a79c:	4602      	mov	r2, r0
 800a79e:	460b      	mov	r3, r1
 800a7a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a7a4:	f7f6 f84a 	bl	800083c <__aeabi_ddiv>
 800a7a8:	4632      	mov	r2, r6
 800a7aa:	4604      	mov	r4, r0
 800a7ac:	460d      	mov	r5, r1
 800a7ae:	463b      	mov	r3, r7
 800a7b0:	4640      	mov	r0, r8
 800a7b2:	4649      	mov	r1, r9
 800a7b4:	f7f5 ff18 	bl	80005e8 <__aeabi_dmul>
 800a7b8:	4632      	mov	r2, r6
 800a7ba:	463b      	mov	r3, r7
 800a7bc:	f7f5 fd5e 	bl	800027c <__adddf3>
 800a7c0:	4602      	mov	r2, r0
 800a7c2:	460b      	mov	r3, r1
 800a7c4:	4620      	mov	r0, r4
 800a7c6:	4629      	mov	r1, r5
 800a7c8:	f7f5 fd56 	bl	8000278 <__aeabi_dsub>
 800a7cc:	4642      	mov	r2, r8
 800a7ce:	464b      	mov	r3, r9
 800a7d0:	f7f5 fd52 	bl	8000278 <__aeabi_dsub>
 800a7d4:	460b      	mov	r3, r1
 800a7d6:	4602      	mov	r2, r0
 800a7d8:	492d      	ldr	r1, [pc, #180]	@ (800a890 <__ieee754_pow+0xa88>)
 800a7da:	2000      	movs	r0, #0
 800a7dc:	f7f5 fd4c 	bl	8000278 <__aeabi_dsub>
 800a7e0:	ec41 0b10 	vmov	d0, r0, r1
 800a7e4:	ee10 3a90 	vmov	r3, s1
 800a7e8:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800a7ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a7f0:	da0b      	bge.n	800a80a <__ieee754_pow+0xa02>
 800a7f2:	4650      	mov	r0, sl
 800a7f4:	f000 f85c 	bl	800a8b0 <scalbn>
 800a7f8:	ec51 0b10 	vmov	r0, r1, d0
 800a7fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a800:	f7ff bb6d 	b.w	8009ede <__ieee754_pow+0xd6>
 800a804:	f8dd a010 	ldr.w	sl, [sp, #16]
 800a808:	e73a      	b.n	800a680 <__ieee754_pow+0x878>
 800a80a:	ec51 0b10 	vmov	r0, r1, d0
 800a80e:	4619      	mov	r1, r3
 800a810:	e7f4      	b.n	800a7fc <__ieee754_pow+0x9f4>
 800a812:	491f      	ldr	r1, [pc, #124]	@ (800a890 <__ieee754_pow+0xa88>)
 800a814:	2000      	movs	r0, #0
 800a816:	f7ff bb14 	b.w	8009e42 <__ieee754_pow+0x3a>
 800a81a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a81e:	f7ff bb10 	b.w	8009e42 <__ieee754_pow+0x3a>
 800a822:	4630      	mov	r0, r6
 800a824:	4639      	mov	r1, r7
 800a826:	f7ff bb0c 	b.w	8009e42 <__ieee754_pow+0x3a>
 800a82a:	460c      	mov	r4, r1
 800a82c:	f7ff bb69 	b.w	8009f02 <__ieee754_pow+0xfa>
 800a830:	2400      	movs	r4, #0
 800a832:	f7ff bb4b 	b.w	8009ecc <__ieee754_pow+0xc4>
 800a836:	bf00      	nop
 800a838:	00000000 	.word	0x00000000
 800a83c:	3fe62e43 	.word	0x3fe62e43
 800a840:	fefa39ef 	.word	0xfefa39ef
 800a844:	3fe62e42 	.word	0x3fe62e42
 800a848:	0ca86c39 	.word	0x0ca86c39
 800a84c:	be205c61 	.word	0xbe205c61
 800a850:	72bea4d0 	.word	0x72bea4d0
 800a854:	3e663769 	.word	0x3e663769
 800a858:	c5d26bf1 	.word	0xc5d26bf1
 800a85c:	3ebbbd41 	.word	0x3ebbbd41
 800a860:	af25de2c 	.word	0xaf25de2c
 800a864:	3f11566a 	.word	0x3f11566a
 800a868:	16bebd93 	.word	0x16bebd93
 800a86c:	3f66c16c 	.word	0x3f66c16c
 800a870:	5555553e 	.word	0x5555553e
 800a874:	3fc55555 	.word	0x3fc55555
 800a878:	40900000 	.word	0x40900000
 800a87c:	4090cbff 	.word	0x4090cbff
 800a880:	3f6f3400 	.word	0x3f6f3400
 800a884:	4090cc00 	.word	0x4090cc00
 800a888:	3fe00000 	.word	0x3fe00000
 800a88c:	fff00000 	.word	0xfff00000
 800a890:	3ff00000 	.word	0x3ff00000
 800a894:	652b82fe 	.word	0x652b82fe
 800a898:	3c971547 	.word	0x3c971547

0800a89c <fabs>:
 800a89c:	ec51 0b10 	vmov	r0, r1, d0
 800a8a0:	4602      	mov	r2, r0
 800a8a2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a8a6:	ec43 2b10 	vmov	d0, r2, r3
 800a8aa:	4770      	bx	lr
 800a8ac:	0000      	movs	r0, r0
	...

0800a8b0 <scalbn>:
 800a8b0:	b570      	push	{r4, r5, r6, lr}
 800a8b2:	ec55 4b10 	vmov	r4, r5, d0
 800a8b6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800a8ba:	4606      	mov	r6, r0
 800a8bc:	462b      	mov	r3, r5
 800a8be:	b991      	cbnz	r1, 800a8e6 <scalbn+0x36>
 800a8c0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800a8c4:	4323      	orrs	r3, r4
 800a8c6:	d03b      	beq.n	800a940 <scalbn+0x90>
 800a8c8:	4b33      	ldr	r3, [pc, #204]	@ (800a998 <scalbn+0xe8>)
 800a8ca:	4620      	mov	r0, r4
 800a8cc:	4629      	mov	r1, r5
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	f7f5 fe8a 	bl	80005e8 <__aeabi_dmul>
 800a8d4:	4b31      	ldr	r3, [pc, #196]	@ (800a99c <scalbn+0xec>)
 800a8d6:	429e      	cmp	r6, r3
 800a8d8:	4604      	mov	r4, r0
 800a8da:	460d      	mov	r5, r1
 800a8dc:	da0f      	bge.n	800a8fe <scalbn+0x4e>
 800a8de:	a326      	add	r3, pc, #152	@ (adr r3, 800a978 <scalbn+0xc8>)
 800a8e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8e4:	e01e      	b.n	800a924 <scalbn+0x74>
 800a8e6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800a8ea:	4291      	cmp	r1, r2
 800a8ec:	d10b      	bne.n	800a906 <scalbn+0x56>
 800a8ee:	4622      	mov	r2, r4
 800a8f0:	4620      	mov	r0, r4
 800a8f2:	4629      	mov	r1, r5
 800a8f4:	f7f5 fcc2 	bl	800027c <__adddf3>
 800a8f8:	4604      	mov	r4, r0
 800a8fa:	460d      	mov	r5, r1
 800a8fc:	e020      	b.n	800a940 <scalbn+0x90>
 800a8fe:	460b      	mov	r3, r1
 800a900:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800a904:	3936      	subs	r1, #54	@ 0x36
 800a906:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800a90a:	4296      	cmp	r6, r2
 800a90c:	dd0d      	ble.n	800a92a <scalbn+0x7a>
 800a90e:	2d00      	cmp	r5, #0
 800a910:	a11b      	add	r1, pc, #108	@ (adr r1, 800a980 <scalbn+0xd0>)
 800a912:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a916:	da02      	bge.n	800a91e <scalbn+0x6e>
 800a918:	a11b      	add	r1, pc, #108	@ (adr r1, 800a988 <scalbn+0xd8>)
 800a91a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a91e:	a318      	add	r3, pc, #96	@ (adr r3, 800a980 <scalbn+0xd0>)
 800a920:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a924:	f7f5 fe60 	bl	80005e8 <__aeabi_dmul>
 800a928:	e7e6      	b.n	800a8f8 <scalbn+0x48>
 800a92a:	1872      	adds	r2, r6, r1
 800a92c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800a930:	428a      	cmp	r2, r1
 800a932:	dcec      	bgt.n	800a90e <scalbn+0x5e>
 800a934:	2a00      	cmp	r2, #0
 800a936:	dd06      	ble.n	800a946 <scalbn+0x96>
 800a938:	f36f 531e 	bfc	r3, #20, #11
 800a93c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a940:	ec45 4b10 	vmov	d0, r4, r5
 800a944:	bd70      	pop	{r4, r5, r6, pc}
 800a946:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800a94a:	da08      	bge.n	800a95e <scalbn+0xae>
 800a94c:	2d00      	cmp	r5, #0
 800a94e:	a10a      	add	r1, pc, #40	@ (adr r1, 800a978 <scalbn+0xc8>)
 800a950:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a954:	dac3      	bge.n	800a8de <scalbn+0x2e>
 800a956:	a10e      	add	r1, pc, #56	@ (adr r1, 800a990 <scalbn+0xe0>)
 800a958:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a95c:	e7bf      	b.n	800a8de <scalbn+0x2e>
 800a95e:	3236      	adds	r2, #54	@ 0x36
 800a960:	f36f 531e 	bfc	r3, #20, #11
 800a964:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a968:	4620      	mov	r0, r4
 800a96a:	4b0d      	ldr	r3, [pc, #52]	@ (800a9a0 <scalbn+0xf0>)
 800a96c:	4629      	mov	r1, r5
 800a96e:	2200      	movs	r2, #0
 800a970:	e7d8      	b.n	800a924 <scalbn+0x74>
 800a972:	bf00      	nop
 800a974:	f3af 8000 	nop.w
 800a978:	c2f8f359 	.word	0xc2f8f359
 800a97c:	01a56e1f 	.word	0x01a56e1f
 800a980:	8800759c 	.word	0x8800759c
 800a984:	7e37e43c 	.word	0x7e37e43c
 800a988:	8800759c 	.word	0x8800759c
 800a98c:	fe37e43c 	.word	0xfe37e43c
 800a990:	c2f8f359 	.word	0xc2f8f359
 800a994:	81a56e1f 	.word	0x81a56e1f
 800a998:	43500000 	.word	0x43500000
 800a99c:	ffff3cb0 	.word	0xffff3cb0
 800a9a0:	3c900000 	.word	0x3c900000

0800a9a4 <with_errno>:
 800a9a4:	b510      	push	{r4, lr}
 800a9a6:	ed2d 8b02 	vpush	{d8}
 800a9aa:	eeb0 8a40 	vmov.f32	s16, s0
 800a9ae:	eef0 8a60 	vmov.f32	s17, s1
 800a9b2:	4604      	mov	r4, r0
 800a9b4:	f7fe fa60 	bl	8008e78 <__errno>
 800a9b8:	eeb0 0a48 	vmov.f32	s0, s16
 800a9bc:	eef0 0a68 	vmov.f32	s1, s17
 800a9c0:	ecbd 8b02 	vpop	{d8}
 800a9c4:	6004      	str	r4, [r0, #0]
 800a9c6:	bd10      	pop	{r4, pc}

0800a9c8 <xflow>:
 800a9c8:	4603      	mov	r3, r0
 800a9ca:	b507      	push	{r0, r1, r2, lr}
 800a9cc:	ec51 0b10 	vmov	r0, r1, d0
 800a9d0:	b183      	cbz	r3, 800a9f4 <xflow+0x2c>
 800a9d2:	4602      	mov	r2, r0
 800a9d4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a9d8:	e9cd 2300 	strd	r2, r3, [sp]
 800a9dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a9e0:	f7f5 fe02 	bl	80005e8 <__aeabi_dmul>
 800a9e4:	ec41 0b10 	vmov	d0, r0, r1
 800a9e8:	2022      	movs	r0, #34	@ 0x22
 800a9ea:	b003      	add	sp, #12
 800a9ec:	f85d eb04 	ldr.w	lr, [sp], #4
 800a9f0:	f7ff bfd8 	b.w	800a9a4 <with_errno>
 800a9f4:	4602      	mov	r2, r0
 800a9f6:	460b      	mov	r3, r1
 800a9f8:	e7ee      	b.n	800a9d8 <xflow+0x10>
 800a9fa:	0000      	movs	r0, r0
 800a9fc:	0000      	movs	r0, r0
	...

0800aa00 <__math_uflow>:
 800aa00:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800aa08 <__math_uflow+0x8>
 800aa04:	f7ff bfe0 	b.w	800a9c8 <xflow>
 800aa08:	00000000 	.word	0x00000000
 800aa0c:	10000000 	.word	0x10000000

0800aa10 <__math_oflow>:
 800aa10:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800aa18 <__math_oflow+0x8>
 800aa14:	f7ff bfd8 	b.w	800a9c8 <xflow>
 800aa18:	00000000 	.word	0x00000000
 800aa1c:	70000000 	.word	0x70000000

0800aa20 <_init>:
 800aa20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa22:	bf00      	nop
 800aa24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa26:	bc08      	pop	{r3}
 800aa28:	469e      	mov	lr, r3
 800aa2a:	4770      	bx	lr

0800aa2c <_fini>:
 800aa2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa2e:	bf00      	nop
 800aa30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa32:	bc08      	pop	{r3}
 800aa34:	469e      	mov	lr, r3
 800aa36:	4770      	bx	lr
