TimeQuest Timing Analyzer report for FPGA
Tue May 13 19:37:45 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 125C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 125C Model Setup Summary
  8. Slow 1200mV 125C Model Hold Summary
  9. Slow 1200mV 125C Model Recovery Summary
 10. Slow 1200mV 125C Model Removal Summary
 11. Slow 1200mV 125C Model Minimum Pulse Width Summary
 12. Slow 1200mV 125C Model Setup: 'altpll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 125C Model Setup: 'keyin[0]'
 14. Slow 1200mV 125C Model Setup: 'clk_divx:u_clk_divx|clk_div_reg'
 15. Slow 1200mV 125C Model Setup: 'clk'
 16. Slow 1200mV 125C Model Hold: 'keyin[0]'
 17. Slow 1200mV 125C Model Hold: 'altpll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 125C Model Hold: 'clk'
 19. Slow 1200mV 125C Model Hold: 'clk_divx:u_clk_divx|clk_div_reg'
 20. Slow 1200mV 125C Model Recovery: 'keyin[0]'
 21. Slow 1200mV 125C Model Removal: 'keyin[0]'
 22. Slow 1200mV 125C Model Minimum Pulse Width: 'keyin[0]'
 23. Slow 1200mV 125C Model Minimum Pulse Width: 'clk_divx:u_clk_divx|clk_div_reg'
 24. Slow 1200mV 125C Model Minimum Pulse Width: 'clk'
 25. Slow 1200mV 125C Model Minimum Pulse Width: 'altpll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Slow 1200mV 125C Model Metastability Report
 31. Slow 1200mV -40C Model Fmax Summary
 32. Slow 1200mV -40C Model Setup Summary
 33. Slow 1200mV -40C Model Hold Summary
 34. Slow 1200mV -40C Model Recovery Summary
 35. Slow 1200mV -40C Model Removal Summary
 36. Slow 1200mV -40C Model Minimum Pulse Width Summary
 37. Slow 1200mV -40C Model Setup: 'altpll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV -40C Model Setup: 'keyin[0]'
 39. Slow 1200mV -40C Model Setup: 'clk_divx:u_clk_divx|clk_div_reg'
 40. Slow 1200mV -40C Model Setup: 'clk'
 41. Slow 1200mV -40C Model Hold: 'keyin[0]'
 42. Slow 1200mV -40C Model Hold: 'altpll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV -40C Model Hold: 'clk'
 44. Slow 1200mV -40C Model Hold: 'clk_divx:u_clk_divx|clk_div_reg'
 45. Slow 1200mV -40C Model Recovery: 'keyin[0]'
 46. Slow 1200mV -40C Model Removal: 'keyin[0]'
 47. Slow 1200mV -40C Model Minimum Pulse Width: 'keyin[0]'
 48. Slow 1200mV -40C Model Minimum Pulse Width: 'clk_divx:u_clk_divx|clk_div_reg'
 49. Slow 1200mV -40C Model Minimum Pulse Width: 'clk'
 50. Slow 1200mV -40C Model Minimum Pulse Width: 'altpll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Slow 1200mV -40C Model Metastability Report
 56. Fast 1200mV -40C Model Setup Summary
 57. Fast 1200mV -40C Model Hold Summary
 58. Fast 1200mV -40C Model Recovery Summary
 59. Fast 1200mV -40C Model Removal Summary
 60. Fast 1200mV -40C Model Minimum Pulse Width Summary
 61. Fast 1200mV -40C Model Setup: 'altpll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV -40C Model Setup: 'keyin[0]'
 63. Fast 1200mV -40C Model Setup: 'clk_divx:u_clk_divx|clk_div_reg'
 64. Fast 1200mV -40C Model Setup: 'clk'
 65. Fast 1200mV -40C Model Hold: 'keyin[0]'
 66. Fast 1200mV -40C Model Hold: 'altpll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV -40C Model Hold: 'clk'
 68. Fast 1200mV -40C Model Hold: 'clk_divx:u_clk_divx|clk_div_reg'
 69. Fast 1200mV -40C Model Recovery: 'keyin[0]'
 70. Fast 1200mV -40C Model Removal: 'keyin[0]'
 71. Fast 1200mV -40C Model Minimum Pulse Width: 'keyin[0]'
 72. Fast 1200mV -40C Model Minimum Pulse Width: 'clk_divx:u_clk_divx|clk_div_reg'
 73. Fast 1200mV -40C Model Minimum Pulse Width: 'clk'
 74. Fast 1200mV -40C Model Minimum Pulse Width: 'altpll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Fast 1200mV -40C Model Metastability Report
 80. Multicorner Timing Analysis Summary
 81. Setup Times
 82. Hold Times
 83. Clock to Output Times
 84. Minimum Clock to Output Times
 85. Board Trace Model Assignments
 86. Input Transition Times
 87. Signal Integrity Metrics (Slow 1200mv n40c Model)
 88. Signal Integrity Metrics (Slow 1200mv 125c Model)
 89. Signal Integrity Metrics (Fast 1200mv n40c Model)
 90. Setup Transfers
 91. Hold Transfers
 92. Recovery Transfers
 93. Removal Transfers
 94. Report TCCS
 95. Report RSKM
 96. Unconstrained Paths
 97. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; FPGA                                                ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE40U19A7                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 4.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-10        ;  33.3%      ;
;     Processors 11-16       ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 30.039 ; 33.29 MHz  ; 0.000 ; 15.019 ; 50.00      ; 380       ; 253         ;       ;        ;           ;            ; false    ; clk    ; altpll1_inst|altpll_component|auto_generated|pll1|inclk[0] ; { altpll1_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; clk                                                      ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { clk }                                                      ;
; clk_divx:u_clk_divx|clk_div_reg                          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { clk_divx:u_clk_divx|clk_div_reg }                          ;
; keyin[0]                                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { keyin[0] }                                                 ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Fmax Summary                                                                                                                     ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; 31.24 MHz  ; 31.24 MHz       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 239.41 MHz ; 239.41 MHz      ; clk                                                      ;                                                               ;
; 295.33 MHz ; 295.33 MHz      ; clk_divx:u_clk_divx|clk_div_reg                          ;                                                               ;
; 452.08 MHz ; 250.0 MHz       ; keyin[0]                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup Summary                                               ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -25.722 ; -441.112      ;
; keyin[0]                                                 ; -3.564  ; -81.248       ;
; clk_divx:u_clk_divx|clk_div_reg                          ; -2.386  ; -16.400       ;
; clk                                                      ; 15.823  ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; keyin[0]                                                 ; -3.348 ; -75.987       ;
; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.301  ; 0.000         ;
; clk                                                      ; 0.662  ; 0.000         ;
; clk_divx:u_clk_divx|clk_div_reg                          ; 0.678  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------+
; Slow 1200mV 125C Model Recovery Summary ;
+----------+--------+---------------------+
; Clock    ; Slack  ; End Point TNS       ;
+----------+--------+---------------------+
; keyin[0] ; -0.404 ; -4.923              ;
+----------+--------+---------------------+


+----------------------------------------+
; Slow 1200mV 125C Model Removal Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; keyin[0] ; -2.080 ; -46.836            ;
+----------+--------+--------------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width Summary                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; keyin[0]                                                 ; -3.000 ; -3.000        ;
; clk_divx:u_clk_divx|clk_div_reg                          ; -1.487 ; -14.870       ;
; clk                                                      ; 9.747  ; 0.000         ;
; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.740 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'altpll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                 ;
+---------+-----------+------------------------------+---------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node ; To Node                      ; Launch Clock                    ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------+------------------------------+---------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -25.722 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.822     ; 22.848     ;
; -25.711 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.822     ; 22.837     ;
; -25.677 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.815     ; 22.810     ;
; -25.666 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.815     ; 22.799     ;
; -25.589 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.822     ; 22.715     ;
; -25.561 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.428     ; 23.081     ;
; -25.550 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.428     ; 23.070     ;
; -25.544 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.815     ; 22.677     ;
; -25.544 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.815     ; 22.677     ;
; -25.533 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.815     ; 22.666     ;
; -25.470 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.815     ; 22.603     ;
; -25.459 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.815     ; 22.592     ;
; -25.428 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.428     ; 22.948     ;
; -25.411 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.815     ; 22.544     ;
; -25.337 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.815     ; 22.470     ;
; -25.313 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.815     ; 22.446     ;
; -25.302 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.815     ; 22.435     ;
; -25.291 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.815     ; 22.424     ;
; -25.280 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.815     ; 22.413     ;
; -25.180 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.815     ; 22.313     ;
; -25.158 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.815     ; 22.291     ;
; -25.071 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.813     ; 22.206     ;
; -25.060 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.813     ; 22.195     ;
; -24.938 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.813     ; 22.073     ;
; -24.136 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.825     ; 21.259     ;
; -24.091 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 21.221     ;
; -23.975 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.431     ; 21.492     ;
; -23.958 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 21.088     ;
; -23.884 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 21.014     ;
; -23.727 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 20.857     ;
; -23.705 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 20.835     ;
; -23.485 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.816     ; 20.617     ;
; -23.355 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.813     ; 20.490     ;
; -23.348 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.813     ; 20.483     ;
; -23.226 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.813     ; 20.361     ;
; -21.773 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.816     ; 18.905     ;
; -21.652 ; cnt[5]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.825     ; 18.775     ;
; -21.608 ; cnt[5]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.431     ; 19.125     ;
; -21.607 ; cnt[5]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 18.737     ;
; -21.474 ; cnt[5]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 18.604     ;
; -21.474 ; cnt[5]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 18.604     ;
; -21.317 ; cnt[5]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 18.447     ;
; -21.295 ; cnt[5]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 18.425     ;
; -21.001 ; cnt[5]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.816     ; 18.133     ;
; -19.517 ; cnt[4]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.431     ; 17.034     ;
; -19.511 ; cnt[4]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 16.641     ;
; -19.493 ; cnt[4]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.825     ; 16.616     ;
; -19.383 ; cnt[4]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 16.513     ;
; -19.344 ; cnt[4]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 16.474     ;
; -19.289 ; cnt[5]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.816     ; 16.421     ;
; -19.226 ; cnt[4]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 16.356     ;
; -19.204 ; cnt[4]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 16.334     ;
; -18.617 ; cnt[4]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.816     ; 15.749     ;
; -17.516 ; cnt[3]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.822     ; 14.642     ;
; -17.471 ; cnt[3]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.815     ; 14.604     ;
; -17.355 ; cnt[3]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.428     ; 14.875     ;
; -17.338 ; cnt[3]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.815     ; 14.471     ;
; -17.264 ; cnt[3]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.815     ; 14.397     ;
; -17.107 ; cnt[3]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.815     ; 14.240     ;
; -17.085 ; cnt[3]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.815     ; 14.218     ;
; -16.865 ; cnt[3]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.813     ; 14.000     ;
; -16.678 ; cnt[4]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.816     ; 13.810     ;
; -15.158 ; cnt[3]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.813     ; 12.293     ;
; -14.997 ; cnt[2]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.825     ; 12.120     ;
; -14.952 ; cnt[2]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 12.082     ;
; -14.836 ; cnt[2]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.431     ; 12.353     ;
; -14.819 ; cnt[2]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 11.949     ;
; -14.745 ; cnt[2]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 11.875     ;
; -14.588 ; cnt[2]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 11.718     ;
; -14.566 ; cnt[2]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 11.696     ;
; -14.346 ; cnt[2]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.816     ; 11.478     ;
; -12.782 ; cnt[1]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.431     ; 10.299     ;
; -12.776 ; cnt[1]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 9.906      ;
; -12.758 ; cnt[1]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.825     ; 9.881      ;
; -12.648 ; cnt[1]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 9.778      ;
; -12.630 ; cnt[2]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.816     ; 9.762      ;
; -12.609 ; cnt[1]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 9.739      ;
; -12.491 ; cnt[1]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 9.621      ;
; -12.469 ; cnt[1]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 9.599      ;
; -11.882 ; cnt[1]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.816     ; 9.014      ;
; -10.502 ; cnt[1]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.816     ; 7.634      ;
; -9.432  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.816     ; 6.564      ;
; -9.330  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.431     ; 6.847      ;
; -9.153  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 6.283      ;
; -9.152  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.825     ; 6.275      ;
; -9.025  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 6.155      ;
; -8.986  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 6.116      ;
; -8.868  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 5.998      ;
; -8.846  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.818     ; 5.976      ;
; -8.371  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.816     ; 5.503      ;
; -6.066  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[7]  ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.046     ; 5.968      ;
; -5.914  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[7]  ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.046     ; 5.816      ;
; -5.886  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[15] ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.055     ; 5.779      ;
; -5.884  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[8]  ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.046     ; 5.786      ;
; -5.737  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[15] ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.055     ; 5.630      ;
; -5.733  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[8]  ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.046     ; 5.635      ;
; -5.580  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[6]  ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.339      ; 5.867      ;
; -5.570  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[12] ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.048     ; 5.470      ;
; -5.570  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[13] ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.048     ; 5.470      ;
; -5.570  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[14] ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.048     ; 5.470      ;
+---------+-----------+------------------------------+---------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'keyin[0]'                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                            ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -3.564 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.478      ; 7.081      ;
; -3.549 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.544      ; 6.943      ;
; -3.497 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.543      ; 7.073      ;
; -3.476 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.683      ; 6.873      ;
; -3.454 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.108      ; 6.601      ;
; -3.443 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.105      ; 6.587      ;
; -3.439 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.174      ; 6.463      ;
; -3.430 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.171      ; 6.451      ;
; -3.428 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a0              ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.232      ; 6.510      ;
; -3.425 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.476      ; 7.080      ;
; -3.423 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.107      ; 6.569      ;
; -3.420 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a52             ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.364      ; 6.498      ;
; -3.418 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.668      ; 6.954      ;
; -3.417 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.656      ; 6.929      ;
; -3.408 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.173      ; 6.431      ;
; -3.408 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a4              ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.372      ; 6.494      ;
; -3.406 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.544      ; 6.949      ;
; -3.404 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.682      ; 6.944      ;
; -3.398 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.681      ; 6.942      ;
; -3.390 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.673      ; 6.925      ;
; -3.387 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.173      ; 6.593      ;
; -3.376 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.674      ; 6.922      ;
; -3.376 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.546      ; 6.914      ;
; -3.376 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.170      ; 6.579      ;
; -3.375 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.674      ; 6.921      ;
; -3.371 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.543      ; 6.909      ;
; -3.370 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.547      ; 6.923      ;
; -3.369 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1]      ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.679      ; 6.762      ;
; -3.366 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.313      ; 6.393      ;
; -3.364 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.310      ; 6.388      ;
; -3.364 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a76             ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.385      ; 6.463      ;
; -3.356 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.172      ; 6.561      ;
; -3.351 ; vga_pic:vga_pic|gray_data[2]                                                                                            ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.536      ; 6.920      ;
; -3.342 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1]      ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.624      ; 6.835      ;
; -3.340 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.681      ; 6.877      ;
; -3.339 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.681      ; 6.882      ;
; -3.334 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.628      ; 6.831      ;
; -3.332 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.104      ; 6.475      ;
; -3.326 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a28             ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.365      ; 6.405      ;
; -3.322 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.170      ; 6.342      ;
; -3.317 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.312      ; 6.343      ;
; -3.316 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.675      ; 6.849      ;
; -3.315 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.106      ; 6.600      ;
; -3.313 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0]      ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.679      ; 6.706      ;
; -3.308 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.298      ; 6.474      ;
; -3.307 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.286      ; 6.449      ;
; -3.306 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.678      ; 6.853      ;
; -3.306 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.295      ; 6.469      ;
; -3.304 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.103      ; 6.586      ;
; -3.296 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.174      ; 6.469      ;
; -3.296 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.283      ; 6.435      ;
; -3.294 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.312      ; 6.464      ;
; -3.293 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0]      ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.675      ; 6.838      ;
; -3.292 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.309      ; 6.459      ;
; -3.288 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.311      ; 6.462      ;
; -3.286 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.308      ; 6.457      ;
; -3.285 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0]      ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.540      ; 6.675      ;
; -3.285 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.171      ; 6.455      ;
; -3.284 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.105      ; 6.568      ;
; -3.280 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.303      ; 6.445      ;
; -3.278 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.300      ; 6.440      ;
; -3.276 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.285      ; 6.417      ;
; -3.273 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0]      ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.670      ; 6.815      ;
; -3.272 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0]      ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.677      ; 6.811      ;
; -3.271 ; vga_pic:vga_pic|gray_data[2]                                                                                            ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.649      ; 6.776      ;
; -3.266 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.297      ; 6.431      ;
; -3.266 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.304      ; 6.442      ;
; -3.266 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.176      ; 6.434      ;
; -3.265 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.169      ; 6.467      ;
; -3.265 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.173      ; 6.437      ;
; -3.265 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.304      ; 6.441      ;
; -3.264 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.301      ; 6.437      ;
; -3.262 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.301      ; 6.435      ;
; -3.261 ; vga_pic:vga_pic|gray_data[3]                                                                                            ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.536      ; 6.792      ;
; -3.261 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.173      ; 6.429      ;
; -3.260 ; vga_pic:vga_pic|gray_data[2]                                                                                            ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.537      ; 6.796      ;
; -3.260 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.177      ; 6.443      ;
; -3.259 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a37             ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.357      ; 6.486      ;
; -3.256 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.309      ; 6.279      ;
; -3.255 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.310      ; 6.428      ;
; -3.255 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1]      ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.543      ; 6.804      ;
; -3.255 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.173      ; 6.420      ;
; -3.252 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.675      ; 6.791      ;
; -3.250 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.170      ; 6.415      ;
; -3.249 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.174      ; 6.429      ;
; -3.248 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.678      ; 6.792      ;
; -3.246 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.311      ; 6.415      ;
; -3.246 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0]      ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.624      ; 6.739      ;
; -3.240 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.679      ; 6.789      ;
; -3.239 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.302      ; 6.403      ;
; -3.238 ; vga_pic:vga_pic|gray_data[3]                                                                                            ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.469      ; 6.886      ;
; -3.235 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1]      ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.678      ; 6.771      ;
; -3.235 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.175      ; 6.402      ;
; -3.234 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.303      ; 6.409      ;
; -3.230 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.172      ; 6.397      ;
; -3.230 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.311      ; 6.397      ;
; -3.229 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.176      ; 6.411      ;
; -3.229 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.311      ; 6.402      ;
; -3.229 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a6              ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.386      ; 6.477      ;
; -3.228 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.308      ; 6.392      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'clk_divx:u_clk_divx|clk_div_reg'                                                                           ;
+--------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; -2.386 ; cnt[3]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.075     ; 3.308      ;
; -2.275 ; cnt[9]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.073     ; 3.199      ;
; -2.242 ; cnt[9]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.075     ; 3.164      ;
; -2.238 ; cnt[9]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.075     ; 3.160      ;
; -2.218 ; cnt[8]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.073     ; 3.142      ;
; -2.207 ; cnt[3]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.075     ; 3.129      ;
; -2.185 ; cnt[8]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.075     ; 3.107      ;
; -2.181 ; cnt[8]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.075     ; 3.103      ;
; -2.146 ; cnt[9]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.075     ; 3.068      ;
; -2.145 ; cnt[0]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 3.066      ;
; -2.112 ; cnt[0]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.078     ; 3.031      ;
; -2.108 ; cnt[0]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.078     ; 3.027      ;
; -2.102 ; cnt[1]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 3.023      ;
; -2.089 ; cnt[8]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.075     ; 3.011      ;
; -2.070 ; cnt[9]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.073     ; 2.994      ;
; -2.069 ; cnt[1]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.078     ; 2.988      ;
; -2.065 ; cnt[1]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.078     ; 2.984      ;
; -2.065 ; cnt[3]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.073     ; 2.989      ;
; -2.064 ; cnt[3]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.075     ; 2.986      ;
; -2.026 ; cnt[1]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.078     ; 2.945      ;
; -2.016 ; cnt[0]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.078     ; 2.935      ;
; -2.013 ; cnt[8]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.073     ; 2.937      ;
; -2.000 ; cnt[6]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 2.921      ;
; -1.971 ; cnt[6]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.078     ; 2.890      ;
; -1.969 ; cnt[6]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.078     ; 2.888      ;
; -1.940 ; cnt[0]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 2.861      ;
; -1.897 ; cnt[1]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 2.818      ;
; -1.871 ; cnt[6]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.078     ; 2.790      ;
; -1.870 ; cnt[7]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.073     ; 2.794      ;
; -1.870 ; cnt[4]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 2.791      ;
; -1.865 ; cnt[4]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.078     ; 2.784      ;
; -1.863 ; cnt[9]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 2.784      ;
; -1.863 ; cnt[4]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.078     ; 2.782      ;
; -1.837 ; cnt[7]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.075     ; 2.759      ;
; -1.833 ; cnt[7]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.075     ; 2.755      ;
; -1.806 ; cnt[8]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 2.727      ;
; -1.801 ; cnt[7]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.075     ; 2.723      ;
; -1.797 ; cnt[2]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.078     ; 2.716      ;
; -1.795 ; cnt[6]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 2.716      ;
; -1.747 ; cnt[3]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.073     ; 2.671      ;
; -1.746 ; cnt[5]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.078     ; 2.665      ;
; -1.740 ; cnt[2]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.078     ; 2.659      ;
; -1.738 ; cnt[4]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.078     ; 2.657      ;
; -1.737 ; cnt[0]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.079     ; 2.655      ;
; -1.695 ; cnt[1]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.079     ; 2.613      ;
; -1.688 ; cnt[5]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 2.609      ;
; -1.670 ; cnt[5]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.078     ; 2.589      ;
; -1.668 ; cnt[5]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.078     ; 2.587      ;
; -1.665 ; cnt[7]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.073     ; 2.589      ;
; -1.663 ; cnt[4]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 2.584      ;
; -1.603 ; cnt[2]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.079     ; 2.521      ;
; -1.596 ; cnt[2]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.078     ; 2.515      ;
; -1.588 ; cnt[2]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 2.509      ;
; -1.588 ; cnt[6]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.079     ; 2.506      ;
; -1.578 ; cnt[3]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 2.499      ;
; -1.483 ; cnt[5]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 2.404      ;
; -1.458 ; cnt[7]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 2.379      ;
; -1.442 ; cnt[4]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.079     ; 2.360      ;
; -1.394 ; cnt[3]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.073     ; 2.318      ;
; -1.383 ; cnt[2]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 2.304      ;
; -1.276 ; cnt[5]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.079     ; 2.194      ;
; -1.034 ; cnt[1]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 1.955      ;
; -0.945 ; cnt[0]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 1.866      ;
; -0.894 ; cnt[1]    ; cnt[2]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 1.815      ;
; -0.805 ; cnt[2]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 1.726      ;
; -0.805 ; cnt[0]    ; cnt[2]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 1.726      ;
; -0.761 ; cnt[0]    ; cnt[1]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 1.682      ;
; -0.277 ; cnt[0]    ; cnt[0]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 1.198      ;
; -0.272 ; cnt[4]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 1.193      ;
; -0.272 ; cnt[2]    ; cnt[2]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 1.193      ;
; -0.245 ; cnt[1]    ; cnt[1]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.076     ; 1.166      ;
+--------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'clk'                                                                                                      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 15.823 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.076     ; 4.098      ;
; 15.902 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.076     ; 4.019      ;
; 15.956 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.965      ;
; 15.972 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.949      ;
; 16.005 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.916      ;
; 16.049 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.872      ;
; 16.084 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.837      ;
; 16.131 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.790      ;
; 16.138 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.783      ;
; 16.166 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.754      ;
; 16.184 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.737      ;
; 16.193 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.728      ;
; 16.199 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.721      ;
; 16.235 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.686      ;
; 16.263 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.658      ;
; 16.265 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.656      ;
; 16.266 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.655      ;
; 16.296 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.625      ;
; 16.297 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.624      ;
; 16.317 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.604      ;
; 16.320 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.601      ;
; 16.325 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.595      ;
; 16.332 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.588      ;
; 16.350 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.571      ;
; 16.376 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.545      ;
; 16.384 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.537      ;
; 16.387 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.533      ;
; 16.391 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.530      ;
; 16.410 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.511      ;
; 16.417 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.504      ;
; 16.420 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.500      ;
; 16.430 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.491      ;
; 16.443 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.477      ;
; 16.445 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.476      ;
; 16.455 ; clk_divx:u_clk_divx|cnt[13] ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.465      ;
; 16.455 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.466      ;
; 16.459 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.461      ;
; 16.460 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.460      ;
; 16.473 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.448      ;
; 16.476 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.444      ;
; 16.483 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.438      ;
; 16.487 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.076     ; 3.434      ;
; 16.489 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[13] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.432      ;
; 16.495 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.076     ; 3.426      ;
; 16.522 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[13] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.399      ;
; 16.523 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.398      ;
; 16.525 ; clk_divx:u_clk_divx|cnt[11] ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.396      ;
; 16.537 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.076     ; 3.384      ;
; 16.546 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.374      ;
; 16.547 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.374      ;
; 16.553 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.367      ;
; 16.554 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.367      ;
; 16.558 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.363      ;
; 16.566 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.355      ;
; 16.585 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.335      ;
; 16.586 ; clk_divx:u_clk_divx|cnt[12] ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.334      ;
; 16.589 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.332      ;
; 16.596 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.325      ;
; 16.597 ; clk_divx:u_clk_divx|cnt[15] ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.323      ;
; 16.602 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.318      ;
; 16.609 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[14] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.312      ;
; 16.609 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.311      ;
; 16.611 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.309      ;
; 16.611 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.310      ;
; 16.616 ; clk_divx:u_clk_divx|cnt[10] ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.305      ;
; 16.628 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.076     ; 3.293      ;
; 16.637 ; clk_divx:u_clk_divx|cnt[13] ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.283      ;
; 16.637 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.076     ; 3.284      ;
; 16.643 ; clk_divx:u_clk_divx|cnt[12] ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.277      ;
; 16.648 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[13] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.273      ;
; 16.655 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[13] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.266      ;
; 16.667 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.254      ;
; 16.676 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.244      ;
; 16.677 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.243      ;
; 16.678 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.242      ;
; 16.680 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.240      ;
; 16.681 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.240      ;
; 16.681 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.239      ;
; 16.684 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.236      ;
; 16.685 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.235      ;
; 16.686 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.234      ;
; 16.687 ; clk_divx:u_clk_divx|cnt[10] ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.234      ;
; 16.687 ; clk_divx:u_clk_divx|cnt[11] ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.076     ; 3.234      ;
; 16.688 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[14] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.233      ;
; 16.693 ; clk_divx:u_clk_divx|cnt[14] ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.227      ;
; 16.696 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.224      ;
; 16.707 ; clk_divx:u_clk_divx|cnt[11] ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.214      ;
; 16.709 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.212      ;
; 16.715 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.206      ;
; 16.735 ; clk_divx:u_clk_divx|cnt[14] ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.185      ;
; 16.736 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.184      ;
; 16.742 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[14] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.179      ;
; 16.745 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.176      ;
; 16.747 ; clk_divx:u_clk_divx|cnt[18] ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.076     ; 3.174      ;
; 16.756 ; clk_divx:u_clk_divx|cnt[16] ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.076     ; 3.165      ;
; 16.762 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.159      ;
; 16.779 ; clk_divx:u_clk_divx|cnt[15] ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.141      ;
; 16.782 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[13] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.139      ;
; 16.783 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[13] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.138      ;
; 16.794 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.076     ; 3.127      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'keyin[0]'                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                            ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -3.348 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.351      ; 2.073      ;
; -3.344 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.350      ; 2.076      ;
; -3.342 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.347      ; 2.075      ;
; -3.266 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.350      ; 2.154      ;
; -3.264 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.347      ; 2.153      ;
; -3.237 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.355      ; 2.188      ;
; -3.229 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.353      ; 2.194      ;
; -3.229 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.353      ; 2.194      ;
; -3.226 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.298      ; 2.142      ;
; -3.173 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.345      ; 2.242      ;
; -3.169 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.344      ; 2.245      ;
; -3.169 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.345      ; 2.246      ;
; -3.166 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.353      ; 2.257      ;
; -3.157 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.327      ; 2.240      ;
; -3.156 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.353      ; 2.267      ;
; -3.138 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.339      ; 2.271      ;
; -3.101 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.213      ; 2.182      ;
; -3.094 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.213      ; 2.189      ;
; -3.094 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.210      ; 2.186      ;
; -3.072 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.211      ; 2.209      ;
; -3.020 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.211      ; 2.261      ;
; -3.015 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.139      ; 2.194      ;
; -2.994 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.142      ; 2.218      ;
; -2.984 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.210      ; 2.296      ;
; -2.593 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.944      ; 2.421      ;
; -2.589 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.943      ; 2.424      ;
; -2.587 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.940      ; 2.423      ;
; -2.511 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.943      ; 2.502      ;
; -2.509 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.940      ; 2.501      ;
; -2.482 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.948      ; 2.536      ;
; -2.474 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.946      ; 2.542      ;
; -2.474 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.946      ; 2.542      ;
; -2.471 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.891      ; 2.490      ;
; -2.418 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.938      ; 2.590      ;
; -2.414 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.937      ; 2.593      ;
; -2.411 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.946      ; 2.605      ;
; -2.410 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.938      ; 2.598      ;
; -2.399 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.946      ; 2.617      ;
; -2.398 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.920      ; 2.592      ;
; -2.383 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.932      ; 2.619      ;
; -2.342 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.806      ; 2.534      ;
; -2.335 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.806      ; 2.541      ;
; -2.335 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.803      ; 2.538      ;
; -2.313 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.804      ; 2.561      ;
; -2.261 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.804      ; 2.613      ;
; -2.256 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.732      ; 2.546      ;
; -2.235 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.735      ; 2.570      ;
; -2.225 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.803      ; 2.648      ;
; -0.604 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[12] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.298      ; 4.694      ;
; -0.604 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[22] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.301      ; 4.697      ;
; -0.577 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[4]  ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.306      ; 4.729      ;
; -0.567 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[14] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.304      ; 4.737      ;
; -0.567 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[6]  ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.304      ; 4.737      ;
; -0.566 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[20] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.249      ; 4.683      ;
; -0.552 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[13] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.302      ; 4.750      ;
; -0.548 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[5]  ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.301      ; 4.753      ;
; -0.546 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[21] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.298      ; 4.752      ;
; -0.515 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[8]  ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.296      ; 4.781      ;
; -0.511 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[16] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.295      ; 4.784      ;
; -0.499 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[19] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.304      ; 4.805      ;
; -0.497 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[17] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.296      ; 4.799      ;
; -0.486 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[1]  ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.304      ; 4.818      ;
; -0.483 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[7]  ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.290      ; 4.807      ;
; -0.426 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[15] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.164      ; 4.738      ;
; -0.419 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[23] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.164      ; 4.745      ;
; -0.417 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[9]  ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.093      ; 4.676      ;
; -0.389 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[2]  ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.278      ; 4.889      ;
; -0.351 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[0]  ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.162      ; 4.811      ;
; -0.324 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[3]  ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.090      ; 4.766      ;
; -0.306 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[10] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.162      ; 4.856      ;
; -0.306 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[11] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.161      ; 4.855      ;
; -0.304 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[13] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.302      ; 4.518      ;
; -0.300 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[5]  ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.301      ; 4.521      ;
; -0.298 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[21] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.298      ; 4.520      ;
; -0.268 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[22] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.301      ; 4.553      ;
; -0.267 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[12] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.298      ; 4.551      ;
; -0.243 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[4]  ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.306      ; 4.583      ;
; -0.241 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[20] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.249      ; 4.528      ;
; -0.239 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[14] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.304      ; 4.585      ;
; -0.234 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[6]  ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.304      ; 4.590      ;
; -0.218 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[18] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 5.161      ; 4.943      ;
; -0.207 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[19] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.304      ; 4.617      ;
; -0.190 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[8]  ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.296      ; 4.626      ;
; -0.186 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[16] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.295      ; 4.629      ;
; -0.184 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[17] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.296      ; 4.632      ;
; -0.184 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[1]  ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.304      ; 4.640      ;
; -0.161 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[7]  ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.290      ; 4.649      ;
; -0.131 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[15] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.164      ; 4.553      ;
; -0.124 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[23] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.164      ; 4.560      ;
; -0.120 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[9]  ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.093      ; 4.493      ;
; -0.112 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[2]  ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.278      ; 4.686      ;
; -0.043 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[0]  ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.162      ; 4.639      ;
; -0.028 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[3]  ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.090      ; 4.582      ;
; -0.022 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[11] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.161      ; 4.659      ;
; -0.016 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0] ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.206      ; 5.260      ;
; -0.006 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[10] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.162      ; 4.676      ;
; 0.086  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[18] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 5.161      ; 4.767      ;
; 0.304  ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a45        ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.014      ; 5.388      ;
; 0.306  ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1] ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.343      ; 5.719      ;
; 0.316  ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0] ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.343      ; 5.729      ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'altpll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                              ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.301 ; vga_pic:vga_pic|ram_addr[9]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.980      ;
; 0.306 ; vga_pic:vga_pic|ram_addr[6]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.985      ;
; 0.310 ; vga_pic:vga_pic|ram_addr[10]                                                                                                                               ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.989      ;
; 0.344 ; vga_pic:vga_pic|ram_addr[8]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.023      ;
; 0.358 ; vga_pic:vga_pic|ram_addr[7]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.037      ;
; 0.361 ; vga_pic:vga_pic|ram_addr[5]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.040      ;
; 0.372 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.051      ;
; 0.373 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~portb_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.053      ;
; 0.375 ; vga_pic:vga_pic|rom_addr[11]                                                                                                                               ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a45~porta_address_reg0                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.048      ;
; 0.386 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[4] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.065      ;
; 0.387 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[4] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~portb_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.067      ;
; 0.393 ; vga_pic:vga_pic|gray_data[2]                                                                                                                               ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_datain_reg0  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.093      ;
; 0.397 ; vga_pic:vga_pic|gray_data[1]                                                                                                                               ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_datain_reg0  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.097      ;
; 0.400 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.079      ;
; 0.401 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~portb_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.081      ;
; 0.402 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[1] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.081      ;
; 0.402 ; vga_pic:vga_pic|gray_data[0]                                                                                                                               ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_datain_reg0  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.102      ;
; 0.403 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[1] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~portb_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.083      ;
; 0.413 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.092      ;
; 0.414 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~portb_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.094      ;
; 0.424 ; vga_pic:vga_pic|gray_data[6]                                                                                                                               ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_datain_reg0  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.124      ;
; 0.426 ; vga_pic:vga_pic|ram_rden                                                                                                                                   ; vga_pic:vga_pic|ram_rden                                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.692      ;
; 0.426 ; vga_pic:vga_pic|rom_en1                                                                                                                                    ; vga_pic:vga_pic|rom_en1                                                                                                                                                              ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.692      ;
; 0.426 ; vga_pic:vga_pic|rom_en                                                                                                                                     ; vga_pic:vga_pic|rom_en                                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.692      ;
; 0.426 ; vga_ctrl:vga_ctrl|cntv[9]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[9]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.692      ;
; 0.426 ; vga_ctrl:vga_ctrl|cntv[10]                                                                                                                                 ; vga_ctrl:vga_ctrl|cntv[10]                                                                                                                                                           ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.692      ;
; 0.426 ; vga_ctrl:vga_ctrl|cntv[0]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[0]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.692      ;
; 0.426 ; vga_ctrl:vga_ctrl|cntv[1]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[1]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.692      ;
; 0.426 ; vga_ctrl:vga_ctrl|cntv[2]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[2]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.692      ;
; 0.426 ; vga_ctrl:vga_ctrl|cntv[3]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[3]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.692      ;
; 0.426 ; vga_ctrl:vga_ctrl|cntv[4]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[4]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.692      ;
; 0.426 ; vga_ctrl:vga_ctrl|cntv[7]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[7]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.692      ;
; 0.426 ; vga_ctrl:vga_ctrl|cntv[5]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[5]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.692      ;
; 0.426 ; vga_ctrl:vga_ctrl|cntv[6]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[6]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.692      ;
; 0.426 ; vga_ctrl:vga_ctrl|cntv[8]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[8]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.692      ;
; 0.427 ; vga_pic:vga_pic|PIC_START_X[5]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[5]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.692      ;
; 0.427 ; vga_pic:vga_pic|PIC_START_X[6]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[6]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.692      ;
; 0.427 ; vga_pic:vga_pic|PIC_START_X[7]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[7]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.692      ;
; 0.427 ; vga_pic:vga_pic|PIC_START_X[8]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[8]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.692      ;
; 0.427 ; vga_pic:vga_pic|PIC_START_X[9]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[9]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.692      ;
; 0.427 ; vga_pic:vga_pic|PIC_START_X[1]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[1]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.692      ;
; 0.427 ; vga_pic:vga_pic|PIC_START_X[0]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[0]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.692      ;
; 0.427 ; vga_pic:vga_pic|PIC_START_X[2]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[2]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.692      ;
; 0.427 ; vga_pic:vga_pic|PIC_START_X[3]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[3]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.692      ;
; 0.427 ; vga_pic:vga_pic|PIC_START_X[4]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[4]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.692      ;
; 0.449 ; vga_pic:vga_pic|sobel:u_sobel|reg32[2]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg31[2]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.716      ;
; 0.452 ; vga_pic:vga_pic|sobel:u_sobel|reg23[1]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg22[1]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.719      ;
; 0.453 ; vga_pic:vga_pic|sobel:u_sobel|reg12[1]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg11[1]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.719      ;
; 0.464 ; vga_pic:vga_pic|sobel:u_sobel|reg12[0]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg11[0]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.730      ;
; 0.587 ; vga_pic:vga_pic|ram_addr[0]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.265      ;
; 0.590 ; vga_pic:vga_pic|ram_rden                                                                                                                                   ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg                                                              ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.275      ;
; 0.601 ; vga_pic:vga_pic|sobel:u_sobel|reg12[2]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg11[2]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.868      ;
; 0.603 ; vga_pic:vga_pic|ram_addr[11]                                                                                                                               ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.284      ;
; 0.608 ; vga_pic:vga_pic|sobel:u_sobel|reg23[0]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg22[0]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.875      ;
; 0.619 ; vga_pic:vga_pic|sobel:u_sobel|reg22[5]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg21[5]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.884      ;
; 0.619 ; vga_pic:vga_pic|sobel:u_sobel|reg22[4]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg21[4]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.884      ;
; 0.620 ; vga_pic:vga_pic|sobel:u_sobel|reg22[3]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg21[3]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.885      ;
; 0.620 ; vga_pic:vga_pic|sobel:u_sobel|reg22[2]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg21[2]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.885      ;
; 0.625 ; vga_pic:vga_pic|sobel:u_sobel|reg12[3]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg11[3]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.891      ;
; 0.625 ; vga_pic:vga_pic|sobel:u_sobel|reg32[1]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg31[1]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.892      ;
; 0.625 ; vga_pic:vga_pic|sobel:u_sobel|reg32[0]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg31[0]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.892      ;
; 0.626 ; vga_pic:vga_pic|sobel:u_sobel|reg12[6]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg11[6]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.892      ;
; 0.626 ; vga_pic:vga_pic|sobel:u_sobel|reg12[5]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg11[5]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.892      ;
; 0.626 ; vga_pic:vga_pic|sobel:u_sobel|reg32[5]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg31[5]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.893      ;
; 0.627 ; vga_pic:vga_pic|sobel:u_sobel|reg32[4]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg31[4]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.894      ;
; 0.631 ; vga_pic:vga_pic|ram_addr[9]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.309      ;
; 0.640 ; vga_pic:vga_pic|sobel:u_sobel|reg13[0]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg12[0]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.906      ;
; 0.641 ; vga_pic:vga_pic|sobel:u_sobel|Gy3[7]                                                                                                                       ; vga_pic:vga_pic|sobel:u_sobel|Gy[7]                                                                                                                                                  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.908      ;
; 0.642 ; vga_pic:vga_pic|ram_addr[9]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.323      ;
; 0.644 ; vga_pic:vga_pic|ram_addr[10]                                                                                                                               ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.322      ;
; 0.647 ; vga_pic:vga_pic|sobel:u_sobel|reg33[3]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg32[3]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.913      ;
; 0.648 ; vga_pic:vga_pic|ram_addr[5]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.326      ;
; 0.648 ; vga_pic:vga_pic|ram_addr[5]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.329      ;
; 0.653 ; vga_pic:vga_pic|ram_addr[9]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.335      ;
; 0.659 ; vga_pic:vga_pic|ram_addr[6]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.341      ;
; 0.662 ; vga_pic:vga_pic|ram_addr[8]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.343      ;
; 0.666 ; vga_pic:vga_pic|sobel:u_sobel|reg23[4]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg22[4]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.927      ;
; 0.666 ; vga_pic:vga_pic|ram_addr[8]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.348      ;
; 0.671 ; vga_pic:vga_pic|ram_addr[7]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.353      ;
; 0.672 ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[4]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[4]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.938      ;
; 0.672 ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[3]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[3]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.938      ;
; 0.672 ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[1]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[1]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.938      ;
; 0.673 ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[3]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[3]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.939      ;
; 0.673 ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[1]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[1]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.939      ;
; 0.676 ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[2]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[2]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.942      ;
; 0.677 ; vga_pic:vga_pic|ram_addr[1]                                                                                                                                ; vga_pic:vga_pic|ram_addr[1]                                                                                                                                                          ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.943      ;
; 0.677 ; vga_pic:vga_pic|ram_addr[3]                                                                                                                                ; vga_pic:vga_pic|ram_addr[3]                                                                                                                                                          ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.943      ;
; 0.677 ; vga_pic:vga_pic|ram_addr[11]                                                                                                                               ; vga_pic:vga_pic|ram_addr[11]                                                                                                                                                         ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.943      ;
; 0.677 ; vga_pic:vga_pic|ram_addr[13]                                                                                                                               ; vga_pic:vga_pic|ram_addr[13]                                                                                                                                                         ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.943      ;
; 0.679 ; vga_pic:vga_pic|ram_addr[6]                                                                                                                                ; vga_pic:vga_pic|ram_addr[6]                                                                                                                                                          ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.945      ;
; 0.679 ; vga_pic:vga_pic|ram_addr[9]                                                                                                                                ; vga_pic:vga_pic|ram_addr[9]                                                                                                                                                          ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.945      ;
; 0.679 ; vga_pic:vga_pic|ram_addr[15]                                                                                                                               ; vga_pic:vga_pic|ram_addr[15]                                                                                                                                                         ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.945      ;
; 0.680 ; vga_pic:vga_pic|sobel:u_sobel|reg33[7]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|Gx3[7]                                                                                                                                                 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.946      ;
; 0.680 ; vga_pic:vga_pic|sobel:u_sobel|reg33[6]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|Gx3[6]                                                                                                                                                 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.946      ;
; 0.680 ; vga_pic:vga_pic|sobel:u_sobel|reg33[4]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|Gx3[4]                                                                                                                                                 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.946      ;
; 0.680 ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[6]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[6]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.946      ;
; 0.680 ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[6]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[6]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.946      ;
; 0.680 ; vga_pic:vga_pic|ram_addr[2]                                                                                                                                ; vga_pic:vga_pic|ram_addr[2]                                                                                                                                                          ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.946      ;
; 0.681 ; vga_pic:vga_pic|ram_addr[12]                                                                                                                               ; vga_pic:vga_pic|ram_addr[12]                                                                                                                                                         ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.947      ;
; 0.681 ; vga_pic:vga_pic|ram_addr[14]                                                                                                                               ; vga_pic:vga_pic|ram_addr[14]                                                                                                                                                         ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.947      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'clk'                                                                                                          ;
+-------+-----------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.662 ; clk_divx:u_clk_divx|cnt[11] ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.076      ; 0.927      ;
; 0.662 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.076      ; 0.927      ;
; 0.663 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[1]      ; clk          ; clk         ; 0.000        ; 0.076      ; 0.928      ;
; 0.664 ; clk_divx:u_clk_divx|cnt[18] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.077      ; 0.930      ;
; 0.665 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[3]      ; clk          ; clk         ; 0.000        ; 0.076      ; 0.930      ;
; 0.665 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[2]      ; clk          ; clk         ; 0.000        ; 0.076      ; 0.930      ;
; 0.666 ; clk_divx:u_clk_divx|cnt[16] ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.077      ; 0.932      ;
; 0.666 ; clk_divx:u_clk_divx|cnt[10] ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.076      ; 0.931      ;
; 0.666 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.076      ; 0.931      ;
; 0.668 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.076      ; 0.933      ;
; 0.679 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.076      ; 0.944      ;
; 0.682 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.076      ; 0.947      ;
; 0.707 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[0]      ; clk          ; clk         ; 0.000        ; 0.076      ; 0.972      ;
; 0.942 ; clk_divx:u_clk_divx|cnt[23] ; clk_divx:u_clk_divx|cnt[23]     ; clk          ; clk         ; 0.000        ; 0.077      ; 1.208      ;
; 0.989 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.254      ;
; 0.990 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[2]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.255      ;
; 0.992 ; clk_divx:u_clk_divx|cnt[17] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.077      ; 1.258      ;
; 0.993 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.258      ;
; 0.994 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.259      ;
; 1.007 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.272      ;
; 1.008 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[3]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.273      ;
; 1.009 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.274      ;
; 1.013 ; clk_divx:u_clk_divx|cnt[10] ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.278      ;
; 1.013 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.278      ;
; 1.014 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.279      ;
; 1.014 ; clk_divx:u_clk_divx|cnt[16] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.077      ; 1.280      ;
; 1.015 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.280      ;
; 1.016 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.281      ;
; 1.028 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[1]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.293      ;
; 1.029 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[2]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.294      ;
; 1.030 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.295      ;
; 1.122 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.387      ;
; 1.123 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[3]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.388      ;
; 1.124 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.389      ;
; 1.126 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.391      ;
; 1.127 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.392      ;
; 1.127 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.392      ;
; 1.128 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.393      ;
; 1.141 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.406      ;
; 1.142 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.407      ;
; 1.143 ; clk_divx:u_clk_divx|cnt[19] ; clk_divx:u_clk_divx|cnt[19]     ; clk          ; clk         ; 0.000        ; 0.077      ; 1.409      ;
; 1.143 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.408      ;
; 1.147 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[7]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.412      ;
; 1.147 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.412      ;
; 1.150 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.415      ;
; 1.162 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[3]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.427      ;
; 1.163 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.428      ;
; 1.163 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.428      ;
; 1.164 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.429      ;
; 1.176 ; clk_divx:u_clk_divx|cnt[12] ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.077      ; 1.442      ;
; 1.213 ; clk_divx:u_clk_divx|cnt[15] ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.478      ;
; 1.236 ; clk_divx:u_clk_divx|cnt[14] ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.501      ;
; 1.257 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.522      ;
; 1.257 ; clk_divx:u_clk_divx|cnt[11] ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.522      ;
; 1.258 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.523      ;
; 1.261 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.526      ;
; 1.261 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.526      ;
; 1.262 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.077      ; 1.528      ;
; 1.274 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.539      ;
; 1.275 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.540      ;
; 1.276 ; clk_divx:u_clk_divx|cnt[17] ; clk_divx:u_clk_divx|cnt[17]     ; clk          ; clk         ; 0.000        ; 0.077      ; 1.542      ;
; 1.277 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.542      ;
; 1.282 ; clk_divx:u_clk_divx|cnt[10] ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.547      ;
; 1.283 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.548      ;
; 1.284 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.549      ;
; 1.296 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.561      ;
; 1.297 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.562      ;
; 1.297 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.562      ;
; 1.303 ; clk_divx:u_clk_divx|cnt[15] ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.077      ; 1.569      ;
; 1.322 ; clk_divx:u_clk_divx|cnt[12] ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.587      ;
; 1.347 ; clk_divx:u_clk_divx|cnt[15] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.612      ;
; 1.354 ; clk_divx:u_clk_divx|cnt[13] ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.619      ;
; 1.370 ; clk_divx:u_clk_divx|cnt[14] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.635      ;
; 1.391 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.656      ;
; 1.391 ; clk_divx:u_clk_divx|cnt[11] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.656      ;
; 1.392 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.657      ;
; 1.394 ; clk_divx:u_clk_divx|cnt[20] ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.077      ; 1.660      ;
; 1.394 ; clk_divx:u_clk_divx|cnt[13] ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.077      ; 1.660      ;
; 1.394 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.659      ;
; 1.395 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.660      ;
; 1.396 ; clk_divx:u_clk_divx|cnt[14] ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.077      ; 1.662      ;
; 1.408 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.673      ;
; 1.410 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.675      ;
; 1.411 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.676      ;
; 1.414 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.077      ; 1.680      ;
; 1.416 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.681      ;
; 1.416 ; clk_divx:u_clk_divx|cnt[10] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.681      ;
; 1.417 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.682      ;
; 1.431 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.696      ;
; 1.456 ; clk_divx:u_clk_divx|cnt[12] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.721      ;
; 1.488 ; clk_divx:u_clk_divx|cnt[18] ; clk_divx:u_clk_divx|cnt[19]     ; clk          ; clk         ; 0.000        ; 0.077      ; 1.754      ;
; 1.488 ; clk_divx:u_clk_divx|cnt[13] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.753      ;
; 1.511 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[7]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.776      ;
; 1.518 ; clk_divx:u_clk_divx|cnt[14] ; clk_divx:u_clk_divx|cnt[14]     ; clk          ; clk         ; 0.000        ; 0.077      ; 1.784      ;
; 1.525 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.076      ; 1.790      ;
; 1.525 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.790      ;
; 1.526 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.791      ;
; 1.528 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.793      ;
; 1.530 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.076      ; 1.795      ;
; 1.531 ; clk_divx:u_clk_divx|cnt[20] ; clk_divx:u_clk_divx|cnt[20]     ; clk          ; clk         ; 0.000        ; 0.077      ; 1.797      ;
+-------+-----------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'clk_divx:u_clk_divx|clk_div_reg'                                                                           ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.678 ; cnt[1]    ; cnt[1]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 0.943      ;
; 0.683 ; cnt[4]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 0.948      ;
; 0.683 ; cnt[2]    ; cnt[2]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 0.948      ;
; 0.701 ; cnt[0]    ; cnt[0]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 0.966      ;
; 1.005 ; cnt[1]    ; cnt[2]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 1.270      ;
; 1.022 ; cnt[0]    ; cnt[1]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 1.287      ;
; 1.023 ; cnt[0]    ; cnt[2]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 1.288      ;
; 1.029 ; cnt[5]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 1.294      ;
; 1.031 ; cnt[2]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 1.296      ;
; 1.139 ; cnt[1]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 1.404      ;
; 1.157 ; cnt[0]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 1.422      ;
; 1.207 ; cnt[6]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 1.472      ;
; 1.379 ; cnt[4]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 1.644      ;
; 1.407 ; cnt[7]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.075      ; 1.671      ;
; 1.443 ; cnt[9]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.075      ; 1.707      ;
; 1.482 ; cnt[5]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 1.747      ;
; 1.508 ; cnt[4]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 1.773      ;
; 1.513 ; cnt[2]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 1.778      ;
; 1.520 ; cnt[3]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.079      ; 1.788      ;
; 1.538 ; cnt[8]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.075      ; 1.802      ;
; 1.596 ; cnt[3]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 1.861      ;
; 1.596 ; cnt[6]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 1.858      ;
; 1.621 ; cnt[1]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 1.886      ;
; 1.639 ; cnt[0]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 1.904      ;
; 1.642 ; cnt[2]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 1.907      ;
; 1.647 ; cnt[2]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 1.909      ;
; 1.657 ; cnt[5]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 1.919      ;
; 1.683 ; cnt[4]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 1.945      ;
; 1.731 ; cnt[8]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.075      ; 1.995      ;
; 1.733 ; cnt[6]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 1.995      ;
; 1.750 ; cnt[6]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 2.012      ;
; 1.750 ; cnt[1]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 2.015      ;
; 1.768 ; cnt[0]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 2.033      ;
; 1.794 ; cnt[5]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 2.056      ;
; 1.795 ; cnt[3]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.079      ; 2.063      ;
; 1.800 ; cnt[5]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 2.062      ;
; 1.811 ; cnt[5]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 2.073      ;
; 1.817 ; cnt[2]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 2.079      ;
; 1.820 ; cnt[4]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 2.082      ;
; 1.837 ; cnt[4]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 2.099      ;
; 1.861 ; cnt[7]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.075      ; 2.125      ;
; 1.869 ; cnt[3]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 2.134      ;
; 1.878 ; cnt[7]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.075      ; 2.142      ;
; 1.917 ; cnt[1]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 2.179      ;
; 1.925 ; cnt[1]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 2.187      ;
; 1.930 ; cnt[3]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.079      ; 2.198      ;
; 1.932 ; cnt[2]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 2.194      ;
; 1.935 ; cnt[0]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 2.197      ;
; 1.937 ; cnt[7]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.075      ; 2.201      ;
; 1.943 ; cnt[0]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 2.205      ;
; 1.948 ; cnt[4]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 2.210      ;
; 1.954 ; cnt[2]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 2.216      ;
; 1.958 ; cnt[3]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 2.223      ;
; 1.961 ; cnt[3]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 2.226      ;
; 2.062 ; cnt[1]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 2.324      ;
; 2.079 ; cnt[1]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 2.341      ;
; 2.080 ; cnt[0]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 2.342      ;
; 2.089 ; cnt[6]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 2.351      ;
; 2.097 ; cnt[0]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.073      ; 2.359      ;
; 2.149 ; cnt[7]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.078      ; 2.416      ;
; 2.232 ; cnt[8]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.075      ; 2.496      ;
; 2.271 ; cnt[7]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.078      ; 2.538      ;
; 2.301 ; cnt[6]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.076      ; 2.566      ;
; 2.323 ; cnt[9]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.075      ; 2.587      ;
; 2.444 ; cnt[8]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.078      ; 2.711      ;
; 2.535 ; cnt[9]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.078      ; 2.802      ;
; 2.566 ; cnt[8]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.078      ; 2.833      ;
; 2.608 ; cnt[9]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.075      ; 2.872      ;
; 2.639 ; cnt[8]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.075      ; 2.903      ;
; 2.657 ; cnt[9]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.078      ; 2.924      ;
; 2.730 ; cnt[9]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.075      ; 2.994      ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Recovery: 'keyin[0]'                                                                                                                                              ;
+--------+--------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                            ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.404 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.553      ; 3.807      ;
; -0.391 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.553      ; 3.794      ;
; -0.334 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.553      ; 3.737      ;
; -0.309 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.692      ; 3.715      ;
; -0.307 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.665      ; 3.828      ;
; -0.296 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.692      ; 3.702      ;
; -0.294 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.665      ; 3.815      ;
; -0.290 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.487      ; 3.816      ;
; -0.277 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.487      ; 3.803      ;
; -0.272 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.684      ; 3.814      ;
; -0.267 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.684      ; 3.815      ;
; -0.262 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.687      ; 3.815      ;
; -0.261 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.552      ; 3.846      ;
; -0.261 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.555      ; 3.808      ;
; -0.259 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.553      ; 3.811      ;
; -0.259 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.684      ; 3.801      ;
; -0.254 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.684      ; 3.802      ;
; -0.249 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.687      ; 3.802      ;
; -0.248 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.552      ; 3.833      ;
; -0.248 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.555      ; 3.795      ;
; -0.246 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.553      ; 3.798      ;
; -0.239 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.692      ; 3.645      ;
; -0.237 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.665      ; 3.758      ;
; -0.220 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.487      ; 3.746      ;
; -0.202 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.684      ; 3.744      ;
; -0.197 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.684      ; 3.745      ;
; -0.192 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.687      ; 3.745      ;
; -0.191 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.552      ; 3.776      ;
; -0.191 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.555      ; 3.738      ;
; -0.189 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.553      ; 3.741      ;
; -0.173 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.690      ; 3.719      ;
; -0.166 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.691      ; 3.715      ;
; -0.164 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.637      ; 3.670      ;
; -0.164 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.690      ; 3.716      ;
; -0.161 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.690      ; 3.714      ;
; -0.160 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.690      ; 3.706      ;
; -0.154 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.485      ; 3.818      ;
; -0.153 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.691      ; 3.702      ;
; -0.151 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.682      ; 3.695      ;
; -0.151 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.677      ; 3.696      ;
; -0.151 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.637      ; 3.657      ;
; -0.151 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.690      ; 3.703      ;
; -0.148 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.690      ; 3.701      ;
; -0.142 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.683      ; 3.697      ;
; -0.142 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.683      ; 3.697      ;
; -0.141 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.485      ; 3.805      ;
; -0.138 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.682      ; 3.682      ;
; -0.138 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.677      ; 3.683      ;
; -0.129 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.552      ; 3.676      ;
; -0.129 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.683      ; 3.684      ;
; -0.129 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.683      ; 3.684      ;
; -0.116 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.556      ; 3.678      ;
; -0.116 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.552      ; 3.663      ;
; -0.110 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.687      ; 3.666      ;
; -0.108 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.688      ; 3.666      ;
; -0.103 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.690      ; 3.649      ;
; -0.103 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.556      ; 3.665      ;
; -0.097 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.687      ; 3.653      ;
; -0.096 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.691      ; 3.645      ;
; -0.095 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.688      ; 3.653      ;
; -0.094 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.637      ; 3.600      ;
; -0.094 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.690      ; 3.646      ;
; -0.091 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.690      ; 3.644      ;
; -0.084 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.485      ; 3.748      ;
; -0.081 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.682      ; 3.625      ;
; -0.081 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.677      ; 3.626      ;
; -0.072 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.683      ; 3.627      ;
; -0.072 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.683      ; 3.627      ;
; -0.059 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.552      ; 3.606      ;
; -0.046 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.556      ; 3.608      ;
; -0.040 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.687      ; 3.596      ;
; -0.038 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 4.688      ; 3.596      ;
+--------+--------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Removal: 'keyin[0]'                                                                                                                                               ;
+--------+--------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                            ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -2.080 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.360      ; 3.350      ;
; -2.080 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.359      ; 3.349      ;
; -2.074 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.360      ; 3.356      ;
; -2.074 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.359      ; 3.355      ;
; -2.058 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.360      ; 3.372      ;
; -2.058 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.359      ; 3.371      ;
; -2.040 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.364      ; 3.394      ;
; -2.040 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.362      ; 3.392      ;
; -2.039 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.362      ; 3.393      ;
; -2.038 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.362      ; 3.394      ;
; -2.038 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.362      ; 3.394      ;
; -2.035 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.353      ; 3.388      ;
; -2.035 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.354      ; 3.389      ;
; -2.034 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.354      ; 3.390      ;
; -2.034 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.364      ; 3.400      ;
; -2.034 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.362      ; 3.398      ;
; -2.033 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.348      ; 3.385      ;
; -2.033 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.362      ; 3.399      ;
; -2.032 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.362      ; 3.400      ;
; -2.032 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.362      ; 3.400      ;
; -2.029 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.353      ; 3.394      ;
; -2.029 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.354      ; 3.395      ;
; -2.028 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.354      ; 3.396      ;
; -2.027 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.348      ; 3.391      ;
; -2.018 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.364      ; 3.416      ;
; -2.018 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.362      ; 3.414      ;
; -2.017 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.362      ; 3.415      ;
; -2.016 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.362      ; 3.416      ;
; -2.016 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.362      ; 3.416      ;
; -2.013 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.353      ; 3.410      ;
; -2.013 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.354      ; 3.411      ;
; -2.012 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.354      ; 3.412      ;
; -2.011 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.348      ; 3.407      ;
; -2.006 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.307      ; 3.371      ;
; -2.000 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.307      ; 3.377      ;
; -1.984 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.307      ; 3.393      ;
; -1.948 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.359      ; 3.481      ;
; -1.946 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.356      ; 3.480      ;
; -1.945 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.356      ; 3.481      ;
; -1.942 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.359      ; 3.487      ;
; -1.940 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.356      ; 3.486      ;
; -1.939 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.356      ; 3.487      ;
; -1.926 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.359      ; 3.503      ;
; -1.925 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.336      ; 3.481      ;
; -1.924 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.356      ; 3.502      ;
; -1.923 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.356      ; 3.503      ;
; -1.919 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.336      ; 3.487      ;
; -1.912 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.222      ; 3.380      ;
; -1.911 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.219      ; 3.378      ;
; -1.906 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.222      ; 3.386      ;
; -1.905 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.219      ; 3.384      ;
; -1.903 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.336      ; 3.503      ;
; -1.890 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.222      ; 3.402      ;
; -1.889 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.219      ; 3.400      ;
; -1.811 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.219      ; 3.478      ;
; -1.810 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.222      ; 3.482      ;
; -1.809 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.220      ; 3.481      ;
; -1.808 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.220      ; 3.482      ;
; -1.805 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.219      ; 3.484      ;
; -1.804 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.222      ; 3.488      ;
; -1.803 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.220      ; 3.487      ;
; -1.802 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.220      ; 3.488      ;
; -1.789 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.219      ; 3.500      ;
; -1.788 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.222      ; 3.504      ;
; -1.787 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.220      ; 3.503      ;
; -1.786 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.220      ; 3.504      ;
; -1.758 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.151      ; 3.463      ;
; -1.755 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.148      ; 3.463      ;
; -1.752 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.151      ; 3.469      ;
; -1.749 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.148      ; 3.469      ;
; -1.736 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.151      ; 3.485      ;
; -1.733 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 5.148      ; 3.485      ;
+--------+--------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width: 'keyin[0]'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; keyin[0] ; Rise       ; keyin[0]                                     ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; keyin[0]~input|o                             ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[19]|datac             ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[13]|datac             ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[14]|datac             ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[1]|datac              ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[4]|datac              ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[6]|datac              ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[19]           ;
; 0.389  ; 0.389        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[12]|datac             ;
; 0.389  ; 0.389        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[21]|datac             ;
; 0.389  ; 0.389        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[22]|datac             ;
; 0.389  ; 0.389        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[5]|datac              ;
; 0.390  ; 0.390        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[13]           ;
; 0.390  ; 0.390        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[14]           ;
; 0.390  ; 0.390        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[1]            ;
; 0.390  ; 0.390        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[4]            ;
; 0.390  ; 0.390        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[6]            ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[16]|datac             ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[17]|datac             ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[8]|datac              ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[12]           ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[21]           ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[22]           ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[5]            ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[7]|datac              ;
; 0.392  ; 0.392        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[16]           ;
; 0.392  ; 0.392        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[17]           ;
; 0.392  ; 0.392        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[8]            ;
; 0.393  ; 0.393        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[7]            ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[20]|datac             ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2|datad           ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[2]|datac              ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[20]           ;
; 0.405  ; 0.405        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[2]            ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[0]|datad              ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[10]|datad             ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[11]|datad             ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[15]|datad             ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[18]|datad             ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]|datad             ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[3]|datad              ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[9]|datad              ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2clkctrl|inclk[0] ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2clkctrl|outclk   ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2|combout         ;
; 0.434  ; 0.434        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[0]            ;
; 0.434  ; 0.434        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[10]           ;
; 0.434  ; 0.434        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[11]           ;
; 0.434  ; 0.434        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[15]           ;
; 0.434  ; 0.434        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[18]           ;
; 0.434  ; 0.434        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[23]           ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[3]            ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[9]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; keyin[0]~input|i                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; keyin[0]~input|i                             ;
; 0.555  ; 0.555        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[3]            ;
; 0.556  ; 0.556        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[9]            ;
; 0.561  ; 0.561        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[23]           ;
; 0.562  ; 0.562        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[0]            ;
; 0.562  ; 0.562        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[10]           ;
; 0.562  ; 0.562        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[11]           ;
; 0.562  ; 0.562        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[15]           ;
; 0.562  ; 0.562        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[18]           ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2|combout         ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2clkctrl|inclk[0] ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2clkctrl|outclk   ;
; 0.583  ; 0.583        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[3]|datad              ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[9]|datad              ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]|datad             ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[0]|datad              ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[10]|datad             ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[11]|datad             ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[15]|datad             ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[18]|datad             ;
; 0.592  ; 0.592        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[2]            ;
; 0.593  ; 0.593        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[20]           ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2|datad           ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[2]|datac              ;
; 0.595  ; 0.595        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[20]|datac             ;
; 0.604  ; 0.604        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[7]            ;
; 0.605  ; 0.605        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[16]           ;
; 0.605  ; 0.605        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[17]           ;
; 0.605  ; 0.605        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[8]            ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[7]|datac              ;
; 0.607  ; 0.607        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[12]           ;
; 0.607  ; 0.607        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[13]           ;
; 0.607  ; 0.607        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[14]           ;
; 0.607  ; 0.607        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[19]           ;
; 0.607  ; 0.607        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[21]           ;
; 0.607  ; 0.607        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[22]           ;
; 0.607  ; 0.607        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[5]            ;
; 0.607  ; 0.607        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[16]|datac             ;
; 0.607  ; 0.607        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[17]|datac             ;
; 0.607  ; 0.607        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[8]|datac              ;
; 0.608  ; 0.608        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[1]            ;
; 0.608  ; 0.608        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[4]            ;
; 0.608  ; 0.608        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[6]            ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[12]|datac             ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[13]|datac             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width: 'clk_divx:u_clk_divx|clk_div_reg'                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[0]                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[1]                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[2]                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[3]                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[4]                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[5]                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[6]                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[7]                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[8]                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[9]                                  ;
; 0.276  ; 0.498        ; 0.222          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[7]                                  ;
; 0.276  ; 0.498        ; 0.222          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[8]                                  ;
; 0.276  ; 0.498        ; 0.222          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[9]                                  ;
; 0.277  ; 0.499        ; 0.222          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[0]                                  ;
; 0.277  ; 0.499        ; 0.222          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[1]                                  ;
; 0.277  ; 0.499        ; 0.222          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[2]                                  ;
; 0.277  ; 0.499        ; 0.222          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[4]                                  ;
; 0.277  ; 0.499        ; 0.222          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[5]                                  ;
; 0.277  ; 0.499        ; 0.222          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[6]                                  ;
; 0.278  ; 0.500        ; 0.222          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[3]                                  ;
; 0.309  ; 0.499        ; 0.190          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[3]                                  ;
; 0.310  ; 0.500        ; 0.190          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[7]                                  ;
; 0.310  ; 0.500        ; 0.190          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[8]                                  ;
; 0.310  ; 0.500        ; 0.190          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[9]                                  ;
; 0.311  ; 0.501        ; 0.190          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[0]                                  ;
; 0.311  ; 0.501        ; 0.190          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[1]                                  ;
; 0.311  ; 0.501        ; 0.190          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[2]                                  ;
; 0.311  ; 0.501        ; 0.190          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[4]                                  ;
; 0.311  ; 0.501        ; 0.190          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[5]                                  ;
; 0.311  ; 0.501        ; 0.190          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[6]                                  ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[3]|clk                              ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; u_clk_divx|clk_div_reg~clkctrl|inclk[0] ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; u_clk_divx|clk_div_reg~clkctrl|outclk   ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[7]|clk                              ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[8]|clk                              ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[9]|clk                              ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[0]|clk                              ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[1]|clk                              ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[2]|clk                              ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[4]|clk                              ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[5]|clk                              ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[6]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; u_clk_divx|clk_div_reg|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; u_clk_divx|clk_div_reg|q                ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[7]|clk                              ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[8]|clk                              ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[9]|clk                              ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[0]|clk                              ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[1]|clk                              ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[2]|clk                              ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[4]|clk                              ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[5]|clk                              ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[6]|clk                              ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[3]|clk                              ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; u_clk_divx|clk_div_reg~clkctrl|inclk[0] ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; u_clk_divx|clk_div_reg~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width: 'clk'                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.747  ; 9.937        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[16]                                        ;
; 9.747  ; 9.937        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[17]                                        ;
; 9.747  ; 9.937        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[18]                                        ;
; 9.747  ; 9.937        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[19]                                        ;
; 9.747  ; 9.937        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[23]                                        ;
; 9.748  ; 9.938        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|clk_div_reg                                    ;
; 9.748  ; 9.938        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[0]                                         ;
; 9.748  ; 9.938        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[10]                                        ;
; 9.748  ; 9.938        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[11]                                        ;
; 9.748  ; 9.938        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[12]                                        ;
; 9.748  ; 9.938        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[13]                                        ;
; 9.748  ; 9.938        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[14]                                        ;
; 9.748  ; 9.938        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[15]                                        ;
; 9.748  ; 9.938        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[1]                                         ;
; 9.748  ; 9.938        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[20]                                        ;
; 9.748  ; 9.938        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[21]                                        ;
; 9.748  ; 9.938        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[22]                                        ;
; 9.748  ; 9.938        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[2]                                         ;
; 9.748  ; 9.938        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[3]                                         ;
; 9.748  ; 9.938        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[4]                                         ;
; 9.748  ; 9.938        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[5]                                         ;
; 9.748  ; 9.938        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[6]                                         ;
; 9.748  ; 9.938        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[7]                                         ;
; 9.748  ; 9.938        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[8]                                         ;
; 9.748  ; 9.938        ; 0.190          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[9]                                         ;
; 9.839  ; 10.061       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|clk_div_reg                                    ;
; 9.839  ; 10.061       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[12]                                        ;
; 9.839  ; 10.061       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[13]                                        ;
; 9.839  ; 10.061       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[14]                                        ;
; 9.839  ; 10.061       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[15]                                        ;
; 9.839  ; 10.061       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[16]                                        ;
; 9.839  ; 10.061       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[17]                                        ;
; 9.839  ; 10.061       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[18]                                        ;
; 9.839  ; 10.061       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[19]                                        ;
; 9.839  ; 10.061       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[20]                                        ;
; 9.839  ; 10.061       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[21]                                        ;
; 9.839  ; 10.061       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[22]                                        ;
; 9.839  ; 10.061       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[23]                                        ;
; 9.840  ; 10.062       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[0]                                         ;
; 9.840  ; 10.062       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[10]                                        ;
; 9.840  ; 10.062       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[11]                                        ;
; 9.840  ; 10.062       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[1]                                         ;
; 9.840  ; 10.062       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[2]                                         ;
; 9.840  ; 10.062       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[3]                                         ;
; 9.840  ; 10.062       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[4]                                         ;
; 9.840  ; 10.062       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[5]                                         ;
; 9.840  ; 10.062       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[6]                                         ;
; 9.840  ; 10.062       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[7]                                         ;
; 9.840  ; 10.062       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[8]                                         ;
; 9.840  ; 10.062       ; 0.222          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[9]                                         ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                        ;
; 9.903  ; 9.903        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                          ;
; 9.903  ; 9.903        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                            ;
; 9.903  ; 9.903        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[16]|clk                                             ;
; 9.903  ; 9.903        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[17]|clk                                             ;
; 9.903  ; 9.903        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[18]|clk                                             ;
; 9.903  ; 9.903        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[19]|clk                                             ;
; 9.903  ; 9.903        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[23]|clk                                             ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|clk_div_reg|clk                                         ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[0]|clk                                              ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[10]|clk                                             ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[11]|clk                                             ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[12]|clk                                             ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[13]|clk                                             ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[14]|clk                                             ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[15]|clk                                             ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[1]|clk                                              ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[20]|clk                                             ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[21]|clk                                             ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[22]|clk                                             ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[2]|clk                                              ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[3]|clk                                              ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[4]|clk                                              ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[5]|clk                                              ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[6]|clk                                              ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[7]|clk                                              ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[8]|clk                                              ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[9]|clk                                              ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.091 ; 10.091       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|clk_div_reg|clk                                         ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[12]|clk                                             ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[13]|clk                                             ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[14]|clk                                             ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[15]|clk                                             ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[16]|clk                                             ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[17]|clk                                             ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[18]|clk                                             ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[19]|clk                                             ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[20]|clk                                             ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[21]|clk                                             ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[22]|clk                                             ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[23]|clk                                             ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                          ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                            ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[0]|clk                                              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width: 'altpll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 14.740 ; 14.962       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|ram_rden                                                                                   ;
; 14.740 ; 14.962       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom_en                                                                                     ;
; 14.740 ; 14.962       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom_en1                                                                                    ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gy1[0]                                                                       ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gy1[1]                                                                       ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gy1[2]                                                                       ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gy1[3]                                                                       ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gy1[4]                                                                       ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gy1[5]                                                                       ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gy1[6]                                                                       ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gy1[7]                                                                       ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gy1[8]                                                                       ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gy1[9]                                                                       ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg11[1]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg11[2]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg11[3]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg11[4]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg11[5]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg11[6]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg11[7]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg12[1]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg12[2]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg12[3]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg12[4]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg12[5]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg12[6]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg12[7]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg21[0]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg21[1]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg21[2]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg21[3]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg21[4]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg21[5]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg21[6]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg21[7]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg22[2]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg22[3]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg22[4]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg22[5]                                                                     ;
; 14.741 ; 14.963       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg22[7]                                                                     ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|gray_data[0]                                                                               ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|gray_data[1]                                                                               ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|gray_data[2]                                                                               ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|gray_data[3]                                                                               ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|gray_data[4]                                                                               ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|gray_data[5]                                                                               ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|gray_data[6]                                                                               ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|gray_data[7]                                                                               ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|rden_a_store ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|wren_a_store ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gx1[0]                                                                       ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gx1[1]                                                                       ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gx1[2]                                                                       ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gx1[3]                                                                       ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gx1[4]                                                                       ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gx1[5]                                                                       ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gx1[6]                                                                       ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gx1[7]                                                                       ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gx1[8]                                                                       ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gx1[9]                                                                       ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gx3[0]                                                                       ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gx3[1]                                                                       ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gx3[2]                                                                       ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gx3[3]                                                                       ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gx3[4]                                                                       ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gx3[5]                                                                       ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gx3[6]                                                                       ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gx3[7]                                                                       ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gx3[8]                                                                       ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gx3[9]                                                                       ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[0]                                                                   ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[1]                                                                   ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[2]                                                                   ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[3]                                                                   ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[4]                                                                   ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[5]                                                                   ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[6]                                                                   ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[7]                                                                   ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|data_valid_reg                                                               ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg11[0]                                                                     ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg12[0]                                                                     ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg13[0]                                                                     ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg13[1]                                                                     ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg13[2]                                                                     ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg13[3]                                                                     ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg13[4]                                                                     ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg13[5]                                                                     ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg13[6]                                                                     ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg13[7]                                                                     ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg22[0]                                                                     ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg22[1]                                                                     ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg22[6]                                                                     ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg23[0]                                                                     ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg23[1]                                                                     ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg23[2]                                                                     ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg23[3]                                                                     ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg23[4]                                                                     ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg23[5]                                                                     ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg23[6]                                                                     ;
; 14.744 ; 14.966       ; 0.222          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg23[7]                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; keyin[*]  ; clk        ; 8.559 ; 8.992 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[0] ; clk        ; 5.845 ; 5.997 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[1] ; clk        ; 8.559 ; 8.992 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[2] ; clk        ; 8.357 ; 8.871 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[3] ; clk        ; 8.407 ; 8.913 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; keyin[*]  ; keyin[0]   ; 3.485 ; 3.878 ; Fall       ; keyin[0]                                                 ;
;  keyin[0] ; keyin[0]   ; 1.086 ; 1.369 ; Fall       ; keyin[0]                                                 ;
;  keyin[1] ; keyin[0]   ; 3.154 ; 3.542 ; Fall       ; keyin[0]                                                 ;
;  keyin[2] ; keyin[0]   ; 3.485 ; 3.878 ; Fall       ; keyin[0]                                                 ;
;  keyin[3] ; keyin[0]   ; 2.771 ; 3.217 ; Fall       ; keyin[0]                                                 ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; keyin[*]  ; clk        ; -2.827 ; -2.949 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[0] ; clk        ; -2.827 ; -2.949 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[1] ; clk        ; -5.386 ; -5.808 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[2] ; clk        ; -5.244 ; -5.657 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[3] ; clk        ; -5.170 ; -5.621 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; keyin[*]  ; keyin[0]   ; 0.784  ; 0.604  ; Fall       ; keyin[0]                                                 ;
;  keyin[0] ; keyin[0]   ; 0.784  ; 0.604  ; Fall       ; keyin[0]                                                 ;
;  keyin[1] ; keyin[0]   ; -1.133 ; -1.634 ; Fall       ; keyin[0]                                                 ;
;  keyin[2] ; keyin[0]   ; -1.445 ; -1.829 ; Fall       ; keyin[0]                                                 ;
;  keyin[3] ; keyin[0]   ; -0.829 ; -1.207 ; Fall       ; keyin[0]                                                 ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; B[*]      ; clk        ; 9.316  ; 9.387  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; clk        ; 8.226  ; 8.180  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]     ; clk        ; 7.301  ; 7.310  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]     ; clk        ; 7.792  ; 7.757  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]     ; clk        ; 9.316  ; 9.387  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[4]     ; clk        ; 7.865  ; 7.883  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[5]     ; clk        ; 8.299  ; 8.336  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[6]     ; clk        ; 8.962  ; 9.122  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[7]     ; clk        ; 7.735  ; 7.803  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]      ; clk        ; 9.257  ; 9.478  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]     ; clk        ; 9.087  ; 9.291  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]     ; clk        ; 7.703  ; 7.735  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]     ; clk        ; 7.867  ; 7.810  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]     ; clk        ; 8.251  ; 8.316  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[4]     ; clk        ; 9.257  ; 9.478  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[5]     ; clk        ; 8.310  ; 8.341  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[6]     ; clk        ; 7.574  ; 7.596  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[7]     ; clk        ; 8.520  ; 8.598  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_DE    ; clk        ; 7.540  ; 7.692  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_PCLK  ; clk        ; 3.257  ;        ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]      ; clk        ; 9.072  ; 9.019  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]     ; clk        ; 8.411  ; 8.379  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]     ; clk        ; 7.630  ; 7.606  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]     ; clk        ; 8.631  ; 8.582  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]     ; clk        ; 7.095  ; 7.193  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[4]     ; clk        ; 8.052  ; 8.086  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[5]     ; clk        ; 9.072  ; 9.019  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[6]     ; clk        ; 8.433  ; 8.401  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[7]     ; clk        ; 8.588  ; 8.502  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_PCLK  ; clk        ;        ; 3.142  ; Fall       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; keyin[0]   ; 13.061 ; 13.192 ; Fall       ; keyin[0]                                                 ;
;  B[0]     ; keyin[0]   ; 12.361 ; 12.199 ; Fall       ; keyin[0]                                                 ;
;  B[1]     ; keyin[0]   ; 11.402 ; 11.384 ; Fall       ; keyin[0]                                                 ;
;  B[2]     ; keyin[0]   ; 12.123 ; 11.976 ; Fall       ; keyin[0]                                                 ;
;  B[3]     ; keyin[0]   ; 12.706 ; 12.678 ; Fall       ; keyin[0]                                                 ;
;  B[4]     ; keyin[0]   ; 12.262 ; 12.250 ; Fall       ; keyin[0]                                                 ;
;  B[5]     ; keyin[0]   ; 10.798 ; 10.775 ; Fall       ; keyin[0]                                                 ;
;  B[6]     ; keyin[0]   ; 13.061 ; 13.192 ; Fall       ; keyin[0]                                                 ;
;  B[7]     ; keyin[0]   ; 11.493 ; 11.461 ; Fall       ; keyin[0]                                                 ;
; G[*]      ; keyin[0]   ; 13.144 ; 13.381 ; Fall       ; keyin[0]                                                 ;
;  G[0]     ; keyin[0]   ; 12.844 ; 12.957 ; Fall       ; keyin[0]                                                 ;
;  G[1]     ; keyin[0]   ; 12.478 ; 12.410 ; Fall       ; keyin[0]                                                 ;
;  G[2]     ; keyin[0]   ; 11.201 ; 11.131 ; Fall       ; keyin[0]                                                 ;
;  G[3]     ; keyin[0]   ; 10.809 ; 10.801 ; Fall       ; keyin[0]                                                 ;
;  G[4]     ; keyin[0]   ; 13.144 ; 13.381 ; Fall       ; keyin[0]                                                 ;
;  G[5]     ; keyin[0]   ; 10.901 ; 10.912 ; Fall       ; keyin[0]                                                 ;
;  G[6]     ; keyin[0]   ; 11.935 ; 11.922 ; Fall       ; keyin[0]                                                 ;
;  G[7]     ; keyin[0]   ; 12.906 ; 12.848 ; Fall       ; keyin[0]                                                 ;
; R[*]      ; keyin[0]   ; 13.622 ; 13.491 ; Fall       ; keyin[0]                                                 ;
;  R[0]     ; keyin[0]   ; 12.387 ; 12.247 ; Fall       ; keyin[0]                                                 ;
;  R[1]     ; keyin[0]   ; 11.396 ; 11.274 ; Fall       ; keyin[0]                                                 ;
;  R[2]     ; keyin[0]   ; 13.622 ; 13.491 ; Fall       ; keyin[0]                                                 ;
;  R[3]     ; keyin[0]   ; 11.458 ; 11.524 ; Fall       ; keyin[0]                                                 ;
;  R[4]     ; keyin[0]   ; 11.179 ; 11.171 ; Fall       ; keyin[0]                                                 ;
;  R[5]     ; keyin[0]   ; 11.961 ; 11.912 ; Fall       ; keyin[0]                                                 ;
;  R[6]     ; keyin[0]   ; 11.026 ; 10.976 ; Fall       ; keyin[0]                                                 ;
;  R[7]     ; keyin[0]   ; 11.837 ; 11.696 ; Fall       ; keyin[0]                                                 ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; B[*]      ; clk        ; 6.597  ; 6.605  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; clk        ; 7.470  ; 7.410  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]     ; clk        ; 6.597  ; 6.605  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]     ; clk        ; 7.071  ; 7.035  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]     ; clk        ; 8.571  ; 8.628  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[4]     ; clk        ; 7.142  ; 7.156  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[5]     ; clk        ; 7.539  ; 7.559  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[6]     ; clk        ; 8.244  ; 8.404  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[7]     ; clk        ; 6.992  ; 7.041  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]      ; clk        ; 6.861  ; 6.882  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]     ; clk        ; 8.350  ; 8.535  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]     ; clk        ; 6.985  ; 7.015  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]     ; clk        ; 7.085  ; 7.017  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]     ; clk        ; 7.494  ; 7.540  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[4]     ; clk        ; 8.532  ; 8.747  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[5]     ; clk        ; 7.511  ; 7.526  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[6]     ; clk        ; 6.861  ; 6.882  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[7]     ; clk        ; 7.752  ; 7.810  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_DE    ; clk        ; 6.881  ; 7.030  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_PCLK  ; clk        ; 2.725  ;        ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]      ; clk        ; 6.403  ; 6.496  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]     ; clk        ; 7.665  ; 7.634  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]     ; clk        ; 6.892  ; 6.853  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]     ; clk        ; 7.871  ; 7.820  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]     ; clk        ; 6.403  ; 6.496  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[4]     ; clk        ; 7.304  ; 7.321  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[5]     ; clk        ; 8.295  ; 8.242  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[6]     ; clk        ; 7.625  ; 7.578  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[7]     ; clk        ; 7.814  ; 7.715  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_PCLK  ; clk        ;        ; 2.611  ; Fall       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; keyin[0]   ; 10.435 ; 10.411 ; Fall       ; keyin[0]                                                 ;
;  B[0]     ; keyin[0]   ; 11.935 ; 11.777 ; Fall       ; keyin[0]                                                 ;
;  B[1]     ; keyin[0]   ; 10.957 ; 10.922 ; Fall       ; keyin[0]                                                 ;
;  B[2]     ; keyin[0]   ; 11.708 ; 11.564 ; Fall       ; keyin[0]                                                 ;
;  B[3]     ; keyin[0]   ; 12.322 ; 12.299 ; Fall       ; keyin[0]                                                 ;
;  B[4]     ; keyin[0]   ; 11.825 ; 11.797 ; Fall       ; keyin[0]                                                 ;
;  B[5]     ; keyin[0]   ; 10.435 ; 10.411 ; Fall       ; keyin[0]                                                 ;
;  B[6]     ; keyin[0]   ; 12.602 ; 12.716 ; Fall       ; keyin[0]                                                 ;
;  B[7]     ; keyin[0]   ; 11.098 ; 11.063 ; Fall       ; keyin[0]                                                 ;
; G[*]      ; keyin[0]   ; 10.445 ; 10.436 ; Fall       ; keyin[0]                                                 ;
;  G[0]     ; keyin[0]   ; 12.454 ; 12.566 ; Fall       ; keyin[0]                                                 ;
;  G[1]     ; keyin[0]   ; 12.048 ; 11.981 ; Fall       ; keyin[0]                                                 ;
;  G[2]     ; keyin[0]   ; 10.819 ; 10.752 ; Fall       ; keyin[0]                                                 ;
;  G[3]     ; keyin[0]   ; 10.445 ; 10.436 ; Fall       ; keyin[0]                                                 ;
;  G[4]     ; keyin[0]   ; 12.724 ; 12.944 ; Fall       ; keyin[0]                                                 ;
;  G[5]     ; keyin[0]   ; 10.532 ; 10.542 ; Fall       ; keyin[0]                                                 ;
;  G[6]     ; keyin[0]   ; 11.527 ; 11.514 ; Fall       ; keyin[0]                                                 ;
;  G[7]     ; keyin[0]   ; 12.459 ; 12.400 ; Fall       ; keyin[0]                                                 ;
; R[*]      ; keyin[0]   ; 10.647 ; 10.598 ; Fall       ; keyin[0]                                                 ;
;  R[0]     ; keyin[0]   ; 11.961 ; 11.826 ; Fall       ; keyin[0]                                                 ;
;  R[1]     ; keyin[0]   ; 11.005 ; 10.885 ; Fall       ; keyin[0]                                                 ;
;  R[2]     ; keyin[0]   ; 13.141 ; 13.011 ; Fall       ; keyin[0]                                                 ;
;  R[3]     ; keyin[0]   ; 11.072 ; 11.134 ; Fall       ; keyin[0]                                                 ;
;  R[4]     ; keyin[0]   ; 10.803 ; 10.793 ; Fall       ; keyin[0]                                                 ;
;  R[5]     ; keyin[0]   ; 11.548 ; 11.499 ; Fall       ; keyin[0]                                                 ;
;  R[6]     ; keyin[0]   ; 10.647 ; 10.598 ; Fall       ; keyin[0]                                                 ;
;  R[7]     ; keyin[0]   ; 11.431 ; 11.292 ; Fall       ; keyin[0]                                                 ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 125C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                                                     ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; 36.66 MHz  ; 36.66 MHz       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 291.46 MHz ; 250.0 MHz       ; clk                                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 348.92 MHz ; 348.92 MHz      ; clk_divx:u_clk_divx|clk_div_reg                          ;                                                               ;
; 399.36 MHz ; 250.0 MHz       ; keyin[0]                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                               ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -21.700 ; -367.983      ;
; keyin[0]                                                 ; -3.592  ; -81.876       ;
; clk_divx:u_clk_divx|clk_div_reg                          ; -1.866  ; -12.751       ;
; clk                                                      ; 16.569  ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; keyin[0]                                                 ; -2.577 ; -57.621       ;
; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.325  ; 0.000         ;
; clk                                                      ; 0.575  ; 0.000         ;
; clk_divx:u_clk_divx|clk_div_reg                          ; 0.592  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------+
; Slow 1200mV -40C Model Recovery Summary ;
+----------+--------+---------------------+
; Clock    ; Slack  ; End Point TNS       ;
+----------+--------+---------------------+
; keyin[0] ; -0.775 ; -14.059             ;
+----------+--------+---------------------+


+----------------------------------------+
; Slow 1200mV -40C Model Removal Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; keyin[0] ; -1.455 ; -32.351            ;
+----------+--------+--------------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; keyin[0]                                                 ; -3.000 ; -3.000        ;
; clk_divx:u_clk_divx|clk_div_reg                          ; -1.285 ; -12.850       ;
; clk                                                      ; 9.783  ; 0.000         ;
; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.703 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'altpll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                 ;
+---------+-----------+------------------------------+---------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node ; To Node                      ; Launch Clock                    ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------+------------------------------+---------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -21.700 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.127     ; 19.524     ;
; -21.694 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.127     ; 19.518     ;
; -21.656 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.131     ; 19.476     ;
; -21.650 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.131     ; 19.470     ;
; -21.601 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.127     ; 19.425     ;
; -21.596 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.769     ; 19.778     ;
; -21.590 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.769     ; 19.772     ;
; -21.557 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.131     ; 19.377     ;
; -21.497 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.769     ; 19.679     ;
; -21.440 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.127     ; 19.264     ;
; -21.434 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.127     ; 19.258     ;
; -21.434 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.127     ; 19.258     ;
; -21.428 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.127     ; 19.252     ;
; -21.341 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.127     ; 19.165     ;
; -21.335 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.127     ; 19.159     ;
; -21.303 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.127     ; 19.127     ;
; -21.297 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.127     ; 19.121     ;
; -21.227 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.127     ; 19.051     ;
; -21.221 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.127     ; 19.045     ;
; -21.204 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.127     ; 19.028     ;
; -21.162 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.125     ; 18.988     ;
; -21.156 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.125     ; 18.982     ;
; -21.128 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.127     ; 18.952     ;
; -21.063 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.125     ; 18.889     ;
; -20.365 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 18.190     ;
; -20.321 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.130     ; 18.142     ;
; -20.261 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.768     ; 18.444     ;
; -20.105 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 17.930     ;
; -20.099 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 17.924     ;
; -19.968 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 17.793     ;
; -19.892 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 17.717     ;
; -19.827 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.124     ; 17.654     ;
; -19.619 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.125     ; 17.445     ;
; -19.613 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.125     ; 17.439     ;
; -19.520 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.125     ; 17.346     ;
; -18.296 ; cnt[5]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 16.121     ;
; -18.284 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.124     ; 16.111     ;
; -18.252 ; cnt[5]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.130     ; 16.073     ;
; -18.208 ; cnt[5]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.768     ; 16.391     ;
; -18.052 ; cnt[5]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 15.877     ;
; -18.030 ; cnt[5]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 15.855     ;
; -17.915 ; cnt[5]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 15.740     ;
; -17.839 ; cnt[5]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 15.664     ;
; -17.758 ; cnt[5]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.124     ; 15.585     ;
; -16.410 ; cnt[4]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.768     ; 14.593     ;
; -16.362 ; cnt[4]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 14.187     ;
; -16.318 ; cnt[4]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.130     ; 14.139     ;
; -16.254 ; cnt[4]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 14.079     ;
; -16.215 ; cnt[5]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.124     ; 14.042     ;
; -16.149 ; cnt[4]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 13.974     ;
; -16.117 ; cnt[4]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 13.942     ;
; -16.041 ; cnt[4]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 13.866     ;
; -15.666 ; cnt[4]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.124     ; 13.493     ;
; -14.725 ; cnt[3]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.124     ; 12.552     ;
; -14.681 ; cnt[3]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.128     ; 12.504     ;
; -14.621 ; cnt[3]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.766     ; 12.806     ;
; -14.465 ; cnt[3]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.124     ; 12.292     ;
; -14.459 ; cnt[3]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.124     ; 12.286     ;
; -14.328 ; cnt[3]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.124     ; 12.155     ;
; -14.252 ; cnt[3]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.124     ; 12.079     ;
; -14.187 ; cnt[3]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.122     ; 12.016     ;
; -13.972 ; cnt[4]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.124     ; 11.799     ;
; -12.669 ; cnt[3]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.122     ; 10.498     ;
; -12.541 ; cnt[2]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 10.366     ;
; -12.497 ; cnt[2]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.130     ; 10.318     ;
; -12.493 ; cnt[2]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.768     ; 10.676     ;
; -12.337 ; cnt[2]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 10.162     ;
; -12.288 ; cnt[2]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 10.113     ;
; -12.200 ; cnt[2]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 10.025     ;
; -12.124 ; cnt[2]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 9.949      ;
; -12.024 ; cnt[2]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.124     ; 9.851      ;
; -10.749 ; cnt[1]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.768     ; 8.932      ;
; -10.701 ; cnt[1]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 8.526      ;
; -10.658 ; cnt[2]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.124     ; 8.485      ;
; -10.657 ; cnt[1]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.130     ; 8.478      ;
; -10.593 ; cnt[1]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 8.418      ;
; -10.488 ; cnt[1]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 8.313      ;
; -10.456 ; cnt[1]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 8.281      ;
; -10.380 ; cnt[1]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 8.205      ;
; -9.970  ; cnt[1]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.124     ; 7.797      ;
; -8.924  ; cnt[1]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.124     ; 6.751      ;
; -7.996  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.124     ; 5.823      ;
; -7.760  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.768     ; 5.943      ;
; -7.644  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 5.469      ;
; -7.600  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.130     ; 5.421      ;
; -7.536  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 5.361      ;
; -7.431  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 5.256      ;
; -7.399  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 5.224      ;
; -7.323  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.126     ; 5.148      ;
; -7.024  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.124     ; 4.851      ;
; -5.099  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[7]  ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.224      ; 5.274      ;
; -5.057  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[7]  ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.224      ; 5.232      ;
; -4.973  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[8]  ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.224      ; 5.148      ;
; -4.955  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[15] ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.218      ; 5.124      ;
; -4.931  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[8]  ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.224      ; 5.106      ;
; -4.913  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[15] ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.218      ; 5.082      ;
; -4.676  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[12] ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.222      ; 4.849      ;
; -4.676  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[13] ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.222      ; 4.849      ;
; -4.676  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[14] ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.222      ; 4.849      ;
; -4.676  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[11] ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.222      ; 4.849      ;
+---------+-----------+------------------------------+---------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'keyin[0]'                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                            ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -3.592 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.576      ; 6.161      ;
; -3.514 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.696      ; 6.099      ;
; -3.513 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a52             ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.436      ; 5.838      ;
; -3.507 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a4              ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.440      ; 5.836      ;
; -3.504 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a76             ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.449      ; 5.842      ;
; -3.482 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.523      ; 6.140      ;
; -3.467 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a28             ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.431      ; 5.787      ;
; -3.467 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0]      ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.694      ; 6.050      ;
; -3.466 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1]      ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.694      ; 6.049      ;
; -3.460 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.575      ; 6.176      ;
; -3.459 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.682      ; 6.179      ;
; -3.450 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.677      ; 6.149      ;
; -3.450 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.694      ; 6.167      ;
; -3.449 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.694      ; 6.170      ;
; -3.442 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.270      ; 5.705      ;
; -3.435 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.687      ; 6.151      ;
; -3.425 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.688      ; 6.152      ;
; -3.421 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.688      ; 6.148      ;
; -3.414 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a37             ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.426      ; 5.876      ;
; -3.410 ; vga_pic:vga_pic|gray_data[2]                                                                                            ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.570      ; 6.121      ;
; -3.400 ; vga_pic:vga_pic|gray_data[2]                                                                                            ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.672      ; 6.094      ;
; -3.395 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0]      ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.691      ; 6.122      ;
; -3.391 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.268      ; 5.652      ;
; -3.390 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a0              ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.318      ; 5.701      ;
; -3.386 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.694      ; 6.102      ;
; -3.384 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.694      ; 6.105      ;
; -3.383 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.576      ; 6.104      ;
; -3.382 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.652      ; 6.072      ;
; -3.378 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1]      ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.691      ; 6.105      ;
; -3.374 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.690      ; 6.086      ;
; -3.366 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.575      ; 6.085      ;
; -3.365 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0]      ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.675      ; 6.062      ;
; -3.364 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.578      ; 6.079      ;
; -3.364 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.390      ; 5.643      ;
; -3.361 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.693      ; 6.090      ;
; -3.355 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.270      ; 5.618      ;
; -3.353 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.579      ; 6.086      ;
; -3.347 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a6              ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.453      ; 5.827      ;
; -3.347 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1]      ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.650      ; 6.035      ;
; -3.346 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0]      ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.686      ; 6.071      ;
; -3.338 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.521      ; 6.136      ;
; -3.337 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.217      ; 5.689      ;
; -3.336 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a54             ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.443      ; 5.806      ;
; -3.333 ; vga_pic:vga_pic|gray_data[2]                                                                                            ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.571      ; 6.049      ;
; -3.331 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0]      ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.574      ; 5.898      ;
; -3.318 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.690      ; 6.036      ;
; -3.317 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.267      ; 5.577      ;
; -3.316 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.693      ; 6.038      ;
; -3.313 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.388      ; 5.590      ;
; -3.310 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.269      ; 5.720      ;
; -3.309 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.376      ; 5.723      ;
; -3.309 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a13             ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.440      ; 5.785      ;
; -3.307 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0]      ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.692      ; 6.026      ;
; -3.306 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.693      ; 6.035      ;
; -3.305 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1]      ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.692      ; 6.020      ;
; -3.303 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a58             ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.317      ; 5.765      ;
; -3.300 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.371      ; 5.693      ;
; -3.300 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.388      ; 5.711      ;
; -3.299 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.388      ; 5.714      ;
; -3.286 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.215      ; 5.636      ;
; -3.285 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.381      ; 5.695      ;
; -3.277 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.390      ; 5.556      ;
; -3.275 ; vga_pic:vga_pic|gray_data[0]                                                                                            ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.571      ; 5.839      ;
; -3.275 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.382      ; 5.696      ;
; -3.271 ; vga_pic:vga_pic|gray_data[3]                                                                                            ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.689      ; 5.983      ;
; -3.271 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.382      ; 5.692      ;
; -3.261 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1]      ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.680      ; 5.979      ;
; -3.259 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0]      ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.692      ; 5.978      ;
; -3.259 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.267      ; 5.667      ;
; -3.258 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.374      ; 5.670      ;
; -3.257 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a68             ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.407      ; 5.702      ;
; -3.256 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1]      ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.577      ; 5.987      ;
; -3.255 ; vga_pic:vga_pic|gray_data[1]                                                                                            ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.518      ; 5.908      ;
; -3.252 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a42             ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.307      ; 5.700      ;
; -3.250 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a84             ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.423      ; 5.695      ;
; -3.249 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.369      ; 5.640      ;
; -3.249 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.386      ; 5.658      ;
; -3.248 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.386      ; 5.661      ;
; -3.245 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a24             ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.317      ; 5.555      ;
; -3.241 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0]      ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.650      ; 5.929      ;
; -3.239 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.387      ; 5.515      ;
; -3.239 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.217      ; 5.591      ;
; -3.236 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.388      ; 5.646      ;
; -3.234 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.379      ; 5.642      ;
; -3.234 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.388      ; 5.649      ;
; -3.233 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.270      ; 5.648      ;
; -3.233 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a20             ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.388      ; 5.659      ;
; -3.232 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.346      ; 5.616      ;
; -3.228 ; vga_pic:vga_pic|gray_data[1]                                                                                            ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.689      ; 5.944      ;
; -3.227 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1]      ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.574      ; 5.794      ;
; -3.226 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a55             ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.430      ; 5.694      ;
; -3.224 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.380      ; 5.643      ;
; -3.224 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.384      ; 5.630      ;
; -3.223 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.269      ; 5.633      ;
; -3.223 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0]      ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.692      ; 5.937      ;
; -3.222 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.376      ; 5.636      ;
; -3.221 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a72             ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.327      ; 5.541      ;
; -3.220 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.380      ; 5.639      ;
; -3.220 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a1              ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.457      ; 5.704      ;
; -3.216 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.269      ; 5.629      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk_divx:u_clk_divx|clk_div_reg'                                                                           ;
+--------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.866 ; cnt[9]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.063     ; 2.803      ;
; -1.865 ; cnt[9]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.063     ; 2.802      ;
; -1.864 ; cnt[9]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.063     ; 2.801      ;
; -1.857 ; cnt[3]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.060     ; 2.797      ;
; -1.770 ; cnt[8]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.063     ; 2.707      ;
; -1.769 ; cnt[8]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.063     ; 2.706      ;
; -1.768 ; cnt[8]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.063     ; 2.705      ;
; -1.766 ; cnt[9]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.063     ; 2.703      ;
; -1.739 ; cnt[1]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.677      ;
; -1.738 ; cnt[1]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.676      ;
; -1.737 ; cnt[1]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.675      ;
; -1.706 ; cnt[0]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.644      ;
; -1.705 ; cnt[0]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.643      ;
; -1.704 ; cnt[0]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.642      ;
; -1.690 ; cnt[3]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.060     ; 2.630      ;
; -1.689 ; cnt[9]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.063     ; 2.626      ;
; -1.670 ; cnt[8]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.063     ; 2.607      ;
; -1.648 ; cnt[6]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.586      ;
; -1.647 ; cnt[6]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.585      ;
; -1.646 ; cnt[6]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.584      ;
; -1.639 ; cnt[1]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.577      ;
; -1.606 ; cnt[0]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.544      ;
; -1.593 ; cnt[8]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.063     ; 2.530      ;
; -1.580 ; cnt[3]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.060     ; 2.520      ;
; -1.562 ; cnt[1]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.500      ;
; -1.556 ; cnt[3]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.060     ; 2.496      ;
; -1.548 ; cnt[6]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.486      ;
; -1.529 ; cnt[0]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.467      ;
; -1.508 ; cnt[7]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.063     ; 2.445      ;
; -1.507 ; cnt[7]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.063     ; 2.444      ;
; -1.506 ; cnt[7]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.063     ; 2.443      ;
; -1.491 ; cnt[4]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.429      ;
; -1.490 ; cnt[4]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.428      ;
; -1.489 ; cnt[4]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.427      ;
; -1.476 ; cnt[9]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.066     ; 2.410      ;
; -1.471 ; cnt[6]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.409      ;
; -1.408 ; cnt[7]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.063     ; 2.345      ;
; -1.391 ; cnt[4]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.329      ;
; -1.381 ; cnt[5]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.319      ;
; -1.380 ; cnt[5]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.318      ;
; -1.380 ; cnt[8]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.066     ; 2.314      ;
; -1.379 ; cnt[5]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.317      ;
; -1.376 ; cnt[0]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.065     ; 2.311      ;
; -1.355 ; cnt[2]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.293      ;
; -1.349 ; cnt[1]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.065     ; 2.284      ;
; -1.335 ; cnt[2]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.273      ;
; -1.331 ; cnt[7]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.063     ; 2.268      ;
; -1.323 ; cnt[5]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.261      ;
; -1.314 ; cnt[4]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.252      ;
; -1.289 ; cnt[3]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.060     ; 2.229      ;
; -1.271 ; cnt[2]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.065     ; 2.206      ;
; -1.258 ; cnt[6]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.065     ; 2.193      ;
; -1.245 ; cnt[3]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.063     ; 2.182      ;
; -1.225 ; cnt[2]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.163      ;
; -1.222 ; cnt[2]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.160      ;
; -1.204 ; cnt[5]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 2.142      ;
; -1.118 ; cnt[7]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.066     ; 2.052      ;
; -1.101 ; cnt[4]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.065     ; 2.036      ;
; -1.046 ; cnt[2]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 1.984      ;
; -1.002 ; cnt[3]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.060     ; 1.942      ;
; -0.991 ; cnt[5]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.065     ; 1.926      ;
; -0.683 ; cnt[1]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 1.621      ;
; -0.614 ; cnt[0]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 1.552      ;
; -0.575 ; cnt[1]    ; cnt[2]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 1.513      ;
; -0.506 ; cnt[0]    ; cnt[2]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 1.444      ;
; -0.500 ; cnt[2]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 1.438      ;
; -0.494 ; cnt[0]    ; cnt[1]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 1.432      ;
; -0.063 ; cnt[0]    ; cnt[0]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 1.001      ;
; -0.055 ; cnt[4]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 0.993      ;
; -0.055 ; cnt[2]    ; cnt[2]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 0.993      ;
; -0.043 ; cnt[1]    ; cnt[1]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.062     ; 0.981      ;
+--------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk'                                                                                                      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 16.569 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.064     ; 3.367      ;
; 16.634 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.064     ; 3.302      ;
; 16.675 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.064     ; 3.261      ;
; 16.678 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.064     ; 3.258      ;
; 16.744 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.064     ; 3.192      ;
; 16.773 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.064     ; 3.163      ;
; 16.781 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.064     ; 3.155      ;
; 16.800 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.064     ; 3.136      ;
; 16.852 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.064     ; 3.084      ;
; 16.861 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.064     ; 3.075      ;
; 16.869 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.064     ; 3.067      ;
; 16.874 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.064     ; 3.062      ;
; 16.886 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.064     ; 3.050      ;
; 16.887 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.064     ; 3.049      ;
; 16.889 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.064     ; 3.047      ;
; 16.906 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.064     ; 3.030      ;
; 16.913 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.064     ; 3.023      ;
; 16.917 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.064     ; 3.019      ;
; 16.917 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.064     ; 3.019      ;
; 16.920 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.064     ; 3.016      ;
; 16.940 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.996      ;
; 16.954 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.982      ;
; 16.957 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.979      ;
; 16.958 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.978      ;
; 16.977 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.959      ;
; 16.985 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.951      ;
; 16.991 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.945      ;
; 16.995 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.941      ;
; 16.996 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.940      ;
; 16.999 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.937      ;
; 17.002 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.934      ;
; 17.013 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.064     ; 2.923      ;
; 17.027 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.909      ;
; 17.030 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.064     ; 2.906      ;
; 17.045 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.891      ;
; 17.046 ; clk_divx:u_clk_divx|cnt[13] ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.890      ;
; 17.046 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.890      ;
; 17.056 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.880      ;
; 17.058 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[13] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.878      ;
; 17.061 ; clk_divx:u_clk_divx|cnt[11] ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.064     ; 2.875      ;
; 17.064 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.872      ;
; 17.074 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.862      ;
; 17.083 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.853      ;
; 17.083 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.853      ;
; 17.092 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.844      ;
; 17.093 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.843      ;
; 17.093 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.843      ;
; 17.094 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.842      ;
; 17.096 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.840      ;
; 17.097 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.839      ;
; 17.097 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.839      ;
; 17.098 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.838      ;
; 17.098 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.838      ;
; 17.099 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.837      ;
; 17.100 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.836      ;
; 17.101 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.835      ;
; 17.102 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.834      ;
; 17.105 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.831      ;
; 17.110 ; clk_divx:u_clk_divx|cnt[11] ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.826      ;
; 17.122 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.814      ;
; 17.139 ; clk_divx:u_clk_divx|cnt[18] ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.064     ; 2.797      ;
; 17.144 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.792      ;
; 17.146 ; clk_divx:u_clk_divx|cnt[12] ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.790      ;
; 17.146 ; clk_divx:u_clk_divx|cnt[16] ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.064     ; 2.790      ;
; 17.154 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.782      ;
; 17.158 ; clk_divx:u_clk_divx|cnt[15] ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.778      ;
; 17.160 ; clk_divx:u_clk_divx|cnt[12] ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.776      ;
; 17.161 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[13] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.775      ;
; 17.167 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.769      ;
; 17.168 ; clk_divx:u_clk_divx|cnt[10] ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.064     ; 2.768      ;
; 17.169 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.767      ;
; 17.180 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[13] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.756      ;
; 17.181 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.755      ;
; 17.181 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.755      ;
; 17.185 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[14] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.751      ;
; 17.186 ; clk_divx:u_clk_divx|cnt[10] ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.750      ;
; 17.192 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.744      ;
; 17.193 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.743      ;
; 17.193 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.743      ;
; 17.198 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.738      ;
; 17.205 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.731      ;
; 17.206 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.730      ;
; 17.209 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.727      ;
; 17.210 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.726      ;
; 17.211 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.725      ;
; 17.211 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.725      ;
; 17.211 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.725      ;
; 17.223 ; clk_divx:u_clk_divx|cnt[14] ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.713      ;
; 17.232 ; clk_divx:u_clk_divx|cnt[10] ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.704      ;
; 17.235 ; clk_divx:u_clk_divx|cnt[14] ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.701      ;
; 17.240 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.696      ;
; 17.240 ; clk_divx:u_clk_divx|cnt[11] ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.696      ;
; 17.241 ; clk_divx:u_clk_divx|cnt[11] ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.695      ;
; 17.242 ; clk_divx:u_clk_divx|cnt[11] ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.694      ;
; 17.244 ; clk_divx:u_clk_divx|cnt[13] ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.692      ;
; 17.244 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[13] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.692      ;
; 17.246 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[14] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.690      ;
; 17.247 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.689      ;
; 17.248 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[13] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.688      ;
; 17.249 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.064     ; 2.687      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'keyin[0]'                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                            ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -2.577 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.231      ; 1.724      ;
; -2.574 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.231      ; 1.727      ;
; -2.572 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.228      ; 1.726      ;
; -2.511 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.231      ; 1.790      ;
; -2.510 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.228      ; 1.788      ;
; -2.478 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.188      ; 1.780      ;
; -2.473 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.234      ; 1.831      ;
; -2.468 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.232      ; 1.834      ;
; -2.466 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.232      ; 1.836      ;
; -2.429 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.226      ; 1.867      ;
; -2.423 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.226      ; 1.873      ;
; -2.422 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.224      ; 1.872      ;
; -2.421 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.232      ; 1.881      ;
; -2.412 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.232      ; 1.890      ;
; -2.405 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.214      ; 1.879      ;
; -2.397 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.220      ; 1.893      ;
; -2.307 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.110      ; 1.873      ;
; -2.304 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.113      ; 1.879      ;
; -2.295 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.113      ; 1.888      ;
; -2.284 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.111      ; 1.897      ;
; -2.277 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.111      ; 1.904      ;
; -2.213 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.053      ; 1.910      ;
; -2.212 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.056      ; 1.914      ;
; -2.191 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.110      ; 1.989      ;
; -1.915 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.862      ; 2.017      ;
; -1.912 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.862      ; 2.020      ;
; -1.910 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.859      ; 2.019      ;
; -1.849 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.862      ; 2.083      ;
; -1.848 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.859      ; 2.081      ;
; -1.816 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.819      ; 2.073      ;
; -1.811 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.865      ; 2.124      ;
; -1.806 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.863      ; 2.127      ;
; -1.804 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.863      ; 2.129      ;
; -1.767 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.857      ; 2.160      ;
; -1.761 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.857      ; 2.166      ;
; -1.760 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.855      ; 2.165      ;
; -1.759 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.863      ; 2.174      ;
; -1.750 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.863      ; 2.183      ;
; -1.743 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.845      ; 2.172      ;
; -1.735 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.851      ; 2.186      ;
; -1.645 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.741      ; 2.166      ;
; -1.642 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.744      ; 2.172      ;
; -1.633 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.744      ; 2.181      ;
; -1.622 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.742      ; 2.190      ;
; -1.615 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.742      ; 2.197      ;
; -1.550 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.687      ; 2.207      ;
; -1.547 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.684      ; 2.207      ;
; -1.529 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]     ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.741      ; 2.282      ;
; -0.427 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[22] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.455      ; 4.028      ;
; -0.426 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[12] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.452      ; 4.026      ;
; -0.394 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[20] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.412      ; 4.018      ;
; -0.389 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[4]  ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.458      ; 4.069      ;
; -0.384 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[14] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.456      ; 4.072      ;
; -0.382 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[6]  ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.456      ; 4.074      ;
; -0.349 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[8]  ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.450      ; 4.101      ;
; -0.342 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[16] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.448      ; 4.106      ;
; -0.340 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[13] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.455      ; 4.115      ;
; -0.337 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[5]  ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.455      ; 4.118      ;
; -0.335 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[21] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.452      ; 4.117      ;
; -0.334 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[17] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.450      ; 4.116      ;
; -0.334 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[19] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.456      ; 4.122      ;
; -0.323 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[1]  ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.456      ; 4.133      ;
; -0.321 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[7]  ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.444      ; 4.123      ;
; -0.238 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[2]  ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.438      ; 4.200      ;
; -0.228 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[15] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.337      ; 4.109      ;
; -0.223 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[9]  ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.280      ; 4.057      ;
; -0.219 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[23] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.337      ; 4.118      ;
; -0.204 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[0]  ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.335      ; 4.131      ;
; -0.131 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[3]  ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.277      ; 4.146      ;
; -0.119 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[11] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.334      ; 4.215      ;
; -0.115 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[10] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.335      ; 4.220      ;
; -0.024 ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[18] ; keyin[0]                                                 ; keyin[0]    ; 0.000        ; 4.334      ; 4.310      ;
; 0.056  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[22] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.455      ; 4.031      ;
; 0.058  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[12] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.452      ; 4.030      ;
; 0.065  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[13] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.455      ; 4.040      ;
; 0.067  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[20] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.412      ; 3.999      ;
; 0.069  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[21] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.452      ; 4.041      ;
; 0.071  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[5]  ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.455      ; 4.046      ;
; 0.088  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[19] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.456      ; 4.064      ;
; 0.089  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[14] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.456      ; 4.065      ;
; 0.095  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[4]  ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.458      ; 4.073      ;
; 0.101  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[6]  ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.456      ; 4.077      ;
; 0.105  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[1]  ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.456      ; 4.081      ;
; 0.134  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[8]  ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.450      ; 4.104      ;
; 0.140  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[17] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.450      ; 4.110      ;
; 0.141  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[16] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.448      ; 4.109      ;
; 0.149  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[7]  ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.444      ; 4.113      ;
; 0.164  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[9]  ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.280      ; 3.964      ;
; 0.168  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[2]  ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.438      ; 4.126      ;
; 0.255  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[15] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.337      ; 4.112      ;
; 0.264  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[23] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.337      ; 4.121      ;
; 0.272  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[10] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.335      ; 4.127      ;
; 0.279  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[0]  ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.335      ; 4.134      ;
; 0.286  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[11] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.334      ; 4.140      ;
; 0.303  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[3]  ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.277      ; 4.100      ;
; 0.358  ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0] ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.109      ; 4.537      ;
; 0.380  ; keyin[0]                                                                                                           ; vga_pic:vga_pic|color_data_out[18] ; keyin[0]                                                 ; keyin[0]    ; -0.500       ; 4.334      ; 4.234      ;
; 0.482  ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a45        ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 3.965      ; 4.517      ;
; 0.567  ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1] ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.227      ; 4.864      ;
; 0.577  ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0] ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.227      ; 4.874      ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'altpll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                              ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.325 ; vga_pic:vga_pic|ram_addr[6]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 0.895      ;
; 0.326 ; vga_pic:vga_pic|ram_addr[9]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 0.896      ;
; 0.332 ; vga_pic:vga_pic|ram_addr[10]                                                                                                                               ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 0.902      ;
; 0.342 ; vga_pic:vga_pic|ram_rden                                                                                                                                   ; vga_pic:vga_pic|ram_rden                                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_pic:vga_pic|rom_en1                                                                                                                                    ; vga_pic:vga_pic|rom_en1                                                                                                                                                              ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_pic:vga_pic|rom_en                                                                                                                                     ; vga_pic:vga_pic|rom_en                                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_pic:vga_pic|PIC_START_X[5]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[5]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_pic:vga_pic|PIC_START_X[6]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[6]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_pic:vga_pic|PIC_START_X[7]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[7]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_pic:vga_pic|PIC_START_X[8]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[8]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_pic:vga_pic|PIC_START_X[9]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[9]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_pic:vga_pic|PIC_START_X[1]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[1]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_pic:vga_pic|PIC_START_X[0]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[0]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_pic:vga_pic|PIC_START_X[2]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[2]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_pic:vga_pic|PIC_START_X[3]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[3]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_pic:vga_pic|PIC_START_X[4]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[4]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_ctrl:vga_ctrl|cntv[9]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[9]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_ctrl:vga_ctrl|cntv[10]                                                                                                                                 ; vga_ctrl:vga_ctrl|cntv[10]                                                                                                                                                           ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_ctrl:vga_ctrl|cntv[0]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[0]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_ctrl:vga_ctrl|cntv[1]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[1]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_ctrl:vga_ctrl|cntv[2]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[2]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_ctrl:vga_ctrl|cntv[3]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[3]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_ctrl:vga_ctrl|cntv[4]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[4]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_ctrl:vga_ctrl|cntv[7]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[7]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_ctrl:vga_ctrl|cntv[5]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[5]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_ctrl:vga_ctrl|cntv[6]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[6]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; vga_ctrl:vga_ctrl|cntv[8]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[8]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.574      ;
; 0.356 ; vga_pic:vga_pic|ram_addr[8]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 0.926      ;
; 0.363 ; vga_pic:vga_pic|ram_addr[7]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 0.933      ;
; 0.370 ; vga_pic:vga_pic|ram_addr[5]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 0.940      ;
; 0.382 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 0.950      ;
; 0.383 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~portb_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.952      ;
; 0.388 ; vga_pic:vga_pic|rom_addr[11]                                                                                                                               ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a45~porta_address_reg0                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 0.953      ;
; 0.391 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[4] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 0.959      ;
; 0.392 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[4] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~portb_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.961      ;
; 0.400 ; vga_pic:vga_pic|sobel:u_sobel|reg32[2]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg31[2]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.633      ;
; 0.403 ; vga_pic:vga_pic|sobel:u_sobel|reg23[1]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg22[1]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.636      ;
; 0.405 ; vga_pic:vga_pic|sobel:u_sobel|reg12[1]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg11[1]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.637      ;
; 0.409 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[1] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~portb_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.978      ;
; 0.410 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[1] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 0.978      ;
; 0.412 ; vga_pic:vga_pic|sobel:u_sobel|reg12[0]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg11[0]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.645      ;
; 0.412 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~portb_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.981      ;
; 0.413 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 0.981      ;
; 0.413 ; vga_pic:vga_pic|gray_data[0]                                                                                                                               ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_datain_reg0  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.997      ;
; 0.415 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~portb_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.984      ;
; 0.415 ; vga_pic:vga_pic|gray_data[2]                                                                                                                               ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_datain_reg0  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.999      ;
; 0.416 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 0.984      ;
; 0.421 ; vga_pic:vga_pic|gray_data[1]                                                                                                                               ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_datain_reg0  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.005      ;
; 0.442 ; vga_pic:vga_pic|gray_data[6]                                                                                                                               ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_datain_reg0  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.026      ;
; 0.526 ; vga_pic:vga_pic|sobel:u_sobel|reg12[2]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg11[2]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.758      ;
; 0.530 ; vga_pic:vga_pic|ram_rden                                                                                                                                   ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg                                                              ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.103      ;
; 0.539 ; vga_pic:vga_pic|sobel:u_sobel|reg23[0]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg22[0]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.772      ;
; 0.541 ; vga_pic:vga_pic|sobel:u_sobel|reg22[5]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg21[5]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.774      ;
; 0.541 ; vga_pic:vga_pic|sobel:u_sobel|reg22[4]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg21[4]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.774      ;
; 0.542 ; vga_pic:vga_pic|sobel:u_sobel|reg22[3]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg21[3]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.775      ;
; 0.542 ; vga_pic:vga_pic|sobel:u_sobel|reg22[2]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg21[2]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.775      ;
; 0.548 ; vga_pic:vga_pic|sobel:u_sobel|reg32[0]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg31[0]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.781      ;
; 0.549 ; vga_pic:vga_pic|sobel:u_sobel|reg32[1]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg31[1]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.782      ;
; 0.550 ; vga_pic:vga_pic|sobel:u_sobel|reg12[6]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg11[6]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.782      ;
; 0.550 ; vga_pic:vga_pic|sobel:u_sobel|reg12[5]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg11[5]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.782      ;
; 0.550 ; vga_pic:vga_pic|sobel:u_sobel|reg32[5]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg31[5]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.783      ;
; 0.551 ; vga_pic:vga_pic|sobel:u_sobel|reg12[3]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg11[3]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.783      ;
; 0.551 ; vga_pic:vga_pic|sobel:u_sobel|reg32[4]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg31[4]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.784      ;
; 0.555 ; vga_pic:vga_pic|ram_addr[0]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.125      ;
; 0.559 ; vga_pic:vga_pic|sobel:u_sobel|reg13[0]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg12[0]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.792      ;
; 0.566 ; vga_pic:vga_pic|sobel:u_sobel|reg33[3]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg32[3]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.799      ;
; 0.572 ; vga_pic:vga_pic|sobel:u_sobel|Gy3[7]                                                                                                                       ; vga_pic:vga_pic|sobel:u_sobel|Gy[7]                                                                                                                                                  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.805      ;
; 0.574 ; vga_pic:vga_pic|ram_addr[11]                                                                                                                               ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.146      ;
; 0.588 ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[3]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[3]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.820      ;
; 0.588 ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[3]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[3]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.821      ;
; 0.589 ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[4]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[4]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.821      ;
; 0.589 ; vga_pic:vga_pic|ram_addr[3]                                                                                                                                ; vga_pic:vga_pic|ram_addr[3]                                                                                                                                                          ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.822      ;
; 0.589 ; vga_pic:vga_pic|ram_addr[13]                                                                                                                               ; vga_pic:vga_pic|ram_addr[13]                                                                                                                                                         ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.822      ;
; 0.590 ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[1]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[1]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.823      ;
; 0.590 ; vga_pic:vga_pic|ram_addr[11]                                                                                                                               ; vga_pic:vga_pic|ram_addr[11]                                                                                                                                                         ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.823      ;
; 0.590 ; vga_pic:vga_pic|ram_addr[15]                                                                                                                               ; vga_pic:vga_pic|ram_addr[15]                                                                                                                                                         ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.823      ;
; 0.591 ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[1]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[1]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.823      ;
; 0.591 ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[2]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[2]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.824      ;
; 0.592 ; vga_pic:vga_pic|sobel:u_sobel|reg33[4]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|Gx3[4]                                                                                                                                                 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.824      ;
; 0.592 ; vga_pic:vga_pic|ram_addr[1]                                                                                                                                ; vga_pic:vga_pic|ram_addr[1]                                                                                                                                                          ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.825      ;
; 0.592 ; vga_pic:vga_pic|ram_addr[6]                                                                                                                                ; vga_pic:vga_pic|ram_addr[6]                                                                                                                                                          ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.825      ;
; 0.593 ; vga_pic:vga_pic|sobel:u_sobel|reg23[4]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg22[4]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.824      ;
; 0.593 ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[6]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[6]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.825      ;
; 0.593 ; vga_pic:vga_pic|ram_addr[9]                                                                                                                                ; vga_pic:vga_pic|ram_addr[9]                                                                                                                                                          ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.826      ;
; 0.593 ; vga_ctrl:vga_ctrl|cnth[3]                                                                                                                                  ; vga_ctrl:vga_ctrl|cnth[3]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.826      ;
; 0.594 ; vga_pic:vga_pic|sobel:u_sobel|reg33[7]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|Gx3[7]                                                                                                                                                 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.826      ;
; 0.594 ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[6]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[6]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.827      ;
; 0.594 ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[0]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[0]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.827      ;
; 0.594 ; vga_pic:vga_pic|ram_addr[2]                                                                                                                                ; vga_pic:vga_pic|ram_addr[2]                                                                                                                                                          ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.827      ;
; 0.594 ; vga_ctrl:vga_ctrl|cnth[4]                                                                                                                                  ; vga_ctrl:vga_ctrl|cnth[4]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.827      ;
; 0.595 ; vga_pic:vga_pic|sobel:u_sobel|reg33[6]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|Gx3[6]                                                                                                                                                 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.827      ;
; 0.595 ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[4]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[4]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.828      ;
; 0.595 ; vga_pic:vga_pic|ram_addr[12]                                                                                                                               ; vga_pic:vga_pic|ram_addr[12]                                                                                                                                                         ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.828      ;
; 0.595 ; vga_pic:vga_pic|ram_addr[14]                                                                                                                               ; vga_pic:vga_pic|ram_addr[14]                                                                                                                                                         ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.828      ;
; 0.595 ; vga_pic:vga_pic|ram_addr[4]                                                                                                                                ; vga_pic:vga_pic|ram_addr[4]                                                                                                                                                          ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.828      ;
; 0.595 ; vga_pic:vga_pic|ram_addr[10]                                                                                                                               ; vga_pic:vga_pic|ram_addr[10]                                                                                                                                                         ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.828      ;
; 0.595 ; vga_pic:vga_pic|offset[7]                                                                                                                                  ; vga_pic:vga_pic|offset[7]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.828      ;
; 0.596 ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[2]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[2]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.828      ;
; 0.596 ; vga_pic:vga_pic|ram_addr[9]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.166      ;
; 0.596 ; vga_pic:vga_pic|ram_addr[8]                                                                                                                                ; vga_pic:vga_pic|ram_addr[8]                                                                                                                                                          ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.829      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk'                                                                                                          ;
+-------+-----------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.575 ; clk_divx:u_clk_divx|cnt[11] ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.064      ; 0.807      ;
; 0.577 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.064      ; 0.809      ;
; 0.577 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[1]      ; clk          ; clk         ; 0.000        ; 0.064      ; 0.809      ;
; 0.581 ; clk_divx:u_clk_divx|cnt[10] ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.064      ; 0.813      ;
; 0.581 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[2]      ; clk          ; clk         ; 0.000        ; 0.064      ; 0.813      ;
; 0.582 ; clk_divx:u_clk_divx|cnt[18] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.064      ; 0.814      ;
; 0.582 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[3]      ; clk          ; clk         ; 0.000        ; 0.064      ; 0.814      ;
; 0.583 ; clk_divx:u_clk_divx|cnt[16] ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.064      ; 0.815      ;
; 0.583 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.064      ; 0.815      ;
; 0.583 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.064      ; 0.815      ;
; 0.593 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.064      ; 0.825      ;
; 0.595 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.064      ; 0.827      ;
; 0.613 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[0]      ; clk          ; clk         ; 0.000        ; 0.064      ; 0.845      ;
; 0.825 ; clk_divx:u_clk_divx|cnt[23] ; clk_divx:u_clk_divx|cnt[23]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.057      ;
; 0.854 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.086      ;
; 0.854 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[2]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.086      ;
; 0.854 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[3]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.086      ;
; 0.857 ; clk_divx:u_clk_divx|cnt[10] ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.089      ;
; 0.859 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.091      ;
; 0.859 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.091      ;
; 0.860 ; clk_divx:u_clk_divx|cnt[17] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.092      ;
; 0.860 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.092      ;
; 0.861 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.093      ;
; 0.868 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.100      ;
; 0.871 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[1]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.103      ;
; 0.871 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.103      ;
; 0.873 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.105      ;
; 0.873 ; clk_divx:u_clk_divx|cnt[16] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.105      ;
; 0.873 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.105      ;
; 0.885 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[2]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.117      ;
; 0.885 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.117      ;
; 0.944 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[3]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.176      ;
; 0.944 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.176      ;
; 0.950 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.182      ;
; 0.951 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.183      ;
; 0.958 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.190      ;
; 0.958 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.190      ;
; 0.963 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.195      ;
; 0.964 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.196      ;
; 0.965 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.197      ;
; 0.972 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.204      ;
; 0.975 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.207      ;
; 0.975 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[3]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.207      ;
; 0.975 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.207      ;
; 0.977 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.209      ;
; 0.989 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.221      ;
; 0.989 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.221      ;
; 1.007 ; clk_divx:u_clk_divx|cnt[19] ; clk_divx:u_clk_divx|cnt[19]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.239      ;
; 1.012 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[7]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.244      ;
; 1.018 ; clk_divx:u_clk_divx|cnt[12] ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.064      ; 1.250      ;
; 1.048 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.280      ;
; 1.055 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.287      ;
; 1.060 ; clk_divx:u_clk_divx|cnt[11] ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.292      ;
; 1.062 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.294      ;
; 1.065 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.297      ;
; 1.067 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.299      ;
; 1.068 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.300      ;
; 1.073 ; clk_divx:u_clk_divx|cnt[15] ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.305      ;
; 1.076 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.308      ;
; 1.079 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.311      ;
; 1.079 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.311      ;
; 1.079 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.311      ;
; 1.079 ; clk_divx:u_clk_divx|cnt[10] ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.311      ;
; 1.081 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.313      ;
; 1.082 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.064      ; 1.314      ;
; 1.088 ; clk_divx:u_clk_divx|cnt[14] ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.320      ;
; 1.093 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.325      ;
; 1.115 ; clk_divx:u_clk_divx|cnt[17] ; clk_divx:u_clk_divx|cnt[17]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.347      ;
; 1.145 ; clk_divx:u_clk_divx|cnt[12] ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.377      ;
; 1.158 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.390      ;
; 1.161 ; clk_divx:u_clk_divx|cnt[15] ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.064      ; 1.393      ;
; 1.164 ; clk_divx:u_clk_divx|cnt[11] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.396      ;
; 1.166 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.398      ;
; 1.166 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.398      ;
; 1.166 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.398      ;
; 1.169 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.401      ;
; 1.171 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.403      ;
; 1.172 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.404      ;
; 1.177 ; clk_divx:u_clk_divx|cnt[15] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.409      ;
; 1.180 ; clk_divx:u_clk_divx|cnt[13] ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.412      ;
; 1.180 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.412      ;
; 1.183 ; clk_divx:u_clk_divx|cnt[10] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.415      ;
; 1.185 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.417      ;
; 1.192 ; clk_divx:u_clk_divx|cnt[14] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.424      ;
; 1.197 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.429      ;
; 1.233 ; clk_divx:u_clk_divx|cnt[20] ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.064      ; 1.465      ;
; 1.236 ; clk_divx:u_clk_divx|cnt[13] ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.064      ; 1.468      ;
; 1.238 ; clk_divx:u_clk_divx|cnt[14] ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.064      ; 1.470      ;
; 1.239 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.064      ; 1.471      ;
; 1.249 ; clk_divx:u_clk_divx|cnt[12] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.481      ;
; 1.256 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.488      ;
; 1.262 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.494      ;
; 1.270 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.502      ;
; 1.270 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.502      ;
; 1.270 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.502      ;
; 1.277 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.509      ;
; 1.284 ; clk_divx:u_clk_divx|cnt[13] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.516      ;
; 1.286 ; clk_divx:u_clk_divx|cnt[18] ; clk_divx:u_clk_divx|cnt[19]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.518      ;
; 1.287 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.519      ;
; 1.289 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.521      ;
+-------+-----------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk_divx:u_clk_divx|clk_div_reg'                                                                           ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.592 ; cnt[1]    ; cnt[1]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 0.822      ;
; 0.598 ; cnt[4]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; cnt[2]    ; cnt[2]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 0.828      ;
; 0.608 ; cnt[0]    ; cnt[0]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 0.838      ;
; 0.868 ; cnt[0]    ; cnt[1]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 1.098      ;
; 0.869 ; cnt[1]    ; cnt[2]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 1.099      ;
; 0.882 ; cnt[0]    ; cnt[2]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 1.112      ;
; 0.888 ; cnt[2]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 1.118      ;
; 0.898 ; cnt[5]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 1.128      ;
; 0.973 ; cnt[1]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 1.203      ;
; 0.986 ; cnt[0]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 1.216      ;
; 1.065 ; cnt[6]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 1.295      ;
; 1.165 ; cnt[4]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 1.395      ;
; 1.221 ; cnt[7]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.452      ;
; 1.226 ; cnt[9]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.457      ;
; 1.269 ; cnt[2]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 1.499      ;
; 1.294 ; cnt[5]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 1.524      ;
; 1.314 ; cnt[4]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 1.544      ;
; 1.338 ; cnt[6]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.569      ;
; 1.342 ; cnt[3]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.065      ; 1.575      ;
; 1.354 ; cnt[1]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 1.584      ;
; 1.355 ; cnt[8]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.586      ;
; 1.364 ; cnt[3]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.595      ;
; 1.367 ; cnt[0]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 1.597      ;
; 1.381 ; cnt[5]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.612      ;
; 1.401 ; cnt[4]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.632      ;
; 1.418 ; cnt[2]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 1.648      ;
; 1.445 ; cnt[6]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.676      ;
; 1.457 ; cnt[2]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.060      ; 1.685      ;
; 1.473 ; cnt[8]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.704      ;
; 1.488 ; cnt[5]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.719      ;
; 1.503 ; cnt[1]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 1.733      ;
; 1.505 ; cnt[2]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.736      ;
; 1.508 ; cnt[4]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.739      ;
; 1.515 ; cnt[6]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.746      ;
; 1.516 ; cnt[0]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 1.746      ;
; 1.525 ; cnt[3]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.065      ; 1.758      ;
; 1.552 ; cnt[5]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.060      ; 1.780      ;
; 1.558 ; cnt[5]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.789      ;
; 1.566 ; cnt[7]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.797      ;
; 1.577 ; cnt[3]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.066      ; 1.811      ;
; 1.578 ; cnt[4]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.809      ;
; 1.590 ; cnt[1]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.821      ;
; 1.603 ; cnt[0]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.834      ;
; 1.612 ; cnt[2]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.843      ;
; 1.618 ; cnt[1]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.060      ; 1.846      ;
; 1.621 ; cnt[3]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.065      ; 1.854      ;
; 1.631 ; cnt[0]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.060      ; 1.859      ;
; 1.645 ; cnt[7]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.876      ;
; 1.661 ; cnt[3]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.066      ; 1.895      ;
; 1.664 ; cnt[3]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.066      ; 1.898      ;
; 1.682 ; cnt[2]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.913      ;
; 1.697 ; cnt[1]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.928      ;
; 1.707 ; cnt[7]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.060      ; 1.935      ;
; 1.709 ; cnt[4]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.060      ; 1.937      ;
; 1.710 ; cnt[0]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.941      ;
; 1.767 ; cnt[1]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 1.998      ;
; 1.780 ; cnt[0]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 2.011      ;
; 1.795 ; cnt[6]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.060      ; 2.023      ;
; 1.868 ; cnt[7]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 2.098      ;
; 1.956 ; cnt[6]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 2.186      ;
; 1.964 ; cnt[7]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 2.194      ;
; 1.976 ; cnt[8]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.060      ; 2.204      ;
; 2.041 ; cnt[9]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.060      ; 2.269      ;
; 2.137 ; cnt[8]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 2.367      ;
; 2.202 ; cnt[9]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 2.432      ;
; 2.233 ; cnt[8]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 2.463      ;
; 2.254 ; cnt[9]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 2.485      ;
; 2.276 ; cnt[8]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 2.507      ;
; 2.298 ; cnt[9]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.062      ; 2.528      ;
; 2.341 ; cnt[9]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.063      ; 2.572      ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'keyin[0]'                                                                                                                                              ;
+--------+--------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                            ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.775 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.584      ; 3.352      ;
; -0.764 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.584      ; 3.341      ;
; -0.756 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.584      ; 3.333      ;
; -0.683 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.704      ; 3.276      ;
; -0.677 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.531      ; 3.343      ;
; -0.672 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.704      ; 3.265      ;
; -0.666 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.531      ; 3.332      ;
; -0.664 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.704      ; 3.257      ;
; -0.658 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.531      ; 3.324      ;
; -0.647 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.685      ; 3.354      ;
; -0.636 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.685      ; 3.343      ;
; -0.635 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.698      ; 3.355      ;
; -0.633 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.583      ; 3.357      ;
; -0.630 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.586      ; 3.353      ;
; -0.629 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.698      ; 3.355      ;
; -0.628 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.685      ; 3.335      ;
; -0.626 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.701      ; 3.356      ;
; -0.624 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.698      ; 3.344      ;
; -0.623 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.584      ; 3.352      ;
; -0.622 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.583      ; 3.346      ;
; -0.619 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.586      ; 3.342      ;
; -0.618 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.698      ; 3.344      ;
; -0.616 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.698      ; 3.336      ;
; -0.615 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.701      ; 3.345      ;
; -0.614 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.583      ; 3.338      ;
; -0.612 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.584      ; 3.341      ;
; -0.611 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.586      ; 3.334      ;
; -0.610 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.698      ; 3.336      ;
; -0.607 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.701      ; 3.337      ;
; -0.604 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.584      ; 3.333      ;
; -0.553 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.695      ; 3.277      ;
; -0.553 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.660      ; 3.251      ;
; -0.551 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.702      ; 3.275      ;
; -0.550 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.702      ; 3.275      ;
; -0.548 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.690      ; 3.276      ;
; -0.546 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.702      ; 3.275      ;
; -0.546 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.702      ; 3.275      ;
; -0.543 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.696      ; 3.278      ;
; -0.543 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.696      ; 3.278      ;
; -0.542 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.695      ; 3.266      ;
; -0.542 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.660      ; 3.240      ;
; -0.540 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.702      ; 3.264      ;
; -0.539 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.702      ; 3.264      ;
; -0.537 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.529      ; 3.343      ;
; -0.537 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.690      ; 3.265      ;
; -0.535 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.702      ; 3.264      ;
; -0.535 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.702      ; 3.264      ;
; -0.534 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.695      ; 3.258      ;
; -0.534 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.660      ; 3.232      ;
; -0.532 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.702      ; 3.256      ;
; -0.532 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.696      ; 3.267      ;
; -0.532 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.696      ; 3.267      ;
; -0.531 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.702      ; 3.256      ;
; -0.529 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.690      ; 3.257      ;
; -0.528 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.583      ; 3.255      ;
; -0.527 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.702      ; 3.256      ;
; -0.527 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.702      ; 3.256      ;
; -0.526 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.529      ; 3.332      ;
; -0.524 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.696      ; 3.259      ;
; -0.524 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.696      ; 3.259      ;
; -0.518 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.529      ; 3.324      ;
; -0.517 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.583      ; 3.244      ;
; -0.516 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.587      ; 3.257      ;
; -0.509 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.583      ; 3.236      ;
; -0.505 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.587      ; 3.246      ;
; -0.497 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.587      ; 3.238      ;
; -0.494 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.701      ; 3.231      ;
; -0.493 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.701      ; 3.230      ;
; -0.483 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.701      ; 3.220      ;
; -0.482 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.701      ; 3.219      ;
; -0.475 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.701      ; 3.212      ;
; -0.474 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 3.701      ; 3.211      ;
+--------+--------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'keyin[0]'                                                                                                                                               ;
+--------+--------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                            ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.455 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.239      ; 2.854      ;
; -1.455 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.239      ; 2.854      ;
; -1.452 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.239      ; 2.857      ;
; -1.452 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.239      ; 2.857      ;
; -1.437 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.239      ; 2.872      ;
; -1.437 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.239      ; 2.872      ;
; -1.421 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.242      ; 2.891      ;
; -1.420 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.240      ; 2.890      ;
; -1.420 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.240      ; 2.890      ;
; -1.420 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.240      ; 2.890      ;
; -1.419 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.240      ; 2.891      ;
; -1.418 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.234      ; 2.886      ;
; -1.418 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.234      ; 2.886      ;
; -1.418 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.242      ; 2.894      ;
; -1.417 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.232      ; 2.885      ;
; -1.417 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.240      ; 2.893      ;
; -1.417 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.240      ; 2.893      ;
; -1.417 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.240      ; 2.893      ;
; -1.416 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.240      ; 2.894      ;
; -1.415 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.234      ; 2.889      ;
; -1.415 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.234      ; 2.889      ;
; -1.414 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.228      ; 2.884      ;
; -1.414 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.232      ; 2.888      ;
; -1.412 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.196      ; 2.854      ;
; -1.411 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.228      ; 2.887      ;
; -1.409 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.196      ; 2.857      ;
; -1.403 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.242      ; 2.909      ;
; -1.402 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.240      ; 2.908      ;
; -1.402 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.240      ; 2.908      ;
; -1.402 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.240      ; 2.908      ;
; -1.401 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.240      ; 2.909      ;
; -1.400 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.234      ; 2.904      ;
; -1.400 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.234      ; 2.904      ;
; -1.399 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.232      ; 2.903      ;
; -1.396 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.228      ; 2.902      ;
; -1.394 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.196      ; 2.872      ;
; -1.349 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.239      ; 2.960      ;
; -1.347 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.236      ; 2.959      ;
; -1.347 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.236      ; 2.959      ;
; -1.346 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.239      ; 2.963      ;
; -1.344 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.236      ; 2.962      ;
; -1.344 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.236      ; 2.962      ;
; -1.331 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.239      ; 2.978      ;
; -1.329 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.121      ; 2.862      ;
; -1.329 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.118      ; 2.859      ;
; -1.329 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.236      ; 2.977      ;
; -1.329 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.236      ; 2.977      ;
; -1.326 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.121      ; 2.865      ;
; -1.326 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.118      ; 2.862      ;
; -1.317 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.222      ; 2.975      ;
; -1.314 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.222      ; 2.978      ;
; -1.311 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.121      ; 2.880      ;
; -1.311 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.118      ; 2.877      ;
; -1.299 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.222      ; 2.993      ;
; -1.216 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.121      ; 2.975      ;
; -1.215 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.119      ; 2.974      ;
; -1.215 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.119      ; 2.974      ;
; -1.214 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.118      ; 2.974      ;
; -1.213 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.121      ; 2.978      ;
; -1.212 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.119      ; 2.977      ;
; -1.212 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.119      ; 2.977      ;
; -1.211 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.118      ; 2.977      ;
; -1.198 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.121      ; 2.993      ;
; -1.197 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.119      ; 2.992      ;
; -1.197 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.119      ; 2.992      ;
; -1.196 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.118      ; 2.992      ;
; -1.194 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.064      ; 2.940      ;
; -1.191 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.064      ; 2.943      ;
; -1.190 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.061      ; 2.941      ;
; -1.187 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.061      ; 2.944      ;
; -1.176 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.064      ; 2.958      ;
; -1.172 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 4.061      ; 2.959      ;
+--------+--------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'keyin[0]'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; keyin[0] ; Rise       ; keyin[0]                                     ;
; 0.315  ; 0.315        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[3]            ;
; 0.315  ; 0.315        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[9]            ;
; 0.322  ; 0.322        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[0]            ;
; 0.322  ; 0.322        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[10]           ;
; 0.322  ; 0.322        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[11]           ;
; 0.322  ; 0.322        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[15]           ;
; 0.322  ; 0.322        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[18]           ;
; 0.322  ; 0.322        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[23]           ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[2]            ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[20]           ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[13]           ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[12]           ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[21]           ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[22]           ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[5]            ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[3]|datad              ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[9]|datad              ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[16]           ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[7]            ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[17]           ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[19]           ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[8]            ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[14]           ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[1]            ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[4]            ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[6]            ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[2]|datac              ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[0]|datad              ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[10]|datad             ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[11]|datad             ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[15]|datad             ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[18]|datad             ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]|datad             ;
; 0.363  ; 0.363        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[20]|datac             ;
; 0.365  ; 0.365        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[13]|datac             ;
; 0.366  ; 0.366        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[12]|datac             ;
; 0.366  ; 0.366        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[21]|datac             ;
; 0.366  ; 0.366        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[22]|datac             ;
; 0.366  ; 0.366        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[5]|datac              ;
; 0.367  ; 0.367        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[16]|datac             ;
; 0.367  ; 0.367        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[7]|datac              ;
; 0.368  ; 0.368        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[17]|datac             ;
; 0.368  ; 0.368        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[19]|datac             ;
; 0.368  ; 0.368        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[8]|datac              ;
; 0.369  ; 0.369        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[14]|datac             ;
; 0.369  ; 0.369        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[1]|datac              ;
; 0.369  ; 0.369        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[4]|datac              ;
; 0.369  ; 0.369        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[6]|datac              ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2clkctrl|inclk[0] ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2clkctrl|outclk   ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; keyin[0]~input|o                             ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2|combout         ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2|datad           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; keyin[0]~input|i                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; keyin[0]~input|i                             ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2|datad           ;
; 0.533  ; 0.533        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2|combout         ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; keyin[0]~input|o                             ;
; 0.608  ; 0.608        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2clkctrl|inclk[0] ;
; 0.608  ; 0.608        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2clkctrl|outclk   ;
; 0.625  ; 0.625        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[1]|datac              ;
; 0.625  ; 0.625        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[4]|datac              ;
; 0.625  ; 0.625        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[6]|datac              ;
; 0.626  ; 0.626        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[14]|datac             ;
; 0.626  ; 0.626        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[19]|datac             ;
; 0.627  ; 0.627        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[16]|datac             ;
; 0.627  ; 0.627        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[17]|datac             ;
; 0.627  ; 0.627        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[8]|datac              ;
; 0.628  ; 0.628        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[12]|datac             ;
; 0.628  ; 0.628        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[21]|datac             ;
; 0.628  ; 0.628        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[22]|datac             ;
; 0.628  ; 0.628        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[5]|datac              ;
; 0.628  ; 0.628        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[7]|datac              ;
; 0.629  ; 0.629        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[13]|datac             ;
; 0.631  ; 0.631        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[20]|datac             ;
; 0.634  ; 0.634        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]|datad             ;
; 0.635  ; 0.635        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[0]|datad              ;
; 0.635  ; 0.635        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[10]|datad             ;
; 0.635  ; 0.635        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[11]|datad             ;
; 0.635  ; 0.635        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[15]|datad             ;
; 0.635  ; 0.635        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[18]|datad             ;
; 0.636  ; 0.636        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[2]|datac              ;
; 0.637  ; 0.637        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[1]            ;
; 0.637  ; 0.637        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[4]            ;
; 0.637  ; 0.637        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[6]            ;
; 0.638  ; 0.638        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[14]           ;
; 0.638  ; 0.638        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[19]           ;
; 0.639  ; 0.639        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[16]           ;
; 0.639  ; 0.639        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[17]           ;
; 0.639  ; 0.639        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[8]            ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[12]           ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[21]           ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[22]           ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[5]            ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[7]            ;
; 0.641  ; 0.641        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[13]           ;
; 0.642  ; 0.642        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[3]|datad              ;
; 0.642  ; 0.642        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[9]|datad              ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[20]           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clk_divx:u_clk_divx|clk_div_reg'                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[0]                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[1]                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[2]                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[3]                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[4]                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[5]                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[6]                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[7]                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[8]                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[9]                                  ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[3]                                  ;
; 0.237  ; 0.455        ; 0.218          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[0]                                  ;
; 0.237  ; 0.455        ; 0.218          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[1]                                  ;
; 0.237  ; 0.455        ; 0.218          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[2]                                  ;
; 0.237  ; 0.455        ; 0.218          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[4]                                  ;
; 0.237  ; 0.455        ; 0.218          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[5]                                  ;
; 0.237  ; 0.455        ; 0.218          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[6]                                  ;
; 0.237  ; 0.455        ; 0.218          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[7]                                  ;
; 0.237  ; 0.455        ; 0.218          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[8]                                  ;
; 0.237  ; 0.455        ; 0.218          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[9]                                  ;
; 0.357  ; 0.543        ; 0.186          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[7]                                  ;
; 0.357  ; 0.543        ; 0.186          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[8]                                  ;
; 0.357  ; 0.543        ; 0.186          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[9]                                  ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[0]                                  ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[1]                                  ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[2]                                  ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[3]                                  ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[4]                                  ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[5]                                  ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[6]                                  ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[0]|clk                              ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[1]|clk                              ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[2]|clk                              ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[3]|clk                              ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[4]|clk                              ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[5]|clk                              ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[6]|clk                              ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[7]|clk                              ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[8]|clk                              ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[9]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; u_clk_divx|clk_div_reg|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; u_clk_divx|clk_div_reg|q                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; u_clk_divx|clk_div_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; u_clk_divx|clk_div_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; u_clk_divx|clk_div_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; u_clk_divx|clk_div_reg~clkctrl|outclk   ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[0]|clk                              ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[1]|clk                              ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[2]|clk                              ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[4]|clk                              ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[5]|clk                              ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[6]|clk                              ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[7]|clk                              ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[8]|clk                              ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[9]|clk                              ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[3]|clk                              ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clk'                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|clk_div_reg                                    ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[0]                                         ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[10]                                        ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[11]                                        ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[12]                                        ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[13]                                        ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[14]                                        ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[15]                                        ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[16]                                        ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[17]                                        ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[18]                                        ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[19]                                        ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[1]                                         ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[20]                                        ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[21]                                        ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[22]                                        ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[23]                                        ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[2]                                         ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[3]                                         ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[4]                                         ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[5]                                         ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[6]                                         ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[7]                                         ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[8]                                         ;
; 9.783  ; 9.969        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[9]                                         ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|clk_div_reg                                    ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[0]                                         ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[10]                                        ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[11]                                        ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[12]                                        ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[13]                                        ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[14]                                        ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[15]                                        ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[16]                                        ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[17]                                        ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[18]                                        ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[19]                                        ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[1]                                         ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[20]                                        ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[21]                                        ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[22]                                        ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[23]                                        ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[2]                                         ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[3]                                         ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[4]                                         ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[5]                                         ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[6]                                         ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[7]                                         ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[8]                                         ;
; 9.811  ; 10.029       ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[9]                                         ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.923  ; 9.923        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                        ;
; 9.925  ; 9.925        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                          ;
; 9.925  ; 9.925        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                            ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|clk_div_reg|clk                                         ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[0]|clk                                              ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[10]|clk                                             ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[11]|clk                                             ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[12]|clk                                             ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[13]|clk                                             ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[14]|clk                                             ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[15]|clk                                             ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[16]|clk                                             ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[17]|clk                                             ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[18]|clk                                             ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[19]|clk                                             ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[1]|clk                                              ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[20]|clk                                             ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[21]|clk                                             ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[22]|clk                                             ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[23]|clk                                             ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[2]|clk                                              ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[3]|clk                                              ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[4]|clk                                              ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[5]|clk                                              ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[6]|clk                                              ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[7]|clk                                              ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[8]|clk                                              ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[9]|clk                                              ;
; 9.949  ; 9.949        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.050 ; 10.050       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|clk_div_reg|clk                                         ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[0]|clk                                              ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[10]|clk                                             ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[11]|clk                                             ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[12]|clk                                             ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[13]|clk                                             ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[14]|clk                                             ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[15]|clk                                             ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[16]|clk                                             ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[17]|clk                                             ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[18]|clk                                             ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[19]|clk                                             ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[1]|clk                                              ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[20]|clk                                             ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[21]|clk                                             ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[22]|clk                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'altpll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 14.703 ; 14.921       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1] ;
; 14.705 ; 14.923       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom_addr[5]                                                                                    ;
; 14.705 ; 14.923       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom_addr[6]                                                                                    ;
; 14.705 ; 14.923       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom_addr[9]                                                                                    ;
; 14.726 ; 14.944       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg21[0]                                                                         ;
; 14.726 ; 14.944       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg21[1]                                                                         ;
; 14.726 ; 14.944       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg21[2]                                                                         ;
; 14.726 ; 14.944       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg21[3]                                                                         ;
; 14.726 ; 14.944       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg21[4]                                                                         ;
; 14.726 ; 14.944       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg21[5]                                                                         ;
; 14.726 ; 14.944       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg21[6]                                                                         ;
; 14.726 ; 14.944       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg21[7]                                                                         ;
; 14.726 ; 14.944       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg22[2]                                                                         ;
; 14.726 ; 14.944       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg22[3]                                                                         ;
; 14.726 ; 14.944       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg22[4]                                                                         ;
; 14.726 ; 14.944       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg22[5]                                                                         ;
; 14.726 ; 14.944       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg22[7]                                                                         ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|offset[0]                                                                                      ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|offset[1]                                                                                      ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|offset[2]                                                                                      ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|offset[3]                                                                                      ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|offset[4]                                                                                      ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|offset[5]                                                                                      ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|offset[6]                                                                                      ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|offset[7]                                                                                      ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|offset[8]                                                                                      ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|offset[9]                                                                                      ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gy1[0]                                                                           ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gy1[1]                                                                           ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gy1[2]                                                                           ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gy1[3]                                                                           ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gy1[4]                                                                           ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gy1[5]                                                                           ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gy1[6]                                                                           ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gy1[7]                                                                           ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gy1[8]                                                                           ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|Gy1[9]                                                                           ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg11[1]                                                                         ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg11[2]                                                                         ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg11[3]                                                                         ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg11[4]                                                                         ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg11[5]                                                                         ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg11[6]                                                                         ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg11[7]                                                                         ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg12[1]                                                                         ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg12[2]                                                                         ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg12[3]                                                                         ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg12[4]                                                                         ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg12[5]                                                                         ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg12[6]                                                                         ;
; 14.727 ; 14.945       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg12[7]                                                                         ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl|cntv[0]                                                                                      ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl|cntv[1]                                                                                      ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl|cntv[3]                                                                                      ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl|cntv[4]                                                                                      ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl|cntv[5]                                                                                      ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl|cntv[6]                                                                                      ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl|cntv[8]                                                                                      ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|PIC_START_X[0]                                                                                 ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|PIC_START_X[1]                                                                                 ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|PIC_START_X[2]                                                                                 ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|PIC_START_X[3]                                                                                 ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|PIC_START_X[4]                                                                                 ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|PIC_START_X[5]                                                                                 ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|PIC_START_X[6]                                                                                 ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|PIC_START_X[7]                                                                                 ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|PIC_START_X[8]                                                                                 ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|PIC_START_X[9]                                                                                 ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|gray_data[0]                                                                                   ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|gray_data[1]                                                                                   ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|gray_data[2]                                                                                   ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|gray_data[3]                                                                                   ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|gray_data[4]                                                                                   ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|gray_data[5]                                                                                   ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|gray_data[6]                                                                                   ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|gray_data[7]                                                                                   ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|ram_rden                                                                                       ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom_addr[0]                                                                                    ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom_addr[1]                                                                                    ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom_addr[2]                                                                                    ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom_addr[3]                                                                                    ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom_addr[4]                                                                                    ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom_addr[7]                                                                                    ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom_addr[8]                                                                                    ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom_en                                                                                         ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom_en1                                                                                        ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg13[1]                                                                         ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg13[2]                                                                         ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg13[3]                                                                         ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg13[4]                                                                         ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg13[5]                                                                         ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg13[6]                                                                         ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg13[7]                                                                         ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg22[0]                                                                         ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg22[1]                                                                         ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg22[6]                                                                         ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg23[0]                                                                         ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg23[1]                                                                         ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg23[2]                                                                         ;
; 14.728 ; 14.946       ; 0.218          ; High Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|reg23[3]                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; keyin[*]  ; clk        ; 6.991 ; 7.244 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[0] ; clk        ; 5.030 ; 4.988 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[1] ; clk        ; 6.991 ; 7.244 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[2] ; clk        ; 6.877 ; 6.983 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[3] ; clk        ; 6.861 ; 7.112 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; keyin[*]  ; keyin[0]   ; 3.001 ; 3.083 ; Fall       ; keyin[0]                                                 ;
;  keyin[0] ; keyin[0]   ; 1.232 ; 1.327 ; Fall       ; keyin[0]                                                 ;
;  keyin[1] ; keyin[0]   ; 2.727 ; 2.810 ; Fall       ; keyin[0]                                                 ;
;  keyin[2] ; keyin[0]   ; 3.001 ; 3.083 ; Fall       ; keyin[0]                                                 ;
;  keyin[3] ; keyin[0]   ; 2.378 ; 2.570 ; Fall       ; keyin[0]                                                 ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; keyin[*]  ; clk        ; -2.383 ; -2.240 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[0] ; clk        ; -2.383 ; -2.240 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[1] ; clk        ; -4.300 ; -4.402 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[2] ; clk        ; -4.165 ; -4.291 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[3] ; clk        ; -4.039 ; -4.331 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; keyin[*]  ; keyin[0]   ; 0.424  ; 0.427  ; Fall       ; keyin[0]                                                 ;
;  keyin[0] ; keyin[0]   ; 0.424  ; 0.427  ; Fall       ; keyin[0]                                                 ;
;  keyin[1] ; keyin[0]   ; -0.946 ; -1.152 ; Fall       ; keyin[0]                                                 ;
;  keyin[2] ; keyin[0]   ; -1.207 ; -1.329 ; Fall       ; keyin[0]                                                 ;
;  keyin[3] ; keyin[0]   ; -0.635 ; -0.803 ; Fall       ; keyin[0]                                                 ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; B[*]      ; clk        ; 8.130  ; 7.815  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; clk        ; 7.351  ; 6.960  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]     ; clk        ; 6.489  ; 6.237  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]     ; clk        ; 6.953  ; 6.615  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]     ; clk        ; 8.130  ; 7.815  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[4]     ; clk        ; 7.002  ; 6.718  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[5]     ; clk        ; 7.415  ; 7.095  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[6]     ; clk        ; 7.799  ; 7.626  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[7]     ; clk        ; 6.883  ; 6.672  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]      ; clk        ; 8.095  ; 7.932  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]     ; clk        ; 7.904  ; 7.756  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]     ; clk        ; 6.870  ; 6.608  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]     ; clk        ; 7.015  ; 6.641  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]     ; clk        ; 7.391  ; 7.071  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[4]     ; clk        ; 8.095  ; 7.932  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[5]     ; clk        ; 7.431  ; 7.096  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[6]     ; clk        ; 6.743  ; 6.472  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[7]     ; clk        ; 7.587  ; 7.329  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_DE    ; clk        ; 6.527  ; 6.435  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_PCLK  ; clk        ; 2.838  ;        ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]      ; clk        ; 8.159  ; 7.707  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]     ; clk        ; 7.513  ; 7.135  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]     ; clk        ; 6.817  ; 6.494  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]     ; clk        ; 7.728  ; 7.331  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]     ; clk        ; 6.336  ; 6.169  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[4]     ; clk        ; 7.175  ; 6.899  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[5]     ; clk        ; 8.159  ; 7.707  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[6]     ; clk        ; 7.529  ; 7.181  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[7]     ; clk        ; 7.703  ; 7.265  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_PCLK  ; clk        ;        ; 2.716  ; Fall       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; keyin[0]   ; 10.943 ; 10.783 ; Fall       ; keyin[0]                                                 ;
;  B[0]     ; keyin[0]   ; 10.562 ; 10.097 ; Fall       ; keyin[0]                                                 ;
;  B[1]     ; keyin[0]   ; 9.638  ; 9.401  ; Fall       ; keyin[0]                                                 ;
;  B[2]     ; keyin[0]   ; 10.334 ; 9.906  ; Fall       ; keyin[0]                                                 ;
;  B[3]     ; keyin[0]   ; 10.682 ; 10.346 ; Fall       ; keyin[0]                                                 ;
;  B[4]     ; keyin[0]   ; 10.431 ; 10.127 ; Fall       ; keyin[0]                                                 ;
;  B[5]     ; keyin[0]   ; 9.112  ; 8.902  ; Fall       ; keyin[0]                                                 ;
;  B[6]     ; keyin[0]   ; 10.943 ; 10.783 ; Fall       ; keyin[0]                                                 ;
;  B[7]     ; keyin[0]   ; 9.734  ; 9.513  ; Fall       ; keyin[0]                                                 ;
; G[*]      ; keyin[0]   ; 11.070 ; 10.943 ; Fall       ; keyin[0]                                                 ;
;  G[0]     ; keyin[0]   ; 10.758 ; 10.601 ; Fall       ; keyin[0]                                                 ;
;  G[1]     ; keyin[0]   ; 10.676 ; 10.297 ; Fall       ; keyin[0]                                                 ;
;  G[2]     ; keyin[0]   ; 9.496  ; 9.187  ; Fall       ; keyin[0]                                                 ;
;  G[3]     ; keyin[0]   ; 9.165  ; 8.909  ; Fall       ; keyin[0]                                                 ;
;  G[4]     ; keyin[0]   ; 11.070 ; 10.943 ; Fall       ; keyin[0]                                                 ;
;  G[5]     ; keyin[0]   ; 9.212  ; 9.015  ; Fall       ; keyin[0]                                                 ;
;  G[6]     ; keyin[0]   ; 10.144 ; 9.857  ; Fall       ; keyin[0]                                                 ;
;  G[7]     ; keyin[0]   ; 11.031 ; 10.653 ; Fall       ; keyin[0]                                                 ;
; R[*]      ; keyin[0]   ; 11.709 ; 11.193 ; Fall       ; keyin[0]                                                 ;
;  R[0]     ; keyin[0]   ; 10.567 ; 10.128 ; Fall       ; keyin[0]                                                 ;
;  R[1]     ; keyin[0]   ; 9.675  ; 9.343  ; Fall       ; keyin[0]                                                 ;
;  R[2]     ; keyin[0]   ; 11.709 ; 11.193 ; Fall       ; keyin[0]                                                 ;
;  R[3]     ; keyin[0]   ; 9.737  ; 9.551  ; Fall       ; keyin[0]                                                 ;
;  R[4]     ; keyin[0]   ; 9.468  ; 9.253  ; Fall       ; keyin[0]                                                 ;
;  R[5]     ; keyin[0]   ; 10.197 ; 9.888  ; Fall       ; keyin[0]                                                 ;
;  R[6]     ; keyin[0]   ; 9.315  ; 9.106  ; Fall       ; keyin[0]                                                 ;
;  R[7]     ; keyin[0]   ; 10.106 ; 9.706  ; Fall       ; keyin[0]                                                 ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; B[*]      ; clk        ; 5.873  ; 5.632  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; clk        ; 6.683  ; 6.303  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]     ; clk        ; 5.873  ; 5.632  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]     ; clk        ; 6.320  ; 5.995  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]     ; clk        ; 7.471  ; 7.168  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[4]     ; clk        ; 6.370  ; 6.093  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[5]     ; clk        ; 6.746  ; 6.432  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[6]     ; clk        ; 7.171  ; 7.010  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[7]     ; clk        ; 6.230  ; 6.023  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]      ; clk        ; 6.120  ; 5.857  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]     ; clk        ; 7.255  ; 7.111  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]     ; clk        ; 6.241  ; 5.989  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]     ; clk        ; 6.329  ; 5.963  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]     ; clk        ; 6.722  ; 6.410  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[4]     ; clk        ; 7.459  ; 7.303  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[5]     ; clk        ; 6.730  ; 6.400  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[6]     ; clk        ; 6.120  ; 5.857  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[7]     ; clk        ; 6.909  ; 6.657  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_DE    ; clk        ; 5.953  ; 5.865  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_PCLK  ; clk        ; 2.376  ;        ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]      ; clk        ; 5.730  ; 5.566  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]     ; clk        ; 6.859  ; 6.495  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]     ; clk        ; 6.166  ; 5.851  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]     ; clk        ; 7.063  ; 6.677  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]     ; clk        ; 5.730  ; 5.566  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[4]     ; clk        ; 6.515  ; 6.245  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[5]     ; clk        ; 7.477  ; 7.039  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[6]     ; clk        ; 6.820  ; 6.479  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[7]     ; clk        ; 7.019  ; 6.593  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_PCLK  ; clk        ;        ; 2.258  ; Fall       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; keyin[0]   ; 8.770  ; 8.563  ; Fall       ; keyin[0]                                                 ;
;  B[0]     ; keyin[0]   ; 10.159 ; 9.709  ; Fall       ; keyin[0]                                                 ;
;  B[1]     ; keyin[0]   ; 9.216  ; 8.979  ; Fall       ; keyin[0]                                                 ;
;  B[2]     ; keyin[0]   ; 9.943  ; 9.527  ; Fall       ; keyin[0]                                                 ;
;  B[3]     ; keyin[0]   ; 10.316 ; 9.993  ; Fall       ; keyin[0]                                                 ;
;  B[4]     ; keyin[0]   ; 10.015 ; 9.718  ; Fall       ; keyin[0]                                                 ;
;  B[5]     ; keyin[0]   ; 8.770  ; 8.563  ; Fall       ; keyin[0]                                                 ;
;  B[6]     ; keyin[0]   ; 10.510 ; 10.350 ; Fall       ; keyin[0]                                                 ;
;  B[7]     ; keyin[0]   ; 9.362  ; 9.146  ; Fall       ; keyin[0]                                                 ;
; G[*]      ; keyin[0]   ; 8.818  ; 8.568  ; Fall       ; keyin[0]                                                 ;
;  G[0]     ; keyin[0]   ; 10.390 ; 10.239 ; Fall       ; keyin[0]                                                 ;
;  G[1]     ; keyin[0]   ; 10.269 ; 9.902  ; Fall       ; keyin[0]                                                 ;
;  G[2]     ; keyin[0]   ; 9.132  ; 8.836  ; Fall       ; keyin[0]                                                 ;
;  G[3]     ; keyin[0]   ; 8.818  ; 8.568  ; Fall       ; keyin[0]                                                 ;
;  G[4]     ; keyin[0]   ; 10.664 ; 10.544 ; Fall       ; keyin[0]                                                 ;
;  G[5]     ; keyin[0]   ; 8.862  ; 8.674  ; Fall       ; keyin[0]                                                 ;
;  G[6]     ; keyin[0]   ; 9.758  ; 9.483  ; Fall       ; keyin[0]                                                 ;
;  G[7]     ; keyin[0]   ; 10.609 ; 10.243 ; Fall       ; keyin[0]                                                 ;
; R[*]      ; keyin[0]   ; 8.958  ; 8.759  ; Fall       ; keyin[0]                                                 ;
;  R[0]     ; keyin[0]   ; 10.168 ; 9.742  ; Fall       ; keyin[0]                                                 ;
;  R[1]     ; keyin[0]   ; 9.306  ; 8.983  ; Fall       ; keyin[0]                                                 ;
;  R[2]     ; keyin[0]   ; 11.256 ; 10.759 ; Fall       ; keyin[0]                                                 ;
;  R[3]     ; keyin[0]   ; 9.369  ; 9.189  ; Fall       ; keyin[0]                                                 ;
;  R[4]     ; keyin[0]   ; 9.112  ; 8.902  ; Fall       ; keyin[0]                                                 ;
;  R[5]     ; keyin[0]   ; 9.806  ; 9.509  ; Fall       ; keyin[0]                                                 ;
;  R[6]     ; keyin[0]   ; 8.958  ; 8.759  ; Fall       ; keyin[0]                                                 ;
;  R[7]     ; keyin[0]   ; 9.721  ; 9.333  ; Fall       ; keyin[0]                                                 ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV -40C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                               ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -11.638 ; -218.812      ;
; keyin[0]                                                 ; -1.619  ; -35.468       ;
; clk_divx:u_clk_divx|clk_div_reg                          ; -0.556  ; -2.965        ;
; clk                                                      ; 18.118  ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; keyin[0]                                                 ; -2.082 ; -48.208       ;
; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.114  ; 0.000         ;
; clk                                                      ; 0.277  ; 0.000         ;
; clk_divx:u_clk_divx|clk_div_reg                          ; 0.287  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------+
; Fast 1200mV -40C Model Recovery Summary ;
+----------+-------+----------------------+
; Clock    ; Slack ; End Point TNS        ;
+----------+-------+----------------------+
; keyin[0] ; 0.105 ; 0.000                ;
+----------+-------+----------------------+


+----------------------------------------+
; Fast 1200mV -40C Model Removal Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; keyin[0] ; -1.502 ; -34.705            ;
+----------+--------+--------------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; keyin[0]                                                 ; -3.000 ; -3.047        ;
; clk_divx:u_clk_divx|clk_div_reg                          ; -1.000 ; -10.000       ;
; clk                                                      ; 9.447  ; 0.000         ;
; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.763 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'altpll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                 ;
+---------+-----------+------------------------------+---------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node ; To Node                      ; Launch Clock                    ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------+------------------------------+---------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -11.638 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.319     ; 10.258     ;
; -11.599 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.319     ; 10.219     ;
; -11.582 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.138     ; 10.383     ;
; -11.582 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.319     ; 10.202     ;
; -11.543 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.138     ; 10.344     ;
; -11.533 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 10.158     ;
; -11.526 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.138     ; 10.327     ;
; -11.523 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 10.148     ;
; -11.494 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 10.119     ;
; -11.484 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 10.109     ;
; -11.477 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 10.102     ;
; -11.467 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 10.092     ;
; -11.405 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 10.030     ;
; -11.371 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 9.996      ;
; -11.366 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 9.991      ;
; -11.349 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 9.974      ;
; -11.335 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 9.960      ;
; -11.332 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 9.957      ;
; -11.315 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 9.940      ;
; -11.296 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 9.921      ;
; -11.279 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 9.904      ;
; -11.268 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 9.895      ;
; -11.229 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 9.856      ;
; -11.212 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 9.839      ;
; -10.904 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.319     ; 9.524      ;
; -10.848 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.138     ; 9.649      ;
; -10.799 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 9.424      ;
; -10.789 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 9.414      ;
; -10.671 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 9.296      ;
; -10.637 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 9.262      ;
; -10.613 ; cnt[7]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 9.240      ;
; -10.601 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 9.226      ;
; -10.574 ; cnt[8]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 9.201      ;
; -10.557 ; cnt[9]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 9.184      ;
; -10.534 ; cnt[6]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 9.161      ;
; -9.879  ; cnt[6]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 8.506      ;
; -9.845  ; cnt[5]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.138     ; 8.646      ;
; -9.844  ; cnt[5]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.319     ; 8.464      ;
; -9.739  ; cnt[5]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 8.364      ;
; -9.729  ; cnt[5]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 8.354      ;
; -9.653  ; cnt[5]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 8.278      ;
; -9.634  ; cnt[5]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 8.259      ;
; -9.583  ; cnt[5]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 8.208      ;
; -9.474  ; cnt[5]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 8.101      ;
; -8.939  ; cnt[4]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.138     ; 7.740      ;
; -8.906  ; cnt[4]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.319     ; 7.526      ;
; -8.819  ; cnt[5]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 7.446      ;
; -8.801  ; cnt[4]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 7.426      ;
; -8.791  ; cnt[4]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 7.416      ;
; -8.747  ; cnt[4]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 7.372      ;
; -8.728  ; cnt[4]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 7.353      ;
; -8.677  ; cnt[4]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 7.302      ;
; -8.448  ; cnt[4]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 7.075      ;
; -7.985  ; cnt[3]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.317     ; 6.607      ;
; -7.929  ; cnt[3]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.136     ; 6.732      ;
; -7.880  ; cnt[3]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 6.507      ;
; -7.870  ; cnt[3]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 6.497      ;
; -7.752  ; cnt[3]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 6.379      ;
; -7.718  ; cnt[3]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 6.345      ;
; -7.682  ; cnt[3]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 6.309      ;
; -7.615  ; cnt[3]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.310     ; 6.244      ;
; -7.606  ; cnt[4]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 6.233      ;
; -6.906  ; cnt[3]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.310     ; 5.535      ;
; -6.859  ; cnt[2]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.319     ; 5.479      ;
; -6.803  ; cnt[2]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.138     ; 5.604      ;
; -6.754  ; cnt[2]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 5.379      ;
; -6.744  ; cnt[2]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 5.369      ;
; -6.626  ; cnt[2]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 5.251      ;
; -6.592  ; cnt[2]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 5.217      ;
; -6.556  ; cnt[2]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 5.181      ;
; -6.489  ; cnt[2]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 5.116      ;
; -5.977  ; cnt[1]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.138     ; 4.778      ;
; -5.944  ; cnt[1]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.319     ; 4.564      ;
; -5.887  ; cnt[2]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 4.514      ;
; -5.839  ; cnt[1]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 4.464      ;
; -5.829  ; cnt[1]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 4.454      ;
; -5.785  ; cnt[1]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 4.410      ;
; -5.766  ; cnt[1]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 4.391      ;
; -5.715  ; cnt[1]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 4.340      ;
; -5.486  ; cnt[1]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 4.113      ;
; -4.862  ; cnt[1]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 3.489      ;
; -4.339  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[9]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.138     ; 3.140      ;
; -4.337  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[8]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 2.964      ;
; -4.275  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[15] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.319     ; 2.895      ;
; -4.170  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[14] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 2.795      ;
; -4.160  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[13] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 2.785      ;
; -4.116  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[12] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 2.741      ;
; -4.097  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[11] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 2.722      ;
; -4.046  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[10] ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 2.671      ;
; -3.946  ; cnt[0]    ; vga_pic:vga_pic|rom_addr[7]  ; clk_divx:u_clk_divx|clk_div_reg ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.312     ; 2.573      ;
; -3.250  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[7]  ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 3.180      ;
; -3.167  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[8]  ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 3.097      ;
; -3.162  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[15] ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.016     ; 3.085      ;
; -3.001  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[6]  ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.165      ; 3.105      ;
; -2.996  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[12] ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.011     ; 2.924      ;
; -2.996  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[13] ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.011     ; 2.924      ;
; -2.996  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[14] ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.011     ; 2.924      ;
; -2.996  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[11] ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.011     ; 2.924      ;
; -2.996  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[10] ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.011     ; 2.924      ;
; -2.926  ; keyin[0]  ; vga_pic:vga_pic|rom_addr[5]  ; keyin[0]                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.165      ; 3.030      ;
+---------+-----------+------------------------------+---------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'keyin[0]'                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                            ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.619 ; vga_pic:vga_pic|gray_data[2]                                                                                       ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.520      ; 3.654      ;
; -1.596 ; vga_pic:vga_pic|gray_data[2]                                                                                       ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.564      ; 3.601      ;
; -1.574 ; vga_pic:vga_pic|gray_data[2]                                                                                       ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.521      ; 3.599      ;
; -1.543 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.524      ; 3.495      ;
; -1.532 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.493      ; 3.542      ;
; -1.528 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.581      ; 3.479      ;
; -1.501 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.523      ; 3.539      ;
; -1.500 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.572      ; 3.519      ;
; -1.491 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.576      ; 3.509      ;
; -1.491 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.579      ; 3.514      ;
; -1.487 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.580      ; 3.509      ;
; -1.481 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.577      ; 3.506      ;
; -1.478 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.577      ; 3.503      ;
; -1.478 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.567      ; 3.486      ;
; -1.462 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.579      ; 3.481      ;
; -1.460 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.490      ; 3.538      ;
; -1.460 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.579      ; 3.484      ;
; -1.456 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.524      ; 3.484      ;
; -1.456 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a76        ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.439      ; 3.265      ;
; -1.445 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.526      ; 3.478      ;
; -1.443 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.551      ; 3.441      ;
; -1.443 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.525      ; 3.468      ;
; -1.442 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.523      ; 3.466      ;
; -1.429 ; vga_pic:vga_pic|gray_data[3]                                                                                       ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.577      ; 3.448      ;
; -1.427 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a28        ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.424      ; 3.221      ;
; -1.426 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.575      ; 3.442      ;
; -1.424 ; vga_pic:vga_pic|gray_data[3]                                                                                       ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.520      ; 3.445      ;
; -1.421 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.578      ; 3.446      ;
; -1.408 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a4         ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.430      ; 3.208      ;
; -1.402 ; vga_pic:vga_pic|gray_data[3]                                                                                       ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.487      ; 3.477      ;
; -1.399 ; vga_pic:vga_pic|gray_data[1]                                                                                       ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.490      ; 3.406      ;
; -1.390 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a72        ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.380      ; 3.198      ;
; -1.389 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a0         ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.371      ; 3.188      ;
; -1.388 ; vga_pic:vga_pic|gray_data[0]                                                                                       ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.521      ; 3.337      ;
; -1.385 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.575      ; 3.405      ;
; -1.383 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.578      ; 3.406      ;
; -1.380 ; vga_pic:vga_pic|gray_data[4]                                                                                       ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.578      ; 3.328      ;
; -1.379 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0] ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.577      ; 3.404      ;
; -1.378 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]     ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.579      ; 3.403      ;
; -1.376 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a52        ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.433      ; 3.179      ;
; -1.374 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1] ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.551      ; 3.372      ;
; -1.373 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1] ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.579      ; 3.398      ;
; -1.371 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1] ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.572      ; 3.390      ;
; -1.368 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0] ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.581      ; 3.319      ;
; -1.367 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a61        ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.431      ; 3.244      ;
; -1.367 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0] ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.579      ; 3.392      ;
; -1.366 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a38        ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.431      ; 3.237      ;
; -1.363 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1] ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.581      ; 3.314      ;
; -1.361 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0] ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.567      ; 3.369      ;
; -1.358 ; vga_pic:vga_pic|gray_data[1]                                                                                       ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.576      ; 3.378      ;
; -1.355 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a55        ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.432      ; 3.234      ;
; -1.353 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1] ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.526      ; 3.386      ;
; -1.353 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a84        ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.421      ; 3.215      ;
; -1.352 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0] ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.524      ; 3.304      ;
; -1.348 ; vga_pic:vga_pic|gray_data[1]                                                                                       ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.574      ; 3.370      ;
; -1.343 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a83        ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.362      ; 3.206      ;
; -1.338 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a82        ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.372      ; 3.214      ;
; -1.336 ; vga_pic:vga_pic|gray_data[0]                                                                                       ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.573      ; 3.351      ;
; -1.332 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a73        ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.442      ; 3.218      ;
; -1.330 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a24        ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.370      ; 3.128      ;
; -1.329 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a85        ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.437      ; 3.212      ;
; -1.325 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a13        ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.432      ; 3.203      ;
; -1.323 ; vga_pic:vga_pic|gray_data[0]                                                                                       ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.574      ; 3.345      ;
; -1.323 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a44        ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.413      ; 3.183      ;
; -1.322 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a58        ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.370      ; 3.196      ;
; -1.321 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a68        ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.413      ; 3.181      ;
; -1.321 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a37        ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.425      ; 3.192      ;
; -1.321 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0] ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.575      ; 3.337      ;
; -1.321 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1] ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.579      ; 3.344      ;
; -1.320 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a59        ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.394      ; 3.215      ;
; -1.316 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a36        ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.419      ; 3.176      ;
; -1.314 ; vga_pic:vga_pic|gray_data[5]                                                                                       ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.572      ; 3.331      ;
; -1.314 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a1         ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.445      ; 3.203      ;
; -1.312 ; vga_pic:vga_pic|gray_data[5]                                                                                       ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.575      ; 3.332      ;
; -1.311 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1] ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.523      ; 3.335      ;
; -1.307 ; vga_pic:vga_pic|gray_data[5]                                                                                       ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.576      ; 3.329      ;
; -1.306 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a78        ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.444      ; 3.195      ;
; -1.304 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a92        ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.411      ; 3.162      ;
; -1.302 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a74        ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.420      ; 3.163      ;
; -1.302 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0] ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.579      ; 3.325      ;
; -1.301 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a42        ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.365      ; 3.181      ;
; -1.301 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a49        ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.444      ; 3.189      ;
; -1.301 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a6         ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.442      ; 3.188      ;
; -1.300 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a77        ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.449      ; 3.194      ;
; -1.300 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0] ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.579      ; 3.324      ;
; -1.297 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1] ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.493      ; 3.307      ;
; -1.295 ; vga_pic:vga_pic|gray_data[4]                                                                                       ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.548      ; 3.290      ;
; -1.295 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0] ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.551      ; 3.293      ;
; -1.287 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a94        ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.424      ; 3.158      ;
; -1.286 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0] ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.579      ; 3.305      ;
; -1.286 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a34        ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.378      ; 3.168      ;
; -1.285 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a91        ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.435      ; 3.162      ;
; -1.284 ; vga_pic:vga_pic|gray_data[7]                                                                                       ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.569      ; 3.300      ;
; -1.284 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1] ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.578      ; 3.307      ;
; -1.278 ; vga_pic:vga_pic|gray_data[4]                                                                                       ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.572      ; 3.291      ;
; -1.276 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a40        ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.432      ; 3.150      ;
; -1.276 ; vga_pic:vga_pic|gray_data[6]                                                                                       ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.576      ; 3.292      ;
; -1.276 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a71        ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.384      ; 3.167      ;
; -1.275 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0] ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.526      ; 3.308      ;
; -1.275 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1] ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.580      ; 3.297      ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk_divx:u_clk_divx|clk_div_reg'                                                                           ;
+--------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.556 ; cnt[3]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.033     ; 1.511      ;
; -0.526 ; cnt[9]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.479      ;
; -0.514 ; cnt[9]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.467      ;
; -0.512 ; cnt[9]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.465      ;
; -0.499 ; cnt[8]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.452      ;
; -0.487 ; cnt[3]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.033     ; 1.442      ;
; -0.487 ; cnt[8]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.440      ;
; -0.485 ; cnt[8]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.438      ;
; -0.480 ; cnt[1]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.433      ;
; -0.474 ; cnt[9]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.427      ;
; -0.468 ; cnt[1]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.421      ;
; -0.466 ; cnt[1]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.419      ;
; -0.455 ; cnt[0]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.408      ;
; -0.447 ; cnt[8]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.400      ;
; -0.443 ; cnt[0]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.396      ;
; -0.441 ; cnt[0]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.394      ;
; -0.429 ; cnt[9]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.382      ;
; -0.428 ; cnt[1]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.381      ;
; -0.420 ; cnt[3]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.033     ; 1.375      ;
; -0.403 ; cnt[3]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.033     ; 1.358      ;
; -0.403 ; cnt[0]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.356      ;
; -0.402 ; cnt[8]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.355      ;
; -0.394 ; cnt[6]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.347      ;
; -0.383 ; cnt[1]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.336      ;
; -0.382 ; cnt[6]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.335      ;
; -0.380 ; cnt[6]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.333      ;
; -0.358 ; cnt[0]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.311      ;
; -0.342 ; cnt[6]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.295      ;
; -0.334 ; cnt[7]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.287      ;
; -0.325 ; cnt[9]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.037     ; 1.276      ;
; -0.322 ; cnt[7]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.275      ;
; -0.320 ; cnt[7]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.273      ;
; -0.298 ; cnt[8]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.037     ; 1.249      ;
; -0.297 ; cnt[6]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.250      ;
; -0.283 ; cnt[4]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.236      ;
; -0.283 ; cnt[4]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.236      ;
; -0.282 ; cnt[7]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.235      ;
; -0.281 ; cnt[4]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.234      ;
; -0.279 ; cnt[1]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.037     ; 1.230      ;
; -0.270 ; cnt[3]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.033     ; 1.225      ;
; -0.258 ; cnt[5]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.211      ;
; -0.254 ; cnt[0]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.037     ; 1.205      ;
; -0.252 ; cnt[2]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.205      ;
; -0.246 ; cnt[5]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.199      ;
; -0.244 ; cnt[5]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.197      ;
; -0.237 ; cnt[7]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.190      ;
; -0.232 ; cnt[4]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.185      ;
; -0.231 ; cnt[5]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.184      ;
; -0.212 ; cnt[2]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.165      ;
; -0.211 ; cnt[2]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.164      ;
; -0.206 ; cnt[3]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.159      ;
; -0.200 ; cnt[2]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.153      ;
; -0.200 ; cnt[4]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.153      ;
; -0.193 ; cnt[6]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.037     ; 1.144      ;
; -0.167 ; cnt[2]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.037     ; 1.118      ;
; -0.161 ; cnt[5]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.114      ;
; -0.133 ; cnt[7]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.037     ; 1.084      ;
; -0.115 ; cnt[2]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 1.068      ;
; -0.106 ; cnt[4]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.037     ; 1.057      ;
; -0.103 ; cnt[3]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.033     ; 1.058      ;
; -0.057 ; cnt[5]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.037     ; 1.008      ;
; 0.095  ; cnt[1]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 0.858      ;
; 0.138  ; cnt[0]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 0.815      ;
; 0.159  ; cnt[1]    ; cnt[2]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 0.794      ;
; 0.201  ; cnt[2]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 0.752      ;
; 0.202  ; cnt[0]    ; cnt[2]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 0.751      ;
; 0.235  ; cnt[0]    ; cnt[1]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 0.718      ;
; 0.424  ; cnt[0]    ; cnt[0]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 0.529      ;
; 0.425  ; cnt[4]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 0.528      ;
; 0.425  ; cnt[2]    ; cnt[2]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 0.528      ;
; 0.435  ; cnt[1]    ; cnt[1]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 1.000        ; -0.035     ; 0.518      ;
+--------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk'                                                                                                      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 18.118 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.834      ;
; 18.153 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.799      ;
; 18.178 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.774      ;
; 18.192 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.760      ;
; 18.199 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.753      ;
; 18.221 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.731      ;
; 18.237 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.715      ;
; 18.252 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.700      ;
; 18.270 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.682      ;
; 18.282 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.670      ;
; 18.287 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.665      ;
; 18.289 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.663      ;
; 18.296 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.656      ;
; 18.303 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.649      ;
; 18.311 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.641      ;
; 18.317 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.635      ;
; 18.329 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.623      ;
; 18.335 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.617      ;
; 18.338 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.614      ;
; 18.342 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.610      ;
; 18.345 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.607      ;
; 18.345 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.607      ;
; 18.349 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.603      ;
; 18.357 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.036     ; 1.595      ;
; 18.364 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.588      ;
; 18.367 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.585      ;
; 18.372 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.580      ;
; 18.377 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.575      ;
; 18.385 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.567      ;
; 18.389 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.563      ;
; 18.389 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.563      ;
; 18.390 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.562      ;
; 18.396 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.556      ;
; 18.398 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.554      ;
; 18.399 ; clk_divx:u_clk_divx|cnt[13] ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.553      ;
; 18.401 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.551      ;
; 18.403 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.036     ; 1.549      ;
; 18.408 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.544      ;
; 18.415 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.537      ;
; 18.415 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.537      ;
; 18.416 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.536      ;
; 18.419 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.036     ; 1.533      ;
; 18.419 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.036     ; 1.533      ;
; 18.422 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.530      ;
; 18.429 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[13] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.523      ;
; 18.432 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.520      ;
; 18.432 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.520      ;
; 18.436 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[13] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.516      ;
; 18.438 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.514      ;
; 18.438 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.514      ;
; 18.438 ; clk_divx:u_clk_divx|cnt[11] ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.514      ;
; 18.446 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.506      ;
; 18.448 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.504      ;
; 18.449 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.503      ;
; 18.451 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.501      ;
; 18.457 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.495      ;
; 18.462 ; clk_divx:u_clk_divx|cnt[12] ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.490      ;
; 18.462 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.490      ;
; 18.465 ; clk_divx:u_clk_divx|cnt[15] ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.487      ;
; 18.467 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.485      ;
; 18.467 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.485      ;
; 18.469 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.036     ; 1.483      ;
; 18.473 ; clk_divx:u_clk_divx|cnt[13] ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.479      ;
; 18.474 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.478      ;
; 18.475 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[14] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.477      ;
; 18.475 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.477      ;
; 18.480 ; clk_divx:u_clk_divx|cnt[10] ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.472      ;
; 18.481 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.471      ;
; 18.484 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.468      ;
; 18.484 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.468      ;
; 18.485 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.467      ;
; 18.489 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[13] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.463      ;
; 18.493 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.459      ;
; 18.498 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.454      ;
; 18.500 ; clk_divx:u_clk_divx|cnt[11] ; clk_divx:u_clk_divx|cnt[7]  ; clk          ; clk         ; 20.000       ; -0.036     ; 1.452      ;
; 18.500 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.452      ;
; 18.500 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.452      ;
; 18.500 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.452      ;
; 18.500 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.452      ;
; 18.501 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.451      ;
; 18.501 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[13] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.451      ;
; 18.501 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.451      ;
; 18.503 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[14] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.449      ;
; 18.507 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[13] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.445      ;
; 18.508 ; clk_divx:u_clk_divx|cnt[14] ; clk_divx:u_clk_divx|cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.444      ;
; 18.509 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.443      ;
; 18.510 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[14] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.442      ;
; 18.512 ; clk_divx:u_clk_divx|cnt[11] ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.440      ;
; 18.514 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[12] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.438      ;
; 18.515 ; clk_divx:u_clk_divx|cnt[12] ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.437      ;
; 18.523 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.429      ;
; 18.528 ; clk_divx:u_clk_divx|cnt[10] ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.424      ;
; 18.532 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.420      ;
; 18.535 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[14] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.417      ;
; 18.536 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.416      ;
; 18.536 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[15] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.416      ;
; 18.539 ; clk_divx:u_clk_divx|cnt[15] ; clk_divx:u_clk_divx|cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.413      ;
; 18.547 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[13] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.405      ;
; 18.549 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[14] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.403      ;
; 18.550 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[17] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.402      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'keyin[0]'                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                            ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -2.082 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.902      ; 0.890      ;
; -2.080 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.901      ; 0.891      ;
; -2.079 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.899      ; 0.890      ;
; -2.055 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.899      ; 0.914      ;
; -2.053 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.901      ; 0.918      ;
; -2.031 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.874      ; 0.913      ;
; -2.029 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.904      ; 0.945      ;
; -2.027 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.903      ; 0.946      ;
; -2.024 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.903      ; 0.949      ;
; -2.016 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.890      ; 0.944      ;
; -2.006 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.903      ; 0.967      ;
; -2.002 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.900      ; 0.968      ;
; -2.002 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.900      ; 0.968      ;
; -2.001 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.903      ; 0.972      ;
; -1.999 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.899      ; 0.970      ;
; -1.992 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.895      ; 0.973      ;
; -1.991 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.846      ; 0.925      ;
; -1.990 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.843      ; 0.923      ;
; -1.985 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.847      ; 0.932      ;
; -1.980 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.844      ; 0.934      ;
; -1.953 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.844      ; 0.961      ;
; -1.948 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.810      ; 0.932      ;
; -1.943 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.843      ; 0.970      ;
; -1.940 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[0]          ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.812      ; 0.942      ;
; -1.749 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.716      ; 1.037      ;
; -1.747 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.715      ; 1.038      ;
; -1.746 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.713      ; 1.037      ;
; -1.722 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.713      ; 1.061      ;
; -1.720 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.715      ; 1.065      ;
; -1.698 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.688      ; 1.060      ;
; -1.696 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.718      ; 1.092      ;
; -1.694 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.717      ; 1.093      ;
; -1.691 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.717      ; 1.096      ;
; -1.683 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.704      ; 1.091      ;
; -1.673 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.717      ; 1.114      ;
; -1.669 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.714      ; 1.115      ;
; -1.669 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.714      ; 1.115      ;
; -1.668 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.717      ; 1.119      ;
; -1.666 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.713      ; 1.117      ;
; -1.659 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.709      ; 1.120      ;
; -1.658 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.660      ; 1.072      ;
; -1.657 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.657      ; 1.070      ;
; -1.652 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.661      ; 1.079      ;
; -1.647 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.658      ; 1.081      ;
; -1.620 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.658      ; 1.108      ;
; -1.615 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.624      ; 1.079      ;
; -1.610 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.657      ; 1.117      ;
; -1.607 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|address_reg_a[1]          ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.626      ; 1.089      ;
; -0.561 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0]      ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.842      ; 2.351      ;
; -0.438 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.733      ; 2.365      ;
; -0.436 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.732      ; 2.366      ;
; -0.435 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.730      ; 2.365      ;
; -0.432 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.733      ; 2.371      ;
; -0.430 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.732      ; 2.372      ;
; -0.429 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.730      ; 2.371      ;
; -0.421 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[0]      ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.898      ; 2.547      ;
; -0.417 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a45             ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.754      ; 2.407      ;
; -0.415 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.736      ; 2.391      ;
; -0.414 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1]      ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.898      ; 2.554      ;
; -0.413 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.735      ; 2.392      ;
; -0.412 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.733      ; 2.391      ;
; -0.411 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.730      ; 2.389      ;
; -0.409 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.732      ; 2.393      ;
; -0.405 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.730      ; 2.395      ;
; -0.403 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.732      ; 2.399      ;
; -0.388 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.733      ; 2.415      ;
; -0.387 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.705      ; 2.388      ;
; -0.386 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.735      ; 2.419      ;
; -0.385 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.735      ; 2.420      ;
; -0.383 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.734      ; 2.421      ;
; -0.381 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.705      ; 2.394      ;
; -0.380 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.734      ; 2.424      ;
; -0.380 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.737      ; 2.427      ;
; -0.379 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.735      ; 2.426      ;
; -0.378 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.736      ; 2.428      ;
; -0.377 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.734      ; 2.427      ;
; -0.377 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.734      ; 2.427      ;
; -0.374 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.734      ; 2.430      ;
; -0.372 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.721      ; 2.419      ;
; -0.366 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.721      ; 2.425      ;
; -0.364 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.708      ; 2.414      ;
; -0.364 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a21             ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.766      ; 2.472      ;
; -0.363 ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|out_address_reg_a[1]      ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.900      ; 2.607      ;
; -0.362 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.738      ; 2.446      ;
; -0.362 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.734      ; 2.442      ;
; -0.360 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.737      ; 2.447      ;
; -0.358 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.731      ; 2.443      ;
; -0.358 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.731      ; 2.443      ;
; -0.357 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.737      ; 2.450      ;
; -0.357 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.734      ; 2.447      ;
; -0.356 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.734      ; 2.448      ;
; -0.355 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.730      ; 2.445      ;
; -0.353 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.734      ; 2.451      ;
; -0.352 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.731      ; 2.449      ;
; -0.352 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.731      ; 2.449      ;
; -0.351 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.736      ; 2.455      ;
; -0.351 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.734      ; 2.453      ;
; -0.349 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.724      ; 2.445      ;
; -0.349 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.730      ; 2.451      ;
; -0.348 ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.726      ; 2.448      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'altpll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                              ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.114 ; vga_pic:vga_pic|ram_addr[9]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.434      ;
; 0.115 ; vga_pic:vga_pic|ram_addr[6]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.435      ;
; 0.116 ; vga_pic:vga_pic|ram_addr[10]                                                                                                                               ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.436      ;
; 0.130 ; vga_pic:vga_pic|ram_addr[8]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.450      ;
; 0.135 ; vga_pic:vga_pic|ram_addr[7]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.455      ;
; 0.136 ; vga_pic:vga_pic|ram_addr[5]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.456      ;
; 0.149 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~portb_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.469      ;
; 0.150 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.468      ;
; 0.155 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[4] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~portb_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.475      ;
; 0.156 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[4] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.474      ;
; 0.156 ; vga_pic:vga_pic|rom_addr[11]                                                                                                                               ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a45~porta_address_reg0                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.471      ;
; 0.160 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[1] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~portb_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.480      ;
; 0.161 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[1] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.479      ;
; 0.164 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~portb_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.484      ;
; 0.164 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~portb_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.484      ;
; 0.165 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.483      ;
; 0.165 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_address_reg0 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.483      ;
; 0.166 ; vga_pic:vga_pic|gray_data[2]                                                                                                                               ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_datain_reg0  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.493      ;
; 0.168 ; vga_pic:vga_pic|gray_data[1]                                                                                                                               ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_datain_reg0  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.495      ;
; 0.170 ; vga_pic:vga_pic|gray_data[0]                                                                                                                               ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_datain_reg0  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.497      ;
; 0.177 ; vga_pic:vga_pic|PIC_START_X[5]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[5]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; vga_pic:vga_pic|PIC_START_X[7]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[7]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; vga_pic:vga_pic|PIC_START_X[0]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[0]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; vga_pic:vga_pic|PIC_START_X[2]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[2]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; vga_pic:vga_pic|PIC_START_X[3]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[3]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; vga_pic:vga_pic|PIC_START_X[4]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[4]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.296      ;
; 0.178 ; vga_pic:vga_pic|gray_data[6]                                                                                                                               ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_datain_reg0  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.505      ;
; 0.178 ; vga_pic:vga_pic|ram_rden                                                                                                                                   ; vga_pic:vga_pic|ram_rden                                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; vga_pic:vga_pic|rom_en1                                                                                                                                    ; vga_pic:vga_pic|rom_en1                                                                                                                                                              ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; vga_pic:vga_pic|rom_en                                                                                                                                     ; vga_pic:vga_pic|rom_en                                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; vga_pic:vga_pic|PIC_START_X[6]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[6]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; vga_pic:vga_pic|PIC_START_X[8]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[8]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; vga_pic:vga_pic|PIC_START_X[9]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[9]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; vga_pic:vga_pic|PIC_START_X[1]                                                                                                                             ; vga_pic:vga_pic|PIC_START_X[1]                                                                                                                                                       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; vga_ctrl:vga_ctrl|cntv[9]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[9]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; vga_ctrl:vga_ctrl|cntv[10]                                                                                                                                 ; vga_ctrl:vga_ctrl|cntv[10]                                                                                                                                                           ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; vga_ctrl:vga_ctrl|cntv[0]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[0]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; vga_ctrl:vga_ctrl|cntv[1]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[1]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; vga_ctrl:vga_ctrl|cntv[2]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[2]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; vga_ctrl:vga_ctrl|cntv[3]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[3]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; vga_ctrl:vga_ctrl|cntv[4]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[4]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; vga_ctrl:vga_ctrl|cntv[7]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[7]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; vga_ctrl:vga_ctrl|cntv[5]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[5]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; vga_ctrl:vga_ctrl|cntv[6]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[6]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; vga_ctrl:vga_ctrl|cntv[8]                                                                                                                                  ; vga_ctrl:vga_ctrl|cntv[8]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.296      ;
; 0.186 ; vga_pic:vga_pic|sobel:u_sobel|reg32[2]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg31[2]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.305      ;
; 0.189 ; vga_pic:vga_pic|sobel:u_sobel|reg23[1]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg22[1]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.308      ;
; 0.190 ; vga_pic:vga_pic|sobel:u_sobel|reg12[1]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg11[1]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.308      ;
; 0.193 ; vga_pic:vga_pic|sobel:u_sobel|reg12[0]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg11[0]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.312      ;
; 0.247 ; vga_pic:vga_pic|sobel:u_sobel|reg12[2]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg11[2]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.365      ;
; 0.248 ; vga_pic:vga_pic|ram_addr[0]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.566      ;
; 0.251 ; vga_pic:vga_pic|ram_addr[11]                                                                                                                               ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.574      ;
; 0.252 ; vga_pic:vga_pic|sobel:u_sobel|reg23[0]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg22[0]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.371      ;
; 0.256 ; vga_pic:vga_pic|sobel:u_sobel|reg22[5]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg21[5]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.256 ; vga_pic:vga_pic|sobel:u_sobel|reg22[4]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg21[4]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.256 ; vga_pic:vga_pic|sobel:u_sobel|reg22[2]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg21[2]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.257 ; vga_pic:vga_pic|sobel:u_sobel|reg22[3]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg21[3]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.259 ; vga_pic:vga_pic|sobel:u_sobel|reg32[1]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg31[1]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.378      ;
; 0.260 ; vga_pic:vga_pic|sobel:u_sobel|reg32[0]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg31[0]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.379      ;
; 0.261 ; vga_pic:vga_pic|sobel:u_sobel|reg12[6]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg11[6]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.379      ;
; 0.261 ; vga_pic:vga_pic|sobel:u_sobel|reg32[5]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg31[5]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.380      ;
; 0.262 ; vga_pic:vga_pic|sobel:u_sobel|reg12[5]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg11[5]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.262 ; vga_pic:vga_pic|sobel:u_sobel|reg32[4]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg31[4]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.381      ;
; 0.263 ; vga_pic:vga_pic|sobel:u_sobel|reg12[3]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg11[3]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.265 ; vga_pic:vga_pic|sobel:u_sobel|reg13[0]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg12[0]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.265 ; vga_pic:vga_pic|ram_addr[9]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.583      ;
; 0.266 ; vga_pic:vga_pic|ram_addr[9]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.589      ;
; 0.267 ; vga_pic:vga_pic|sobel:u_sobel|Gy3[7]                                                                                                                       ; vga_pic:vga_pic|sobel:u_sobel|Gy[7]                                                                                                                                                  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.269 ; vga_pic:vga_pic|sobel:u_sobel|reg33[3]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg32[3]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.271 ; vga_pic:vga_pic|ram_addr[5]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.589      ;
; 0.272 ; vga_pic:vga_pic|ram_addr[5]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.595      ;
; 0.274 ; vga_pic:vga_pic|ram_addr[10]                                                                                                                               ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.592      ;
; 0.276 ; vga_pic:vga_pic|ram_rden                                                                                                                                   ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg                                                              ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.596      ;
; 0.276 ; vga_pic:vga_pic|ram_addr[8]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.599      ;
; 0.280 ; vga_pic:vga_pic|ram_addr[6]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.602      ;
; 0.282 ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[3]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[3]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.282 ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[1]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[1]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.282 ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[3]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[3]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.282 ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[1]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[1]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.282 ; vga_pic:vga_pic|ram_addr[9]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.604      ;
; 0.283 ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[2]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[2]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.284 ; vga_pic:vga_pic|sobel:u_sobel|reg23[4]                                                                                                                     ; vga_pic:vga_pic|sobel:u_sobel|reg22[4]                                                                                                                                               ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.401      ;
; 0.284 ; vga_pic:vga_pic|ram_addr[2]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.604      ;
; 0.285 ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[6]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[6]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.404      ;
; 0.285 ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[4]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[4]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.404      ;
; 0.285 ; vga_pic:vga_pic|ram_addr[15]                                                                                                                               ; vga_pic:vga_pic|ram_addr[15]                                                                                                                                                         ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.286 ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[6]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[6]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.286 ; vga_pic:vga_pic|ram_addr[1]                                                                                                                                ; vga_pic:vga_pic|ram_addr[1]                                                                                                                                                          ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; vga_pic:vga_pic|ram_addr[3]                                                                                                                                ; vga_pic:vga_pic|ram_addr[3]                                                                                                                                                          ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; vga_pic:vga_pic|ram_addr[13]                                                                                                                               ; vga_pic:vga_pic|ram_addr[13]                                                                                                                                                         ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.287 ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[2]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_row[2]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.406      ;
; 0.287 ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[4]                                                                                                                   ; vga_pic:vga_pic|sobel:u_sobel|cnt_col[4]                                                                                                                                             ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.406      ;
; 0.287 ; vga_pic:vga_pic|ram_addr[7]                                                                                                                                ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_address_reg0                                                        ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.609      ;
; 0.287 ; vga_pic:vga_pic|ram_addr[14]                                                                                                                               ; vga_pic:vga_pic|ram_addr[14]                                                                                                                                                         ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; vga_pic:vga_pic|ram_addr[2]                                                                                                                                ; vga_pic:vga_pic|ram_addr[2]                                                                                                                                                          ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; vga_pic:vga_pic|ram_addr[6]                                                                                                                                ; vga_pic:vga_pic|ram_addr[6]                                                                                                                                                          ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; vga_pic:vga_pic|ram_addr[9]                                                                                                                                ; vga_pic:vga_pic|ram_addr[9]                                                                                                                                                          ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; vga_pic:vga_pic|ram_addr[11]                                                                                                                               ; vga_pic:vga_pic|ram_addr[11]                                                                                                                                                         ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; vga_pic:vga_pic|offset[9]                                                                                                                                  ; vga_pic:vga_pic|offset[9]                                                                                                                                                            ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.406      ;
; 0.288 ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7]                           ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.407      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk'                                                                                                          ;
+-------+-----------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.277 ; clk_divx:u_clk_divx|cnt[11] ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.395      ;
; 0.278 ; clk_divx:u_clk_divx|cnt[10] ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.396      ;
; 0.279 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.397      ;
; 0.279 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.397      ;
; 0.279 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[3]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.397      ;
; 0.279 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[1]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.397      ;
; 0.280 ; clk_divx:u_clk_divx|cnt[16] ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.398      ;
; 0.280 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.398      ;
; 0.281 ; clk_divx:u_clk_divx|cnt[18] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.399      ;
; 0.281 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[2]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.399      ;
; 0.286 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.404      ;
; 0.287 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.405      ;
; 0.298 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[0]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.416      ;
; 0.393 ; clk_divx:u_clk_divx|cnt[23] ; clk_divx:u_clk_divx|cnt[23]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.511      ;
; 0.423 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.541      ;
; 0.423 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.541      ;
; 0.423 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[2]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.541      ;
; 0.425 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.543      ;
; 0.425 ; clk_divx:u_clk_divx|cnt[17] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.543      ;
; 0.430 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.548      ;
; 0.431 ; clk_divx:u_clk_divx|cnt[10] ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.549      ;
; 0.432 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.550      ;
; 0.433 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.551      ;
; 0.433 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[3]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.551      ;
; 0.434 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.552      ;
; 0.435 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.553      ;
; 0.435 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.553      ;
; 0.435 ; clk_divx:u_clk_divx|cnt[16] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.553      ;
; 0.440 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[1]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.558      ;
; 0.442 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[2]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.560      ;
; 0.442 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.560      ;
; 0.481 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.599      ;
; 0.481 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.599      ;
; 0.481 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[3]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.599      ;
; 0.482 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[7]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.600      ;
; 0.482 ; clk_divx:u_clk_divx|cnt[19] ; clk_divx:u_clk_divx|cnt[19]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.600      ;
; 0.483 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.601      ;
; 0.483 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.601      ;
; 0.483 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.601      ;
; 0.485 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.603      ;
; 0.489 ; clk_divx:u_clk_divx|cnt[12] ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.036      ; 0.607      ;
; 0.490 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.608      ;
; 0.493 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.611      ;
; 0.493 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.611      ;
; 0.494 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.612      ;
; 0.495 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.613      ;
; 0.500 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[3]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.618      ;
; 0.500 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.618      ;
; 0.502 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.620      ;
; 0.502 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.620      ;
; 0.511 ; clk_divx:u_clk_divx|cnt[15] ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.629      ;
; 0.523 ; clk_divx:u_clk_divx|cnt[14] ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.641      ;
; 0.538 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.036      ; 0.656      ;
; 0.540 ; clk_divx:u_clk_divx|cnt[17] ; clk_divx:u_clk_divx|cnt[17]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.658      ;
; 0.541 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.659      ;
; 0.541 ; clk_divx:u_clk_divx|cnt[11] ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.659      ;
; 0.543 ; clk_divx:u_clk_divx|cnt[7]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.661      ;
; 0.543 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.661      ;
; 0.543 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.661      ;
; 0.546 ; clk_divx:u_clk_divx|cnt[15] ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.036      ; 0.664      ;
; 0.548 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.666      ;
; 0.550 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.668      ;
; 0.552 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.670      ;
; 0.553 ; clk_divx:u_clk_divx|cnt[10] ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.671      ;
; 0.554 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.672      ;
; 0.555 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.673      ;
; 0.560 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.678      ;
; 0.560 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.678      ;
; 0.562 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.680      ;
; 0.567 ; clk_divx:u_clk_divx|cnt[12] ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.685      ;
; 0.571 ; clk_divx:u_clk_divx|cnt[15] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.689      ;
; 0.575 ; clk_divx:u_clk_divx|cnt[13] ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.693      ;
; 0.582 ; clk_divx:u_clk_divx|cnt[20] ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.036      ; 0.700      ;
; 0.583 ; clk_divx:u_clk_divx|cnt[14] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.701      ;
; 0.585 ; clk_divx:u_clk_divx|cnt[14] ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.036      ; 0.703      ;
; 0.586 ; clk_divx:u_clk_divx|cnt[13] ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.036      ; 0.704      ;
; 0.601 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.719      ;
; 0.601 ; clk_divx:u_clk_divx|cnt[11] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.719      ;
; 0.603 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.036      ; 0.721      ;
; 0.603 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.721      ;
; 0.603 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.721      ;
; 0.603 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.721      ;
; 0.608 ; clk_divx:u_clk_divx|cnt[5]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.726      ;
; 0.612 ; clk_divx:u_clk_divx|cnt[4]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.730      ;
; 0.613 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.731      ;
; 0.613 ; clk_divx:u_clk_divx|cnt[10] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.731      ;
; 0.615 ; clk_divx:u_clk_divx|cnt[8]  ; clk_divx:u_clk_divx|cnt[16]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.733      ;
; 0.615 ; clk_divx:u_clk_divx|cnt[2]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.733      ;
; 0.622 ; clk_divx:u_clk_divx|cnt[0]  ; clk_divx:u_clk_divx|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.740      ;
; 0.627 ; clk_divx:u_clk_divx|cnt[12] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.745      ;
; 0.631 ; clk_divx:u_clk_divx|cnt[14] ; clk_divx:u_clk_divx|cnt[14]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.749      ;
; 0.633 ; clk_divx:u_clk_divx|cnt[20] ; clk_divx:u_clk_divx|cnt[20]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.751      ;
; 0.634 ; clk_divx:u_clk_divx|cnt[18] ; clk_divx:u_clk_divx|cnt[19]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.752      ;
; 0.635 ; clk_divx:u_clk_divx|cnt[13] ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.753      ;
; 0.641 ; clk_divx:u_clk_divx|cnt[6]  ; clk_divx:u_clk_divx|cnt[7]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.759      ;
; 0.656 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk          ; clk         ; 0.000        ; 0.036      ; 0.774      ;
; 0.661 ; clk_divx:u_clk_divx|cnt[3]  ; clk_divx:u_clk_divx|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.779      ;
; 0.661 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.779      ;
; 0.663 ; clk_divx:u_clk_divx|cnt[9]  ; clk_divx:u_clk_divx|cnt[18]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.781      ;
; 0.663 ; clk_divx:u_clk_divx|cnt[1]  ; clk_divx:u_clk_divx|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.781      ;
+-------+-----------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk_divx:u_clk_divx|clk_div_reg'                                                                           ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.287 ; cnt[1]    ; cnt[1]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.404      ;
; 0.288 ; cnt[4]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; cnt[2]    ; cnt[2]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.405      ;
; 0.296 ; cnt[0]    ; cnt[0]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.413      ;
; 0.431 ; cnt[1]    ; cnt[2]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.548      ;
; 0.433 ; cnt[5]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.550      ;
; 0.440 ; cnt[0]    ; cnt[1]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.557      ;
; 0.442 ; cnt[0]    ; cnt[2]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.559      ;
; 0.443 ; cnt[2]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.560      ;
; 0.491 ; cnt[1]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.608      ;
; 0.502 ; cnt[0]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.619      ;
; 0.513 ; cnt[6]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.630      ;
; 0.586 ; cnt[4]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.703      ;
; 0.589 ; cnt[7]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.706      ;
; 0.601 ; cnt[9]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.718      ;
; 0.633 ; cnt[5]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.750      ;
; 0.644 ; cnt[4]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.761      ;
; 0.646 ; cnt[2]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.763      ;
; 0.647 ; cnt[8]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.764      ;
; 0.652 ; cnt[3]    ; cnt[4]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.037      ; 0.771      ;
; 0.683 ; cnt[6]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.800      ;
; 0.694 ; cnt[3]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.811      ;
; 0.694 ; cnt[1]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.811      ;
; 0.704 ; cnt[2]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.821      ;
; 0.705 ; cnt[0]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.822      ;
; 0.708 ; cnt[5]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.825      ;
; 0.711 ; cnt[2]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.033      ; 0.826      ;
; 0.719 ; cnt[4]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.836      ;
; 0.741 ; cnt[8]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.858      ;
; 0.745 ; cnt[6]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.862      ;
; 0.745 ; cnt[6]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.862      ;
; 0.752 ; cnt[1]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.869      ;
; 0.763 ; cnt[0]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.880      ;
; 0.770 ; cnt[5]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.887      ;
; 0.770 ; cnt[5]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.887      ;
; 0.771 ; cnt[5]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.033      ; 0.886      ;
; 0.779 ; cnt[2]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.896      ;
; 0.781 ; cnt[4]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.898      ;
; 0.781 ; cnt[4]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.898      ;
; 0.793 ; cnt[3]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.037      ; 0.912      ;
; 0.793 ; cnt[7]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.910      ;
; 0.793 ; cnt[7]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.910      ;
; 0.827 ; cnt[1]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.944      ;
; 0.831 ; cnt[7]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.033      ; 0.946      ;
; 0.833 ; cnt[2]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.950      ;
; 0.837 ; cnt[3]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.037      ; 0.956      ;
; 0.838 ; cnt[0]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.955      ;
; 0.840 ; cnt[1]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.033      ; 0.955      ;
; 0.841 ; cnt[2]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 0.958      ;
; 0.851 ; cnt[0]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.033      ; 0.966      ;
; 0.852 ; cnt[4]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.033      ; 0.967      ;
; 0.856 ; cnt[3]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.037      ; 0.975      ;
; 0.872 ; cnt[3]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.037      ; 0.991      ;
; 0.875 ; cnt[3]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.037      ; 0.994      ;
; 0.889 ; cnt[1]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 1.006      ;
; 0.889 ; cnt[1]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 1.006      ;
; 0.893 ; cnt[6]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.033      ; 1.008      ;
; 0.900 ; cnt[0]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 1.017      ;
; 0.900 ; cnt[0]    ; cnt[9]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 1.017      ;
; 0.921 ; cnt[7]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 1.038      ;
; 0.950 ; cnt[8]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.033      ; 1.065      ;
; 0.965 ; cnt[7]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 1.082      ;
; 0.983 ; cnt[6]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 1.100      ;
; 0.997 ; cnt[9]    ; cnt[3]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.033      ; 1.112      ;
; 1.040 ; cnt[8]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 1.157      ;
; 1.084 ; cnt[8]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 1.201      ;
; 1.087 ; cnt[9]    ; cnt[5]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 1.204      ;
; 1.119 ; cnt[9]    ; cnt[8]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 1.236      ;
; 1.120 ; cnt[8]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 1.237      ;
; 1.131 ; cnt[9]    ; cnt[6]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 1.248      ;
; 1.167 ; cnt[9]    ; cnt[7]  ; clk_divx:u_clk_divx|clk_div_reg ; clk_divx:u_clk_divx|clk_div_reg ; 0.000        ; 0.035      ; 1.284      ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'keyin[0]'                                                                                                                                             ;
+-------+--------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                            ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.105 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.531      ; 1.854      ;
; 0.112 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.531      ; 1.847      ;
; 0.115 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.531      ; 1.844      ;
; 0.146 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.574      ; 1.869      ;
; 0.147 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.588      ; 1.811      ;
; 0.153 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.574      ; 1.862      ;
; 0.154 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.588      ; 1.804      ;
; 0.156 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.574      ; 1.859      ;
; 0.157 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.588      ; 1.801      ;
; 0.163 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.500      ; 1.854      ;
; 0.165 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.582      ; 1.858      ;
; 0.168 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.530      ; 1.877      ;
; 0.169 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.582      ; 1.858      ;
; 0.170 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.500      ; 1.847      ;
; 0.171 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.585      ; 1.859      ;
; 0.172 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.582      ; 1.851      ;
; 0.173 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.500      ; 1.844      ;
; 0.175 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.582      ; 1.848      ;
; 0.175 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.530      ; 1.870      ;
; 0.176 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.532      ; 1.856      ;
; 0.176 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.582      ; 1.851      ;
; 0.178 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.530      ; 1.867      ;
; 0.178 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.585      ; 1.852      ;
; 0.179 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.582      ; 1.848      ;
; 0.181 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.531      ; 1.854      ;
; 0.181 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.585      ; 1.849      ;
; 0.183 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.532      ; 1.849      ;
; 0.186 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.532      ; 1.846      ;
; 0.188 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.531      ; 1.847      ;
; 0.191 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.531      ; 1.844      ;
; 0.216 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.558      ; 1.789      ;
; 0.216 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.586      ; 1.810      ;
; 0.220 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.587      ; 1.809      ;
; 0.221 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.586      ; 1.809      ;
; 0.222 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.586      ; 1.809      ;
; 0.223 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.558      ; 1.782      ;
; 0.223 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.586      ; 1.803      ;
; 0.224 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.583      ; 1.801      ;
; 0.226 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.579      ; 1.800      ;
; 0.226 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.558      ; 1.779      ;
; 0.226 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.586      ; 1.800      ;
; 0.227 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.587      ; 1.802      ;
; 0.228 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.586      ; 1.802      ;
; 0.229 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.584      ; 1.803      ;
; 0.229 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.584      ; 1.803      ;
; 0.229 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.586      ; 1.802      ;
; 0.230 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.587      ; 1.799      ;
; 0.231 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.497      ; 1.854      ;
; 0.231 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.586      ; 1.799      ;
; 0.231 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.583      ; 1.794      ;
; 0.232 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.586      ; 1.799      ;
; 0.233 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.579      ; 1.793      ;
; 0.234 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.583      ; 1.791      ;
; 0.236 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.579      ; 1.790      ;
; 0.236 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.584      ; 1.796      ;
; 0.236 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.584      ; 1.796      ;
; 0.238 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.497      ; 1.847      ;
; 0.239 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.584      ; 1.793      ;
; 0.239 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.584      ; 1.793      ;
; 0.241 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.497      ; 1.844      ;
; 0.243 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.586      ; 1.789      ;
; 0.244 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.585      ; 1.788      ;
; 0.250 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.586      ; 1.782      ;
; 0.251 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.530      ; 1.780      ;
; 0.251 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.585      ; 1.781      ;
; 0.253 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.586      ; 1.779      ;
; 0.254 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.585      ; 1.778      ;
; 0.257 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.533      ; 1.783      ;
; 0.258 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.530      ; 1.773      ;
; 0.261 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.530      ; 1.770      ;
; 0.264 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.533      ; 1.776      ;
; 0.267 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.001        ; 2.533      ; 1.773      ;
+-------+--------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'keyin[0]'                                                                                                                                               ;
+--------+--------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                            ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.502 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.908      ; 1.476      ;
; -1.502 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.907      ; 1.475      ;
; -1.494 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.908      ; 1.484      ;
; -1.494 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.907      ; 1.483      ;
; -1.491 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[13] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.908      ; 1.487      ;
; -1.491 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[22] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.907      ; 1.486      ;
; -1.482 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.905      ; 1.493      ;
; -1.482 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.906      ; 1.494      ;
; -1.482 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.906      ; 1.494      ;
; -1.482 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.909      ; 1.497      ;
; -1.482 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.909      ; 1.497      ;
; -1.482 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.910      ; 1.498      ;
; -1.482 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.909      ; 1.497      ;
; -1.481 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.909      ; 1.498      ;
; -1.479 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.901      ; 1.492      ;
; -1.474 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.905      ; 1.501      ;
; -1.474 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.906      ; 1.502      ;
; -1.474 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.906      ; 1.502      ;
; -1.474 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.909      ; 1.505      ;
; -1.474 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.909      ; 1.505      ;
; -1.474 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.910      ; 1.506      ;
; -1.474 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.909      ; 1.505      ;
; -1.473 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.909      ; 1.506      ;
; -1.471 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[16] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.905      ; 1.504      ;
; -1.471 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[8]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.906      ; 1.505      ;
; -1.471 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[17] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.906      ; 1.505      ;
; -1.471 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[1]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.909      ; 1.508      ;
; -1.471 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[19] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.909      ; 1.508      ;
; -1.471 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[4]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.910      ; 1.509      ;
; -1.471 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[6]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.909      ; 1.508      ;
; -1.471 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.901      ; 1.500      ;
; -1.470 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.880      ; 1.480      ;
; -1.470 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[14] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.909      ; 1.509      ;
; -1.468 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[7]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.901      ; 1.503      ;
; -1.462 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.880      ; 1.488      ;
; -1.459 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[20] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.880      ; 1.491      ;
; -1.441 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.905      ; 1.534      ;
; -1.441 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.907      ; 1.536      ;
; -1.441 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.853      ; 1.482      ;
; -1.440 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.905      ; 1.535      ;
; -1.439 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.849      ; 1.480      ;
; -1.433 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.905      ; 1.542      ;
; -1.433 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.907      ; 1.544      ;
; -1.433 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.853      ; 1.490      ;
; -1.432 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.905      ; 1.543      ;
; -1.431 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.849      ; 1.488      ;
; -1.430 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.896      ; 1.536      ;
; -1.430 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[12] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.905      ; 1.545      ;
; -1.430 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[5]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.907      ; 1.547      ;
; -1.430 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[23] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.853      ; 1.493      ;
; -1.429 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[21] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.905      ; 1.546      ;
; -1.428 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[11] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.849      ; 1.491      ;
; -1.422 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.896      ; 1.544      ;
; -1.419 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[2]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.896      ; 1.547      ;
; -1.386 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.852      ; 1.536      ;
; -1.385 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.850      ; 1.535      ;
; -1.385 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.850      ; 1.535      ;
; -1.384 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.849      ; 1.535      ;
; -1.378 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.852      ; 1.544      ;
; -1.377 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.850      ; 1.543      ;
; -1.377 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.850      ; 1.543      ;
; -1.376 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.849      ; 1.543      ;
; -1.375 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[15] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.852      ; 1.547      ;
; -1.374 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[0]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.850      ; 1.546      ;
; -1.374 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[10] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.850      ; 1.546      ;
; -1.373 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[18] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.849      ; 1.546      ;
; -1.364 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.818      ; 1.524      ;
; -1.361 ; vga_pic:vga_pic|rom_en1  ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.816      ; 1.525      ;
; -1.356 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.818      ; 1.532      ;
; -1.353 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[9]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.818      ; 1.535      ;
; -1.353 ; vga_pic:vga_pic|rom_en   ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.816      ; 1.533      ;
; -1.350 ; vga_pic:vga_pic|ram_rden ; vga_pic:vga_pic|color_data_out[3]  ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]    ; 0.000        ; 2.816      ; 1.536      ;
+--------+--------------------------+------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'keyin[0]'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; keyin[0] ; Rise       ; keyin[0]                                     ;
; -0.004 ; -0.004       ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[12]           ;
; -0.004 ; -0.004       ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[13]           ;
; -0.004 ; -0.004       ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[14]           ;
; -0.004 ; -0.004       ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[19]           ;
; -0.004 ; -0.004       ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[1]            ;
; -0.004 ; -0.004       ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[21]           ;
; -0.004 ; -0.004       ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[22]           ;
; -0.004 ; -0.004       ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[4]            ;
; -0.004 ; -0.004       ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[5]            ;
; -0.004 ; -0.004       ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[6]            ;
; -0.002 ; -0.002       ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[16]           ;
; -0.002 ; -0.002       ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[17]           ;
; -0.002 ; -0.002       ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[8]            ;
; -0.001 ; -0.001       ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[7]            ;
; 0.000  ; 0.000        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[12]|datac             ;
; 0.000  ; 0.000        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[13]|datac             ;
; 0.000  ; 0.000        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[14]|datac             ;
; 0.000  ; 0.000        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[19]|datac             ;
; 0.000  ; 0.000        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[1]|datac              ;
; 0.000  ; 0.000        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[21]|datac             ;
; 0.000  ; 0.000        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[22]|datac             ;
; 0.000  ; 0.000        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[4]|datac              ;
; 0.000  ; 0.000        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[5]|datac              ;
; 0.000  ; 0.000        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[6]|datac              ;
; 0.002  ; 0.002        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[16]|datac             ;
; 0.002  ; 0.002        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[17]|datac             ;
; 0.002  ; 0.002        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[8]|datac              ;
; 0.003  ; 0.003        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[7]|datac              ;
; 0.005  ; 0.005        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[20]           ;
; 0.006  ; 0.006        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[2]            ;
; 0.006  ; 0.006        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]|datad             ;
; 0.007  ; 0.007        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[0]|datad              ;
; 0.007  ; 0.007        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[10]|datad             ;
; 0.007  ; 0.007        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[11]|datad             ;
; 0.007  ; 0.007        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[15]|datad             ;
; 0.007  ; 0.007        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[18]|datad             ;
; 0.009  ; 0.009        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[20]|datac             ;
; 0.010  ; 0.010        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[2]|datac              ;
; 0.011  ; 0.011        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[23]           ;
; 0.012  ; 0.012        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[0]            ;
; 0.012  ; 0.012        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[10]           ;
; 0.012  ; 0.012        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[11]           ;
; 0.012  ; 0.012        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[15]           ;
; 0.012  ; 0.012        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[18]           ;
; 0.012  ; 0.012        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[3]|datad              ;
; 0.013  ; 0.013        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[9]|datad              ;
; 0.017  ; 0.017        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[3]            ;
; 0.018  ; 0.018        ; 0.000          ; High Pulse Width ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[9]            ;
; 0.037  ; 0.037        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2clkctrl|inclk[0] ;
; 0.037  ; 0.037        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2clkctrl|outclk   ;
; 0.101  ; 0.101        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2|datad           ;
; 0.106  ; 0.106        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2|combout         ;
; 0.127  ; 0.127        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; keyin[0]~input|o                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; keyin[0]~input|i                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Rise       ; keyin[0]~input|i                             ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; keyin[0]~input|o                             ;
; 0.891  ; 0.891        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2|combout         ;
; 0.896  ; 0.896        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2|datad           ;
; 0.957  ; 0.957        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2clkctrl|inclk[0] ;
; 0.957  ; 0.957        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]~2clkctrl|outclk   ;
; 0.975  ; 0.975        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[3]            ;
; 0.976  ; 0.976        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[9]            ;
; 0.980  ; 0.980        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[3]|datad              ;
; 0.981  ; 0.981        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[15]           ;
; 0.981  ; 0.981        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[23]           ;
; 0.981  ; 0.981        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[9]|datad              ;
; 0.982  ; 0.982        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[0]            ;
; 0.982  ; 0.982        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[10]           ;
; 0.982  ; 0.982        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[11]           ;
; 0.982  ; 0.982        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[18]           ;
; 0.983  ; 0.983        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[2]|datac              ;
; 0.984  ; 0.984        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[20]|datac             ;
; 0.986  ; 0.986        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[15]|datad             ;
; 0.986  ; 0.986        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[23]|datad             ;
; 0.987  ; 0.987        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[2]            ;
; 0.987  ; 0.987        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[0]|datad              ;
; 0.987  ; 0.987        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[10]|datad             ;
; 0.987  ; 0.987        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[11]|datad             ;
; 0.987  ; 0.987        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[18]|datad             ;
; 0.988  ; 0.988        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[20]           ;
; 0.990  ; 0.990        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[7]|datac              ;
; 0.991  ; 0.991        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[16]|datac             ;
; 0.991  ; 0.991        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[17]|datac             ;
; 0.991  ; 0.991        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[8]|datac              ;
; 0.992  ; 0.992        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[12]|datac             ;
; 0.992  ; 0.992        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[14]|datac             ;
; 0.992  ; 0.992        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[1]|datac              ;
; 0.992  ; 0.992        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[21]|datac             ;
; 0.992  ; 0.992        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[6]|datac              ;
; 0.993  ; 0.993        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[13]|datac             ;
; 0.993  ; 0.993        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[19]|datac             ;
; 0.993  ; 0.993        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[22]|datac             ;
; 0.993  ; 0.993        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[4]|datac              ;
; 0.993  ; 0.993        ; 0.000          ; High Pulse Width ; keyin[0] ; Rise       ; vga_pic|color_data_out[5]|datac              ;
; 0.994  ; 0.994        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[7]            ;
; 0.995  ; 0.995        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[16]           ;
; 0.995  ; 0.995        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[17]           ;
; 0.995  ; 0.995        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[8]            ;
; 0.996  ; 0.996        ; 0.000          ; Low Pulse Width  ; keyin[0] ; Fall       ; vga_pic:vga_pic|color_data_out[12]           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clk_divx:u_clk_divx|clk_div_reg'                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[0]                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[1]                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[2]                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[3]                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[4]                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[5]                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[6]                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[7]                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[8]                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[9]                                  ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[3]                                  ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[7]                                  ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[8]                                  ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[9]                                  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[0]                                  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[1]                                  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[2]                                  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[4]                                  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[5]                                  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[6]                                  ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[0]                                  ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[1]                                  ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[2]                                  ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[3]                                  ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[4]                                  ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[5]                                  ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[6]                                  ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[7]                                  ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[8]                                  ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[9]                                  ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[3]|clk                              ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[7]|clk                              ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[8]|clk                              ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[9]|clk                              ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[0]|clk                              ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[1]|clk                              ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[2]|clk                              ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[4]|clk                              ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[5]|clk                              ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[6]|clk                              ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; u_clk_divx|clk_div_reg~clkctrl|inclk[0] ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; u_clk_divx|clk_div_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; u_clk_divx|clk_div_reg|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; u_clk_divx|clk_div_reg|q                ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; u_clk_divx|clk_div_reg~clkctrl|inclk[0] ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; u_clk_divx|clk_div_reg~clkctrl|outclk   ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[0]|clk                              ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[1]|clk                              ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[2]|clk                              ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[3]|clk                              ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[4]|clk                              ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[5]|clk                              ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[6]|clk                              ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[7]|clk                              ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[8]|clk                              ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clk_divx:u_clk_divx|clk_div_reg ; Rise       ; cnt[9]|clk                              ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clk'                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.447  ; 9.631        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[0]                                         ;
; 9.447  ; 9.631        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[10]                                        ;
; 9.447  ; 9.631        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[11]                                        ;
; 9.447  ; 9.631        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[1]                                         ;
; 9.447  ; 9.631        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[2]                                         ;
; 9.447  ; 9.631        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[3]                                         ;
; 9.447  ; 9.631        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[4]                                         ;
; 9.447  ; 9.631        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[5]                                         ;
; 9.447  ; 9.631        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[6]                                         ;
; 9.447  ; 9.631        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[7]                                         ;
; 9.447  ; 9.631        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[8]                                         ;
; 9.447  ; 9.631        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[9]                                         ;
; 9.449  ; 9.633        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|clk_div_reg                                    ;
; 9.449  ; 9.633        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[12]                                        ;
; 9.449  ; 9.633        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[13]                                        ;
; 9.449  ; 9.633        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[14]                                        ;
; 9.449  ; 9.633        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[15]                                        ;
; 9.449  ; 9.633        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[16]                                        ;
; 9.449  ; 9.633        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[17]                                        ;
; 9.449  ; 9.633        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[18]                                        ;
; 9.449  ; 9.633        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[19]                                        ;
; 9.449  ; 9.633        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[20]                                        ;
; 9.449  ; 9.633        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[21]                                        ;
; 9.449  ; 9.633        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[22]                                        ;
; 9.449  ; 9.633        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[23]                                        ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.627  ; 9.627        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                        ;
; 9.629  ; 9.629        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[0]|clk                                              ;
; 9.629  ; 9.629        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[10]|clk                                             ;
; 9.629  ; 9.629        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[11]|clk                                             ;
; 9.629  ; 9.629        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[1]|clk                                              ;
; 9.629  ; 9.629        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[2]|clk                                              ;
; 9.629  ; 9.629        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[3]|clk                                              ;
; 9.629  ; 9.629        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[4]|clk                                              ;
; 9.629  ; 9.629        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[5]|clk                                              ;
; 9.629  ; 9.629        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[6]|clk                                              ;
; 9.629  ; 9.629        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[7]|clk                                              ;
; 9.629  ; 9.629        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[8]|clk                                              ;
; 9.629  ; 9.629        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[9]|clk                                              ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|clk_div_reg|clk                                         ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[12]|clk                                             ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[13]|clk                                             ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[14]|clk                                             ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[15]|clk                                             ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[16]|clk                                             ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[17]|clk                                             ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[18]|clk                                             ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[19]|clk                                             ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[20]|clk                                             ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[21]|clk                                             ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[22]|clk                                             ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_clk_divx|cnt[23]|clk                                             ;
; 9.638  ; 9.638        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                          ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.147 ; 10.363       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|clk_div_reg                                    ;
; 10.147 ; 10.363       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[12]                                        ;
; 10.147 ; 10.363       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[13]                                        ;
; 10.147 ; 10.363       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[14]                                        ;
; 10.147 ; 10.363       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[15]                                        ;
; 10.147 ; 10.363       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[16]                                        ;
; 10.147 ; 10.363       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[17]                                        ;
; 10.147 ; 10.363       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[18]                                        ;
; 10.147 ; 10.363       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[19]                                        ;
; 10.147 ; 10.363       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[20]                                        ;
; 10.147 ; 10.363       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[21]                                        ;
; 10.147 ; 10.363       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[22]                                        ;
; 10.147 ; 10.363       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[23]                                        ;
; 10.149 ; 10.365       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[0]                                         ;
; 10.149 ; 10.365       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[10]                                        ;
; 10.149 ; 10.365       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[11]                                        ;
; 10.149 ; 10.365       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[1]                                         ;
; 10.149 ; 10.365       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[2]                                         ;
; 10.149 ; 10.365       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[3]                                         ;
; 10.149 ; 10.365       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[4]                                         ;
; 10.149 ; 10.365       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[5]                                         ;
; 10.149 ; 10.365       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[6]                                         ;
; 10.149 ; 10.365       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[7]                                         ;
; 10.149 ; 10.365       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[8]                                         ;
; 10.149 ; 10.365       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divx:u_clk_divx|cnt[9]                                         ;
; 10.361 ; 10.361       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.361 ; 10.361       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                          ;
; 10.361 ; 10.361       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                            ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|clk_div_reg|clk                                         ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[12]|clk                                             ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[13]|clk                                             ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[14]|clk                                             ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[15]|clk                                             ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[16]|clk                                             ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[17]|clk                                             ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[18]|clk                                             ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[19]|clk                                             ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[20]|clk                                             ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[21]|clk                                             ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[22]|clk                                             ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[23]|clk                                             ;
; 10.370 ; 10.370       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_clk_divx|cnt[0]|clk                                              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'altpll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 14.763 ; 14.993       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_address_reg0                                                        ;
; 14.763 ; 14.993       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_re_reg                                                              ;
; 14.763 ; 14.993       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_we_reg                                                              ;
; 14.763 ; 14.993       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a52~porta_address_reg0                                                       ;
; 14.763 ; 14.993       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a52~porta_re_reg                                                             ;
; 14.763 ; 14.993       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a5~porta_address_reg0                                                        ;
; 14.763 ; 14.993       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a5~porta_re_reg                                                              ;
; 14.763 ; 14.993       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a75~porta_address_reg0                                                       ;
; 14.763 ; 14.993       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a75~porta_re_reg                                                             ;
; 14.763 ; 14.993       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a83~porta_address_reg0                                                       ;
; 14.763 ; 14.993       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a83~porta_re_reg                                                             ;
; 14.763 ; 14.993       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a9~porta_address_reg0                                                        ;
; 14.763 ; 14.993       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a9~porta_re_reg                                                              ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a1~porta_datain_reg0                                                         ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_address_reg0                                                        ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_re_reg                                                              ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_we_reg                                                              ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_address_reg0                                                        ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_re_reg                                                              ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_we_reg                                                              ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a14~porta_address_reg0                                                       ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a14~porta_re_reg                                                             ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a16~porta_address_reg0                                                       ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a16~porta_re_reg                                                             ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a17~porta_address_reg0                                                       ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a17~porta_re_reg                                                             ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a23~porta_address_reg0                                                       ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a23~porta_re_reg                                                             ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a31~porta_address_reg0                                                       ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a31~porta_re_reg                                                             ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a32~porta_address_reg0                                                       ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a32~porta_re_reg                                                             ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a37~porta_address_reg0                                                       ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a37~porta_re_reg                                                             ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a39~porta_address_reg0                                                       ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a39~porta_re_reg                                                             ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a45~porta_address_reg0                                                       ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a45~porta_re_reg                                                             ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a5                                                                           ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a50~porta_address_reg0                                                       ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a50~porta_re_reg                                                             ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a51~porta_address_reg0                                                       ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a51~porta_re_reg                                                             ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a52                                                                          ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a60~porta_address_reg0                                                       ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a60~porta_re_reg                                                             ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a75                                                                          ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a83                                                                          ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a84~porta_address_reg0                                                       ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a84~porta_re_reg                                                             ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a88~porta_address_reg0                                                       ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a88~porta_re_reg                                                             ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a8~porta_address_reg0                                                        ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a8~porta_re_reg                                                              ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a9                                                                           ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a93~porta_address_reg0                                                       ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a93~porta_re_reg                                                             ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 14.764 ; 14.994       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_address_reg0                                                        ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_re_reg                                                              ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a0~porta_we_reg                                                              ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a2~porta_datain_reg0                                                         ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ram_block1a3~porta_datain_reg0                                                         ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a0~porta_address_reg0                                                        ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a0~porta_re_reg                                                              ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a10~porta_address_reg0                                                       ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a10~porta_re_reg                                                             ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a11~porta_address_reg0                                                       ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a11~porta_re_reg                                                             ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a13~porta_address_reg0                                                       ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a13~porta_re_reg                                                             ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a14                                                                          ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a16                                                                          ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a17                                                                          ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a19~porta_address_reg0                                                       ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a19~porta_re_reg                                                             ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a20~porta_address_reg0                                                       ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a20~porta_re_reg                                                             ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a23                                                                          ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a24~porta_address_reg0                                                       ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a24~porta_re_reg                                                             ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a2~porta_address_reg0                                                        ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a2~porta_re_reg                                                              ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a30~porta_address_reg0                                                       ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a30~porta_re_reg                                                             ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a31                                                                          ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a32                                                                          ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a37                                                                          ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a39                                                                          ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a44~porta_address_reg0                                                       ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a44~porta_re_reg                                                             ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a45                                                                          ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a46~porta_address_reg0                                                       ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a46~porta_re_reg                                                             ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a47~porta_address_reg0                                                       ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a47~porta_re_reg                                                             ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a4~porta_address_reg0                                                        ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a4~porta_re_reg                                                              ;
; 14.765 ; 14.995       ; 0.230          ; Low Pulse Width ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ram_block1a50                                                                          ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; keyin[*]  ; clk        ; 3.990 ; 4.574 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[0] ; clk        ; 2.726 ; 3.181 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[1] ; clk        ; 3.990 ; 4.574 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[2] ; clk        ; 3.787 ; 4.561 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[3] ; clk        ; 3.832 ; 4.502 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; keyin[*]  ; keyin[0]   ; 1.112 ; 1.737 ; Fall       ; keyin[0]                                                 ;
;  keyin[0] ; keyin[0]   ; 0.055 ; 0.603 ; Fall       ; keyin[0]                                                 ;
;  keyin[1] ; keyin[0]   ; 0.957 ; 1.549 ; Fall       ; keyin[0]                                                 ;
;  keyin[2] ; keyin[0]   ; 1.112 ; 1.737 ; Fall       ; keyin[0]                                                 ;
;  keyin[3] ; keyin[0]   ; 0.791 ; 1.389 ; Fall       ; keyin[0]                                                 ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; keyin[*]  ; clk        ; -1.220 ; -1.726 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[0] ; clk        ; -1.220 ; -1.726 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[1] ; clk        ; -2.424 ; -3.083 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[2] ; clk        ; -2.371 ; -3.026 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[3] ; clk        ; -2.392 ; -2.925 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; keyin[*]  ; keyin[0]   ; 0.810  ; 0.314  ; Fall       ; keyin[0]                                                 ;
;  keyin[0] ; keyin[0]   ; 0.810  ; 0.314  ; Fall       ; keyin[0]                                                 ;
;  keyin[1] ; keyin[0]   ; -0.019 ; -0.657 ; Fall       ; keyin[0]                                                 ;
;  keyin[2] ; keyin[0]   ; -0.174 ; -0.780 ; Fall       ; keyin[0]                                                 ;
;  keyin[3] ; keyin[0]   ; 0.113  ; -0.451 ; Fall       ; keyin[0]                                                 ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; B[*]      ; clk        ; 4.563 ; 4.856 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; clk        ; 3.945 ; 4.168 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]     ; clk        ; 3.495 ; 3.698 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]     ; clk        ; 3.707 ; 3.931 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]     ; clk        ; 4.563 ; 4.856 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[4]     ; clk        ; 3.780 ; 4.009 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[5]     ; clk        ; 3.983 ; 4.242 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[6]     ; clk        ; 4.434 ; 4.741 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[7]     ; clk        ; 3.702 ; 3.962 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]      ; clk        ; 4.630 ; 4.963 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]     ; clk        ; 4.521 ; 4.841 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]     ; clk        ; 3.715 ; 3.955 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]     ; clk        ; 3.740 ; 3.952 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]     ; clk        ; 3.966 ; 4.229 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[4]     ; clk        ; 4.630 ; 4.963 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[5]     ; clk        ; 3.988 ; 4.234 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[6]     ; clk        ; 3.650 ; 3.875 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[7]     ; clk        ; 4.089 ; 4.387 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_DE    ; clk        ; 3.809 ; 4.034 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_PCLK  ; clk        ; 1.605 ;       ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]      ; clk        ; 4.295 ; 4.627 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]     ; clk        ; 4.023 ; 4.276 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]     ; clk        ; 3.593 ; 3.808 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]     ; clk        ; 4.083 ; 4.349 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]     ; clk        ; 3.486 ; 3.699 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[4]     ; clk        ; 3.886 ; 4.133 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[5]     ; clk        ; 4.295 ; 4.627 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[6]     ; clk        ; 3.988 ; 4.244 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[7]     ; clk        ; 4.049 ; 4.338 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_PCLK  ; clk        ;       ; 1.608 ; Fall       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; keyin[0]   ; 6.764 ; 7.011 ; Fall       ; keyin[0]                                                 ;
;  B[0]     ; keyin[0]   ; 6.296 ; 6.463 ; Fall       ; keyin[0]                                                 ;
;  B[1]     ; keyin[0]   ; 5.830 ; 5.973 ; Fall       ; keyin[0]                                                 ;
;  B[2]     ; keyin[0]   ; 6.141 ; 6.308 ; Fall       ; keyin[0]                                                 ;
;  B[3]     ; keyin[0]   ; 6.569 ; 6.762 ; Fall       ; keyin[0]                                                 ;
;  B[4]     ; keyin[0]   ; 6.231 ; 6.425 ; Fall       ; keyin[0]                                                 ;
;  B[5]     ; keyin[0]   ; 5.566 ; 5.674 ; Fall       ; keyin[0]                                                 ;
;  B[6]     ; keyin[0]   ; 6.764 ; 7.011 ; Fall       ; keyin[0]                                                 ;
;  B[7]     ; keyin[0]   ; 5.875 ; 6.053 ; Fall       ; keyin[0]                                                 ;
; G[*]      ; keyin[0]   ; 6.849 ; 7.123 ; Fall       ; keyin[0]                                                 ;
;  G[0]     ; keyin[0]   ; 6.697 ; 6.935 ; Fall       ; keyin[0]                                                 ;
;  G[1]     ; keyin[0]   ; 6.375 ; 6.605 ; Fall       ; keyin[0]                                                 ;
;  G[2]     ; keyin[0]   ; 5.728 ; 5.857 ; Fall       ; keyin[0]                                                 ;
;  G[3]     ; keyin[0]   ; 5.579 ; 5.698 ; Fall       ; keyin[0]                                                 ;
;  G[4]     ; keyin[0]   ; 6.849 ; 7.123 ; Fall       ; keyin[0]                                                 ;
;  G[5]     ; keyin[0]   ; 5.612 ; 5.725 ; Fall       ; keyin[0]                                                 ;
;  G[6]     ; keyin[0]   ; 6.084 ; 6.269 ; Fall       ; keyin[0]                                                 ;
;  G[7]     ; keyin[0]   ; 6.545 ; 6.799 ; Fall       ; keyin[0]                                                 ;
; R[*]      ; keyin[0]   ; 6.799 ; 7.061 ; Fall       ; keyin[0]                                                 ;
;  R[0]     ; keyin[0]   ; 6.294 ; 6.465 ; Fall       ; keyin[0]                                                 ;
;  R[1]     ; keyin[0]   ; 5.773 ; 5.908 ; Fall       ; keyin[0]                                                 ;
;  R[2]     ; keyin[0]   ; 6.799 ; 7.061 ; Fall       ; keyin[0]                                                 ;
;  R[3]     ; keyin[0]   ; 5.920 ; 6.094 ; Fall       ; keyin[0]                                                 ;
;  R[4]     ; keyin[0]   ; 5.774 ; 5.913 ; Fall       ; keyin[0]                                                 ;
;  R[5]     ; keyin[0]   ; 6.046 ; 6.261 ; Fall       ; keyin[0]                                                 ;
;  R[6]     ; keyin[0]   ; 5.616 ; 5.741 ; Fall       ; keyin[0]                                                 ;
;  R[7]     ; keyin[0]   ; 6.004 ; 6.193 ; Fall       ; keyin[0]                                                 ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; B[*]      ; clk        ; 3.163 ; 3.356 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; clk        ; 3.587 ; 3.789 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]     ; clk        ; 3.163 ; 3.356 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]     ; clk        ; 3.366 ; 3.580 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]     ; clk        ; 4.212 ; 4.484 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[4]     ; clk        ; 3.437 ; 3.656 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[5]     ; clk        ; 3.624 ; 3.861 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[6]     ; clk        ; 4.094 ; 4.392 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[7]     ; clk        ; 3.347 ; 3.584 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]      ; clk        ; 3.313 ; 3.527 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]     ; clk        ; 4.171 ; 4.469 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]     ; clk        ; 3.375 ; 3.604 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]     ; clk        ; 3.372 ; 3.567 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]     ; clk        ; 3.608 ; 3.847 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[4]     ; clk        ; 4.285 ; 4.606 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[5]     ; clk        ; 3.610 ; 3.838 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[6]     ; clk        ; 3.313 ; 3.527 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[7]     ; clk        ; 3.725 ; 4.000 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_DE    ; clk        ; 3.491 ; 3.710 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_PCLK  ; clk        ; 1.346 ;       ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]      ; clk        ; 3.156 ; 3.360 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]     ; clk        ; 3.670 ; 3.912 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]     ; clk        ; 3.241 ; 3.436 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]     ; clk        ; 3.720 ; 3.974 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]     ; clk        ; 3.156 ; 3.360 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[4]     ; clk        ; 3.531 ; 3.757 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[5]     ; clk        ; 3.927 ; 4.247 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[6]     ; clk        ; 3.604 ; 3.841 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[7]     ; clk        ; 3.683 ; 3.950 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_PCLK  ; clk        ;       ; 1.348 ; Fall       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; keyin[0]   ; 5.390 ; 5.493 ; Fall       ; keyin[0]                                                 ;
;  B[0]     ; keyin[0]   ; 6.092 ; 6.251 ; Fall       ; keyin[0]                                                 ;
;  B[1]     ; keyin[0]   ; 5.615 ; 5.745 ; Fall       ; keyin[0]                                                 ;
;  B[2]     ; keyin[0]   ; 5.942 ; 6.101 ; Fall       ; keyin[0]                                                 ;
;  B[3]     ; keyin[0]   ; 6.384 ; 6.572 ; Fall       ; keyin[0]                                                 ;
;  B[4]     ; keyin[0]   ; 6.021 ; 6.196 ; Fall       ; keyin[0]                                                 ;
;  B[5]     ; keyin[0]   ; 5.390 ; 5.493 ; Fall       ; keyin[0]                                                 ;
;  B[6]     ; keyin[0]   ; 6.542 ; 6.775 ; Fall       ; keyin[0]                                                 ;
;  B[7]     ; keyin[0]   ; 5.679 ; 5.849 ; Fall       ; keyin[0]                                                 ;
; G[*]      ; keyin[0]   ; 5.404 ; 5.516 ; Fall       ; keyin[0]                                                 ;
;  G[0]     ; keyin[0]   ; 6.508 ; 6.738 ; Fall       ; keyin[0]                                                 ;
;  G[1]     ; keyin[0]   ; 6.169 ; 6.388 ; Fall       ; keyin[0]                                                 ;
;  G[2]     ; keyin[0]   ; 5.546 ; 5.668 ; Fall       ; keyin[0]                                                 ;
;  G[3]     ; keyin[0]   ; 5.404 ; 5.516 ; Fall       ; keyin[0]                                                 ;
;  G[4]     ; keyin[0]   ; 6.643 ; 6.903 ; Fall       ; keyin[0]                                                 ;
;  G[5]     ; keyin[0]   ; 5.433 ; 5.542 ; Fall       ; keyin[0]                                                 ;
;  G[6]     ; keyin[0]   ; 5.886 ; 6.063 ; Fall       ; keyin[0]                                                 ;
;  G[7]     ; keyin[0]   ; 6.329 ; 6.573 ; Fall       ; keyin[0]                                                 ;
; R[*]      ; keyin[0]   ; 5.431 ; 5.550 ; Fall       ; keyin[0]                                                 ;
;  R[0]     ; keyin[0]   ; 6.090 ; 6.253 ; Fall       ; keyin[0]                                                 ;
;  R[1]     ; keyin[0]   ; 5.582 ; 5.710 ; Fall       ; keyin[0]                                                 ;
;  R[2]     ; keyin[0]   ; 6.566 ; 6.817 ; Fall       ; keyin[0]                                                 ;
;  R[3]     ; keyin[0]   ; 5.731 ; 5.898 ; Fall       ; keyin[0]                                                 ;
;  R[4]     ; keyin[0]   ; 5.589 ; 5.722 ; Fall       ; keyin[0]                                                 ;
;  R[5]     ; keyin[0]   ; 5.846 ; 6.053 ; Fall       ; keyin[0]                                                 ;
;  R[6]     ; keyin[0]   ; 5.431 ; 5.550 ; Fall       ; keyin[0]                                                 ;
;  R[7]     ; keyin[0]   ; 5.807 ; 5.988 ; Fall       ; keyin[0]                                                 ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


-----------------------------------------------
; Fast 1200mV -40C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+-----------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                     ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                          ; -25.722  ; -3.348  ; -0.775   ; -2.080  ; -3.000              ;
;  altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -25.722  ; 0.114   ; N/A      ; N/A     ; 14.703              ;
;  clk                                                      ; 15.823   ; 0.277   ; N/A      ; N/A     ; 9.447               ;
;  clk_divx:u_clk_divx|clk_div_reg                          ; -2.386   ; 0.287   ; N/A      ; N/A     ; -1.487              ;
;  keyin[0]                                                 ; -3.592   ; -3.348  ; -0.775   ; -2.080  ; -3.000              ;
; Design-wide TNS                                           ; -538.76  ; -75.987 ; -14.059  ; -46.836 ; -17.87              ;
;  altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -441.112 ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  clk                                                      ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  clk_divx:u_clk_divx|clk_div_reg                          ; -16.400  ; 0.000   ; N/A      ; N/A     ; -14.870             ;
;  keyin[0]                                                 ; -81.876  ; -75.987 ; -14.059  ; -46.836 ; -3.047              ;
+-----------------------------------------------------------+----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; keyin[*]  ; clk        ; 8.559 ; 8.992 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[0] ; clk        ; 5.845 ; 5.997 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[1] ; clk        ; 8.559 ; 8.992 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[2] ; clk        ; 8.357 ; 8.871 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[3] ; clk        ; 8.407 ; 8.913 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; keyin[*]  ; keyin[0]   ; 3.485 ; 3.878 ; Fall       ; keyin[0]                                                 ;
;  keyin[0] ; keyin[0]   ; 1.232 ; 1.369 ; Fall       ; keyin[0]                                                 ;
;  keyin[1] ; keyin[0]   ; 3.154 ; 3.542 ; Fall       ; keyin[0]                                                 ;
;  keyin[2] ; keyin[0]   ; 3.485 ; 3.878 ; Fall       ; keyin[0]                                                 ;
;  keyin[3] ; keyin[0]   ; 2.771 ; 3.217 ; Fall       ; keyin[0]                                                 ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; keyin[*]  ; clk        ; -1.220 ; -1.726 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[0] ; clk        ; -1.220 ; -1.726 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[1] ; clk        ; -2.424 ; -3.083 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[2] ; clk        ; -2.371 ; -3.026 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  keyin[3] ; clk        ; -2.392 ; -2.925 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; keyin[*]  ; keyin[0]   ; 0.810  ; 0.604  ; Fall       ; keyin[0]                                                 ;
;  keyin[0] ; keyin[0]   ; 0.810  ; 0.604  ; Fall       ; keyin[0]                                                 ;
;  keyin[1] ; keyin[0]   ; -0.019 ; -0.657 ; Fall       ; keyin[0]                                                 ;
;  keyin[2] ; keyin[0]   ; -0.174 ; -0.780 ; Fall       ; keyin[0]                                                 ;
;  keyin[3] ; keyin[0]   ; 0.113  ; -0.451 ; Fall       ; keyin[0]                                                 ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; B[*]      ; clk        ; 9.316  ; 9.387  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; clk        ; 8.226  ; 8.180  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]     ; clk        ; 7.301  ; 7.310  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]     ; clk        ; 7.792  ; 7.757  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]     ; clk        ; 9.316  ; 9.387  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[4]     ; clk        ; 7.865  ; 7.883  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[5]     ; clk        ; 8.299  ; 8.336  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[6]     ; clk        ; 8.962  ; 9.122  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[7]     ; clk        ; 7.735  ; 7.803  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]      ; clk        ; 9.257  ; 9.478  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]     ; clk        ; 9.087  ; 9.291  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]     ; clk        ; 7.703  ; 7.735  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]     ; clk        ; 7.867  ; 7.810  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]     ; clk        ; 8.251  ; 8.316  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[4]     ; clk        ; 9.257  ; 9.478  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[5]     ; clk        ; 8.310  ; 8.341  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[6]     ; clk        ; 7.574  ; 7.596  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[7]     ; clk        ; 8.520  ; 8.598  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_DE    ; clk        ; 7.540  ; 7.692  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_PCLK  ; clk        ; 3.257  ;        ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]      ; clk        ; 9.072  ; 9.019  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]     ; clk        ; 8.411  ; 8.379  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]     ; clk        ; 7.630  ; 7.606  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]     ; clk        ; 8.631  ; 8.582  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]     ; clk        ; 7.095  ; 7.193  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[4]     ; clk        ; 8.052  ; 8.086  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[5]     ; clk        ; 9.072  ; 9.019  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[6]     ; clk        ; 8.433  ; 8.401  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[7]     ; clk        ; 8.588  ; 8.502  ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_PCLK  ; clk        ;        ; 3.142  ; Fall       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; keyin[0]   ; 13.061 ; 13.192 ; Fall       ; keyin[0]                                                 ;
;  B[0]     ; keyin[0]   ; 12.361 ; 12.199 ; Fall       ; keyin[0]                                                 ;
;  B[1]     ; keyin[0]   ; 11.402 ; 11.384 ; Fall       ; keyin[0]                                                 ;
;  B[2]     ; keyin[0]   ; 12.123 ; 11.976 ; Fall       ; keyin[0]                                                 ;
;  B[3]     ; keyin[0]   ; 12.706 ; 12.678 ; Fall       ; keyin[0]                                                 ;
;  B[4]     ; keyin[0]   ; 12.262 ; 12.250 ; Fall       ; keyin[0]                                                 ;
;  B[5]     ; keyin[0]   ; 10.798 ; 10.775 ; Fall       ; keyin[0]                                                 ;
;  B[6]     ; keyin[0]   ; 13.061 ; 13.192 ; Fall       ; keyin[0]                                                 ;
;  B[7]     ; keyin[0]   ; 11.493 ; 11.461 ; Fall       ; keyin[0]                                                 ;
; G[*]      ; keyin[0]   ; 13.144 ; 13.381 ; Fall       ; keyin[0]                                                 ;
;  G[0]     ; keyin[0]   ; 12.844 ; 12.957 ; Fall       ; keyin[0]                                                 ;
;  G[1]     ; keyin[0]   ; 12.478 ; 12.410 ; Fall       ; keyin[0]                                                 ;
;  G[2]     ; keyin[0]   ; 11.201 ; 11.131 ; Fall       ; keyin[0]                                                 ;
;  G[3]     ; keyin[0]   ; 10.809 ; 10.801 ; Fall       ; keyin[0]                                                 ;
;  G[4]     ; keyin[0]   ; 13.144 ; 13.381 ; Fall       ; keyin[0]                                                 ;
;  G[5]     ; keyin[0]   ; 10.901 ; 10.912 ; Fall       ; keyin[0]                                                 ;
;  G[6]     ; keyin[0]   ; 11.935 ; 11.922 ; Fall       ; keyin[0]                                                 ;
;  G[7]     ; keyin[0]   ; 12.906 ; 12.848 ; Fall       ; keyin[0]                                                 ;
; R[*]      ; keyin[0]   ; 13.622 ; 13.491 ; Fall       ; keyin[0]                                                 ;
;  R[0]     ; keyin[0]   ; 12.387 ; 12.247 ; Fall       ; keyin[0]                                                 ;
;  R[1]     ; keyin[0]   ; 11.396 ; 11.274 ; Fall       ; keyin[0]                                                 ;
;  R[2]     ; keyin[0]   ; 13.622 ; 13.491 ; Fall       ; keyin[0]                                                 ;
;  R[3]     ; keyin[0]   ; 11.458 ; 11.524 ; Fall       ; keyin[0]                                                 ;
;  R[4]     ; keyin[0]   ; 11.179 ; 11.171 ; Fall       ; keyin[0]                                                 ;
;  R[5]     ; keyin[0]   ; 11.961 ; 11.912 ; Fall       ; keyin[0]                                                 ;
;  R[6]     ; keyin[0]   ; 11.026 ; 10.976 ; Fall       ; keyin[0]                                                 ;
;  R[7]     ; keyin[0]   ; 11.837 ; 11.696 ; Fall       ; keyin[0]                                                 ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; B[*]      ; clk        ; 3.163 ; 3.356 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; clk        ; 3.587 ; 3.789 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]     ; clk        ; 3.163 ; 3.356 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]     ; clk        ; 3.366 ; 3.580 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]     ; clk        ; 4.212 ; 4.484 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[4]     ; clk        ; 3.437 ; 3.656 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[5]     ; clk        ; 3.624 ; 3.861 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[6]     ; clk        ; 4.094 ; 4.392 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  B[7]     ; clk        ; 3.347 ; 3.584 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]      ; clk        ; 3.313 ; 3.527 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]     ; clk        ; 4.171 ; 4.469 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]     ; clk        ; 3.375 ; 3.604 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]     ; clk        ; 3.372 ; 3.567 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]     ; clk        ; 3.608 ; 3.847 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[4]     ; clk        ; 4.285 ; 4.606 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[5]     ; clk        ; 3.610 ; 3.838 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[6]     ; clk        ; 3.313 ; 3.527 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  G[7]     ; clk        ; 3.725 ; 4.000 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_DE    ; clk        ; 3.491 ; 3.710 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_PCLK  ; clk        ; 1.346 ;       ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]      ; clk        ; 3.156 ; 3.360 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]     ; clk        ; 3.670 ; 3.912 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]     ; clk        ; 3.241 ; 3.436 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]     ; clk        ; 3.720 ; 3.974 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]     ; clk        ; 3.156 ; 3.360 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[4]     ; clk        ; 3.531 ; 3.757 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[5]     ; clk        ; 3.927 ; 4.247 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[6]     ; clk        ; 3.604 ; 3.841 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  R[7]     ; clk        ; 3.683 ; 3.950 ; Rise       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LCD_PCLK  ; clk        ;       ; 1.348 ; Fall       ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; keyin[0]   ; 5.390 ; 5.493 ; Fall       ; keyin[0]                                                 ;
;  B[0]     ; keyin[0]   ; 6.092 ; 6.251 ; Fall       ; keyin[0]                                                 ;
;  B[1]     ; keyin[0]   ; 5.615 ; 5.745 ; Fall       ; keyin[0]                                                 ;
;  B[2]     ; keyin[0]   ; 5.942 ; 6.101 ; Fall       ; keyin[0]                                                 ;
;  B[3]     ; keyin[0]   ; 6.384 ; 6.572 ; Fall       ; keyin[0]                                                 ;
;  B[4]     ; keyin[0]   ; 6.021 ; 6.196 ; Fall       ; keyin[0]                                                 ;
;  B[5]     ; keyin[0]   ; 5.390 ; 5.493 ; Fall       ; keyin[0]                                                 ;
;  B[6]     ; keyin[0]   ; 6.542 ; 6.775 ; Fall       ; keyin[0]                                                 ;
;  B[7]     ; keyin[0]   ; 5.679 ; 5.849 ; Fall       ; keyin[0]                                                 ;
; G[*]      ; keyin[0]   ; 5.404 ; 5.516 ; Fall       ; keyin[0]                                                 ;
;  G[0]     ; keyin[0]   ; 6.508 ; 6.738 ; Fall       ; keyin[0]                                                 ;
;  G[1]     ; keyin[0]   ; 6.169 ; 6.388 ; Fall       ; keyin[0]                                                 ;
;  G[2]     ; keyin[0]   ; 5.546 ; 5.668 ; Fall       ; keyin[0]                                                 ;
;  G[3]     ; keyin[0]   ; 5.404 ; 5.516 ; Fall       ; keyin[0]                                                 ;
;  G[4]     ; keyin[0]   ; 6.643 ; 6.903 ; Fall       ; keyin[0]                                                 ;
;  G[5]     ; keyin[0]   ; 5.433 ; 5.542 ; Fall       ; keyin[0]                                                 ;
;  G[6]     ; keyin[0]   ; 5.886 ; 6.063 ; Fall       ; keyin[0]                                                 ;
;  G[7]     ; keyin[0]   ; 6.329 ; 6.573 ; Fall       ; keyin[0]                                                 ;
; R[*]      ; keyin[0]   ; 5.431 ; 5.550 ; Fall       ; keyin[0]                                                 ;
;  R[0]     ; keyin[0]   ; 6.090 ; 6.253 ; Fall       ; keyin[0]                                                 ;
;  R[1]     ; keyin[0]   ; 5.582 ; 5.710 ; Fall       ; keyin[0]                                                 ;
;  R[2]     ; keyin[0]   ; 6.566 ; 6.817 ; Fall       ; keyin[0]                                                 ;
;  R[3]     ; keyin[0]   ; 5.731 ; 5.898 ; Fall       ; keyin[0]                                                 ;
;  R[4]     ; keyin[0]   ; 5.589 ; 5.722 ; Fall       ; keyin[0]                                                 ;
;  R[5]     ; keyin[0]   ; 5.846 ; 6.053 ; Fall       ; keyin[0]                                                 ;
;  R[6]     ; keyin[0]   ; 5.431 ; 5.550 ; Fall       ; keyin[0]                                                 ;
;  R[7]     ; keyin[0]   ; 5.807 ; 5.988 ; Fall       ; keyin[0]                                                 ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LCD_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_PCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RST       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BL        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; keyin[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; keyin[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; keyin[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; keyin[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.34 V              ; -0.00659 V          ; 0.213 V                              ; 0.083 V                              ; 2.63e-09 s                  ; 2.52e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.34 V             ; -0.00659 V         ; 0.213 V                             ; 0.083 V                             ; 2.63e-09 s                 ; 2.52e-09 s                 ; No                        ; Yes                       ;
; LCD_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; LCD_PCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RST       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.34 V              ; -0.00659 V          ; 0.213 V                              ; 0.083 V                              ; 2.63e-09 s                  ; 2.52e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.34 V             ; -0.00659 V         ; 0.213 V                             ; 0.083 V                             ; 2.63e-09 s                 ; 2.52e-09 s                 ; No                        ; Yes                       ;
; LCD_BL        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.34 V              ; -0.00659 V          ; 0.213 V                              ; 0.083 V                              ; 2.63e-09 s                  ; 2.52e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.34 V             ; -0.00659 V         ; 0.213 V                             ; 0.083 V                             ; 2.63e-09 s                 ; 2.52e-09 s                 ; No                        ; Yes                       ;
; LCD_DE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.34 V              ; -0.00659 V          ; 0.213 V                              ; 0.083 V                              ; 2.63e-09 s                  ; 2.52e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.34 V             ; -0.00659 V         ; 0.213 V                             ; 0.083 V                             ; 2.63e-09 s                 ; 2.52e-09 s                 ; No                        ; Yes                       ;
; R[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-09 V                   ; 2.37 V              ; -0.0241 V           ; 0.127 V                              ; 0.073 V                              ; 6.7e-10 s                   ; 6.3e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.46e-09 V                  ; 2.37 V             ; -0.0241 V          ; 0.127 V                             ; 0.073 V                             ; 6.7e-10 s                  ; 6.3e-10 s                  ; No                        ; Yes                       ;
; R[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; R[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; R[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-09 V                   ; 2.37 V              ; -0.0241 V           ; 0.127 V                              ; 0.073 V                              ; 6.7e-10 s                   ; 6.3e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.46e-09 V                  ; 2.37 V             ; -0.0241 V          ; 0.127 V                             ; 0.073 V                             ; 6.7e-10 s                  ; 6.3e-10 s                  ; No                        ; Yes                       ;
; R[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-09 V                   ; 2.37 V              ; -0.0241 V           ; 0.127 V                              ; 0.073 V                              ; 6.7e-10 s                   ; 6.3e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.46e-09 V                  ; 2.37 V             ; -0.0241 V          ; 0.127 V                             ; 0.073 V                             ; 6.7e-10 s                  ; 6.3e-10 s                  ; No                        ; Yes                       ;
; R[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-09 V                   ; 2.39 V              ; -0.0221 V           ; 0.159 V                              ; 0.03 V                               ; 4.72e-10 s                  ; 4.62e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-09 V                  ; 2.39 V             ; -0.0221 V          ; 0.159 V                             ; 0.03 V                              ; 4.72e-10 s                 ; 4.62e-10 s                 ; Yes                       ; Yes                       ;
; R[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; R[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-09 V                   ; 2.39 V              ; -0.0221 V           ; 0.159 V                              ; 0.03 V                               ; 4.72e-10 s                  ; 4.62e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-09 V                  ; 2.39 V             ; -0.0221 V          ; 0.159 V                             ; 0.03 V                              ; 4.72e-10 s                 ; 4.62e-10 s                 ; Yes                       ; Yes                       ;
; G[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-09 V                   ; 2.34 V              ; -0.00645 V          ; 0.188 V                              ; 0.108 V                              ; 2.83e-09 s                  ; 2.65e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.46e-09 V                  ; 2.34 V             ; -0.00645 V         ; 0.188 V                             ; 0.108 V                             ; 2.83e-09 s                 ; 2.65e-09 s                 ; No                        ; Yes                       ;
; G[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-09 V                   ; 2.37 V              ; -0.0241 V           ; 0.127 V                              ; 0.073 V                              ; 6.7e-10 s                   ; 6.3e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.46e-09 V                  ; 2.37 V             ; -0.0241 V          ; 0.127 V                             ; 0.073 V                             ; 6.7e-10 s                  ; 6.3e-10 s                  ; No                        ; Yes                       ;
; G[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-09 V                   ; 2.37 V              ; -0.0241 V           ; 0.127 V                              ; 0.073 V                              ; 6.7e-10 s                   ; 6.3e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.46e-09 V                  ; 2.37 V             ; -0.0241 V          ; 0.127 V                             ; 0.073 V                             ; 6.7e-10 s                  ; 6.3e-10 s                  ; No                        ; Yes                       ;
; G[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-09 V                   ; 2.37 V              ; -0.0241 V           ; 0.127 V                              ; 0.073 V                              ; 6.7e-10 s                   ; 6.3e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.46e-09 V                  ; 2.37 V             ; -0.0241 V          ; 0.127 V                             ; 0.073 V                             ; 6.7e-10 s                  ; 6.3e-10 s                  ; No                        ; Yes                       ;
; G[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-09 V                   ; 2.34 V              ; -0.00645 V          ; 0.188 V                              ; 0.108 V                              ; 2.83e-09 s                  ; 2.65e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.46e-09 V                  ; 2.34 V             ; -0.00645 V         ; 0.188 V                             ; 0.108 V                             ; 2.83e-09 s                 ; 2.65e-09 s                 ; No                        ; Yes                       ;
; G[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-09 V                   ; 2.37 V              ; -0.0241 V           ; 0.127 V                              ; 0.073 V                              ; 6.7e-10 s                   ; 6.3e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.46e-09 V                  ; 2.37 V             ; -0.0241 V          ; 0.127 V                             ; 0.073 V                             ; 6.7e-10 s                  ; 6.3e-10 s                  ; No                        ; Yes                       ;
; G[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-09 V                   ; 2.37 V              ; -0.0241 V           ; 0.127 V                              ; 0.073 V                              ; 6.7e-10 s                   ; 6.3e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.46e-09 V                  ; 2.37 V             ; -0.0241 V          ; 0.127 V                             ; 0.073 V                             ; 6.7e-10 s                  ; 6.3e-10 s                  ; No                        ; Yes                       ;
; G[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-09 V                   ; 2.37 V              ; -0.0241 V           ; 0.127 V                              ; 0.073 V                              ; 6.7e-10 s                   ; 6.3e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.46e-09 V                  ; 2.37 V             ; -0.0241 V          ; 0.127 V                             ; 0.073 V                             ; 6.7e-10 s                  ; 6.3e-10 s                  ; No                        ; Yes                       ;
; B[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-09 V                   ; 2.37 V              ; -0.0241 V           ; 0.127 V                              ; 0.073 V                              ; 6.7e-10 s                   ; 6.3e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.46e-09 V                  ; 2.37 V             ; -0.0241 V          ; 0.127 V                             ; 0.073 V                             ; 6.7e-10 s                  ; 6.3e-10 s                  ; No                        ; Yes                       ;
; B[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-09 V                   ; 2.37 V              ; -0.0241 V           ; 0.127 V                              ; 0.073 V                              ; 6.7e-10 s                   ; 6.3e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.46e-09 V                  ; 2.37 V             ; -0.0241 V          ; 0.127 V                             ; 0.073 V                             ; 6.7e-10 s                  ; 6.3e-10 s                  ; No                        ; Yes                       ;
; B[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-09 V                   ; 2.37 V              ; -0.0241 V           ; 0.127 V                              ; 0.073 V                              ; 6.7e-10 s                   ; 6.3e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.46e-09 V                  ; 2.37 V             ; -0.0241 V          ; 0.127 V                             ; 0.073 V                             ; 6.7e-10 s                  ; 6.3e-10 s                  ; No                        ; Yes                       ;
; B[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-09 V                   ; 2.34 V              ; -0.00645 V          ; 0.188 V                              ; 0.108 V                              ; 2.83e-09 s                  ; 2.65e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.46e-09 V                  ; 2.34 V             ; -0.00645 V         ; 0.188 V                             ; 0.108 V                             ; 2.83e-09 s                 ; 2.65e-09 s                 ; No                        ; Yes                       ;
; B[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-09 V                   ; 2.37 V              ; -0.0241 V           ; 0.127 V                              ; 0.073 V                              ; 6.7e-10 s                   ; 6.3e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.46e-09 V                  ; 2.37 V             ; -0.0241 V          ; 0.127 V                             ; 0.073 V                             ; 6.7e-10 s                  ; 6.3e-10 s                  ; No                        ; Yes                       ;
; B[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-09 V                   ; 2.37 V              ; -0.0241 V           ; 0.127 V                              ; 0.073 V                              ; 6.7e-10 s                   ; 6.3e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.46e-09 V                  ; 2.37 V             ; -0.0241 V          ; 0.127 V                             ; 0.073 V                             ; 6.7e-10 s                  ; 6.3e-10 s                  ; No                        ; Yes                       ;
; B[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-09 V                   ; 2.34 V              ; -0.00645 V          ; 0.188 V                              ; 0.108 V                              ; 2.83e-09 s                  ; 2.65e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.46e-09 V                  ; 2.34 V             ; -0.00645 V         ; 0.188 V                             ; 0.108 V                             ; 2.83e-09 s                 ; 2.65e-09 s                 ; No                        ; Yes                       ;
; B[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0374 V           ; 0.127 V                              ; 0.051 V                              ; 4.57e-10 s                  ; 3.66e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0374 V          ; 0.127 V                             ; 0.051 V                             ; 4.57e-10 s                 ; 3.66e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.76e-09 V                   ; 2.38 V              ; -0.00636 V          ; 0.233 V                              ; 0.017 V                              ; 5.26e-10 s                  ; 7.33e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.76e-09 V                  ; 2.38 V             ; -0.00636 V         ; 0.233 V                             ; 0.017 V                             ; 5.26e-10 s                 ; 7.33e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 125c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.38e-06 V                   ; 2.33 V              ; -0.00195 V          ; 0.095 V                              ; 0.062 V                              ; 3.79e-09 s                  ; 3.69e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.38e-06 V                  ; 2.33 V             ; -0.00195 V         ; 0.095 V                             ; 0.062 V                             ; 3.79e-09 s                 ; 3.69e-09 s                 ; Yes                       ; Yes                       ;
; LCD_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.38e-06 V                   ; 2.34 V              ; -0.00104 V          ; 0.061 V                              ; 0.002 V                              ; 4.9e-10 s                   ; 5.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.38e-06 V                  ; 2.34 V             ; -0.00104 V         ; 0.061 V                             ; 0.002 V                             ; 4.9e-10 s                  ; 5.16e-10 s                 ; Yes                       ; Yes                       ;
; LCD_PCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.38e-06 V                   ; 2.34 V              ; -0.00104 V          ; 0.061 V                              ; 0.002 V                              ; 4.9e-10 s                   ; 5.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.38e-06 V                  ; 2.34 V             ; -0.00104 V         ; 0.061 V                             ; 0.002 V                             ; 4.9e-10 s                  ; 5.16e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RST       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.38e-06 V                   ; 2.33 V              ; -0.00195 V          ; 0.095 V                              ; 0.062 V                              ; 3.79e-09 s                  ; 3.69e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.38e-06 V                  ; 2.33 V             ; -0.00195 V         ; 0.095 V                             ; 0.062 V                             ; 3.79e-09 s                 ; 3.69e-09 s                 ; Yes                       ; Yes                       ;
; LCD_BL        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.38e-06 V                   ; 2.33 V              ; -0.00195 V          ; 0.095 V                              ; 0.062 V                              ; 3.79e-09 s                  ; 3.69e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.38e-06 V                  ; 2.33 V             ; -0.00195 V         ; 0.095 V                             ; 0.062 V                             ; 3.79e-09 s                 ; 3.69e-09 s                 ; Yes                       ; Yes                       ;
; LCD_DE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.38e-06 V                   ; 2.33 V              ; -0.00195 V          ; 0.095 V                              ; 0.062 V                              ; 3.79e-09 s                  ; 3.69e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.38e-06 V                  ; 2.33 V             ; -0.00195 V         ; 0.095 V                             ; 0.062 V                             ; 3.79e-09 s                 ; 3.69e-09 s                 ; Yes                       ; Yes                       ;
; R[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.95e-06 V                   ; 2.34 V              ; -0.00547 V          ; 0.078 V                              ; 0.03 V                               ; 9.16e-10 s                  ; 9.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.95e-06 V                  ; 2.34 V             ; -0.00547 V         ; 0.078 V                             ; 0.03 V                              ; 9.16e-10 s                 ; 9.07e-10 s                 ; Yes                       ; Yes                       ;
; R[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.38e-06 V                   ; 2.34 V              ; -0.00104 V          ; 0.061 V                              ; 0.002 V                              ; 4.9e-10 s                   ; 5.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.38e-06 V                  ; 2.34 V             ; -0.00104 V         ; 0.061 V                             ; 0.002 V                             ; 4.9e-10 s                  ; 5.16e-10 s                 ; Yes                       ; Yes                       ;
; R[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.38e-06 V                   ; 2.34 V              ; -0.00104 V          ; 0.061 V                              ; 0.002 V                              ; 4.9e-10 s                   ; 5.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.38e-06 V                  ; 2.34 V             ; -0.00104 V         ; 0.061 V                             ; 0.002 V                             ; 4.9e-10 s                  ; 5.16e-10 s                 ; Yes                       ; Yes                       ;
; R[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.95e-06 V                   ; 2.34 V              ; -0.00547 V          ; 0.078 V                              ; 0.03 V                               ; 9.16e-10 s                  ; 9.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.95e-06 V                  ; 2.34 V             ; -0.00547 V         ; 0.078 V                             ; 0.03 V                              ; 9.16e-10 s                 ; 9.07e-10 s                 ; Yes                       ; Yes                       ;
; R[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.95e-06 V                   ; 2.34 V              ; -0.00547 V          ; 0.078 V                              ; 0.03 V                               ; 9.16e-10 s                  ; 9.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.95e-06 V                  ; 2.34 V             ; -0.00547 V         ; 0.078 V                             ; 0.03 V                              ; 9.16e-10 s                 ; 9.07e-10 s                 ; Yes                       ; Yes                       ;
; R[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.95e-06 V                   ; 2.34 V              ; -0.00607 V          ; 0.068 V                              ; 0.021 V                              ; 6.93e-10 s                  ; 7.01e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.95e-06 V                  ; 2.34 V             ; -0.00607 V         ; 0.068 V                             ; 0.021 V                             ; 6.93e-10 s                 ; 7.01e-10 s                 ; Yes                       ; Yes                       ;
; R[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.38e-06 V                   ; 2.34 V              ; -0.00104 V          ; 0.061 V                              ; 0.002 V                              ; 4.9e-10 s                   ; 5.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.38e-06 V                  ; 2.34 V             ; -0.00104 V         ; 0.061 V                             ; 0.002 V                             ; 4.9e-10 s                  ; 5.16e-10 s                 ; Yes                       ; Yes                       ;
; R[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.95e-06 V                   ; 2.34 V              ; -0.00607 V          ; 0.068 V                              ; 0.021 V                              ; 6.93e-10 s                  ; 7.01e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.95e-06 V                  ; 2.34 V             ; -0.00607 V         ; 0.068 V                             ; 0.021 V                             ; 6.93e-10 s                 ; 7.01e-10 s                 ; Yes                       ; Yes                       ;
; G[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.95e-06 V                   ; 2.33 V              ; -0.00175 V          ; 0.079 V                              ; 0.063 V                              ; 3.99e-09 s                  ; 3.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.95e-06 V                  ; 2.33 V             ; -0.00175 V         ; 0.079 V                             ; 0.063 V                             ; 3.99e-09 s                 ; 3.89e-09 s                 ; Yes                       ; Yes                       ;
; G[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.95e-06 V                   ; 2.34 V              ; -0.00547 V          ; 0.078 V                              ; 0.03 V                               ; 9.16e-10 s                  ; 9.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.95e-06 V                  ; 2.34 V             ; -0.00547 V         ; 0.078 V                             ; 0.03 V                              ; 9.16e-10 s                 ; 9.07e-10 s                 ; Yes                       ; Yes                       ;
; G[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.95e-06 V                   ; 2.34 V              ; -0.00547 V          ; 0.078 V                              ; 0.03 V                               ; 9.16e-10 s                  ; 9.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.95e-06 V                  ; 2.34 V             ; -0.00547 V         ; 0.078 V                             ; 0.03 V                              ; 9.16e-10 s                 ; 9.07e-10 s                 ; Yes                       ; Yes                       ;
; G[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.95e-06 V                   ; 2.34 V              ; -0.00547 V          ; 0.078 V                              ; 0.03 V                               ; 9.16e-10 s                  ; 9.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.95e-06 V                  ; 2.34 V             ; -0.00547 V         ; 0.078 V                             ; 0.03 V                              ; 9.16e-10 s                 ; 9.07e-10 s                 ; Yes                       ; Yes                       ;
; G[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.95e-06 V                   ; 2.33 V              ; -0.00175 V          ; 0.079 V                              ; 0.063 V                              ; 3.99e-09 s                  ; 3.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.95e-06 V                  ; 2.33 V             ; -0.00175 V         ; 0.079 V                             ; 0.063 V                             ; 3.99e-09 s                 ; 3.89e-09 s                 ; Yes                       ; Yes                       ;
; G[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.95e-06 V                   ; 2.34 V              ; -0.00547 V          ; 0.078 V                              ; 0.03 V                               ; 9.16e-10 s                  ; 9.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.95e-06 V                  ; 2.34 V             ; -0.00547 V         ; 0.078 V                             ; 0.03 V                              ; 9.16e-10 s                 ; 9.07e-10 s                 ; Yes                       ; Yes                       ;
; G[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.95e-06 V                   ; 2.34 V              ; -0.00547 V          ; 0.078 V                              ; 0.03 V                               ; 9.16e-10 s                  ; 9.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.95e-06 V                  ; 2.34 V             ; -0.00547 V         ; 0.078 V                             ; 0.03 V                              ; 9.16e-10 s                 ; 9.07e-10 s                 ; Yes                       ; Yes                       ;
; G[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.95e-06 V                   ; 2.34 V              ; -0.00547 V          ; 0.078 V                              ; 0.03 V                               ; 9.16e-10 s                  ; 9.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.95e-06 V                  ; 2.34 V             ; -0.00547 V         ; 0.078 V                             ; 0.03 V                              ; 9.16e-10 s                 ; 9.07e-10 s                 ; Yes                       ; Yes                       ;
; B[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.95e-06 V                   ; 2.34 V              ; -0.00547 V          ; 0.078 V                              ; 0.03 V                               ; 9.16e-10 s                  ; 9.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.95e-06 V                  ; 2.34 V             ; -0.00547 V         ; 0.078 V                             ; 0.03 V                              ; 9.16e-10 s                 ; 9.07e-10 s                 ; Yes                       ; Yes                       ;
; B[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.95e-06 V                   ; 2.34 V              ; -0.00547 V          ; 0.078 V                              ; 0.03 V                               ; 9.16e-10 s                  ; 9.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.95e-06 V                  ; 2.34 V             ; -0.00547 V         ; 0.078 V                             ; 0.03 V                              ; 9.16e-10 s                 ; 9.07e-10 s                 ; Yes                       ; Yes                       ;
; B[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.95e-06 V                   ; 2.34 V              ; -0.00547 V          ; 0.078 V                              ; 0.03 V                               ; 9.16e-10 s                  ; 9.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.95e-06 V                  ; 2.34 V             ; -0.00547 V         ; 0.078 V                             ; 0.03 V                              ; 9.16e-10 s                 ; 9.07e-10 s                 ; Yes                       ; Yes                       ;
; B[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.95e-06 V                   ; 2.33 V              ; -0.00175 V          ; 0.079 V                              ; 0.063 V                              ; 3.99e-09 s                  ; 3.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.95e-06 V                  ; 2.33 V             ; -0.00175 V         ; 0.079 V                             ; 0.063 V                             ; 3.99e-09 s                 ; 3.89e-09 s                 ; Yes                       ; Yes                       ;
; B[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.95e-06 V                   ; 2.34 V              ; -0.00547 V          ; 0.078 V                              ; 0.03 V                               ; 9.16e-10 s                  ; 9.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.95e-06 V                  ; 2.34 V             ; -0.00547 V         ; 0.078 V                             ; 0.03 V                              ; 9.16e-10 s                 ; 9.07e-10 s                 ; Yes                       ; Yes                       ;
; B[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.95e-06 V                   ; 2.34 V              ; -0.00547 V          ; 0.078 V                              ; 0.03 V                               ; 9.16e-10 s                  ; 9.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.95e-06 V                  ; 2.34 V             ; -0.00547 V         ; 0.078 V                             ; 0.03 V                              ; 9.16e-10 s                 ; 9.07e-10 s                 ; Yes                       ; Yes                       ;
; B[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.95e-06 V                   ; 2.33 V              ; -0.00175 V          ; 0.079 V                              ; 0.063 V                              ; 3.99e-09 s                  ; 3.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.95e-06 V                  ; 2.33 V             ; -0.00175 V         ; 0.079 V                             ; 0.063 V                             ; 3.99e-09 s                 ; 3.89e-09 s                 ; Yes                       ; Yes                       ;
; B[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.38e-06 V                   ; 2.34 V              ; -0.00104 V          ; 0.061 V                              ; 0.002 V                              ; 4.9e-10 s                   ; 5.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.38e-06 V                  ; 2.34 V             ; -0.00104 V         ; 0.061 V                             ; 0.002 V                             ; 4.9e-10 s                  ; 5.16e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.3e-06 V                    ; 2.34 V              ; -0.0069 V           ; 0.107 V                              ; 0.016 V                              ; 6.58e-10 s                  ; 5.7e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.3e-06 V                   ; 2.34 V             ; -0.0069 V          ; 0.107 V                             ; 0.016 V                             ; 6.58e-10 s                 ; 5.7e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.82e-06 V                   ; 2.34 V              ; -0.00418 V          ; 0.06 V                               ; 0.025 V                              ; 8.71e-10 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.82e-06 V                  ; 2.34 V             ; -0.00418 V         ; 0.06 V                              ; 0.025 V                             ; 8.71e-10 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.65 V              ; -0.0145 V           ; 0.213 V                              ; 0.199 V                              ; 2.16e-09 s                  ; 2.07e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.65 V             ; -0.0145 V          ; 0.213 V                             ; 0.199 V                             ; 2.16e-09 s                 ; 2.07e-09 s                 ; No                        ; Yes                       ;
; LCD_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; LCD_PCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RST       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.65 V              ; -0.0145 V           ; 0.213 V                              ; 0.199 V                              ; 2.16e-09 s                  ; 2.07e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.65 V             ; -0.0145 V          ; 0.213 V                             ; 0.199 V                             ; 2.16e-09 s                 ; 2.07e-09 s                 ; No                        ; Yes                       ;
; LCD_BL        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.65 V              ; -0.0145 V           ; 0.213 V                              ; 0.199 V                              ; 2.16e-09 s                  ; 2.07e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.65 V             ; -0.0145 V          ; 0.213 V                             ; 0.199 V                             ; 2.16e-09 s                 ; 2.07e-09 s                 ; No                        ; Yes                       ;
; LCD_DE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.65 V              ; -0.0145 V           ; 0.213 V                              ; 0.199 V                              ; 2.16e-09 s                  ; 2.07e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.65 V             ; -0.0145 V          ; 0.213 V                             ; 0.199 V                             ; 2.16e-09 s                 ; 2.07e-09 s                 ; No                        ; Yes                       ;
; R[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.43e-09 V                   ; 2.73 V              ; -0.043 V            ; 0.216 V                              ; 0.135 V                              ; 4.76e-10 s                  ; 4.78e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.43e-09 V                  ; 2.73 V             ; -0.043 V           ; 0.216 V                             ; 0.135 V                             ; 4.76e-10 s                 ; 4.78e-10 s                 ; No                        ; Yes                       ;
; R[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; R[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; R[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.43e-09 V                   ; 2.73 V              ; -0.043 V            ; 0.216 V                              ; 0.135 V                              ; 4.76e-10 s                  ; 4.78e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.43e-09 V                  ; 2.73 V             ; -0.043 V           ; 0.216 V                             ; 0.135 V                             ; 4.76e-10 s                 ; 4.78e-10 s                 ; No                        ; Yes                       ;
; R[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.43e-09 V                   ; 2.73 V              ; -0.043 V            ; 0.216 V                              ; 0.135 V                              ; 4.76e-10 s                  ; 4.78e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.43e-09 V                  ; 2.73 V             ; -0.043 V           ; 0.216 V                             ; 0.135 V                             ; 4.76e-10 s                 ; 4.78e-10 s                 ; No                        ; Yes                       ;
; R[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.43e-09 V                   ; 2.74 V              ; -0.0602 V           ; 0.305 V                              ; 0.08 V                               ; 2.97e-10 s                  ; 3.46e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.43e-09 V                  ; 2.74 V             ; -0.0602 V          ; 0.305 V                             ; 0.08 V                              ; 2.97e-10 s                 ; 3.46e-10 s                 ; No                        ; Yes                       ;
; R[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; R[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.43e-09 V                   ; 2.74 V              ; -0.0602 V           ; 0.305 V                              ; 0.08 V                               ; 2.97e-10 s                  ; 3.46e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.43e-09 V                  ; 2.74 V             ; -0.0602 V          ; 0.305 V                             ; 0.08 V                              ; 2.97e-10 s                 ; 3.46e-10 s                 ; No                        ; Yes                       ;
; G[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.43e-09 V                   ; 2.65 V              ; -0.0136 V           ; 0.244 V                              ; 0.164 V                              ; 2.2e-09 s                   ; 2.13e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.43e-09 V                  ; 2.65 V             ; -0.0136 V          ; 0.244 V                             ; 0.164 V                             ; 2.2e-09 s                  ; 2.13e-09 s                 ; No                        ; Yes                       ;
; G[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.43e-09 V                   ; 2.73 V              ; -0.043 V            ; 0.216 V                              ; 0.135 V                              ; 4.76e-10 s                  ; 4.78e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.43e-09 V                  ; 2.73 V             ; -0.043 V           ; 0.216 V                             ; 0.135 V                             ; 4.76e-10 s                 ; 4.78e-10 s                 ; No                        ; Yes                       ;
; G[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.43e-09 V                   ; 2.73 V              ; -0.043 V            ; 0.216 V                              ; 0.135 V                              ; 4.76e-10 s                  ; 4.78e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.43e-09 V                  ; 2.73 V             ; -0.043 V           ; 0.216 V                             ; 0.135 V                             ; 4.76e-10 s                 ; 4.78e-10 s                 ; No                        ; Yes                       ;
; G[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.43e-09 V                   ; 2.73 V              ; -0.043 V            ; 0.216 V                              ; 0.135 V                              ; 4.76e-10 s                  ; 4.78e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.43e-09 V                  ; 2.73 V             ; -0.043 V           ; 0.216 V                             ; 0.135 V                             ; 4.76e-10 s                 ; 4.78e-10 s                 ; No                        ; Yes                       ;
; G[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.43e-09 V                   ; 2.65 V              ; -0.0136 V           ; 0.244 V                              ; 0.164 V                              ; 2.2e-09 s                   ; 2.13e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.43e-09 V                  ; 2.65 V             ; -0.0136 V          ; 0.244 V                             ; 0.164 V                             ; 2.2e-09 s                  ; 2.13e-09 s                 ; No                        ; Yes                       ;
; G[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.43e-09 V                   ; 2.73 V              ; -0.043 V            ; 0.216 V                              ; 0.135 V                              ; 4.76e-10 s                  ; 4.78e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.43e-09 V                  ; 2.73 V             ; -0.043 V           ; 0.216 V                             ; 0.135 V                             ; 4.76e-10 s                 ; 4.78e-10 s                 ; No                        ; Yes                       ;
; G[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.43e-09 V                   ; 2.73 V              ; -0.043 V            ; 0.216 V                              ; 0.135 V                              ; 4.76e-10 s                  ; 4.78e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.43e-09 V                  ; 2.73 V             ; -0.043 V           ; 0.216 V                             ; 0.135 V                             ; 4.76e-10 s                 ; 4.78e-10 s                 ; No                        ; Yes                       ;
; G[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.43e-09 V                   ; 2.73 V              ; -0.043 V            ; 0.216 V                              ; 0.135 V                              ; 4.76e-10 s                  ; 4.78e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.43e-09 V                  ; 2.73 V             ; -0.043 V           ; 0.216 V                             ; 0.135 V                             ; 4.76e-10 s                 ; 4.78e-10 s                 ; No                        ; Yes                       ;
; B[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.43e-09 V                   ; 2.73 V              ; -0.043 V            ; 0.216 V                              ; 0.135 V                              ; 4.76e-10 s                  ; 4.78e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.43e-09 V                  ; 2.73 V             ; -0.043 V           ; 0.216 V                             ; 0.135 V                             ; 4.76e-10 s                 ; 4.78e-10 s                 ; No                        ; Yes                       ;
; B[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.43e-09 V                   ; 2.73 V              ; -0.043 V            ; 0.216 V                              ; 0.135 V                              ; 4.76e-10 s                  ; 4.78e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.43e-09 V                  ; 2.73 V             ; -0.043 V           ; 0.216 V                             ; 0.135 V                             ; 4.76e-10 s                 ; 4.78e-10 s                 ; No                        ; Yes                       ;
; B[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.43e-09 V                   ; 2.73 V              ; -0.043 V            ; 0.216 V                              ; 0.135 V                              ; 4.76e-10 s                  ; 4.78e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.43e-09 V                  ; 2.73 V             ; -0.043 V           ; 0.216 V                             ; 0.135 V                             ; 4.76e-10 s                 ; 4.78e-10 s                 ; No                        ; Yes                       ;
; B[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.43e-09 V                   ; 2.65 V              ; -0.0136 V           ; 0.244 V                              ; 0.164 V                              ; 2.2e-09 s                   ; 2.13e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.43e-09 V                  ; 2.65 V             ; -0.0136 V          ; 0.244 V                             ; 0.164 V                             ; 2.2e-09 s                  ; 2.13e-09 s                 ; No                        ; Yes                       ;
; B[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.43e-09 V                   ; 2.73 V              ; -0.043 V            ; 0.216 V                              ; 0.135 V                              ; 4.76e-10 s                  ; 4.78e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.43e-09 V                  ; 2.73 V             ; -0.043 V           ; 0.216 V                             ; 0.135 V                             ; 4.76e-10 s                 ; 4.78e-10 s                 ; No                        ; Yes                       ;
; B[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.43e-09 V                   ; 2.73 V              ; -0.043 V            ; 0.216 V                              ; 0.135 V                              ; 4.76e-10 s                  ; 4.78e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.43e-09 V                  ; 2.73 V             ; -0.043 V           ; 0.216 V                             ; 0.135 V                             ; 4.76e-10 s                 ; 4.78e-10 s                 ; No                        ; Yes                       ;
; B[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.43e-09 V                   ; 2.65 V              ; -0.0136 V           ; 0.244 V                              ; 0.164 V                              ; 2.2e-09 s                   ; 2.13e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.43e-09 V                  ; 2.65 V             ; -0.0136 V          ; 0.244 V                             ; 0.164 V                             ; 2.2e-09 s                  ; 2.13e-09 s                 ; No                        ; Yes                       ;
; B[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2e-09 V                      ; 2.74 V              ; -0.103 V            ; 0.233 V                              ; 0.159 V                              ; 2.85e-10 s                  ; 2.77e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2e-09 V                     ; 2.74 V             ; -0.103 V           ; 0.233 V                             ; 0.159 V                             ; 2.85e-10 s                 ; 2.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.09e-09 V                   ; 2.72 V              ; -0.0273 V           ; 0.18 V                               ; 0.08 V                               ; 4.67e-10 s                  ; 6.1e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.09e-09 V                  ; 2.72 V             ; -0.0273 V          ; 0.18 V                              ; 0.08 V                              ; 4.67e-10 s                 ; 6.1e-10 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; clk_divx:u_clk_divx|clk_div_reg                          ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1126254205   ; 0        ; 0        ; 0        ;
; keyin[0]                                                 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 236          ; 236      ; 0        ; 0        ;
; clk                                                      ; clk                                                      ; 588          ; 0        ; 0        ; 0        ;
; clk_divx:u_clk_divx|clk_div_reg                          ; clk_divx:u_clk_divx|clk_div_reg                          ; 115          ; 0        ; 0        ; 0        ;
; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]                                                 ; 0            ; 0        ; 360      ; 0        ;
; keyin[0]                                                 ; keyin[0]                                                 ; 0            ; 0        ; 71       ; 71       ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; clk_divx:u_clk_divx|clk_div_reg                          ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1126254205   ; 0        ; 0        ; 0        ;
; keyin[0]                                                 ; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 236          ; 236      ; 0        ; 0        ;
; clk                                                      ; clk                                                      ; 588          ; 0        ; 0        ; 0        ;
; clk_divx:u_clk_divx|clk_div_reg                          ; clk_divx:u_clk_divx|clk_div_reg                          ; 115          ; 0        ; 0        ; 0        ;
; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0]                                                 ; 0            ; 0        ; 360      ; 0        ;
; keyin[0]                                                 ; keyin[0]                                                 ; 0            ; 0        ; 71       ; 71       ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                              ;
+----------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                               ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------+----------+----------+----------+----------+
; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0] ; 0        ; 0        ; 72       ; 0        ;
+----------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                               ;
+----------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                               ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------+----------+----------+----------+----------+
; altpll1_inst|altpll_component|auto_generated|pll1|clk[0] ; keyin[0] ; 0        ; 0        ; 72       ; 0        ;
+----------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 512   ; 512  ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 50    ; 50   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue May 13 19:37:42 2025
Info: Command: quartus_sta FPGA -c FPGA
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {altpll1_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 380 -multiply_by 253 -duty_cycle 50.00 -name {altpll1_inst|altpll_component|auto_generated|pll1|clk[0]} {altpll1_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_divx:u_clk_divx|clk_div_reg clk_divx:u_clk_divx|clk_div_reg
    Info (332105): create_clock -period 1.000 -name keyin[0] keyin[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: vga_pic|color_data_out[23]~2  from: datad  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 125C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -25.722
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -25.722            -441.112 altpll1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.564             -81.248 keyin[0] 
    Info (332119):    -2.386             -16.400 clk_divx:u_clk_divx|clk_div_reg 
    Info (332119):    15.823               0.000 clk 
Info (332146): Worst-case hold slack is -3.348
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.348             -75.987 keyin[0] 
    Info (332119):     0.301               0.000 altpll1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.662               0.000 clk 
    Info (332119):     0.678               0.000 clk_divx:u_clk_divx|clk_div_reg 
Info (332146): Worst-case recovery slack is -0.404
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.404              -4.923 keyin[0] 
Info (332146): Worst-case removal slack is -2.080
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.080             -46.836 keyin[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 keyin[0] 
    Info (332119):    -1.487             -14.870 clk_divx:u_clk_divx|clk_div_reg 
    Info (332119):     9.747               0.000 clk 
    Info (332119):    14.740               0.000 altpll1_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: vga_pic|color_data_out[23]~2  from: datad  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -21.700
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -21.700            -367.983 altpll1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.592             -81.876 keyin[0] 
    Info (332119):    -1.866             -12.751 clk_divx:u_clk_divx|clk_div_reg 
    Info (332119):    16.569               0.000 clk 
Info (332146): Worst-case hold slack is -2.577
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.577             -57.621 keyin[0] 
    Info (332119):     0.325               0.000 altpll1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.575               0.000 clk 
    Info (332119):     0.592               0.000 clk_divx:u_clk_divx|clk_div_reg 
Info (332146): Worst-case recovery slack is -0.775
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.775             -14.059 keyin[0] 
Info (332146): Worst-case removal slack is -1.455
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.455             -32.351 keyin[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 keyin[0] 
    Info (332119):    -1.285             -12.850 clk_divx:u_clk_divx|clk_div_reg 
    Info (332119):     9.783               0.000 clk 
    Info (332119):    14.703               0.000 altpll1_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV -40C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: vga_pic|color_data_out[23]~2  from: datad  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.638
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.638            -218.812 altpll1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.619             -35.468 keyin[0] 
    Info (332119):    -0.556              -2.965 clk_divx:u_clk_divx|clk_div_reg 
    Info (332119):    18.118               0.000 clk 
Info (332146): Worst-case hold slack is -2.082
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.082             -48.208 keyin[0] 
    Info (332119):     0.114               0.000 altpll1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.277               0.000 clk 
    Info (332119):     0.287               0.000 clk_divx:u_clk_divx|clk_div_reg 
Info (332146): Worst-case recovery slack is 0.105
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.105               0.000 keyin[0] 
Info (332146): Worst-case removal slack is -1.502
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.502             -34.705 keyin[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.047 keyin[0] 
    Info (332119):    -1.000             -10.000 clk_divx:u_clk_divx|clk_div_reg 
    Info (332119):     9.447               0.000 clk 
    Info (332119):    14.763               0.000 altpll1_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4787 megabytes
    Info: Processing ended: Tue May 13 19:37:45 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


