// Seed: 2088244160
module module_0 #(
    parameter id_1 = 32'd67,
    parameter id_2 = 32'd1,
    parameter id_4 = 32'd97,
    parameter id_5 = 32'd2
);
  defparam id_1.id_2 = 1;
  wor id_3 = 1;
  defparam id_4.id_5 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wire  id_1,
    output tri   id_2,
    input  tri0  id_3,
    output logic id_4,
    output tri1  id_5
);
  logic id_7 = 1;
  genvar id_8;
  module_0();
  assign id_4 = id_7;
  always
    case (1'b0)
      1: id_5#(.id_3(1)) = id_0;
      id_8: id_7 = 1 > (1);
      id_1: id_5 = id_0;
      1: begin
        id_7 = 1;
      end
      default: begin
        id_7 <= 1;
      end
    endcase
endmodule
