<!DOCTYPE html><html lang="zh-CN" data-theme="dark"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>硬件编程 | Endorphin's Blog</title><meta name="author" content="Endorphin"><meta name="copyright" content="Endorphin"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#0d0d0d"><meta name="description" content="概念简答什么是FPGA？现场可编程门阵列，属于PLD可编程逻辑芯片 FPGA与CPLD区别？FPGA采用分段式布线结构，寄存器资源丰富，集成度更高，更适用于时序逻辑电路设计； CPLD采用连续式布线结构，适用于组合逻辑电路设计； 都属于PLD。 FPGA与单片机区别？FPGA命令是并行执行，硬件是可变的，通过硬件编程语言在FPGA上自定义电路； 单片机硬件是固定的，通过软件编程语言描述软件指令在硬">
<meta property="og:type" content="article">
<meta property="og:title" content="硬件编程">
<meta property="og:url" content="http://example.com/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/index.html">
<meta property="og:site_name" content="Endorphin's Blog">
<meta property="og:description" content="概念简答什么是FPGA？现场可编程门阵列，属于PLD可编程逻辑芯片 FPGA与CPLD区别？FPGA采用分段式布线结构，寄存器资源丰富，集成度更高，更适用于时序逻辑电路设计； CPLD采用连续式布线结构，适用于组合逻辑电路设计； 都属于PLD。 FPGA与单片机区别？FPGA命令是并行执行，硬件是可变的，通过硬件编程语言在FPGA上自定义电路； 单片机硬件是固定的，通过软件编程语言描述软件指令在硬">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://tse4-mm.cn.bing.net/th/id/OIP-C.WRUHUqRfulfxFQ8Z3GihKQAAAA?w=202&amp;h=202&amp;c=7&amp;r=0&amp;o=5&amp;dpr=1.3&amp;pid=1.7">
<meta property="article:published_time" content="2023-12-31T16:00:00.000Z">
<meta property="article:modified_time" content="2024-05-29T04:29:18.300Z">
<meta property="article:author" content="Endorphin">
<meta property="article:tag" content="专业课">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://tse4-mm.cn.bing.net/th/id/OIP-C.WRUHUqRfulfxFQ8Z3GihKQAAAA?w=202&amp;h=202&amp;c=7&amp;r=0&amp;o=5&amp;dpr=1.3&amp;pid=1.7"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"><link rel="preconnect" href="//busuanzi.ibruce.info"><link rel="stylesheet" href="/css/index.css?v=4.13.0"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.5.1/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.33/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.11.1/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '硬件编程',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2024-05-29 12:29:18'
}</script><script>(win=>{
      win.saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
    
      win.getScript = (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        script.onerror = reject
        script.onload = script.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          script.onload = script.onreadystatechange = null
          resolve()
        }

        Object.keys(attr).forEach(key => {
          script.setAttribute(key, attr[key])
        })

        document.head.appendChild(script)
      })
    
      win.getCSS = (url, id = false) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onerror = reject
        link.onload = link.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          link.onload = link.onreadystatechange = null
          resolve()
        }
        document.head.appendChild(link)
      })
    
      win.activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })(window)</script><link rel="stylesheet" href="/css/modify.css"><meta name="generator" content="Hexo 7.2.0"></head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="https://tse4-mm.cn.bing.net/th/id/OIP-C.WRUHUqRfulfxFQ8Z3GihKQAAAA?w=202&amp;h=202&amp;c=7&amp;r=0&amp;o=5&amp;dpr=1.3&amp;pid=1.7" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">3</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">2</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">0</div></a></div><hr class="custom-hr"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/comments/"><i class="fa-fw fas fa-envelope"></i><span> 留言板</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header"><nav id="nav"><span id="blog-info"><a href="/" title="Endorphin's Blog"><span class="site-name">Endorphin's Blog</span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/comments/"><i class="fa-fw fas fa-envelope"></i><span> 留言板</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">硬件编程</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-12-31T16:00:00.000Z" title="发表于 2024-01-01 00:00:00">2024-01-01</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2024-05-29T04:29:18.300Z" title="更新于 2024-05-29 12:29:18">2024-05-29</time></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="硬件编程"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="概念简答"><a href="#概念简答" class="headerlink" title="概念简答"></a>概念简答</h1><h2 id="什么是FPGA？"><a href="#什么是FPGA？" class="headerlink" title="什么是FPGA？"></a>什么是FPGA？</h2><p>现场可编程门阵列，属于PLD可编程逻辑芯片</p>
<h2 id="FPGA与CPLD区别？"><a href="#FPGA与CPLD区别？" class="headerlink" title="FPGA与CPLD区别？"></a>FPGA与CPLD区别？</h2><p>FPGA采用分段式布线结构，寄存器资源丰富，集成度更高，更适用于时序逻辑电路设计；</p>
<p>CPLD采用连续式布线结构，适用于组合逻辑电路设计；</p>
<p>都属于PLD。</p>
<h2 id="FPGA与单片机区别？"><a href="#FPGA与单片机区别？" class="headerlink" title="FPGA与单片机区别？"></a>FPGA与单片机区别？</h2><p>FPGA命令是并行执行，硬件是可变的，通过硬件编程语言在FPGA上自定义电路；</p>
<p>单片机硬件是固定的，通过软件编程语言描述软件指令在硬件上执行。</p>
<h2 id="同一电路不同级别的Verilog抽象模型"><a href="#同一电路不同级别的Verilog抽象模型" class="headerlink" title="同一电路不同级别的Verilog抽象模型"></a>同一电路不同级别的Verilog抽象模型</h2><p>系统级、算法级、RTL级、门级和开关级，前三是行为描述，后二是结构描述。</p>
<p>可综合的RTL级代码，通过EDA可以综合</p>
<h2 id="memory型和reg类型区别"><a href="#memory型和reg类型区别" class="headerlink" title="memory型和reg类型区别"></a>memory型和reg类型区别</h2><p>一个n位寄存器可在一条赋值语句中直接赋值，但是存储器不行</p>
<p>对memory进行读写，必须指定地址。</p>
<h2 id="什么是testbench"><a href="#什么是testbench" class="headerlink" title="什么是testbench"></a>什么是testbench</h2><p>描述测试信号的变化和测试过程的模块称为测试平台</p>
<h1 id="组合逻辑电路设计实例"><a href="#组合逻辑电路设计实例" class="headerlink" title="组合逻辑电路设计实例"></a><strong>组合逻辑电路设计实例</strong></h1><h2 id="多路选择器"><a href="#多路选择器" class="headerlink" title="多路选择器"></a>多路选择器</h2><style>.krvxqbvvjsht{zoom: 50%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231217182635849.png" class="krvxqbvvjsht" alt="image-20231217182635849">

<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Mux4_1(in0,in1,in2,in3,s0,s1,out)</span><br><span class="line">    <span class="keyword">input</span> in0,in1,in2,in3;</span><br><span class="line">    <span class="keyword">input</span> s0,s1;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> out;</span><br><span class="line">    <span class="keyword">always</span> @* <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>({s1,s0})</span><br><span class="line">            <span class="number">2'b00</span>:out=in0;</span><br><span class="line">            <span class="number">2'b01</span>:out=in1;</span><br><span class="line">            <span class="number">2'b10</span>:out=in2;</span><br><span class="line">            <span class="number">2'b11</span>:out=in3;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> TB_Mux4_1;</span><br><span class="line">    <span class="keyword">reg</span> in0,in1,in2,in3;</span><br><span class="line">    <span class="keyword">reg</span> s1,s0;</span><br><span class="line">    <span class="keyword">wire</span> out;</span><br><span class="line">    Mux4_1 U_Mux4_1(<span class="variable">.in0</span>(in0),<span class="variable">.in1</span>(in1),<span class="variable">.in2</span>(in2),<span class="variable">.in3</span>(in3),<span class="variable">.s0</span>(s0),<span class="variable">.s1</span>(s1),<span class="variable">.out</span>(out));</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        in0=<span class="number">0</span>;</span><br><span class="line">        in1=<span class="number">1</span>;</span><br><span class="line">        in2=<span class="number">1</span>;</span><br><span class="line">        in3=<span class="number">0</span>;</span><br><span class="line">        s0=<span class="number">1'b0</span>;</span><br><span class="line">        s1=<span class="number">1'b1</span>;</span><br><span class="line">        #<span class="number">40</span> s0=<span class="number">1'b1</span>;</span><br><span class="line">        #<span class="number">20</span> s1=<span class="number">1'b0</span>;</span><br><span class="line">        #<span class="number">10</span> s0=<span class="number">1'b0</span>;</span><br><span class="line">        #<span class="number">200</span> finish;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure>

<style>.tnunrdfghpsp{zoom: 67%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231221193226867.png" class="tnunrdfghpsp" alt="image-20231221193226867">

<h2 id="比较器"><a href="#比较器" class="headerlink" title="比较器"></a>比较器</h2><style>.dqynifdurdwx{zoom: 50%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231217182720806.png" class="dqynifdurdwx" alt="image-20231217182720806">

<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Comparator(in0,in1,gt,eq,lt)</span><br><span class="line">    <span class="keyword">input</span> in0,in1;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> gt,eq,lt;</span><br><span class="line">    <span class="keyword">always</span> @* <span class="keyword">begin</span></span><br><span class="line">        gt=<span class="number">1'b0</span>;</span><br><span class="line">        eq=<span class="number">1'b0</span>;</span><br><span class="line">        lt=<span class="number">1'b0</span>;</span><br><span class="line">        <span class="keyword">if</span>(in0&lt;in1) lt=<span class="number">1'b1</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(in0==in1) eq=<span class="number">1'b1</span>;</span><br><span class="line">        <span class="keyword">else</span> gt=<span class="number">1'b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"><span class="keyword">module</span> testbench #(<span class="keyword">parameter</span> M=<span class="number">10</span>);</span><br><span class="line">	<span class="keyword">reg</span>[M-<span class="number">1</span>:<span class="number">0</span>] in0,in1;</span><br><span class="line">	<span class="keyword">wire</span> gt,eq,lt;</span><br><span class="line">	Comp <span class="variable">#(.N(M)) U_Comp (in0,in1,gt,eq,lt)</span>;</span><br><span class="line">	<span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">	in0=<span class="number">45</span>;</span><br><span class="line">	in1=<span class="number">47</span>;</span><br><span class="line">	#<span class="number">20</span> in0=<span class="number">69</span>;</span><br><span class="line">	#<span class="number">30</span> in1=<span class="number">81</span>;</span><br><span class="line">	#<span class="number">200</span> <span class="built_in">$finish</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure>

<img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231221194108492.png" class="" title="image-20231221194108492">

<h2 id="译码器"><a href="#译码器" class="headerlink" title="译码器"></a>译码器</h2><style>.niltldrfthlp{zoom: 50%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231217182824119.png" class="niltldrfthlp" alt="image-20231217182824119">

<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Decoder3_8(in,out)</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] in;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] out;</span><br><span class="line">    <span class="keyword">always</span> @* <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(in)</span><br><span class="line">            <span class="number">3'b000</span>:out=<span class="number">8'b00000001</span>;</span><br><span class="line">            <span class="number">3'b000</span>:out=<span class="number">8'b00000010</span>;</span><br><span class="line">            <span class="number">3'b000</span>:out=<span class="number">8'b00000100</span>;</span><br><span class="line">            <span class="number">3'b000</span>:out=<span class="number">8'b00001000</span>;</span><br><span class="line">            <span class="number">3'b000</span>:out=<span class="number">8'b00010000</span>;</span><br><span class="line">            <span class="number">3'b000</span>:out=<span class="number">8'b00100000</span>;</span><br><span class="line">            <span class="number">3'b000</span>:out=<span class="number">8'b01000000</span>;</span><br><span class="line">            <span class="keyword">default</span>:out=<span class="number">8'b10000000</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"><span class="keyword">module</span> testbench;</span><br><span class="line">	<span class="keyword">reg</span>[<span class="number">2</span>:<span class="number">0</span>] in; </span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] y; </span><br><span class="line">	Decoder U_Decoder(in,y);</span><br><span class="line">	<span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">		in=<span class="number">3'b010</span>;</span><br><span class="line">		#<span class="number">20</span> in=<span class="number">3'b011</span>;</span><br><span class="line">		#<span class="number">30</span> in=<span class="number">3'b111</span>;</span><br><span class="line">		#<span class="number">200</span> <span class="built_in">$finish</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure>

<img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231221194143793.png" class="" title="image-20231221194143793">

<h2 id="编码器"><a href="#编码器" class="headerlink" title="编码器"></a>编码器</h2><style>.etfwqpsmtifp{zoom: 50%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231217182839340.png" class="etfwqpsmtifp" alt="image-20231217182839340">

<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Encoder(in,out,valid)</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] in;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] out;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> valid;</span><br><span class="line">    <span class="keyword">always</span> @* <span class="keyword">begin</span></span><br><span class="line">        valid = <span class="number">1'b1</span>;</span><br><span class="line">        <span class="keyword">case</span>(in)</span><br><span class="line">            <span class="number">8'b10000000</span>:out=<span class="number">3'b000</span>;</span><br><span class="line">            <span class="number">8'b01000000</span>:out=<span class="number">3'b001</span>;</span><br><span class="line">            <span class="number">8'b00100000</span>:out=<span class="number">3'b010</span>;</span><br><span class="line">            <span class="number">8'b00010000</span>:out=<span class="number">3'b011</span>;</span><br><span class="line">            <span class="number">8'b00001000</span>:out=<span class="number">3'b100</span>;</span><br><span class="line">            <span class="number">8'b00000100</span>:out=<span class="number">3'b101</span>;</span><br><span class="line">            <span class="number">8'b00000010</span>:out=<span class="number">3'b110</span>;</span><br><span class="line">            <span class="number">8'b00000001</span>:out=<span class="number">3'b111</span>;</span><br><span class="line">            <span class="keyword">default</span>:out=<span class="number">0</span>; valid=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"><span class="keyword">module</span> testbench;</span><br><span class="line">	<span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] in;</span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] y;</span><br><span class="line">	<span class="keyword">wire</span> valid;</span><br><span class="line">	Encoder U_Encoder(in,y,valid);</span><br><span class="line">	<span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">		in=<span class="number">8'b0100_0000</span>;</span><br><span class="line">		#<span class="number">20</span> in=<span class="number">8'b0010_0000</span>;</span><br><span class="line">		#<span class="number">30</span> in=<span class="number">8'b1000_0000</span>;</span><br><span class="line">		#<span class="number">20</span> in=<span class="number">8'b1100_0101</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">initial</span> #<span class="number">200</span> <span class="built_in">$finish</span>;<span class="comment">//写法不唯一</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure>

<style>.qcnvkuzcowwo{zoom:67%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231221194244580.png" class="qcnvkuzcowwo" alt="image-20231221194244580"><style>.kcnvynkwzxqy{zoom: 67%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231217182912155.png" class="kcnvynkwzxqy" alt="image-20231217182912155">

<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Priority_Encoder(in,out)</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] in;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] out;</span><br><span class="line">    <span class="keyword">always</span> @* <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(in)</span><br><span class="line">            <span class="number">8'b00000001</span>:out=<span class="number">3'b000</span>;</span><br><span class="line">            <span class="number">8'b0000001</span>?:out=<span class="number">3'b001</span>;</span><br><span class="line">            <span class="number">8'b000001</span>??:out=<span class="number">3'b010</span>;</span><br><span class="line">            <span class="number">8'b00001</span>???:out=<span class="number">3'b011</span>;</span><br><span class="line">            <span class="number">8'b0001</span>????:out=<span class="number">3'b100</span>;</span><br><span class="line">            <span class="number">8'b001</span>?????:out=<span class="number">3'b101</span>;</span><br><span class="line">            <span class="number">8'b01</span>??????:out=<span class="number">3'b110</span>;</span><br><span class="line">            <span class="number">8'b1</span>???????:out=<span class="number">3'b111</span>;</span><br><span class="line">            <span class="keyword">default</span>:out=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"><span class="keyword">module</span> testbench;</span><br><span class="line">	<span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] in;</span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] y;</span><br><span class="line">	Prio_Encoder U_Prio_Encoder(in,y); </span><br><span class="line">	<span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">		in=<span class="number">8'b0100_0000</span>;</span><br><span class="line">		#<span class="number">20</span> in=<span class="number">8'b0010_0000</span>;</span><br><span class="line">		#<span class="number">30</span> in=<span class="number">8'b1000_0000</span>;</span><br><span class="line">		#<span class="number">20</span> in=<span class="number">8'b1100_0101</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">initial</span> #<span class="number">800</span> <span class="built_in">$finish</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure>

<img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231221194331986.png" class="" title="image-20231221194331986">

<h2 id="16进制数7段LED显示译码器"><a href="#16进制数7段LED显示译码器" class="headerlink" title="16进制数7段LED显示译码器"></a>16进制数7段LED显示译码器</h2><style>.mmnqrckeepwn{zoom: 80%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231217183031191.png" class="mmnqrckeepwn" alt="image-20231217183031191">

<style>.oppcccjlxgxm{}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231217183119900.png" class="oppcccjlxgxm" alt="image-20231217183119900">

<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Hex_sseg_display(in,dp,y)</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] in;</span><br><span class="line">    <span class="keyword">input</span> dp;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] y;</span><br><span class="line">    <span class="keyword">always</span> @* <span class="keyword">begin</span></span><br><span class="line">        y[<span class="number">0</span>]=dp;</span><br><span class="line">        <span class="keyword">case</span>(in)</span><br><span class="line">            <span class="number">4'd0</span>:y[<span class="number">7</span>:<span class="number">1</span>]=<span class="number">7'b0000001</span>;</span><br><span class="line">            <span class="number">4'd1</span>:y[<span class="number">7</span>:<span class="number">1</span>]=<span class="number">7'b1001111</span>;</span><br><span class="line">            <span class="number">4'd2</span>:y[<span class="number">7</span>:<span class="number">1</span>]=<span class="number">7'b0010010</span>;</span><br><span class="line">            <span class="number">4'd3</span>:y[<span class="number">7</span>:<span class="number">1</span>]=<span class="number">7'b0000110</span>;</span><br><span class="line">            <span class="number">4'd4</span>:y[<span class="number">7</span>:<span class="number">1</span>]=<span class="number">7'b1001100</span>;</span><br><span class="line">            <span class="number">4'd5</span>:y[<span class="number">7</span>:<span class="number">1</span>]=<span class="number">7'b0100100</span>;</span><br><span class="line">            <span class="number">4'd6</span>:y[<span class="number">7</span>:<span class="number">1</span>]=<span class="number">7'b0100000</span>;</span><br><span class="line">            <span class="number">4'd7</span>:y[<span class="number">7</span>:<span class="number">1</span>]=<span class="number">7'b0001111</span>;</span><br><span class="line">            <span class="number">4'd8</span>:y[<span class="number">7</span>:<span class="number">1</span>]=<span class="number">7'b0000000</span>;</span><br><span class="line">            <span class="number">4'd9</span>:y[<span class="number">7</span>:<span class="number">1</span>]=<span class="number">7'b0000100</span>;</span><br><span class="line">            <span class="number">4'd10</span>:y[<span class="number">7</span>:<span class="number">1</span>]=<span class="number">7'b0001000</span>;</span><br><span class="line">            <span class="number">4'd11</span>:y[<span class="number">7</span>:<span class="number">1</span>]=<span class="number">7'b1100000</span>;</span><br><span class="line">            <span class="number">4'd12</span>:y[<span class="number">7</span>:<span class="number">1</span>]=<span class="number">7'b0110001</span>;</span><br><span class="line">            <span class="number">4'd13</span>:y[<span class="number">7</span>:<span class="number">1</span>]=<span class="number">7'b1000010</span>;</span><br><span class="line">            <span class="number">4'd14</span>:y[<span class="number">7</span>:<span class="number">1</span>]=<span class="number">7'b0110000</span>;</span><br><span class="line">            <span class="number">4'd15</span>:y[<span class="number">7</span>:<span class="number">1</span>]=<span class="number">7'b0111000</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"><span class="keyword">module</span> TB_Hex_sseg_display;</span><br><span class="line">	<span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] in;</span><br><span class="line">	<span class="keyword">reg</span> dp;</span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] y; </span><br><span class="line">    Hex_sseg_display U_Hex_sseg_display(in,dp,y);</span><br><span class="line">	<span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">		dp=<span class="number">1</span>’b0;</span><br><span class="line">		in=<span class="number">4'd12</span>;</span><br><span class="line">		#<span class="number">20</span> in=<span class="number">4'd8</span>;</span><br><span class="line">		#<span class="number">30</span> in=<span class="number">4'd13</span>;</span><br><span class="line">		#<span class="number">20</span> in=<span class="number">4'd15</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">initial</span> #<span class="number">800</span> <span class="built_in">$finish</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure>

<img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231221194402635.png" class="" title="image-20231221194402635">

<h1 id="时序逻辑电路设计实例"><a href="#时序逻辑电路设计实例" class="headerlink" title="时序逻辑电路设计实例"></a>时序逻辑电路设计实例</h1><h2 id="计数器"><a href="#计数器" class="headerlink" title="计数器"></a>计数器</h2><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231217183235569.png" class="" title="image-20231217183235569">

<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Counter_m#(<span class="keyword">parameter</span> N1=<span class="number">26</span>,M1=<span class="number">5</span>*<span class="number">10</span>**<span class="number">7</span>,M2=<span class="number">5</span>*<span class="number">10</span>**<span class="number">6</span>,N3=<span class="number">6</span>,M3=<span class="number">50</span>)(clk,rst,fq,cout);</span><br><span class="line">    <span class="keyword">input</span> clk,rst;</span><br><span class="line">    <span class="keyword">output</span> fq,cout;</span><br><span class="line">    <span class="keyword">reg</span> [N1-<span class="number">1</span>:<span class="number">0</span>] count1;</span><br><span class="line">    <span class="keyword">reg</span> [N3-<span class="number">1</span>:<span class="number">0</span>] count2;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">if</span>(rst) count1&lt;=<span class="number">0</span>;</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">if</span>(count1==M1+M2-<span class="number">1</span>) count1&lt;=<span class="number">0</span>;</span><br><span class="line">    	<span class="keyword">else</span> count1&lt;=count1+<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">if</span>(rst) count2&lt;=<span class="number">0</span>;</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">if</span>(count2 == M3-<span class="number">1</span>)</span><br><span class="line">       	count2&lt;=<span class="number">0</span>;</span><br><span class="line">   	    <span class="keyword">else</span> count2&lt;=count2+<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">assign</span> cout=(count1&lt;M1)?<span class="number">0</span>:<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">assign</span> fq=(count2&lt;M3/<span class="number">2</span>)?<span class="number">0</span>:<span class="number">1</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"><span class="keyword">module</span> TB_Counter_m #(<span class="keyword">parameter</span> N1=<span class="number">26</span>,M1=<span class="number">5</span>*<span class="number">10</span>**<span class="number">7</span>,M2=<span class="number">5</span>*<span class="number">10</span>**<span class="number">6</span>,N3=<span class="number">6</span>,M3=<span class="number">50</span>);</span><br><span class="line">	<span class="keyword">reg</span> clk,rst;</span><br><span class="line">	<span class="keyword">wire</span> fq;</span><br><span class="line">	<span class="keyword">wire</span> cout;</span><br><span class="line">    Counter_m <span class="variable">#(.N1(N1),.N3(N3),.M1(M1),.M2(M2),.M3(M3))</span> U_Counter_m</span><br><span class="line">(<span class="variable">.clk</span>(clk),<span class="variable">.rst</span>(rst),<span class="variable">.fq</span>(fq),<span class="variable">.cout</span>(cout));</span><br><span class="line">	<span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">		rst=<span class="number">0</span>;</span><br><span class="line">		#<span class="number">2</span> rst=<span class="number">1</span>;</span><br><span class="line">		#<span class="number">2</span> rst=<span class="number">0</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">		clk=<span class="number">0</span>;</span><br><span class="line">		<span class="keyword">forever</span></span><br><span class="line">		#<span class="number">1</span> clk=~clk;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">initial</span> #<span class="number">100000000</span> <span class="built_in">$finish</span>; <span class="comment">//需很大值</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure>

<img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231221194533540.png" class="" title="image-20231221194533540">

<h2 id="按键边沿检测电路"><a href="#按键边沿检测电路" class="headerlink" title="按键边沿检测电路"></a>按键边沿检测电路</h2><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> edge_test(clk,rst,a,a_pos,a_neg,a_edge);</span><br><span class="line">	<span class="keyword">input</span> clk,rst,a;</span><br><span class="line">    <span class="keyword">output</span> a_pos;</span><br><span class="line">    <span class="keyword">output</span> a_neg;</span><br><span class="line">    <span class="keyword">output</span> a_edge;</span><br><span class="line">    <span class="keyword">reg</span> a_dly;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst) a_dly&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> a_dly&lt;=a;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> a_pos = a &amp; ~a_dly;</span><br><span class="line">    <span class="keyword">assign</span> a_neg = ~a &amp; a_dly;</span><br><span class="line">    <span class="keyword">assign</span> a_edge = a ^ a_dly;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ns</span></span><br><span class="line"><span class="keyword">module</span> tb_edge_test();</span><br><span class="line">    <span class="keyword">reg</span> sys_clk;</span><br><span class="line">    <span class="keyword">reg</span> sys_rst_n;</span><br><span class="line">    <span class="keyword">reg</span> a;</span><br><span class="line">    <span class="keyword">wire</span> a_pos;</span><br><span class="line">    <span class="keyword">wire</span> a_neg;</span><br><span class="line">    <span class="keyword">wire</span> a_edge;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        sys_clk = <span class="number">1'b1</span>;</span><br><span class="line">        sys_rst_n = <span class="number">1'b0</span>;</span><br><span class="line">        a &lt;= <span class="number">1'b0</span>;</span><br><span class="line">        #<span class="number">201</span> sys_rst_n &lt;= <span class="number">1'b1</span>;</span><br><span class="line">        #<span class="number">20</span> a &lt;= <span class="number">1'b1</span>;</span><br><span class="line">        #<span class="number">100</span> a&lt;= <span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> #<span class="number">10</span> sys_clk &lt;= ~sys_clk;</span><br><span class="line">    </span><br><span class="line">    edge_test edge_test_inst(</span><br><span class="line">        <span class="variable">.sys_clk</span>(sys_clk),</span><br><span class="line">        <span class="variable">.sys_rst_n</span>(sys_rst_n),</span><br><span class="line">        <span class="variable">.a</span>(a),</span><br><span class="line">        <span class="variable">.a_pos</span>(a_pos),</span><br><span class="line">        <span class="variable">.a_neg</span>(a_neg),</span><br><span class="line">        <span class="variable">.a_edge</span>(a_edge)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure>

<style>.viljvxtbyezg{zoom:80%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231221194958691.png" class="viljvxtbyezg" alt="image-20231221194958691">

<h2 id="流水灯"><a href="#流水灯" class="headerlink" title="流水灯"></a>流水灯</h2><style>.pofhhpbjnoel{zoom:67%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231217183341700.png" class="pofhhpbjnoel" alt="image-20231217183341700">

<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> flow_led(clk,rst,led);</span><br><span class="line">    <span class="keyword">input</span> clk,rst;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] led;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">25</span>:<span class="number">0</span>] count;</span><br><span class="line">    <span class="keyword">parameter</span> M=<span class="number">5</span>*<span class="number">10</span>**<span class="number">7</span>;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst) count&lt;=<span class="number">26'd0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(count == (M-<span class="number">26'd1</span>))</span><br><span class="line">            count &lt;= <span class="number">26'd0</span>;</span><br><span class="line">        <span class="keyword">else</span> count &lt;= count+<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst) led &lt;= <span class="number">16'hFFFE</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(count == (M-<span class="number">26'd1</span>))</span><br><span class="line">            led &lt;= {led[<span class="number">14</span>:<span class="number">0</span>],led[<span class="number">15</span>]};</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> tb_flow_led();</span><br><span class="line">    <span class="keyword">reg</span> sys_clk;</span><br><span class="line">    <span class="keyword">reg</span> sys_rst_n;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">15</span>:<span class="number">0</span>] led;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        sys_clk &lt;= <span class="number">1'b0</span>;</span><br><span class="line">        sys_rst_n &lt;= <span class="number">1'b1</span>;</span><br><span class="line">        #<span class="number">20</span> sys_rst_n &lt;= <span class="number">1'b0</span>;</span><br><span class="line">        #<span class="number">20</span> sys_rst_n &lt;= <span class="number">1'b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> #<span class="number">5</span> sys_clk &lt;= ~sys_clk;</span><br><span class="line">    </span><br><span class="line">    flow_led <span class="variable">#(.M(5))</span> u_flow_led(</span><br><span class="line">        <span class="variable">.sys_clk</span>(sys_clk),</span><br><span class="line">        <span class="variable">.sys_rst_n</span>(sys_rst_n),</span><br><span class="line">        <span class="variable">.led</span>(led));</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure>

<style>.pvuwginxnusn{zoom:80%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231221195636749.png" class="pvuwginxnusn" alt="image-20231221195636749">

<h2 id="按键检测-流水灯"><a href="#按键检测-流水灯" class="headerlink" title="按键检测+流水灯"></a>按键检测+流水灯</h2><style>.cycjudrcmwrj{zoom:50%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231217183411607.png" class="cycjudrcmwrj" alt="image-20231217183411607">

<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> flow_led(clk,rst,ctrl,led);</span><br><span class="line">    <span class="keyword">input</span> clk;</span><br><span class="line">    <span class="keyword">input</span> rst;</span><br><span class="line">    <span class="keyword">input</span> ctrl;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] led;</span><br><span class="line">    <span class="keyword">parameter</span> M=<span class="number">5</span>*<span class="number">10</span>**<span class="number">7</span>;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">wire</span> ctrl_negedge;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">25</span>:<span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">reg</span> cnt_ctrl;</span><br><span class="line">    </span><br><span class="line">    edge_test u_edge_test(</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.rst</span>(rst),</span><br><span class="line">        <span class="variable">.a</span>(ctrl),</span><br><span class="line">        <span class="variable">.a_neg</span>(ctrl_negedge)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst) cnt&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt==(M-<span class="number">26'd1</span>)) cnt&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(!cnt_ctrl) cnt&lt;=cnt;</span><br><span class="line">        <span class="keyword">else</span> cnt&lt;=cnt+<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst) cnt_ctrl&lt;=<span class="number">1'b1</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(ctrl_negedge) cnt_ctrl&lt;=~cnt_ctrl;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ns</span></span><br><span class="line"><span class="keyword">module</span> tb_flow_led();</span><br><span class="line">    <span class="keyword">reg</span> sys_clk;</span><br><span class="line">    <span class="keyword">reg</span> sys_rst_n;</span><br><span class="line">    <span class="keyword">reg</span> ctrl;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">15</span>:<span class="number">0</span>] led;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        sys_clk &lt;= <span class="number">1'b0</span>;</span><br><span class="line">        sys_rst_n &lt;= <span class="number">1'b1</span>;</span><br><span class="line">        ctrl &lt;= <span class="number">1'b1</span>;</span><br><span class="line">        #<span class="number">20</span> sys_rst_n &lt;= <span class="number">1'b0</span>;</span><br><span class="line">        #<span class="number">20</span> sys_rst_n &lt;= <span class="number">1'b1</span>;</span><br><span class="line">        #<span class="number">5</span> ctrl &lt;= <span class="number">1'b0</span>;</span><br><span class="line">        #<span class="number">23</span> ctrl &lt;= <span class="number">1'b1</span>;</span><br><span class="line">        #<span class="number">20</span> ctrl &lt;= <span class="number">1'b0</span>;</span><br><span class="line">        #<span class="number">25</span> ctrl &lt;= <span class="number">1'b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> #<span class="number">5</span> sys_clk &lt;= ~sys_clk;</span><br><span class="line">    </span><br><span class="line">    flow_led <span class="variable">#(.M(5))</span> u_flow_led(</span><br><span class="line">        <span class="variable">.sys_clk</span>(sys_clk),</span><br><span class="line">        <span class="variable">.sys_rst_n</span>(sys_rst_n),</span><br><span class="line">        <span class="variable">.ctrl</span>(ctrl),</span><br><span class="line">        <span class="variable">.led</span>(led));</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure>

<style>.nkghhvtctmen{zoom:80%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231221195636749.png" class="nkghhvtctmen" alt="image-20231221195636749">

<h2 id="呼吸灯"><a href="#呼吸灯" class="headerlink" title="呼吸灯"></a>呼吸灯</h2><style>.btubvobprvlg{zoom:50%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231217183450883.png" class="btubvobprvlg" alt="image-20231217183450883">

<style>.fpyuxcmelldh{zoom:50%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231217183508473.png" class="fpyuxcmelldh" alt="image-20231217183508473">

<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> breath_led(clk,rst,led);</span><br><span class="line">	<span class="keyword">input</span> clk;</span><br><span class="line">    <span class="keyword">input</span> rst;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> led;</span><br><span class="line">    <span class="keyword">parameter</span> CNT_2US_MAX=<span class="number">8'd200</span>;</span><br><span class="line">    <span class="keyword">parameter</span> CNT_2MS_MAX=<span class="number">8'd1000</span>;</span><br><span class="line">    <span class="keyword">parameter</span> CNT_2S_MAX=<span class="number">8'd1000</span>;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] cnt_2us;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">9</span>:<span class="number">0</span>] cnt_2ms;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">9</span>:<span class="number">0</span>] cnt_2s;</span><br><span class="line">    <span class="keyword">reg</span> inc_dec_flag;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst) cnt_2us&lt;=<span class="number">10'b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt_2us==CNT_2US_MAX-<span class="number">8'b1</span>) cnt_2us&lt;=<span class="number">10'b0</span>;</span><br><span class="line">        <span class="keyword">else</span> cnt_2us&lt;=cnt_2us+<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst) cnt_2ms&lt;=<span class="number">10'b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt_2ms==CNT_2MS_MAX-<span class="number">10'b1</span> &amp;&amp; cnt_2us==CNT_2US_MAX-<span class="number">8'b1</span>) cnt_2us&lt;=<span class="number">10'b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt_2us==CNT_2US_MAX-<span class="number">8'b1</span>) cnt_2ms&lt;=cnt_2ms+<span class="number">10'b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst) cnt_2s&lt;=<span class="number">10'b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt_2us==CNT_2US_MAX-<span class="number">8'b1</span> &amp;&amp; cnt_2ms==CNT_2MS_MAX-<span class="number">10'b1</span> &amp;&amp; cnt_2s==CNT_2S_MAX-<span class="number">10'b1</span>)</span><br><span class="line">            cnt_2s&lt;=<span class="number">10'b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt_2us==CNT_2US_MAX-<span class="number">8'b1</span> &amp;&amp; cnt_2ms==CNT_2MS_MAX-<span class="number">10'b1</span>)</span><br><span class="line">            cnt_2s&lt;=cnt_2s+<span class="number">10'b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst) inc_dec_flag&lt;=<span class="number">1'b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt_2us==CNT_2US_MAX-<span class="number">8'b1</span> &amp;&amp; cnt_2ms==CNT_2MS_MAX-<span class="number">10'b1</span> &amp;&amp; cnt_2s==CNT_2S_MAX-<span class="number">10'b1</span>)</span><br><span class="line">            inc_dec_flag&lt;=~inc_dec_flag;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst) led&lt;=<span class="number">1'b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(inc_dec_flag==<span class="number">1'b1</span> &amp;&amp; cnt_2ms&gt;=cnt_2s || </span><br><span class="line">               inc_dec_flag==<span class="number">1'b0</span> &amp;&amp; cnt_2ms&lt;=cnt_2s)</span><br><span class="line">            led&lt;=<span class="number">1'b1</span>;</span><br><span class="line">        <span class="keyword">else</span> led&lt;=<span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ns</span></span><br><span class="line"><span class="keyword">module</span> tb_breath_led();</span><br><span class="line">    <span class="keyword">parameter</span> CLK_PERIOD = <span class="number">2</span>;</span><br><span class="line">    <span class="keyword">parameter</span> CNT_2US_MAX = <span class="number">7'd2</span>;</span><br><span class="line">    <span class="keyword">parameter</span> CNT_2MS_MAX = <span class="number">10'd10</span>;</span><br><span class="line">    <span class="keyword">parameter</span> CNT_2S_MAX = <span class="number">10'd10</span>;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">reg</span> sys_clk;</span><br><span class="line">    <span class="keyword">reg</span> sys_rst_n;</span><br><span class="line">    <span class="keyword">wire</span> led;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        sys_clk &lt;= <span class="number">1'b0</span>;</span><br><span class="line">        sys_rst_n &lt;= <span class="number">1'b0</span>;</span><br><span class="line">        #<span class="number">10</span> sys_rst_n &lt;= <span class="number">1'b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> <span class="variable">#(CLK_PERIOD/2)</span> sys_clk = ~sys_clk;</span><br><span class="line">    </span><br><span class="line">    breath_led <span class="variable">#(.CNT_2US_MAX.(CNT_2US_MAX),.CNT_2MS_MAX(CNT_2US_MAX),.CNT_2S_MAX(CNT_2S_MAX))</span></span><br><span class="line">    u_breath_led(</span><br><span class="line">        <span class="variable">.sys_clk</span>(sys_clk),</span><br><span class="line">        <span class="variable">.sys_rst_n</span>(sys_rst_n),</span><br><span class="line">        <span class="variable">.led</span>(led));</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure>

<style>.nbddkuvsvfme{zoom:80%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231221200227480.png" class="nbddkuvsvfme" alt="image-20231221200227480">

<h2 id="数码管扫描显示电路"><a href="#数码管扫描显示电路" class="headerlink" title="数码管扫描显示电路"></a>数码管扫描显示电路</h2><h3 id="8个数码管扫描显示电路"><a href="#8个数码管扫描显示电路" class="headerlink" title="8个数码管扫描显示电路"></a>8个数码管扫描显示电路</h3><style>.hocukpesfypg{zoom:50%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231217183949478.png" class="hocukpesfypg" alt="image-20231217183949478">

<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> scan_led_hex_disp(clk,rst,hex0,hex1,hex2,hex3,hex4,hex5,hex6,hex7,dp_in,sseg_select,an,dp,sseg);</span><br><span class="line">    <span class="keyword">input</span> clk,rst;</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] hex0,hex1,hex2,hex3,hex4,hex5,hex6,hex7;</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] dp_in;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] an;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> dp;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">6</span>:<span class="number">0</span>] sseg;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">parameter</span> N=<span class="number">19</span>;</span><br><span class="line">    <span class="keyword">reg</span> [N-<span class="number">1</span>:<span class="number">0</span>] regN;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] hex_in;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst) regN&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> regN&lt;=regN+<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @* <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(<span class="keyword">reg</span>[N-<span class="number">1</span>:N-<span class="number">3</span>])</span><br><span class="line">            <span class="number">3'b000</span>:<span class="keyword">begin</span></span><br><span class="line">                an = <span class="number">8'b11111110</span> | sseg_select;</span><br><span class="line">                hex_in = hex0;</span><br><span class="line">                dp = dp_in[<span class="number">0</span>];</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="number">3'b001</span>:<span class="keyword">begin</span></span><br><span class="line">                an = <span class="number">8'b11111101</span> | sseg_select;</span><br><span class="line">                hex_in = hex1;</span><br><span class="line">                dp = dp_in[<span class="number">1</span>];</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="number">3'b010</span>:<span class="keyword">begin</span></span><br><span class="line">                an = <span class="number">8'b11111011</span> | sseg_select;</span><br><span class="line">                hex_in = hex2;</span><br><span class="line">                dp = dp_in[<span class="number">2</span>];</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="number">3'b011</span>:<span class="keyword">begin</span></span><br><span class="line">                an = <span class="number">8'b11110111</span> | sseg_select;</span><br><span class="line">                hex_in = hex3;</span><br><span class="line">                dp = dp_in[<span class="number">3</span>];</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="number">3'b100</span>:<span class="keyword">begin</span></span><br><span class="line">                an = <span class="number">8'b11101111</span> | sseg_select;</span><br><span class="line">                hex_in = hex4;</span><br><span class="line">                dp = dp_in[<span class="number">4</span>];</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="number">3'b101</span>:<span class="keyword">begin</span></span><br><span class="line">                an = <span class="number">8'b11011111</span> | sseg_select;</span><br><span class="line">                hex_in = hex5;</span><br><span class="line">                dp = dp_in[<span class="number">5</span>];</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="number">3'b110</span>:<span class="keyword">begin</span></span><br><span class="line">                an = <span class="number">8'b10111111</span> | sseg_select;</span><br><span class="line">                hex_in = hex6;</span><br><span class="line">                dp = dp_in[<span class="number">6</span>];</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">default</span>:<span class="keyword">begin</span></span><br><span class="line">                an = <span class="number">8'b01111111</span> | sseg_select;</span><br><span class="line">                hex_in = hex7;</span><br><span class="line">                dp = dp_in[<span class="number">7</span>];</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> @* <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(hex_in)</span><br><span class="line">            <span class="number">4'd0</span>:sseg[<span class="number">6</span>:<span class="number">0</span>]=<span class="number">7'b1111110</span>;</span><br><span class="line">            <span class="number">4'd1</span>:sseg[<span class="number">6</span>:<span class="number">0</span>]=<span class="number">7'b0110000</span>;</span><br><span class="line">            <span class="number">4'd2</span>:sseg[<span class="number">6</span>:<span class="number">0</span>]=<span class="number">7'b1101101</span>;</span><br><span class="line">            <span class="number">4'd3</span>:sseg[<span class="number">6</span>:<span class="number">0</span>]=<span class="number">7'b1111001</span>;</span><br><span class="line">            <span class="number">4'd4</span>:sseg[<span class="number">6</span>:<span class="number">0</span>]=<span class="number">7'b0110011</span>;</span><br><span class="line">            <span class="number">4'd5</span>:sseg[<span class="number">6</span>:<span class="number">0</span>]=<span class="number">7'b1011011</span>;</span><br><span class="line">            <span class="number">4'd6</span>:sseg[<span class="number">6</span>:<span class="number">0</span>]=<span class="number">7'b1011111</span>;</span><br><span class="line">            <span class="number">4'd7</span>:sseg[<span class="number">6</span>:<span class="number">0</span>]=<span class="number">7'b1110000</span>;</span><br><span class="line">            <span class="number">4'd8</span>:sseg[<span class="number">6</span>:<span class="number">0</span>]=<span class="number">7'b1111111</span>;</span><br><span class="line">            <span class="number">4'd9</span>:sseg[<span class="number">6</span>:<span class="number">0</span>]=<span class="number">7'b1111011</span>;</span><br><span class="line">            <span class="number">4'd10</span>:sseg[<span class="number">6</span>:<span class="number">0</span>]=<span class="number">7'b1110111</span>;</span><br><span class="line">            <span class="number">4'd11</span>:sseg[<span class="number">6</span>:<span class="number">0</span>]=<span class="number">7'b0011111</span>;</span><br><span class="line">            <span class="number">4'd12</span>:sseg[<span class="number">6</span>:<span class="number">0</span>]=<span class="number">7'b1001110</span>;</span><br><span class="line">            <span class="number">4'd13</span>:sseg[<span class="number">6</span>:<span class="number">0</span>]=<span class="number">7'b0111101</span>;</span><br><span class="line">            <span class="number">4'd14</span>:sseg[<span class="number">6</span>:<span class="number">0</span>]=<span class="number">7'b1001111</span>;</span><br><span class="line">            <span class="keyword">default</span>:sseg[<span class="number">6</span>:<span class="number">0</span>]=<span class="number">7'b1000111</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> sseg_scan_display_top(</span><br><span class="line"><span class="keyword">input</span> clk,</span><br><span class="line"><span class="keyword">input</span> rstn,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] an,</span><br><span class="line"><span class="keyword">output</span> dp,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">6</span>:<span class="number">0</span>] sseg);</span><br><span class="line">    scan_led_hex_disp u_scan_led_hex_disp(</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.rstn</span>(rstn),</span><br><span class="line">        <span class="variable">.hex7</span>(<span class="number">4'd1</span>),</span><br><span class="line">        <span class="variable">.hex6</span>(<span class="number">4'd2</span>),</span><br><span class="line">        <span class="variable">.hex5</span>(<span class="number">4'd3</span>),</span><br><span class="line">        <span class="variable">.hex4</span>(<span class="number">4'd4</span>),</span><br><span class="line">        <span class="variable">.hex3</span>(<span class="number">4'd5</span>),</span><br><span class="line">        <span class="variable">.hex2</span>(<span class="number">4'd6</span>),</span><br><span class="line">        <span class="variable">.hex1</span>(<span class="number">4'd7</span>),</span><br><span class="line">        <span class="variable">.hex0</span>(<span class="number">4'd8</span>),</span><br><span class="line">        <span class="variable">.dp_in</span>(<span class="number">8'b00000000</span>),</span><br><span class="line">        <span class="variable">.sseg_select</span>(<span class="number">8'b00000000</span>),</span><br><span class="line">        <span class="variable">.an</span>(an),</span><br><span class="line">        <span class="variable">.dp</span>(dp),</span><br><span class="line">        <span class="variable">.sseg</span>(sseg)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure>

<img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231221200716954.png" class="" title="image-20231221200716954">

<h3 id="设计乘法器并显示在数码管中"><a href="#设计乘法器并显示在数码管中" class="headerlink" title="设计乘法器并显示在数码管中"></a>设计乘法器并显示在数码管中</h3><style>.cbyvnobkmllw{zoom:50%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231217183726547.png" class="cbyvnobkmllw" alt="image-20231217183726547">

<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sseg_scan_display_top(clk,rstn,op0,op1,an,dp,sseg);</span><br><span class="line">    <span class="keyword">input</span> clk,rstn;</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] op0,op1;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] an;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> dp;</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">6</span>:<span class="number">0</span>] sseg;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] mul_temp;</span><br><span class="line">    </span><br><span class="line">    Mult <span class="variable">#(.N(4),.M(4))</span> u_Mult(</span><br><span class="line">        <span class="variable">.op0</span>(op0),</span><br><span class="line">        <span class="variable">.op1</span>(op1),</span><br><span class="line">        <span class="variable">.mul_result</span>(mul_temp)</span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line">    scan_led_hex_disp u_scan_led_hex_disp(</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.rstn</span>(rstn),</span><br><span class="line">        <span class="variable">.hex7</span>(op0),</span><br><span class="line">        <span class="variable">.hex5</span>(op1),</span><br><span class="line">        <span class="variable">.hex3</span>(mul_temp[<span class="number">7</span>:<span class="number">4</span>]),</span><br><span class="line">        <span class="variable">.hex2</span>(mul_temp[<span class="number">3</span>:<span class="number">0</span>]),</span><br><span class="line">        <span class="variable">.dp_in</span>(<span class="number">8'b00000000</span>),</span><br><span class="line">        <span class="variable">.sseg_select</span>(<span class="number">8'b01010011</span>),</span><br><span class="line">        <span class="variable">.an</span>(an),</span><br><span class="line">        <span class="variable">.dp</span>(dp),</span><br><span class="line">        <span class="variable">.sseg</span>(sseg)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure>

<style>.trqhxmdxnruw{zoom:80%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231221200745218.png" class="trqhxmdxnruw" alt="image-20231221200745218">

<h2 id="秒表"><a href="#秒表" class="headerlink" title="秒表"></a>秒表</h2><style>.fwnpsjrprhwl{zoom:67%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231217184249045.png" class="fwnpsjrprhwl" alt="image-20231217184249045">

<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Watch(clk,rst,go,d0,d1,d2);</span><br><span class="line">    <span class="keyword">input</span> clk,rstn;</span><br><span class="line">    <span class="keyword">input</span> go;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] d0,d1,d2;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">parameter</span> M=<span class="number">10000000</span>;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">23</span>:<span class="number">0</span>] cnt;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst) cnt&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(go) cnt&lt;=cnt+<span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt==M-<span class="number">1</span>) cnt&lt;=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst) d0&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(d0 == <span class="number">4'd9</span> &amp; cnt==M-<span class="number">1</span>) d0&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt==M-<span class="number">1</span>) d0&lt;=d0+<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst) d1&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(d1 == <span class="number">4'd9</span> &amp; d0 == <span class="number">4'd9</span> &amp; cnt == M-<span class="number">1</span>) d1&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(d0 == <span class="number">4'd9</span> &amp; cnt == M-<span class="number">1</span>) d1&lt;=d1+<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst) d2&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(d2 == <span class="number">4'd9</span> &amp; d1 == <span class="number">4'd9</span> &amp; d0 == <span class="number">4'd9</span> &amp; cnt == M-<span class="number">1</span>) d1&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(d1 == <span class="number">4'd9</span> &amp; d0 == <span class="number">4'd9</span> &amp; cnt == M-<span class="number">1</span>) d1&lt;=d1+<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ns</span></span><br><span class="line"><span class="keyword">module</span> tb_Watch();</span><br><span class="line">    <span class="keyword">reg</span> clk;</span><br><span class="line">    <span class="keyword">reg</span> rstn;</span><br><span class="line">    <span class="keyword">reg</span> go;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] d0,d1,d2;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk = <span class="number">0</span>;</span><br><span class="line">        go = <span class="number">0</span>;</span><br><span class="line">        rstn = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> #<span class="number">2</span> clk=~clk;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        #<span class="number">10</span> go = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">15</span> go = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">15</span> go = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        #<span class="number">2</span> rstn = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">3</span> rst = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">20</span> rst = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">5</span> rst = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    Watch <span class="variable">#(.M(2))</span> u_Watch(</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.rstn</span>(rstn),</span><br><span class="line">        <span class="variable">.go</span>(go),</span><br><span class="line">        <span class="variable">.d0</span>(d0),</span><br><span class="line">        <span class="variable">.d1</span>(d1),</span><br><span class="line">        <span class="variable">.d2</span>(d2)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure>

<img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231221201450986.png" class="" title="image-20231221201450986">

<h3 id="秒表-数码管"><a href="#秒表-数码管" class="headerlink" title="秒表+数码管"></a>秒表+数码管</h3><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sseg_scan_display_top(clk,rst,go,an,dp,sseg);</span><br><span class="line">    <span class="keyword">input</span> clk,rstn;</span><br><span class="line">    <span class="keyword">input</span> go;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] an;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> dp;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">6</span>:<span class="number">0</span>] sseg;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] d0;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] d1;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] d2;</span><br><span class="line">    </span><br><span class="line">    Watch u_watch(</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.rstn</span>(rstn),</span><br><span class="line">        <span class="variable">.go</span>(go),</span><br><span class="line">        <span class="variable">.d0</span>(d0),</span><br><span class="line">        <span class="variable">.d1</span>(d1),</span><br><span class="line">        <span class="variable">.d2</span>(d2)</span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line">    sseg_scan_display u_sseg_scan_display(</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.rstn</span>(rstn),</span><br><span class="line">        <span class="variable">.hex2</span>(d2),</span><br><span class="line">        <span class="variable">.hex1</span>(d1),</span><br><span class="line">        <span class="variable">.hex0</span>(d0),</span><br><span class="line">        <span class="variable">.dp_in</span>(<span class="number">8'b00000010</span>),</span><br><span class="line">        <span class="variable">.sseg_select</span>(<span class="number">8'b11111000</span>),</span><br><span class="line">        <span class="variable">.an</span>(an),</span><br><span class="line">        <span class="variable">.dp</span>(dp),</span><br><span class="line">        <span class="variable">.sseg</span>(sseg)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure>

<h1 id="状态机设计实例"><a href="#状态机设计实例" class="headerlink" title="状态机设计实例"></a>状态机设计实例</h1><h2 id="序列检测器"><a href="#序列检测器" class="headerlink" title="序列检测器"></a>序列检测器</h2><style>.mvtmsfoefido{zoom:50%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231217184508527.png" class="mvtmsfoefido" alt="image-20231217184508527">

<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Seq_det_moore(clk,rst,din,y);</span><br><span class="line">    <span class="keyword">input</span> clk,rst;</span><br><span class="line">    <span class="keyword">input</span> din;</span><br><span class="line">    <span class="keyword">output</span> y;</span><br><span class="line">    <span class="keyword">localparam</span> [<span class="number">2</span>:<span class="number">0</span>] s0=<span class="number">3'b000</span>,s1=<span class="number">3'b001</span>,s2=<span class="number">3'b010</span>,s3=<span class="number">3'b011</span>,s4=<span class="number">3'b100</span>;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] cs,nst;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst) cs&lt;=s0;</span><br><span class="line">        <span class="keyword">else</span> cs&lt;=nst;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @* <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(cs)</span><br><span class="line">            s0: <span class="keyword">if</span>(din) nst=s1;</span><br><span class="line">            	<span class="keyword">else</span> nst=s0;</span><br><span class="line">            s1: <span class="keyword">if</span>(din) nst=s2;</span><br><span class="line">            	<span class="keyword">else</span> nst=s0;</span><br><span class="line">            s2: <span class="keyword">if</span>(din) nst=s2;</span><br><span class="line">            	<span class="keyword">else</span> nst=s3;</span><br><span class="line">            s3: <span class="keyword">if</span>(din) nst=s4;</span><br><span class="line">            	<span class="keyword">else</span> nst=s0;</span><br><span class="line">            s4: <span class="keyword">if</span>(din) nst=s1;</span><br><span class="line">           	 	<span class="keyword">else</span> nst=s0;</span><br><span class="line">            <span class="keyword">default</span>: nst=s0;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> y=(cs==s4);</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"><span class="keyword">module</span> tb_Seq_det_moore;</span><br><span class="line">    <span class="keyword">reg</span> Clk,Rst_;</span><br><span class="line">    <span class="keyword">reg</span> din;</span><br><span class="line">    <span class="keyword">wire</span> y;</span><br><span class="line">    <span class="keyword">localparam</span> N = <span class="number">5</span>,M = <span class="number">2</span>*N;</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        Clk = <span class="number">0</span>;</span><br><span class="line">        Rst_ = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">7</span> Rst_ = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> #N Clk = ~Clk;</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        din = <span class="number">1</span>;</span><br><span class="line">        <span class="variable">#(2*M)</span> din=<span class="number">0</span>;</span><br><span class="line">        #M din=<span class="number">1</span>;</span><br><span class="line">        <span class="variable">#(3*M)</span> din=<span class="number">0</span>;</span><br><span class="line">        #M din=<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> #<span class="number">100</span> finish;</span><br><span class="line">    </span><br><span class="line">    Seq_det_moore U_Seq_det_moore(Clk,Rst_,din,y);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure>

<style>.rmudflmyifbt{zoom: 50%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231221201903104.png" class="rmudflmyifbt" alt="image-20231221201903104">

<style>.ubvcbnxeocgk{zoom:50%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231217184538592.png" class="ubvcbnxeocgk" alt="image-20231217184538592">

<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Seq_det_mealy(clk,rst,din,y);</span><br><span class="line">    <span class="keyword">input</span> clk,rst;</span><br><span class="line">    <span class="keyword">input</span> din;</span><br><span class="line">    <span class="keyword">output</span> y;</span><br><span class="line">    <span class="keyword">localparam</span> [<span class="number">1</span>:<span class="number">0</span>] s0=<span class="number">3'b00</span>,s1=<span class="number">3'b01</span>,s2=<span class="number">3'b10</span>,s3=<span class="number">3'b11</span>;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] cs,nst;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst) cs&lt;=s0;</span><br><span class="line">        <span class="keyword">else</span> cs&lt;=nst;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @* <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(cs)</span><br><span class="line">            s0: <span class="keyword">if</span>(din) nst=s1;</span><br><span class="line">            	<span class="keyword">else</span> nst=s0;</span><br><span class="line">            s1: <span class="keyword">if</span>(din) nst=s2;</span><br><span class="line">            	<span class="keyword">else</span> nst=s0;</span><br><span class="line">            s2: <span class="keyword">if</span>(din) nst=s2;</span><br><span class="line">            	<span class="keyword">else</span> nst=s3;</span><br><span class="line">            s3: nst=s0;</span><br><span class="line">            <span class="keyword">default</span>: nst=s0;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> y=(cs==s3&amp;&amp;din==<span class="number">1</span>);</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure>

<img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231221201936625.png" class="" title="image-20231221201936625">

<h2 id="按键消抖电路"><a href="#按键消抖电路" class="headerlink" title="按键消抖电路"></a>按键消抖电路</h2><style>.odbfbitpvgyt{zoom:50%;}</style><img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231217184732172.png" class="odbfbitpvgyt" alt="image-20231217184732172">

<img src="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/image-20231217184653792.png" class="" title="image-20231217184653792">

<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Key_debounce(sw,clk,rst,out);</span><br><span class="line">    <span class="keyword">input</span> sw,clk,rst;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> out;</span><br><span class="line">    <span class="keyword">localparam</span> [<span class="number">2</span>:<span class="number">0</span>] zero=<span class="number">3'b000</span>,zero1=<span class="number">3'b001</span>,zero2=<span class="number">3'b010</span>,zero3=<span class="number">3'b011</span>,</span><br><span class="line">    					one=<span class="number">3'b100</span>,one1=<span class="number">3'b101</span>,one2=<span class="number">3'b110</span>,one3=<span class="number">3'b111</span>;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] cs,nst;</span><br><span class="line">    <span class="keyword">wire</span> tick;</span><br><span class="line">    <span class="keyword">reg</span> [N-<span class="number">1</span>:<span class="number">0</span>] regN;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst) regN&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> regN&lt;=regN+<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> tick=(regN==<span class="number">0</span>)?<span class="number">1'b1</span>:<span class="number">1'b0</span>;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst) cs&lt;=zero;</span><br><span class="line">        <span class="keyword">else</span> cs&lt;=nst;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @* <span class="keyword">begin</span></span><br><span class="line">        nst=cs;</span><br><span class="line">        <span class="keyword">case</span>(cs)</span><br><span class="line">            zero:</span><br><span class="line">                <span class="keyword">if</span>(sw) nst=zero1;</span><br><span class="line">            zero1:</span><br><span class="line">                <span class="keyword">if</span>(!sw) nst=zero;</span><br><span class="line">            	<span class="keyword">else</span> <span class="keyword">if</span>(tick) nst=zero2;</span><br><span class="line">            zero2:</span><br><span class="line">                <span class="keyword">if</span>(!sw) nst=zero;</span><br><span class="line">            	<span class="keyword">else</span> <span class="keyword">if</span>(tick) nst=zero3;</span><br><span class="line">            zero3:</span><br><span class="line">                <span class="keyword">if</span>(!sw) nst=zero;</span><br><span class="line">            	<span class="keyword">else</span> <span class="keyword">if</span>(tick) nst=one;</span><br><span class="line">            one:</span><br><span class="line">                <span class="keyword">if</span>(sw) nst=one1;</span><br><span class="line">            one1:</span><br><span class="line">                <span class="keyword">if</span>(sw) nst=one;</span><br><span class="line">            	<span class="keyword">else</span> <span class="keyword">if</span>(tick) nst=one2;</span><br><span class="line">            one2:</span><br><span class="line">                <span class="keyword">if</span>(sw) nst=one;</span><br><span class="line">            	<span class="keyword">else</span> <span class="keyword">if</span>(tick) nst=one3;</span><br><span class="line">            one3:</span><br><span class="line">                <span class="keyword">if</span>(sw) nst=one;</span><br><span class="line">            	<span class="keyword">else</span> <span class="keyword">if</span>(tick) nst=zero;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @* <span class="keyword">begin</span></span><br><span class="line">        out = <span class="number">1'b0</span>;</span><br><span class="line">        <span class="keyword">case</span>(cs)</span><br><span class="line">            one,one1,one2: out = <span class="number">1'b1</span>;</span><br><span class="line">            one3:</span><br><span class="line">                <span class="keyword">if</span>({sw,tick}!=<span class="number">2'b01</span>) out = <span class="number">1'b1</span>;</span><br><span class="line">            zero3:</span><br><span class="line">                <span class="keyword">if</span>(sw &amp; tick)</span><br><span class="line">                    out = <span class="number">1'b1</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure>

</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="http://example.com">Endorphin</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/">http://example.com/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://example.com" target="_blank">Endorphin's Blog</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/%E4%B8%93%E4%B8%9A%E8%AF%BE/">专业课</a></div><div class="post_share"><div class="social-share" data-image="https://tse4-mm.cn.bing.net/th/id/OIP-C.WRUHUqRfulfxFQ8Z3GihKQAAAA?w=202&amp;h=202&amp;c=7&amp;r=0&amp;o=5&amp;dpr=1.3&amp;pid=1.7" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/js/social-share.min.js" defer=""></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-full"><a href="/2024/05/28/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C/" title="计算机网络"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">计算机网络</div></div></a></div></nav></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="https://tse4-mm.cn.bing.net/th/id/OIP-C.WRUHUqRfulfxFQ8Z3GihKQAAAA?w=202&amp;h=202&amp;c=7&amp;r=0&amp;o=5&amp;dpr=1.3&amp;pid=1.7" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"></div><div class="author-info__name">Endorphin</div><div class="author-info__description">An IT Student</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">3</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">2</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">0</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/EndorphinFluoxetine"><i class="fab fa-github"></i><span>Github</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/EndorphinFluoxetine" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:dongzhencs@nwafu.edu.cn" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">If you have any suggestion, welcome to contact me!</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%A6%82%E5%BF%B5%E7%AE%80%E7%AD%94"><span class="toc-number">1.</span> <span class="toc-text">概念简答</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BB%80%E4%B9%88%E6%98%AFFPGA%EF%BC%9F"><span class="toc-number">1.1.</span> <span class="toc-text">什么是FPGA？</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#FPGA%E4%B8%8ECPLD%E5%8C%BA%E5%88%AB%EF%BC%9F"><span class="toc-number">1.2.</span> <span class="toc-text">FPGA与CPLD区别？</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#FPGA%E4%B8%8E%E5%8D%95%E7%89%87%E6%9C%BA%E5%8C%BA%E5%88%AB%EF%BC%9F"><span class="toc-number">1.3.</span> <span class="toc-text">FPGA与单片机区别？</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%90%8C%E4%B8%80%E7%94%B5%E8%B7%AF%E4%B8%8D%E5%90%8C%E7%BA%A7%E5%88%AB%E7%9A%84Verilog%E6%8A%BD%E8%B1%A1%E6%A8%A1%E5%9E%8B"><span class="toc-number">1.4.</span> <span class="toc-text">同一电路不同级别的Verilog抽象模型</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#memory%E5%9E%8B%E5%92%8Creg%E7%B1%BB%E5%9E%8B%E5%8C%BA%E5%88%AB"><span class="toc-number">1.5.</span> <span class="toc-text">memory型和reg类型区别</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BB%80%E4%B9%88%E6%98%AFtestbench"><span class="toc-number">1.6.</span> <span class="toc-text">什么是testbench</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%E5%AE%9E%E4%BE%8B"><span class="toc-number">2.</span> <span class="toc-text">组合逻辑电路设计实例</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%A4%9A%E8%B7%AF%E9%80%89%E6%8B%A9%E5%99%A8"><span class="toc-number">2.1.</span> <span class="toc-text">多路选择器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%AF%94%E8%BE%83%E5%99%A8"><span class="toc-number">2.2.</span> <span class="toc-text">比较器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%AF%91%E7%A0%81%E5%99%A8"><span class="toc-number">2.3.</span> <span class="toc-text">译码器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%BC%96%E7%A0%81%E5%99%A8"><span class="toc-number">2.4.</span> <span class="toc-text">编码器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#16%E8%BF%9B%E5%88%B6%E6%95%B07%E6%AE%B5LED%E6%98%BE%E7%A4%BA%E8%AF%91%E7%A0%81%E5%99%A8"><span class="toc-number">2.5.</span> <span class="toc-text">16进制数7段LED显示译码器</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%E5%AE%9E%E4%BE%8B"><span class="toc-number">3.</span> <span class="toc-text">时序逻辑电路设计实例</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="toc-number">3.1.</span> <span class="toc-text">计数器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%8C%89%E9%94%AE%E8%BE%B9%E6%B2%BF%E6%A3%80%E6%B5%8B%E7%94%B5%E8%B7%AF"><span class="toc-number">3.2.</span> <span class="toc-text">按键边沿检测电路</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%B5%81%E6%B0%B4%E7%81%AF"><span class="toc-number">3.3.</span> <span class="toc-text">流水灯</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%8C%89%E9%94%AE%E6%A3%80%E6%B5%8B-%E6%B5%81%E6%B0%B4%E7%81%AF"><span class="toc-number">3.4.</span> <span class="toc-text">按键检测+流水灯</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%91%BC%E5%90%B8%E7%81%AF"><span class="toc-number">3.5.</span> <span class="toc-text">呼吸灯</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%95%B0%E7%A0%81%E7%AE%A1%E6%89%AB%E6%8F%8F%E6%98%BE%E7%A4%BA%E7%94%B5%E8%B7%AF"><span class="toc-number">3.6.</span> <span class="toc-text">数码管扫描显示电路</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#8%E4%B8%AA%E6%95%B0%E7%A0%81%E7%AE%A1%E6%89%AB%E6%8F%8F%E6%98%BE%E7%A4%BA%E7%94%B5%E8%B7%AF"><span class="toc-number">3.6.1.</span> <span class="toc-text">8个数码管扫描显示电路</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%BE%E8%AE%A1%E4%B9%98%E6%B3%95%E5%99%A8%E5%B9%B6%E6%98%BE%E7%A4%BA%E5%9C%A8%E6%95%B0%E7%A0%81%E7%AE%A1%E4%B8%AD"><span class="toc-number">3.6.2.</span> <span class="toc-text">设计乘法器并显示在数码管中</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%A7%92%E8%A1%A8"><span class="toc-number">3.7.</span> <span class="toc-text">秒表</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%A7%92%E8%A1%A8-%E6%95%B0%E7%A0%81%E7%AE%A1"><span class="toc-number">3.7.1.</span> <span class="toc-text">秒表+数码管</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%8A%B6%E6%80%81%E6%9C%BA%E8%AE%BE%E8%AE%A1%E5%AE%9E%E4%BE%8B"><span class="toc-number">4.</span> <span class="toc-text">状态机设计实例</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B%E5%99%A8"><span class="toc-number">4.1.</span> <span class="toc-text">序列检测器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%8C%89%E9%94%AE%E6%B6%88%E6%8A%96%E7%94%B5%E8%B7%AF"><span class="toc-number">4.2.</span> <span class="toc-text">按键消抖电路</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2024/05/28/My-first-blog/" title="My first blog">My first blog</a><time datetime="2024-05-28T08:38:37.271Z" title="发表于 2024-05-28 16:38:37">2024-05-28</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2024/05/28/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C/" title="计算机网络">计算机网络</a><time datetime="2024-05-27T16:00:00.000Z" title="发表于 2024-05-28 00:00:00">2024-05-28</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2024/01/01/%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/%E7%A1%AC%E4%BB%B6%E7%BC%96%E7%A8%8B/" title="硬件编程">硬件编程</a><time datetime="2023-12-31T16:00:00.000Z" title="发表于 2024-01-01 00:00:00">2024-01-01</time></div></div></div></div></div></div></main><footer id="footer" style="background: transparent"><div id="footer-wrap"><div class="copyright">©2020 - 2024 By Endorphin</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=4.13.0"></script><script src="/js/main.js?v=4.13.0"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.33/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    tex: {
      inlineMath: [['$', '$'], ['\\(', '\\)']],
      tags: 'ams'
    },
    chtml: {
      scale: 1.1
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, '']
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax@3.2.2/es5/tex-mml-chtml.min.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typesetPromise()
}</script></div><script async="" data-pjax="" src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>