#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jun 16 10:46:17 2023
# Process ID: 6788
# Current directory: E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6516 E:\Fotos lab digitales\GVI10_sesion8\actividad1\project_1\project_1.xpr
# Log file: E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/vivado.log
# Journal file: E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1\vivado.jou
# Running On: Chano_ELO, OS: Windows, CPU Frequency: 2994 MHz, CPU Physical cores: 12, Host memory: 7907 MB
#-----------------------------------------------------------
start_gui
open_project {E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1133.980 ; gain = 212.055
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/utils_1/imports/synth_1/S8_actividad1.dcp with file E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.runs/synth_1/S8_actividad1.dcp
launch_runs synth_1 -jobs 6
[Fri Jun 16 10:55:49 2023] Launched synth_1...
Run output will be captured here: E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/BCD_to_sevenSeg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_sevenSeg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Dec_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dec_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Mux_temporal_multi_bits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_temporal_multi_bits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/PB_debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PB_Debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/ReversePolishFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReversePolishFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S4_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S4_actividad3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S6_Actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S6_Actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S8_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S8_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/counter_Nbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_Nbits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/reg_param.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sim_1/new/test3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test3
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'DisplayFormat' is not connected on this instance [E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sim_1/new/test3.sv:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PB_Debouncer_default
Compiling module xil_defaultlib.ReversePolishFSM
Compiling module xil_defaultlib.reg_param(N=16)
Compiling module xil_defaultlib.reg_param(N=2)
Compiling module xil_defaultlib.S4_actividad3(M=16)
Compiling module xil_defaultlib.reg_param(N=5)
Compiling module xil_defaultlib.S6_Actividad1
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.counter_Nbits
Compiling module xil_defaultlib.Mux_temporal_multi_bits
Compiling module xil_defaultlib.Dec_8
Compiling module xil_defaultlib.BCD_to_sevenSeg
Compiling module xil_defaultlib.S4_actividad1
Compiling module xil_defaultlib.S8_actividad1
Compiling module xil_defaultlib.test3
Compiling module xil_defaultlib.glbl
Built simulation snapshot test3_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1156.738 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test3_behav -key {Behavioral:sim_1:Functional:test3} -tclbatch {test3.tcl} -view {{E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/test3_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/test3_behav.wcfg}
source test3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1173.594 ; gain = 16.855
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/BCD_to_sevenSeg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_sevenSeg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Dec_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dec_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Mux_temporal_multi_bits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_temporal_multi_bits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/PB_debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PB_Debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/ReversePolishFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReversePolishFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S4_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S4_actividad3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S6_Actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S6_Actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S8_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S8_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/counter_Nbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_Nbits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/reg_param.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sim_1/new/test3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test3
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'DisplayFormat' is not connected on this instance [E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sim_1/new/test3.sv:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PB_Debouncer_default
Compiling module xil_defaultlib.ReversePolishFSM
Compiling module xil_defaultlib.reg_param(N=16)
Compiling module xil_defaultlib.reg_param(N=2)
Compiling module xil_defaultlib.S4_actividad3(M=16)
Compiling module xil_defaultlib.reg_param(N=5)
Compiling module xil_defaultlib.S6_Actividad1
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.counter_Nbits
Compiling module xil_defaultlib.Mux_temporal_multi_bits
Compiling module xil_defaultlib.Dec_8
Compiling module xil_defaultlib.BCD_to_sevenSeg
Compiling module xil_defaultlib.S4_actividad1
Compiling module xil_defaultlib.S8_actividad1
Compiling module xil_defaultlib.test3
Compiling module xil_defaultlib.glbl
Built simulation snapshot test3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1181.148 ; gain = 7.555
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/BCD_to_sevenSeg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_sevenSeg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Dec_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dec_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Mux_temporal_multi_bits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_temporal_multi_bits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/PB_debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PB_Debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/ReversePolishFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReversePolishFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S4_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S4_actividad3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S6_Actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S6_Actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S8_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S8_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/counter_Nbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_Nbits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/reg_param.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sim_1/new/test3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test3
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'DisplayFormat' is not connected on this instance [E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sim_1/new/test3.sv:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PB_Debouncer_default
Compiling module xil_defaultlib.ReversePolishFSM
Compiling module xil_defaultlib.reg_param(N=16)
Compiling module xil_defaultlib.reg_param(N=2)
Compiling module xil_defaultlib.S4_actividad3(M=16)
Compiling module xil_defaultlib.reg_param(N=5)
Compiling module xil_defaultlib.S6_Actividad1
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.counter_Nbits
Compiling module xil_defaultlib.Mux_temporal_multi_bits
Compiling module xil_defaultlib.Dec_8
Compiling module xil_defaultlib.BCD_to_sevenSeg
Compiling module xil_defaultlib.S4_actividad1
Compiling module xil_defaultlib.S8_actividad1
Compiling module xil_defaultlib.test3
Compiling module xil_defaultlib.glbl
Built simulation snapshot test3_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1182.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1182.789 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1182.789 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/BCD_to_sevenSeg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_sevenSeg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Dec_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dec_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Mux_temporal_multi_bits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_temporal_multi_bits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/PB_debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PB_Debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/ReversePolishFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReversePolishFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S4_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S4_actividad3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S6_Actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S6_Actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S8_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S8_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/counter_Nbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_Nbits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/reg_param.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sim_1/new/test3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test3
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'DisplayFormat' is not connected on this instance [E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sim_1/new/test3.sv:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PB_Debouncer_default
Compiling module xil_defaultlib.ReversePolishFSM
Compiling module xil_defaultlib.reg_param(N=16)
Compiling module xil_defaultlib.reg_param(N=2)
Compiling module xil_defaultlib.S4_actividad3(M=16)
Compiling module xil_defaultlib.reg_param(N=5)
Compiling module xil_defaultlib.S6_Actividad1
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.counter_Nbits
Compiling module xil_defaultlib.Mux_temporal_multi_bits
Compiling module xil_defaultlib.Dec_8
Compiling module xil_defaultlib.BCD_to_sevenSeg
Compiling module xil_defaultlib.S4_actividad1
Compiling module xil_defaultlib.S8_actividad1
Compiling module xil_defaultlib.test3
Compiling module xil_defaultlib.glbl
Built simulation snapshot test3_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1184.195 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1184.195 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1184.195 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/BCD_to_sevenSeg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_sevenSeg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Dec_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dec_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Mux_temporal_multi_bits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_temporal_multi_bits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/PB_debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PB_Debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/ReversePolishFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReversePolishFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S4_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S4_actividad3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S6_Actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S6_Actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S8_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S8_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/counter_Nbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_Nbits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/reg_param.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sim_1/new/test3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test3
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'DisplayFormat' is not connected on this instance [E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sim_1/new/test3.sv:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PB_Debouncer_default
Compiling module xil_defaultlib.ReversePolishFSM
Compiling module xil_defaultlib.reg_param(N=16)
Compiling module xil_defaultlib.reg_param(N=2)
Compiling module xil_defaultlib.S4_actividad3(M=16)
Compiling module xil_defaultlib.reg_param(N=5)
Compiling module xil_defaultlib.S6_Actividad1
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.counter_Nbits
Compiling module xil_defaultlib.Mux_temporal_multi_bits
Compiling module xil_defaultlib.Dec_8
Compiling module xil_defaultlib.BCD_to_sevenSeg
Compiling module xil_defaultlib.S4_actividad1
Compiling module xil_defaultlib.S8_actividad1
Compiling module xil_defaultlib.test3
Compiling module xil_defaultlib.glbl
Built simulation snapshot test3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1224.844 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1224.844 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test3_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'DisplayFormat' is not connected on this instance [E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sim_1/new/test3.sv:14]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1224.844 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test3_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'DisplayFormat' is not connected on this instance [E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sim_1/new/test3.sv:14]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1224.844 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/BCD_to_sevenSeg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_sevenSeg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Dec_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dec_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Mux_temporal_multi_bits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_temporal_multi_bits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/PB_debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PB_Debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/ReversePolishFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReversePolishFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S4_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S4_actividad3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S6_Actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S6_Actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S8_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S8_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/counter_Nbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_Nbits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/reg_param.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sim_1/new/test3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test3
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1802.371 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'DisplayFormat' is not connected on this instance [E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sim_1/new/test3.sv:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PB_Debouncer_default
Compiling module xil_defaultlib.ReversePolishFSM
Compiling module xil_defaultlib.reg_param(N=16)
Compiling module xil_defaultlib.reg_param(N=2)
Compiling module xil_defaultlib.S4_actividad3(M=16)
Compiling module xil_defaultlib.reg_param(N=5)
Compiling module xil_defaultlib.S6_Actividad1
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.counter_Nbits
Compiling module xil_defaultlib.Mux_temporal_multi_bits
Compiling module xil_defaultlib.Dec_8
Compiling module xil_defaultlib.BCD_to_sevenSeg
Compiling module xil_defaultlib.S4_actividad1
Compiling module xil_defaultlib.S8_actividad1
Compiling module xil_defaultlib.test3
Compiling module xil_defaultlib.glbl
Built simulation snapshot test3_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1802.371 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1802.371 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1802.371 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/BCD_to_sevenSeg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_sevenSeg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Dec_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dec_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Mux_temporal_multi_bits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_temporal_multi_bits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/PB_debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PB_Debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/ReversePolishFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReversePolishFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S4_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S4_actividad3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S6_Actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S6_Actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S8_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S8_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/counter_Nbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_Nbits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/reg_param.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sim_1/new/test3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test3
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'DisplayFormat' is not connected on this instance [E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sim_1/new/test3.sv:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PB_Debouncer_default
Compiling module xil_defaultlib.ReversePolishFSM
Compiling module xil_defaultlib.reg_param(N=16)
Compiling module xil_defaultlib.reg_param(N=2)
Compiling module xil_defaultlib.S4_actividad3(M=16)
Compiling module xil_defaultlib.reg_param(N=5)
Compiling module xil_defaultlib.S6_Actividad1
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.counter_Nbits
Compiling module xil_defaultlib.Mux_temporal_multi_bits
Compiling module xil_defaultlib.Dec_8
Compiling module xil_defaultlib.BCD_to_sevenSeg
Compiling module xil_defaultlib.S4_actividad1
Compiling module xil_defaultlib.S8_actividad1
Compiling module xil_defaultlib.test3
Compiling module xil_defaultlib.glbl
Built simulation snapshot test3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1802.371 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1802.371 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/BCD_to_sevenSeg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_sevenSeg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Dec_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dec_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Mux_temporal_multi_bits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_temporal_multi_bits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/PB_debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PB_Debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/ReversePolishFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReversePolishFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S4_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S4_actividad3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S6_Actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S6_Actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S8_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S8_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/counter_Nbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_Nbits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/reg_param.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sim_1/new/test3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test3
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'DisplayFormat' is not connected on this instance [E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sim_1/new/test3.sv:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PB_Debouncer_default
Compiling module xil_defaultlib.ReversePolishFSM
Compiling module xil_defaultlib.reg_param(N=16)
Compiling module xil_defaultlib.reg_param(N=2)
Compiling module xil_defaultlib.S4_actividad3(M=16)
Compiling module xil_defaultlib.reg_param(N=5)
Compiling module xil_defaultlib.S6_Actividad1
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.counter_Nbits
Compiling module xil_defaultlib.Mux_temporal_multi_bits
Compiling module xil_defaultlib.Dec_8
Compiling module xil_defaultlib.BCD_to_sevenSeg
Compiling module xil_defaultlib.S4_actividad1
Compiling module xil_defaultlib.S8_actividad1
Compiling module xil_defaultlib.test3
Compiling module xil_defaultlib.glbl
Built simulation snapshot test3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1802.371 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1802.371 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/BCD_to_sevenSeg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_sevenSeg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Dec_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dec_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/Mux_temporal_multi_bits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_temporal_multi_bits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/PB_debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PB_Debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/ReversePolishFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReversePolishFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S4_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S4_actividad3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S6_Actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S6_Actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/S8_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S8_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/counter_Nbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_Nbits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sources_1/new/reg_param.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sim_1/new/test3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test3
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test3_behav xil_defaultlib.test3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'DisplayFormat' is not connected on this instance [E:/Fotos lab digitales/GVI10_sesion8/actividad1/project_1/project_1.srcs/sim_1/new/test3.sv:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PB_Debouncer_default
Compiling module xil_defaultlib.ReversePolishFSM
Compiling module xil_defaultlib.reg_param(N=16)
Compiling module xil_defaultlib.reg_param(N=2)
Compiling module xil_defaultlib.S4_actividad3(M=16)
Compiling module xil_defaultlib.reg_param(N=5)
Compiling module xil_defaultlib.S6_Actividad1
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.counter_Nbits
Compiling module xil_defaultlib.Mux_temporal_multi_bits
Compiling module xil_defaultlib.Dec_8
Compiling module xil_defaultlib.BCD_to_sevenSeg
Compiling module xil_defaultlib.S4_actividad1
Compiling module xil_defaultlib.S8_actividad1
Compiling module xil_defaultlib.test3
Compiling module xil_defaultlib.glbl
Built simulation snapshot test3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1802.371 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1802.371 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 16 11:14:09 2023...
