

================================================================
== Vivado HLS Report for 'tx_pkg_arbiter_512_s'
================================================================
* Date:           Mon Mar  1 13:04:16 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     4.036|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     223|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     723|    -|
|Register         |        -|      -|    1211|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    1211|     946|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_641_p2                     |     +    |      0|  0|  15|           8|           1|
    |grp_fu_657_p2                     |     +    |      0|  0|  36|          29|           6|
    |and_ln2558_fu_775_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln2580_fu_747_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_condition_221                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_374                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_378                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_390                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_393                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_403                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_406                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_416                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_419                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_430                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_433                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_498                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_499                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_500                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_501                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_502                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_592                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op10_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op118_read_state1    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op153_write_state2   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op155_write_state2   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op156_write_state2   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op158_write_state2   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op159_write_state2   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op161_write_state2   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op31_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op52_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op68_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op87_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op98_read_state1     |    and   |      0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_116_p5           |    and   |      0|  0|   2|           1|           0|
    |grp_nbreadreq_fu_138_p5           |    and   |      0|  0|   2|           1|           0|
    |io_acc_block_signal_op118         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op153         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op156         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op158         |    and   |      0|  0|   2|           1|           1|
    |grp_fu_651_p2                     |   icmp   |      0|  0|  11|           8|           5|
    |grp_fu_668_p2                     |   icmp   |      0|  0|  20|          29|           5|
    |grp_fu_689_p2                     |   icmp   |      0|  0|  20|          29|           5|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |currWord_last_V_1_fu_819_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln2471_fu_825_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln2512_fu_794_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln2558_fu_782_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln2580_fu_753_p2               |    or    |      0|  0|   2|           1|           1|
    |select_ln2434_fu_870_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln2445_fu_879_p3           |  select  |      0|  0|   4|           1|           3|
    |select_ln2471_fu_832_p3           |  select  |      0|  0|   3|           1|           3|
    |select_ln2488_fu_810_p3           |  select  |      0|  0|   8|           1|           1|
    |select_ln2516_fu_801_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln2580_fu_760_p3           |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln2558_fu_769_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln2580_fu_741_p2              |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 223|         158|          87|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                         |   9|          2|    1|          2|
    |ap_phi_mux_phi_ln162_1_phi_fu_294_p4            |  15|          3|    3|          9|
    |ap_phi_mux_phi_ln162_phi_fu_324_p4              |  15|          3|    3|          9|
    |ap_phi_mux_state_flag_16_i_phi_fu_253_p4        |  15|          3|    1|          3|
    |ap_phi_mux_state_flag_20_i_phi_fu_224_p4        |  15|          3|    1|          3|
    |ap_phi_mux_state_flag_22_i_phi_fu_373_p32       |  44|          9|    1|          9|
    |ap_phi_mux_state_flag_3_i_phi_fu_344_p4         |  15|          3|    1|          3|
    |ap_phi_mux_state_flag_9_i_phi_fu_315_p4         |  15|          3|    1|          3|
    |ap_phi_mux_state_new_16_i_phi_fu_262_p4         |  15|          3|    1|          3|
    |ap_phi_mux_state_new_20_i_phi_fu_233_p4         |  15|          3|    3|          9|
    |ap_phi_mux_state_new_22_i_phi_fu_426_p32        |  44|          9|    3|         27|
    |ap_phi_mux_state_new_3_i_phi_fu_353_p4          |  15|          3|    2|          6|
    |ap_phi_mux_tmp_last_V_9_phi_fu_283_p4           |  15|          3|    1|          3|
    |ap_phi_mux_wordCounter_V_flag_1_phi_fu_475_p32  |  15|          3|    1|          3|
    |ap_phi_mux_wordCounter_V_new_11_phi_fu_243_p4   |  15|          3|    8|         24|
    |ap_phi_mux_wordCounter_V_new_13_phi_fu_529_p32  |  41|          8|    8|         64|
    |ap_phi_mux_wordCounter_V_new_1_s_phi_fu_363_p4  |  15|          3|    8|         24|
    |ap_phi_mux_wordCounter_V_new_5_s_phi_fu_334_p4  |  15|          3|    8|         24|
    |ap_phi_mux_wordCounter_V_new_7_s_phi_fu_305_p4  |  15|          3|    8|         24|
    |ap_phi_mux_wordCounter_V_new_9_s_phi_fu_272_p4  |  15|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_tmp_last_V_10_reg_590      |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_tmp_last_V_11_reg_578      |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_tmp_last_V_7_reg_614       |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_tmp_last_V_8_reg_602       |  15|          3|    1|          3|
    |info_words_V                                    |   9|          2|   29|         58|
    |s_axis_mem_read_data_TDATA_blk_n                |   9|          2|    1|          2|
    |s_axis_tx_data_TDATA_blk_n                      |   9|          2|    1|          2|
    |tmp_last_V_9_reg_279                            |  15|          3|    1|          3|
    |tx_pkgInfoFifo_V_sou_blk_n                      |   9|          2|    1|          2|
    |tx_pkgInfoFifo_V_typ_blk_n                      |   9|          2|    1|          2|
    |tx_pkgInfoFifo_V_wor_blk_n                      |   9|          2|    1|          2|
    |tx_rawPayFifo_V_data_blk_n                      |   9|          2|    1|          2|
    |tx_rawPayFifo_V_data_din                        |  15|          3|  512|       1536|
    |tx_rawPayFifo_V_keep_blk_n                      |   9|          2|    1|          2|
    |tx_rawPayFifo_V_keep_din                        |  15|          3|   64|        192|
    |tx_rawPayFifo_V_last_blk_n                      |   9|          2|    1|          2|
    |tx_rawPayFifo_V_last_din                        |  15|          3|    1|          3|
    |tx_rethMerge2rethShi_3_blk_n                    |   9|          2|    1|          2|
    |tx_rethMerge2rethShi_3_din                      |  15|          3|  512|       1536|
    |tx_rethMerge2rethShi_5_blk_n                    |   9|          2|    1|          2|
    |tx_rethMerge2rethShi_5_din                      |  15|          3|   64|        192|
    |tx_rethMerge2rethShi_6_blk_n                    |   9|          2|    1|          2|
    |tx_rethMerge2rethShi_6_din                      |  15|          3|    1|          3|
    |tx_split2aethShift_V_1_blk_n                    |   9|          2|    1|          2|
    |tx_split2aethShift_V_1_din                      |  15|          3|  512|       1536|
    |tx_split2aethShift_V_2_blk_n                    |   9|          2|    1|          2|
    |tx_split2aethShift_V_2_din                      |  15|          3|   64|        192|
    |tx_split2aethShift_V_blk_n                      |   9|          2|    1|          2|
    |tx_split2aethShift_V_din                        |  15|          3|    1|          3|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 723|        148| 1850|       5570|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+-----+----+-----+-----------+
    |                    Name                    |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                   |    1|   0|    1|          0|
    |ap_done_reg                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_last_V_10_reg_590  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_last_V_11_reg_578  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_last_V_7_reg_614   |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_last_V_8_reg_602   |    1|   0|    1|          0|
    |currWord_last_V_1_reg_951                   |    1|   0|    1|          0|
    |info_type                                   |    1|   0|    1|          0|
    |info_words_V                                |   29|   0|   29|          0|
    |reg_695                                     |  512|   0|  512|          0|
    |reg_702                                     |   64|   0|   64|          0|
    |reg_709                                     |  512|   0|  512|          0|
    |reg_716                                     |   64|   0|   64|          0|
    |state                                       |    3|   0|    3|          0|
    |state_load_reg_900                          |    3|   0|    3|          0|
    |tmp_1_reg_956                               |    1|   0|    1|          0|
    |tmp_2_reg_947                               |    1|   0|    1|          0|
    |tmp_3_reg_935                               |    1|   0|    1|          0|
    |tmp_4_reg_928                               |    1|   0|    1|          0|
    |tmp_5_reg_916                               |    1|   0|    1|          0|
    |tmp_6_reg_904                               |    1|   0|    1|          0|
    |tmp_last_V_9_reg_279                        |    1|   0|    1|          0|
    |wordCounter_V                               |    8|   0|    8|          0|
    +--------------------------------------------+-----+----+-----+-----------+
    |Total                                       | 1211|   0| 1211|          0|
    +--------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |      tx_pkg_arbiter<512>      | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |      tx_pkg_arbiter<512>      | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |      tx_pkg_arbiter<512>      | return value |
|ap_done                        | out |    1| ap_ctrl_hs |      tx_pkg_arbiter<512>      | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |      tx_pkg_arbiter<512>      | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |      tx_pkg_arbiter<512>      | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |      tx_pkg_arbiter<512>      | return value |
|s_axis_tx_data_TVALID          |  in |    1|    axis    |    s_axis_tx_data_V_data_V    |    pointer   |
|s_axis_tx_data_TDATA           |  in |  512|    axis    |    s_axis_tx_data_V_data_V    |    pointer   |
|s_axis_mem_read_data_TVALID    |  in |    1|    axis    | s_axis_mem_read_data_V_data_V |    pointer   |
|s_axis_mem_read_data_TDATA     |  in |  512|    axis    | s_axis_mem_read_data_V_data_V |    pointer   |
|tx_pkgInfoFifo_V_typ_dout      |  in |    1|   ap_fifo  |      tx_pkgInfoFifo_V_typ     |    pointer   |
|tx_pkgInfoFifo_V_typ_empty_n   |  in |    1|   ap_fifo  |      tx_pkgInfoFifo_V_typ     |    pointer   |
|tx_pkgInfoFifo_V_typ_read      | out |    1|   ap_fifo  |      tx_pkgInfoFifo_V_typ     |    pointer   |
|tx_pkgInfoFifo_V_sou_dout      |  in |    1|   ap_fifo  |      tx_pkgInfoFifo_V_sou     |    pointer   |
|tx_pkgInfoFifo_V_sou_empty_n   |  in |    1|   ap_fifo  |      tx_pkgInfoFifo_V_sou     |    pointer   |
|tx_pkgInfoFifo_V_sou_read      | out |    1|   ap_fifo  |      tx_pkgInfoFifo_V_sou     |    pointer   |
|tx_pkgInfoFifo_V_wor_dout      |  in |   29|   ap_fifo  |      tx_pkgInfoFifo_V_wor     |    pointer   |
|tx_pkgInfoFifo_V_wor_empty_n   |  in |    1|   ap_fifo  |      tx_pkgInfoFifo_V_wor     |    pointer   |
|tx_pkgInfoFifo_V_wor_read      | out |    1|   ap_fifo  |      tx_pkgInfoFifo_V_wor     |    pointer   |
|tx_rawPayFifo_V_data_din       | out |  512|   ap_fifo  |      tx_rawPayFifo_V_data     |    pointer   |
|tx_rawPayFifo_V_data_full_n    |  in |    1|   ap_fifo  |      tx_rawPayFifo_V_data     |    pointer   |
|tx_rawPayFifo_V_data_write     | out |    1|   ap_fifo  |      tx_rawPayFifo_V_data     |    pointer   |
|tx_rawPayFifo_V_keep_din       | out |   64|   ap_fifo  |      tx_rawPayFifo_V_keep     |    pointer   |
|tx_rawPayFifo_V_keep_full_n    |  in |    1|   ap_fifo  |      tx_rawPayFifo_V_keep     |    pointer   |
|tx_rawPayFifo_V_keep_write     | out |    1|   ap_fifo  |      tx_rawPayFifo_V_keep     |    pointer   |
|tx_rawPayFifo_V_last_din       | out |    1|   ap_fifo  |      tx_rawPayFifo_V_last     |    pointer   |
|tx_rawPayFifo_V_last_full_n    |  in |    1|   ap_fifo  |      tx_rawPayFifo_V_last     |    pointer   |
|tx_rawPayFifo_V_last_write     | out |    1|   ap_fifo  |      tx_rawPayFifo_V_last     |    pointer   |
|tx_rethMerge2rethShi_3_din     | out |  512|   ap_fifo  |     tx_rethMerge2rethShi_3    |    pointer   |
|tx_rethMerge2rethShi_3_full_n  |  in |    1|   ap_fifo  |     tx_rethMerge2rethShi_3    |    pointer   |
|tx_rethMerge2rethShi_3_write   | out |    1|   ap_fifo  |     tx_rethMerge2rethShi_3    |    pointer   |
|tx_rethMerge2rethShi_5_din     | out |   64|   ap_fifo  |     tx_rethMerge2rethShi_5    |    pointer   |
|tx_rethMerge2rethShi_5_full_n  |  in |    1|   ap_fifo  |     tx_rethMerge2rethShi_5    |    pointer   |
|tx_rethMerge2rethShi_5_write   | out |    1|   ap_fifo  |     tx_rethMerge2rethShi_5    |    pointer   |
|tx_rethMerge2rethShi_6_din     | out |    1|   ap_fifo  |     tx_rethMerge2rethShi_6    |    pointer   |
|tx_rethMerge2rethShi_6_full_n  |  in |    1|   ap_fifo  |     tx_rethMerge2rethShi_6    |    pointer   |
|tx_rethMerge2rethShi_6_write   | out |    1|   ap_fifo  |     tx_rethMerge2rethShi_6    |    pointer   |
|tx_split2aethShift_V_1_din     | out |  512|   ap_fifo  |     tx_split2aethShift_V_1    |    pointer   |
|tx_split2aethShift_V_1_full_n  |  in |    1|   ap_fifo  |     tx_split2aethShift_V_1    |    pointer   |
|tx_split2aethShift_V_1_write   | out |    1|   ap_fifo  |     tx_split2aethShift_V_1    |    pointer   |
|tx_split2aethShift_V_2_din     | out |   64|   ap_fifo  |     tx_split2aethShift_V_2    |    pointer   |
|tx_split2aethShift_V_2_full_n  |  in |    1|   ap_fifo  |     tx_split2aethShift_V_2    |    pointer   |
|tx_split2aethShift_V_2_write   | out |    1|   ap_fifo  |     tx_split2aethShift_V_2    |    pointer   |
|tx_split2aethShift_V_din       | out |    1|   ap_fifo  |      tx_split2aethShift_V     |    pointer   |
|tx_split2aethShift_V_full_n    |  in |    1|   ap_fifo  |      tx_split2aethShift_V     |    pointer   |
|tx_split2aethShift_V_write     | out |    1|   ap_fifo  |      tx_split2aethShift_V     |    pointer   |
|s_axis_tx_data_TREADY          | out |    1|    axis    |    s_axis_tx_data_V_last_V    |    pointer   |
|s_axis_tx_data_TLAST           |  in |    1|    axis    |    s_axis_tx_data_V_last_V    |    pointer   |
|s_axis_tx_data_TKEEP           |  in |   64|    axis    |    s_axis_tx_data_V_keep_V    |    pointer   |
|s_axis_mem_read_data_TREADY    | out |    1|    axis    | s_axis_mem_read_data_V_last_V |    pointer   |
|s_axis_mem_read_data_TLAST     |  in |    1|    axis    | s_axis_mem_read_data_V_last_V |    pointer   |
|s_axis_mem_read_data_TKEEP     |  in |   64|    axis    | s_axis_mem_read_data_V_keep_V |    pointer   |
+-------------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.03>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%state_load = load i3* @state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2425]   --->   Operation 3 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%info_type_load = load i1* @info_type, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2558]   --->   Operation 4 'load' 'info_type_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%info_words_V_load = load i29* @info_words_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2469]   --->   Operation 5 'load' 'info_words_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t_V = load i8* @wordCounter_V, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2460]   --->   Operation 6 'load' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.80ns)   --->   "switch i3 %state_load, label %._crit_edge2.i [
    i3 0, label %0
    i3 -4, label %4
    i3 -3, label %5
    i3 1, label %6
    i3 2, label %7
    i3 3, label %9
    i3 -2, label %10
  ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2425]   --->   Operation 7 'switch' <Predicate = true> <Delay = 0.80>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %s_axis_tx_data_V_data_V, i64* %s_axis_tx_data_V_keep_V, i1* %s_axis_tx_data_V_last_V, i32 1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2567]   --->   Operation 8 'nbreadreq' 'tmp_6' <Predicate = (state_load == 6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 9 [1/1] (0.80ns)   --->   "br i1 %tmp_6, label %._crit_edge24.i, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2567]   --->   Operation 9 'br' <Predicate = (state_load == 6)> <Delay = 0.80>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_203 = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %s_axis_tx_data_V_data_V, i64* %s_axis_tx_data_V_keep_V, i1* %s_axis_tx_data_V_last_V)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2569]   --->   Operation 10 'read' 'empty_203' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_data_V_14 = extractvalue { i512, i64, i1 } %empty_203, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2569]   --->   Operation 11 'extractvalue' 'tmp_data_V_14' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_keep_V_14 = extractvalue { i512, i64, i1 } %empty_203, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2569]   --->   Operation 12 'extractvalue' 'tmp_keep_V_14' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_last_V_16 = extractvalue { i512, i64, i1 } %empty_203, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2569]   --->   Operation 13 'extractvalue' 'tmp_last_V_16' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.76ns)   --->   "%add_ln700_5 = add i8 %t_V, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2570]   --->   Operation 14 'add' 'add_ln700_5' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.84ns)   --->   "%icmp_ln879_5 = icmp eq i8 %add_ln700_5, 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2575]   --->   Operation 15 'icmp' 'icmp_ln879_5' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "br i1 %icmp_ln879_5, label %._crit_edge26.i, label %._crit_edge25.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2575]   --->   Operation 16 'br' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.65>
ST_1 : Operation 17 [1/1] (0.98ns)   --->   "%add_ln701_4 = add i29 %info_words_V_load, -16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2579]   --->   Operation 17 'add' 'add_ln701_4' <Predicate = (state_load == 6 & tmp_6 & icmp_ln879_5)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.73ns)   --->   "store i29 %add_ln701_4, i29* @info_words_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2579]   --->   Operation 18 'store' <Predicate = (state_load == 6 & tmp_6 & icmp_ln879_5)> <Delay = 0.73>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node and_ln2580)   --->   "%xor_ln2580 = xor i1 %info_type_load, true" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2580]   --->   Operation 19 'xor' 'xor_ln2580' <Predicate = (state_load == 6 & tmp_6 & icmp_ln879_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.01ns)   --->   "%icmp_ln899_1 = icmp ult i29 %add_ln701_4, 17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2580]   --->   Operation 20 'icmp' 'icmp_ln899_1' <Predicate = (state_load == 6 & tmp_6 & icmp_ln879_5)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln2580 = and i1 %icmp_ln899_1, %xor_ln2580" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2580]   --->   Operation 21 'and' 'and_ln2580' <Predicate = (state_load == 6 & tmp_6 & icmp_ln879_5)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.28ns)   --->   "%or_ln2580 = or i1 %tmp_last_V_16, %and_ln2580" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2580]   --->   Operation 22 'or' 'or_ln2580' <Predicate = (state_load == 6 & tmp_6 & icmp_ln879_5)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.20ns)   --->   "%select_ln2580 = select i1 %and_ln2580, i3 -4, i3 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2580]   --->   Operation 23 'select' 'select_ln2580' <Predicate = (state_load == 6 & tmp_6 & icmp_ln879_5)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.65ns)   --->   "br label %._crit_edge25.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2584]   --->   Operation 24 'br' <Predicate = (state_load == 6 & tmp_6 & icmp_ln879_5)> <Delay = 0.65>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%state_flag_20_i = phi i1 [ %or_ln2580, %._crit_edge26.i ], [ %tmp_last_V_16, %._crit_edge24.i ]"   --->   Operation 25 'phi' 'state_flag_20_i' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%state_new_20_i = phi i3 [ %select_ln2580, %._crit_edge26.i ], [ 0, %._crit_edge24.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2580]   --->   Operation 26 'phi' 'state_new_20_i' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%wordCounter_V_new_11 = phi i8 [ 0, %._crit_edge26.i ], [ %add_ln700_5, %._crit_edge24.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2570]   --->   Operation 27 'phi' 'wordCounter_V_new_11' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.80ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2586]   --->   Operation 28 'br' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.80>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %s_axis_mem_read_data_V_data_V, i64* %s_axis_mem_read_data_V_keep_V, i1* %s_axis_mem_read_data_V_last_V, i32 1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2545]   --->   Operation 29 'nbreadreq' 'tmp_5' <Predicate = (state_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 30 [1/1] (0.80ns)   --->   "br i1 %tmp_5, label %._crit_edge19.i, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2545]   --->   Operation 30 'br' <Predicate = (state_load == 3)> <Delay = 0.80>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_202 = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %s_axis_mem_read_data_V_data_V, i64* %s_axis_mem_read_data_V_keep_V, i1* %s_axis_mem_read_data_V_last_V)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2547]   --->   Operation 31 'read' 'empty_202' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_V_13 = extractvalue { i512, i64, i1 } %empty_202, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2547]   --->   Operation 32 'extractvalue' 'tmp_data_V_13' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_keep_V_13 = extractvalue { i512, i64, i1 } %empty_202, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2547]   --->   Operation 33 'extractvalue' 'tmp_keep_V_13' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_last_V_15 = extractvalue { i512, i64, i1 } %empty_202, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2547]   --->   Operation 34 'extractvalue' 'tmp_last_V_15' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.76ns)   --->   "%add_ln700_4 = add i8 %t_V, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2548]   --->   Operation 35 'add' 'add_ln700_4' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.84ns)   --->   "%icmp_ln879_4 = icmp eq i8 %add_ln700_4, 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2553]   --->   Operation 36 'icmp' 'icmp_ln879_4' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.65ns)   --->   "br i1 %icmp_ln879_4, label %._crit_edge21.i, label %._crit_edge20.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2553]   --->   Operation 37 'br' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.65>
ST_1 : Operation 38 [1/1] (0.98ns)   --->   "%add_ln701_3 = add i29 %info_words_V_load, -16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2557]   --->   Operation 38 'add' 'add_ln701_3' <Predicate = (state_load == 3 & tmp_5 & icmp_ln879_4)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.73ns)   --->   "store i29 %add_ln701_3, i29* @info_words_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2557]   --->   Operation 39 'store' <Predicate = (state_load == 3 & tmp_5 & icmp_ln879_4)> <Delay = 0.73>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln2558)   --->   "%xor_ln2558 = xor i1 %info_type_load, true" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2558]   --->   Operation 40 'xor' 'xor_ln2558' <Predicate = (state_load == 3 & tmp_5 & icmp_ln879_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.01ns)   --->   "%icmp_ln899 = icmp ult i29 %add_ln701_3, 17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2558]   --->   Operation 41 'icmp' 'icmp_ln899' <Predicate = (state_load == 3 & tmp_5 & icmp_ln879_4)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln2558 = and i1 %icmp_ln899, %xor_ln2558" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2558]   --->   Operation 42 'and' 'and_ln2558' <Predicate = (state_load == 3 & tmp_5 & icmp_ln879_4)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.28ns)   --->   "%or_ln2558 = or i1 %tmp_last_V_15, %and_ln2558" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2558]   --->   Operation 43 'or' 'or_ln2558' <Predicate = (state_load == 3 & tmp_5 & icmp_ln879_4)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.65ns)   --->   "br label %._crit_edge20.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2562]   --->   Operation 44 'br' <Predicate = (state_load == 3 & tmp_5 & icmp_ln879_4)> <Delay = 0.65>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%state_flag_16_i = phi i1 [ %or_ln2558, %._crit_edge21.i ], [ %tmp_last_V_15, %._crit_edge19.i ]"   --->   Operation 45 'phi' 'state_flag_16_i' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%state_new_16_i = phi i1 [ %and_ln2558, %._crit_edge21.i ], [ false, %._crit_edge19.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2558]   --->   Operation 46 'phi' 'state_new_16_i' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%wordCounter_V_new_9_s = phi i8 [ 0, %._crit_edge21.i ], [ %add_ln700_4, %._crit_edge19.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2548]   --->   Operation 47 'phi' 'wordCounter_V_new_9_s' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i1 %state_new_16_i to i3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2563]   --->   Operation 48 'zext' 'zext_ln162' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.80ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2564]   --->   Operation 49 'br' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.80>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %s_axis_mem_read_data_V_data_V, i64* %s_axis_mem_read_data_V_keep_V, i1* %s_axis_mem_read_data_V_last_V, i32 1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2521]   --->   Operation 50 'nbreadreq' 'tmp_4' <Predicate = (state_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 51 [1/1] (0.80ns)   --->   "br i1 %tmp_4, label %._crit_edge16.i, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2521]   --->   Operation 51 'br' <Predicate = (state_load == 2)> <Delay = 0.80>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty_201 = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %s_axis_mem_read_data_V_data_V, i64* %s_axis_mem_read_data_V_keep_V, i1* %s_axis_mem_read_data_V_last_V)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2523]   --->   Operation 52 'read' 'empty_201' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_data_V_12 = extractvalue { i512, i64, i1 } %empty_201, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2523]   --->   Operation 53 'extractvalue' 'tmp_data_V_12' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_keep_V_12 = extractvalue { i512, i64, i1 } %empty_201, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2523]   --->   Operation 54 'extractvalue' 'tmp_keep_V_12' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_last_V_14 = extractvalue { i512, i64, i1 } %empty_201, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2523]   --->   Operation 55 'extractvalue' 'tmp_last_V_14' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.76ns)   --->   "%add_ln700_3 = add i8 %t_V, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2529]   --->   Operation 56 'add' 'add_ln700_3' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.84ns)   --->   "%icmp_ln879_3 = icmp eq i8 %add_ln700_3, 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2534]   --->   Operation 57 'icmp' 'icmp_ln879_3' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.65ns)   --->   "br i1 %icmp_ln879_3, label %8, label %._crit_edge17.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2534]   --->   Operation 58 'br' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.65>
ST_1 : Operation 59 [1/1] (0.98ns)   --->   "%add_ln701_2 = add i29 %info_words_V_load, -16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2538]   --->   Operation 59 'add' 'add_ln701_2' <Predicate = (state_load == 2 & tmp_4 & icmp_ln879_3)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.73ns)   --->   "store i29 %add_ln701_2, i29* @info_words_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2538]   --->   Operation 60 'store' <Predicate = (state_load == 2 & tmp_4 & icmp_ln879_3)> <Delay = 0.73>
ST_1 : Operation 61 [1/1] (0.65ns)   --->   "br label %._crit_edge17.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2540]   --->   Operation 61 'br' <Predicate = (state_load == 2 & tmp_4 & icmp_ln879_3)> <Delay = 0.65>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_last_V_9 = phi i1 [ true, %8 ], [ %tmp_last_V_14, %._crit_edge16.i ]"   --->   Operation 62 'phi' 'tmp_last_V_9' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%phi_ln162_1 = phi i3 [ 3, %8 ], [ 0, %._crit_edge16.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2541]   --->   Operation 63 'phi' 'phi_ln162_1' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%wordCounter_V_new_7_s = phi i8 [ 0, %8 ], [ %add_ln700_3, %._crit_edge16.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2529]   --->   Operation 64 'phi' 'wordCounter_V_new_7_s' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.80ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2542]   --->   Operation 65 'br' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.80>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %s_axis_mem_read_data_V_data_V, i64* %s_axis_mem_read_data_V_keep_V, i1* %s_axis_mem_read_data_V_last_V, i32 1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2498]   --->   Operation 66 'nbreadreq' 'tmp_3' <Predicate = (state_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 67 [1/1] (0.80ns)   --->   "br i1 %tmp_3, label %._crit_edge12.i, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2498]   --->   Operation 67 'br' <Predicate = (state_load == 1)> <Delay = 0.80>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%empty_200 = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %s_axis_mem_read_data_V_data_V, i64* %s_axis_mem_read_data_V_keep_V, i1* %s_axis_mem_read_data_V_last_V)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2500]   --->   Operation 68 'read' 'empty_200' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_data_V_11 = extractvalue { i512, i64, i1 } %empty_200, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2500]   --->   Operation 69 'extractvalue' 'tmp_data_V_11' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_keep_V_11 = extractvalue { i512, i64, i1 } %empty_200, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2500]   --->   Operation 70 'extractvalue' 'tmp_keep_V_11' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i1 } %empty_200, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2500]   --->   Operation 71 'extractvalue' 'tmp_last_V' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.76ns)   --->   "%add_ln700_2 = add i8 %t_V, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2501]   --->   Operation 72 'add' 'add_ln700_2' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.84ns)   --->   "%icmp_ln879_2 = icmp eq i8 %add_ln700_2, 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2506]   --->   Operation 73 'icmp' 'icmp_ln879_2' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.65ns)   --->   "br i1 %icmp_ln879_2, label %._crit_edge14.i, label %._crit_edge13.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2506]   --->   Operation 74 'br' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.65>
ST_1 : Operation 75 [1/1] (0.98ns)   --->   "%add_ln701_1 = add i29 %info_words_V_load, -16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2510]   --->   Operation 75 'add' 'add_ln701_1' <Predicate = (state_load == 1 & tmp_3 & icmp_ln879_2)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.73ns)   --->   "store i29 %add_ln701_1, i29* @info_words_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2510]   --->   Operation 76 'store' <Predicate = (state_load == 1 & tmp_3 & icmp_ln879_2)> <Delay = 0.73>
ST_1 : Operation 77 [1/1] (1.01ns)   --->   "%icmp_ln895_1 = icmp ugt i29 %add_ln701_1, 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2512]   --->   Operation 77 'icmp' 'icmp_ln895_1' <Predicate = (state_load == 1 & tmp_3 & icmp_ln879_2)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.28ns)   --->   "%or_ln2512 = or i1 %tmp_last_V, %icmp_ln895_1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2512]   --->   Operation 78 'or' 'or_ln2512' <Predicate = (state_load == 1 & tmp_3 & icmp_ln879_2)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.20ns)   --->   "%select_ln2516 = select i1 %icmp_ln895_1, i3 3, i3 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2516]   --->   Operation 79 'select' 'select_ln2516' <Predicate = (state_load == 1 & tmp_3 & icmp_ln879_2)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.65ns)   --->   "br label %._crit_edge13.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2516]   --->   Operation 80 'br' <Predicate = (state_load == 1 & tmp_3 & icmp_ln879_2)> <Delay = 0.65>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%state_flag_9_i = phi i1 [ %or_ln2512, %._crit_edge14.i ], [ %tmp_last_V, %._crit_edge12.i ]"   --->   Operation 81 'phi' 'state_flag_9_i' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%phi_ln162 = phi i3 [ %select_ln2516, %._crit_edge14.i ], [ 0, %._crit_edge12.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2517]   --->   Operation 82 'phi' 'phi_ln162' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%wordCounter_V_new_5_s = phi i8 [ 0, %._crit_edge14.i ], [ %add_ln700_2, %._crit_edge12.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2501]   --->   Operation 83 'phi' 'wordCounter_V_new_5_s' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.80ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2518]   --->   Operation 84 'br' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.80>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %s_axis_tx_data_V_data_V, i64* %s_axis_tx_data_V_keep_V, i1* %s_axis_tx_data_V_last_V, i32 1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2480]   --->   Operation 85 'nbreadreq' 'tmp_2' <Predicate = (state_load == 5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 86 [1/1] (0.80ns)   --->   "br i1 %tmp_2, label %._crit_edge9.i, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2480]   --->   Operation 86 'br' <Predicate = (state_load == 5)> <Delay = 0.80>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%empty_199 = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %s_axis_tx_data_V_data_V, i64* %s_axis_tx_data_V_keep_V, i1* %s_axis_tx_data_V_last_V)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2482]   --->   Operation 87 'read' 'empty_199' <Predicate = (state_load == 5 & tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i64, i1 } %empty_199, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2482]   --->   Operation 88 'extractvalue' 'tmp_data_V' <Predicate = (state_load == 5 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i512, i64, i1 } %empty_199, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2482]   --->   Operation 89 'extractvalue' 'tmp_keep_V' <Predicate = (state_load == 5 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_last_V_13 = extractvalue { i512, i64, i1 } %empty_199, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2482]   --->   Operation 90 'extractvalue' 'tmp_last_V_13' <Predicate = (state_load == 5 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.76ns)   --->   "%add_ln700_1 = add i8 %t_V, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2483]   --->   Operation 91 'add' 'add_ln700_1' <Predicate = (state_load == 5 & tmp_2)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.84ns)   --->   "%icmp_ln879_1 = icmp eq i8 %add_ln700_1, 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2488]   --->   Operation 92 'icmp' 'icmp_ln879_1' <Predicate = (state_load == 5 & tmp_2)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.39ns)   --->   "%select_ln2488 = select i1 %icmp_ln879_1, i8 0, i8 %add_ln700_1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2488]   --->   Operation 93 'select' 'select_ln2488' <Predicate = (state_load == 5 & tmp_2)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.28ns)   --->   "%currWord_last_V_1 = or i1 %tmp_last_V_13, %icmp_ln879_1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2488]   --->   Operation 94 'or' 'currWord_last_V_1' <Predicate = (state_load == 5 & tmp_2)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.80ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2495]   --->   Operation 95 'br' <Predicate = (state_load == 5 & tmp_2)> <Delay = 0.80>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %s_axis_tx_data_V_data_V, i64* %s_axis_tx_data_V_keep_V, i1* %s_axis_tx_data_V_last_V, i32 1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2457]   --->   Operation 96 'nbreadreq' 'tmp_1' <Predicate = (state_load == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 97 [1/1] (0.80ns)   --->   "br i1 %tmp_1, label %._crit_edge5.i, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2457]   --->   Operation 97 'br' <Predicate = (state_load == 4)> <Delay = 0.80>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%empty_198 = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %s_axis_tx_data_V_data_V, i64* %s_axis_tx_data_V_keep_V, i1* %s_axis_tx_data_V_last_V)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2459]   --->   Operation 98 'read' 'empty_198' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_data_V_10 = extractvalue { i512, i64, i1 } %empty_198, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2459]   --->   Operation 99 'extractvalue' 'tmp_data_V_10' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_keep_V_10 = extractvalue { i512, i64, i1 } %empty_198, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2459]   --->   Operation 100 'extractvalue' 'tmp_keep_V_10' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_last_V_12 = extractvalue { i512, i64, i1 } %empty_198, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2459]   --->   Operation 101 'extractvalue' 'tmp_last_V_12' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.76ns)   --->   "%add_ln700 = add i8 %t_V, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2460]   --->   Operation 102 'add' 'add_ln700' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.84ns)   --->   "%icmp_ln879 = icmp eq i8 %add_ln700, 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2465]   --->   Operation 103 'icmp' 'icmp_ln879' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.65ns)   --->   "br i1 %icmp_ln879, label %._crit_edge7.i, label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2465]   --->   Operation 104 'br' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.65>
ST_1 : Operation 105 [1/1] (0.98ns)   --->   "%add_ln701 = add i29 %info_words_V_load, -16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2469]   --->   Operation 105 'add' 'add_ln701' <Predicate = (state_load == 4 & tmp_1 & icmp_ln879)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.73ns)   --->   "store i29 %add_ln701, i29* @info_words_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2469]   --->   Operation 106 'store' <Predicate = (state_load == 4 & tmp_1 & icmp_ln879)> <Delay = 0.73>
ST_1 : Operation 107 [1/1] (1.01ns)   --->   "%icmp_ln895 = icmp ugt i29 %add_ln701, 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2471]   --->   Operation 107 'icmp' 'icmp_ln895' <Predicate = (state_load == 4 & tmp_1 & icmp_ln879)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.28ns)   --->   "%or_ln2471 = or i1 %tmp_last_V_12, %icmp_ln895" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2471]   --->   Operation 108 'or' 'or_ln2471' <Predicate = (state_load == 4 & tmp_1 & icmp_ln879)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.17ns)   --->   "%select_ln2471 = select i1 %icmp_ln895, i2 -2, i2 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2471]   --->   Operation 109 'select' 'select_ln2471' <Predicate = (state_load == 4 & tmp_1 & icmp_ln879)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.65ns)   --->   "br label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2475]   --->   Operation 110 'br' <Predicate = (state_load == 4 & tmp_1 & icmp_ln879)> <Delay = 0.65>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%state_flag_3_i = phi i1 [ %or_ln2471, %._crit_edge7.i ], [ %tmp_last_V_12, %._crit_edge5.i ]"   --->   Operation 111 'phi' 'state_flag_3_i' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%state_new_3_i = phi i2 [ %select_ln2471, %._crit_edge7.i ], [ 0, %._crit_edge5.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2471]   --->   Operation 112 'phi' 'state_new_3_i' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%wordCounter_V_new_1_s = phi i8 [ 0, %._crit_edge7.i ], [ %add_ln700, %._crit_edge5.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2460]   --->   Operation 113 'phi' 'wordCounter_V_new_1_s' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln162 = sext i2 %state_new_3_i to i3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2476]   --->   Operation 114 'sext' 'sext_ln162' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.80ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2477]   --->   Operation 115 'br' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.80>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P.i1P.i29P(i1* @tx_pkgInfoFifo_V_typ, i1* @tx_pkgInfoFifo_V_sou, i29* @tx_pkgInfoFifo_V_wor, i32 1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2428]   --->   Operation 116 'nbreadreq' 'tmp' <Predicate = (state_load == 0)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 117 [1/1] (0.80ns)   --->   "br i1 %tmp, label %1, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2428]   --->   Operation 117 'br' <Predicate = (state_load == 0)> <Delay = 0.80>
ST_1 : Operation 118 [1/1] (1.83ns)   --->   "%empty = call { i1, i1, i29 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i1P.i29P(i1* @tx_pkgInfoFifo_V_typ, i1* @tx_pkgInfoFifo_V_sou, i29* @tx_pkgInfoFifo_V_wor)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2430]   --->   Operation 118 'read' 'empty' <Predicate = (state_load == 0 & tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_type = extractvalue { i1, i1, i29 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2430]   --->   Operation 119 'extractvalue' 'tmp_type' <Predicate = (state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_source = extractvalue { i1, i1, i29 } %empty, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2430]   --->   Operation 120 'extractvalue' 'tmp_source' <Predicate = (state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_words_V = extractvalue { i1, i1, i29 } %empty, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2430]   --->   Operation 121 'extractvalue' 'tmp_words_V' <Predicate = (state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "store i1 %tmp_type, i1* @info_type, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:98->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2430]   --->   Operation 122 'store' <Predicate = (state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.73ns)   --->   "store i29 %tmp_words_V, i29* @info_words_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:98->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2430]   --->   Operation 123 'store' <Predicate = (state_load == 0 & tmp)> <Delay = 0.73>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %tmp_source, label %3, label %2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2432]   --->   Operation 124 'br' <Predicate = (state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.20ns)   --->   "%select_ln2434 = select i1 %tmp_type, i3 2, i3 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2434]   --->   Operation 125 'select' 'select_ln2434' <Predicate = (state_load == 0 & tmp & !tmp_source)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.80ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2442]   --->   Operation 126 'br' <Predicate = (state_load == 0 & tmp & !tmp_source)> <Delay = 0.80>
ST_1 : Operation 127 [1/1] (0.20ns)   --->   "%select_ln2445 = select i1 %tmp_type, i3 -3, i3 -4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2445]   --->   Operation 127 'select' 'select_ln2445' <Predicate = (state_load == 0 & tmp & tmp_source)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.80ns)   --->   "br label %._crit_edge2.i"   --->   Operation 128 'br' <Predicate = (state_load == 0 & tmp & tmp_source)> <Delay = 0.80>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%state_flag_22_i = phi i1 [ false, %entry ], [ false, %0 ], [ true, %3 ], [ true, %2 ], [ %state_flag_3_i, %._crit_edge6.i ], [ false, %4 ], [ %tmp_last_V_13, %._crit_edge9.i ], [ false, %5 ], [ %state_flag_9_i, %._crit_edge13.i ], [ false, %6 ], [ %tmp_last_V_9, %._crit_edge17.i ], [ false, %7 ], [ %state_flag_16_i, %._crit_edge20.i ], [ false, %9 ], [ %state_flag_20_i, %._crit_edge25.i ], [ false, %10 ]"   --->   Operation 129 'phi' 'state_flag_22_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%state_new_22_i = phi i3 [ undef, %entry ], [ undef, %0 ], [ %select_ln2445, %3 ], [ %select_ln2434, %2 ], [ %sext_ln162, %._crit_edge6.i ], [ undef, %4 ], [ 0, %._crit_edge9.i ], [ 0, %5 ], [ %phi_ln162, %._crit_edge13.i ], [ undef, %6 ], [ %phi_ln162_1, %._crit_edge17.i ], [ undef, %7 ], [ %zext_ln162, %._crit_edge20.i ], [ undef, %9 ], [ %state_new_20_i, %._crit_edge25.i ], [ undef, %10 ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2445]   --->   Operation 130 'phi' 'state_new_22_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%wordCounter_V_flag_1 = phi i1 [ false, %entry ], [ false, %0 ], [ true, %3 ], [ true, %2 ], [ true, %._crit_edge6.i ], [ false, %4 ], [ true, %._crit_edge9.i ], [ false, %5 ], [ true, %._crit_edge13.i ], [ false, %6 ], [ true, %._crit_edge17.i ], [ false, %7 ], [ true, %._crit_edge20.i ], [ false, %9 ], [ true, %._crit_edge25.i ], [ false, %10 ]"   --->   Operation 131 'phi' 'wordCounter_V_flag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%wordCounter_V_new_13 = phi i8 [ undef, %entry ], [ 0, %0 ], [ 0, %3 ], [ 0, %2 ], [ %wordCounter_V_new_1_s, %._crit_edge6.i ], [ undef, %4 ], [ %select_ln2488, %._crit_edge9.i ], [ undef, %5 ], [ %wordCounter_V_new_5_s, %._crit_edge13.i ], [ undef, %6 ], [ %wordCounter_V_new_7_s, %._crit_edge17.i ], [ undef, %7 ], [ %wordCounter_V_new_9_s, %._crit_edge20.i ], [ undef, %9 ], [ %wordCounter_V_new_11, %._crit_edge25.i ], [ undef, %10 ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2460]   --->   Operation 132 'phi' 'wordCounter_V_new_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %wordCounter_V_flag_1, label %mergeST2.i, label %._crit_edge2.new3.i"   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "store i8 %wordCounter_V_new_13, i8* @wordCounter_V, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2431]   --->   Operation 134 'store' <Predicate = (wordCounter_V_flag_1)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %state_flag_22_i, label %mergeST.i, label %"tx_pkg_arbiter<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2471]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "store i3 %state_new_22_i, i3* @state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2447]   --->   Operation 136 'store' <Predicate = (state_flag_22_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_pkgInfoFifo_V_sou, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_pkgInfoFifo_V_typ, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i29* @tx_pkgInfoFifo_V_wor, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_rawPayFifo_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_rawPayFifo_V_keep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_rawPayFifo_V_last, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_rethMerge2rethShi_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_rethMerge2rethShi_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_rethMerge2rethShi_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_split2aethShift_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_split2aethShift_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_split2aethShift_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %s_axis_mem_read_data_V_data_V, i64* %s_axis_mem_read_data_V_keep_V, i1* %s_axis_mem_read_data_V_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %s_axis_tx_data_V_data_V, i64* %s_axis_tx_data_V_keep_V, i1* %s_axis_tx_data_V_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2416]   --->   Operation 151 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_last_V_11 = phi i1 [ true, %._crit_edge26.i ], [ %tmp_last_V_16, %._crit_edge24.i ]"   --->   Operation 152 'phi' 'tmp_last_V_11' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_rawPayFifo_V_data, i64* @tx_rawPayFifo_V_keep, i1* @tx_rawPayFifo_V_last, i512 %tmp_data_V_14, i64 %tmp_keep_V_14, i1 %tmp_last_V_11)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2585]   --->   Operation 153 'write' <Predicate = (state_load == 6 & tmp_6)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_last_V_10 = phi i1 [ true, %._crit_edge21.i ], [ %tmp_last_V_15, %._crit_edge19.i ]"   --->   Operation 154 'phi' 'tmp_last_V_10' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_rawPayFifo_V_data, i64* @tx_rawPayFifo_V_keep, i1* @tx_rawPayFifo_V_last, i512 %tmp_data_V_13, i64 %tmp_keep_V_13, i1 %tmp_last_V_10)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2563]   --->   Operation 155 'write' <Predicate = (state_load == 3 & tmp_5)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 156 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_rethMerge2rethShi_3, i64* @tx_rethMerge2rethShi_5, i1* @tx_rethMerge2rethShi_6, i512 %tmp_data_V_12, i64 %tmp_keep_V_12, i1 %tmp_last_V_9)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2541]   --->   Operation 156 'write' <Predicate = (state_load == 2 & tmp_4)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_last_V_8 = phi i1 [ true, %._crit_edge14.i ], [ %tmp_last_V, %._crit_edge12.i ]"   --->   Operation 157 'phi' 'tmp_last_V_8' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_split2aethShift_V_1, i64* @tx_split2aethShift_V_2, i1* @tx_split2aethShift_V, i512 %tmp_data_V_11, i64 %tmp_keep_V_11, i1 %tmp_last_V_8)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2517]   --->   Operation 158 'write' <Predicate = (state_load == 1 & tmp_3)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 159 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_rethMerge2rethShi_3, i64* @tx_rethMerge2rethShi_5, i1* @tx_rethMerge2rethShi_6, i512 %tmp_data_V, i64 %tmp_keep_V, i1 %currWord_last_V_1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2493]   --->   Operation 159 'write' <Predicate = (state_load == 5 & tmp_2)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_last_V_7 = phi i1 [ true, %._crit_edge7.i ], [ %tmp_last_V_12, %._crit_edge5.i ]"   --->   Operation 160 'phi' 'tmp_last_V_7' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_split2aethShift_V_1, i64* @tx_split2aethShift_V_2, i1* @tx_split2aethShift_V, i512 %tmp_data_V_10, i64 %tmp_keep_V_10, i1 %tmp_last_V_7)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2476]   --->   Operation 161 'write' <Predicate = (state_load == 4 & tmp_1)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "br label %._crit_edge2.new3.i"   --->   Operation 162 'br' <Predicate = (wordCounter_V_flag_1)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "br label %"tx_pkg_arbiter<512>.exit""   --->   Operation 163 'br' <Predicate = (state_flag_22_i)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 164 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_tx_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tx_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tx_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_mem_read_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_mem_read_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_mem_read_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ info_type]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ info_words_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ wordCounter_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tx_pkgInfoFifo_V_typ]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_pkgInfoFifo_V_sou]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_pkgInfoFifo_V_wor]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_split2aethShift_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_split2aethShift_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_split2aethShift_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_rethMerge2rethShi_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_rethMerge2rethShi_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_rethMerge2rethShi_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_rawPayFifo_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_rawPayFifo_V_keep]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_rawPayFifo_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_load            (load         ) [ 011]
info_type_load        (load         ) [ 000]
info_words_V_load     (load         ) [ 000]
t_V                   (load         ) [ 000]
switch_ln2425         (switch       ) [ 000]
tmp_6                 (nbreadreq    ) [ 011]
br_ln2567             (br           ) [ 000]
empty_203             (read         ) [ 000]
tmp_data_V_14         (extractvalue ) [ 011]
tmp_keep_V_14         (extractvalue ) [ 011]
tmp_last_V_16         (extractvalue ) [ 011]
add_ln700_5           (add          ) [ 000]
icmp_ln879_5          (icmp         ) [ 010]
br_ln2575             (br           ) [ 011]
add_ln701_4           (add          ) [ 000]
store_ln2579          (store        ) [ 000]
xor_ln2580            (xor          ) [ 000]
icmp_ln899_1          (icmp         ) [ 000]
and_ln2580            (and          ) [ 000]
or_ln2580             (or           ) [ 000]
select_ln2580         (select       ) [ 000]
br_ln2584             (br           ) [ 011]
state_flag_20_i       (phi          ) [ 000]
state_new_20_i        (phi          ) [ 000]
wordCounter_V_new_11  (phi          ) [ 000]
br_ln2586             (br           ) [ 000]
tmp_5                 (nbreadreq    ) [ 011]
br_ln2545             (br           ) [ 000]
empty_202             (read         ) [ 000]
tmp_data_V_13         (extractvalue ) [ 011]
tmp_keep_V_13         (extractvalue ) [ 011]
tmp_last_V_15         (extractvalue ) [ 011]
add_ln700_4           (add          ) [ 000]
icmp_ln879_4          (icmp         ) [ 010]
br_ln2553             (br           ) [ 011]
add_ln701_3           (add          ) [ 000]
store_ln2557          (store        ) [ 000]
xor_ln2558            (xor          ) [ 000]
icmp_ln899            (icmp         ) [ 000]
and_ln2558            (and          ) [ 000]
or_ln2558             (or           ) [ 000]
br_ln2562             (br           ) [ 011]
state_flag_16_i       (phi          ) [ 000]
state_new_16_i        (phi          ) [ 000]
wordCounter_V_new_9_s (phi          ) [ 000]
zext_ln162            (zext         ) [ 000]
br_ln2564             (br           ) [ 000]
tmp_4                 (nbreadreq    ) [ 011]
br_ln2521             (br           ) [ 000]
empty_201             (read         ) [ 000]
tmp_data_V_12         (extractvalue ) [ 011]
tmp_keep_V_12         (extractvalue ) [ 011]
tmp_last_V_14         (extractvalue ) [ 000]
add_ln700_3           (add          ) [ 000]
icmp_ln879_3          (icmp         ) [ 010]
br_ln2534             (br           ) [ 000]
add_ln701_2           (add          ) [ 000]
store_ln2538          (store        ) [ 000]
br_ln2540             (br           ) [ 000]
tmp_last_V_9          (phi          ) [ 011]
phi_ln162_1           (phi          ) [ 000]
wordCounter_V_new_7_s (phi          ) [ 000]
br_ln2542             (br           ) [ 000]
tmp_3                 (nbreadreq    ) [ 011]
br_ln2498             (br           ) [ 000]
empty_200             (read         ) [ 000]
tmp_data_V_11         (extractvalue ) [ 011]
tmp_keep_V_11         (extractvalue ) [ 011]
tmp_last_V            (extractvalue ) [ 011]
add_ln700_2           (add          ) [ 000]
icmp_ln879_2          (icmp         ) [ 010]
br_ln2506             (br           ) [ 011]
add_ln701_1           (add          ) [ 000]
store_ln2510          (store        ) [ 000]
icmp_ln895_1          (icmp         ) [ 000]
or_ln2512             (or           ) [ 000]
select_ln2516         (select       ) [ 000]
br_ln2516             (br           ) [ 011]
state_flag_9_i        (phi          ) [ 000]
phi_ln162             (phi          ) [ 000]
wordCounter_V_new_5_s (phi          ) [ 000]
br_ln2518             (br           ) [ 000]
tmp_2                 (nbreadreq    ) [ 011]
br_ln2480             (br           ) [ 000]
empty_199             (read         ) [ 000]
tmp_data_V            (extractvalue ) [ 011]
tmp_keep_V            (extractvalue ) [ 011]
tmp_last_V_13         (extractvalue ) [ 000]
add_ln700_1           (add          ) [ 000]
icmp_ln879_1          (icmp         ) [ 000]
select_ln2488         (select       ) [ 000]
currWord_last_V_1     (or           ) [ 011]
br_ln2495             (br           ) [ 000]
tmp_1                 (nbreadreq    ) [ 011]
br_ln2457             (br           ) [ 000]
empty_198             (read         ) [ 000]
tmp_data_V_10         (extractvalue ) [ 011]
tmp_keep_V_10         (extractvalue ) [ 011]
tmp_last_V_12         (extractvalue ) [ 011]
add_ln700             (add          ) [ 000]
icmp_ln879            (icmp         ) [ 010]
br_ln2465             (br           ) [ 011]
add_ln701             (add          ) [ 000]
store_ln2469          (store        ) [ 000]
icmp_ln895            (icmp         ) [ 000]
or_ln2471             (or           ) [ 000]
select_ln2471         (select       ) [ 000]
br_ln2475             (br           ) [ 011]
state_flag_3_i        (phi          ) [ 000]
state_new_3_i         (phi          ) [ 000]
wordCounter_V_new_1_s (phi          ) [ 000]
sext_ln162            (sext         ) [ 000]
br_ln2477             (br           ) [ 000]
tmp                   (nbreadreq    ) [ 010]
br_ln2428             (br           ) [ 000]
empty                 (read         ) [ 000]
tmp_type              (extractvalue ) [ 000]
tmp_source            (extractvalue ) [ 010]
tmp_words_V           (extractvalue ) [ 000]
store_ln98            (store        ) [ 000]
store_ln98            (store        ) [ 000]
br_ln2432             (br           ) [ 000]
select_ln2434         (select       ) [ 000]
br_ln2442             (br           ) [ 000]
select_ln2445         (select       ) [ 000]
br_ln0                (br           ) [ 000]
state_flag_22_i       (phi          ) [ 011]
state_new_22_i        (phi          ) [ 000]
wordCounter_V_flag_1  (phi          ) [ 011]
wordCounter_V_new_13  (phi          ) [ 000]
br_ln0                (br           ) [ 000]
store_ln2431          (store        ) [ 000]
br_ln2471             (br           ) [ 000]
store_ln2447          (store        ) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specpipeline_ln2416   (specpipeline ) [ 000]
tmp_last_V_11         (phi          ) [ 011]
write_ln2585          (write        ) [ 000]
tmp_last_V_10         (phi          ) [ 011]
write_ln2563          (write        ) [ 000]
write_ln2541          (write        ) [ 000]
tmp_last_V_8          (phi          ) [ 011]
write_ln2517          (write        ) [ 000]
write_ln2493          (write        ) [ 000]
tmp_last_V_7          (phi          ) [ 011]
write_ln2476          (write        ) [ 000]
br_ln0                (br           ) [ 000]
br_ln0                (br           ) [ 000]
ret_ln0               (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_tx_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tx_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_tx_data_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tx_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_tx_data_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tx_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_mem_read_data_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_mem_read_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_mem_read_data_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_mem_read_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_mem_read_data_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_mem_read_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="state">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="info_type">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="info_type"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="info_words_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="info_words_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="wordCounter_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wordCounter_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tx_pkgInfoFifo_V_typ">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_pkgInfoFifo_V_typ"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tx_pkgInfoFifo_V_sou">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_pkgInfoFifo_V_sou"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tx_pkgInfoFifo_V_wor">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_pkgInfoFifo_V_wor"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tx_split2aethShift_V_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_split2aethShift_V_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="tx_split2aethShift_V_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_split2aethShift_V_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="tx_split2aethShift_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_split2aethShift_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="tx_rethMerge2rethShi_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_rethMerge2rethShi_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="tx_rethMerge2rethShi_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_rethMerge2rethShi_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="tx_rethMerge2rethShi_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_rethMerge2rethShi_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="tx_rawPayFifo_V_data">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_rawPayFifo_V_data"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="tx_rawPayFifo_V_keep">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_rawPayFifo_V_keep"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="tx_rawPayFifo_V_last">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_rawPayFifo_V_last"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P.i1P.i29P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P.i1P.i29P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="grp_nbreadreq_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="512" slack="0"/>
<pin id="119" dir="0" index="2" bw="64" slack="0"/>
<pin id="120" dir="0" index="3" bw="1" slack="0"/>
<pin id="121" dir="0" index="4" bw="1" slack="0"/>
<pin id="122" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_6/1 tmp_2/1 tmp_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="577" slack="0"/>
<pin id="130" dir="0" index="1" bw="512" slack="0"/>
<pin id="131" dir="0" index="2" bw="64" slack="0"/>
<pin id="132" dir="0" index="3" bw="1" slack="0"/>
<pin id="133" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_203/1 empty_199/1 empty_198/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_nbreadreq_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="512" slack="0"/>
<pin id="141" dir="0" index="2" bw="64" slack="0"/>
<pin id="142" dir="0" index="3" bw="1" slack="0"/>
<pin id="143" dir="0" index="4" bw="1" slack="0"/>
<pin id="144" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_5/1 tmp_4/1 tmp_3/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="577" slack="0"/>
<pin id="152" dir="0" index="1" bw="512" slack="0"/>
<pin id="153" dir="0" index="2" bw="64" slack="0"/>
<pin id="154" dir="0" index="3" bw="1" slack="0"/>
<pin id="155" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_202/1 empty_201/1 empty_200/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_nbreadreq_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="0" index="3" bw="29" slack="0"/>
<pin id="165" dir="0" index="4" bw="1" slack="0"/>
<pin id="166" dir="1" index="5" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="empty_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="31" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="0" index="3" bw="29" slack="0"/>
<pin id="177" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="512" slack="0"/>
<pin id="185" dir="0" index="2" bw="64" slack="0"/>
<pin id="186" dir="0" index="3" bw="1" slack="0"/>
<pin id="187" dir="0" index="4" bw="512" slack="1"/>
<pin id="188" dir="0" index="5" bw="64" slack="1"/>
<pin id="189" dir="0" index="6" bw="1" slack="0"/>
<pin id="190" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2585/2 write_ln2563/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="512" slack="0"/>
<pin id="198" dir="0" index="2" bw="64" slack="0"/>
<pin id="199" dir="0" index="3" bw="1" slack="0"/>
<pin id="200" dir="0" index="4" bw="512" slack="1"/>
<pin id="201" dir="0" index="5" bw="64" slack="1"/>
<pin id="202" dir="0" index="6" bw="1" slack="1"/>
<pin id="203" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2541/2 write_ln2493/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="512" slack="0"/>
<pin id="211" dir="0" index="2" bw="64" slack="0"/>
<pin id="212" dir="0" index="3" bw="1" slack="0"/>
<pin id="213" dir="0" index="4" bw="512" slack="1"/>
<pin id="214" dir="0" index="5" bw="64" slack="1"/>
<pin id="215" dir="0" index="6" bw="1" slack="0"/>
<pin id="216" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2517/2 write_ln2476/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="state_flag_20_i_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="223" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_flag_20_i (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="state_flag_20_i_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_flag_20_i/1 "/>
</bind>
</comp>

<comp id="230" class="1005" name="state_new_20_i_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="232" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_new_20_i (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="state_new_20_i_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_new_20_i/1 "/>
</bind>
</comp>

<comp id="240" class="1005" name="wordCounter_V_new_11_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="242" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_new_11 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="wordCounter_V_new_11_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="8" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_new_11/1 "/>
</bind>
</comp>

<comp id="250" class="1005" name="state_flag_16_i_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_flag_16_i (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="state_flag_16_i_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_flag_16_i/1 "/>
</bind>
</comp>

<comp id="259" class="1005" name="state_new_16_i_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="261" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_new_16_i (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="state_new_16_i_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_new_16_i/1 "/>
</bind>
</comp>

<comp id="269" class="1005" name="wordCounter_V_new_9_s_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="271" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_new_9_s (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="wordCounter_V_new_9_s_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="8" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_new_9_s/1 "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp_last_V_9_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_9 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_last_V_9_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_9/1 "/>
</bind>
</comp>

<comp id="291" class="1005" name="phi_ln162_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="293" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln162_1 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="phi_ln162_1_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln162_1/1 "/>
</bind>
</comp>

<comp id="302" class="1005" name="wordCounter_V_new_7_s_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="304" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_new_7_s (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="wordCounter_V_new_7_s_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="8" slack="0"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_new_7_s/1 "/>
</bind>
</comp>

<comp id="312" class="1005" name="state_flag_9_i_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="314" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_flag_9_i (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="state_flag_9_i_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_flag_9_i/1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="phi_ln162_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="323" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln162 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="phi_ln162_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="0"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln162/1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="wordCounter_V_new_5_s_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="333" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_new_5_s (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="wordCounter_V_new_5_s_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="8" slack="0"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_new_5_s/1 "/>
</bind>
</comp>

<comp id="341" class="1005" name="state_flag_3_i_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="343" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_flag_3_i (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="state_flag_3_i_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_flag_3_i/1 "/>
</bind>
</comp>

<comp id="350" class="1005" name="state_new_3_i_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="352" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_new_3_i (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="state_new_3_i_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_new_3_i/1 "/>
</bind>
</comp>

<comp id="360" class="1005" name="wordCounter_V_new_1_s_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="362" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_new_1_s (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="wordCounter_V_new_1_s_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="8" slack="0"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_new_1_s/1 "/>
</bind>
</comp>

<comp id="370" class="1005" name="state_flag_22_i_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_flag_22_i (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="state_flag_22_i_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="4" bw="1" slack="0"/>
<pin id="379" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="6" bw="1" slack="0"/>
<pin id="381" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="8" bw="1" slack="0"/>
<pin id="383" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="10" bw="1" slack="0"/>
<pin id="385" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="12" bw="1" slack="0"/>
<pin id="387" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="14" bw="1" slack="0"/>
<pin id="389" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="16" bw="1" slack="0"/>
<pin id="391" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="18" bw="1" slack="0"/>
<pin id="393" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="20" bw="1" slack="0"/>
<pin id="395" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="22" bw="1" slack="0"/>
<pin id="397" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="24" bw="1" slack="0"/>
<pin id="399" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="26" bw="1" slack="0"/>
<pin id="401" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="28" bw="1" slack="0"/>
<pin id="403" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="30" bw="1" slack="0"/>
<pin id="405" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="32" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_flag_22_i/1 "/>
</bind>
</comp>

<comp id="423" class="1005" name="state_new_22_i_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="425" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_new_22_i (phireg) "/>
</bind>
</comp>

<comp id="426" class="1004" name="state_new_22_i_phi_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="4" bw="3" slack="0"/>
<pin id="432" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="6" bw="3" slack="0"/>
<pin id="434" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="8" bw="2" slack="0"/>
<pin id="436" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="10" bw="1" slack="0"/>
<pin id="438" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="12" bw="1" slack="0"/>
<pin id="440" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="14" bw="1" slack="0"/>
<pin id="442" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="16" bw="3" slack="0"/>
<pin id="444" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="18" bw="1" slack="0"/>
<pin id="446" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="20" bw="3" slack="0"/>
<pin id="448" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="22" bw="1" slack="0"/>
<pin id="450" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="24" bw="1" slack="0"/>
<pin id="452" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="26" bw="1" slack="0"/>
<pin id="454" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="28" bw="3" slack="0"/>
<pin id="456" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="30" bw="1" slack="0"/>
<pin id="458" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="32" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_new_22_i/1 "/>
</bind>
</comp>

<comp id="472" class="1005" name="wordCounter_V_flag_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="475" class="1004" name="wordCounter_V_flag_1_phi_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="4" bw="1" slack="0"/>
<pin id="481" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="482" dir="0" index="6" bw="1" slack="0"/>
<pin id="483" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="8" bw="1" slack="0"/>
<pin id="485" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="486" dir="0" index="10" bw="1" slack="0"/>
<pin id="487" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="488" dir="0" index="12" bw="1" slack="0"/>
<pin id="489" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="490" dir="0" index="14" bw="1" slack="0"/>
<pin id="491" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="492" dir="0" index="16" bw="1" slack="0"/>
<pin id="493" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="18" bw="1" slack="0"/>
<pin id="495" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="496" dir="0" index="20" bw="1" slack="0"/>
<pin id="497" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="498" dir="0" index="22" bw="1" slack="0"/>
<pin id="499" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="500" dir="0" index="24" bw="1" slack="0"/>
<pin id="501" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="26" bw="1" slack="0"/>
<pin id="503" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="28" bw="1" slack="0"/>
<pin id="505" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="506" dir="0" index="30" bw="1" slack="0"/>
<pin id="507" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="32" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_flag_1/1 "/>
</bind>
</comp>

<comp id="526" class="1005" name="wordCounter_V_new_13_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="528" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_new_13 (phireg) "/>
</bind>
</comp>

<comp id="529" class="1004" name="wordCounter_V_new_13_phi_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="1" slack="0"/>
<pin id="533" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="534" dir="0" index="4" bw="1" slack="0"/>
<pin id="535" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="536" dir="0" index="6" bw="1" slack="0"/>
<pin id="537" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="538" dir="0" index="8" bw="8" slack="0"/>
<pin id="539" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="540" dir="0" index="10" bw="1" slack="0"/>
<pin id="541" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="542" dir="0" index="12" bw="8" slack="0"/>
<pin id="543" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="544" dir="0" index="14" bw="1" slack="0"/>
<pin id="545" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="546" dir="0" index="16" bw="8" slack="0"/>
<pin id="547" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="548" dir="0" index="18" bw="1" slack="0"/>
<pin id="549" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="20" bw="8" slack="0"/>
<pin id="551" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="552" dir="0" index="22" bw="1" slack="0"/>
<pin id="553" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="24" bw="8" slack="0"/>
<pin id="555" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="556" dir="0" index="26" bw="1" slack="0"/>
<pin id="557" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="558" dir="0" index="28" bw="8" slack="0"/>
<pin id="559" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="560" dir="0" index="30" bw="1" slack="0"/>
<pin id="561" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="562" dir="1" index="32" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_new_13/1 "/>
</bind>
</comp>

<comp id="578" class="1005" name="tmp_last_V_11_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_11 (phireg) "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_last_V_11_phi_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="585" dir="0" index="2" bw="1" slack="1"/>
<pin id="586" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="587" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_11/2 "/>
</bind>
</comp>

<comp id="590" class="1005" name="tmp_last_V_10_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_10 (phireg) "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_last_V_10_phi_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="597" dir="0" index="2" bw="1" slack="1"/>
<pin id="598" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="599" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_10/2 "/>
</bind>
</comp>

<comp id="602" class="1005" name="tmp_last_V_8_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="1"/>
<pin id="604" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_8 (phireg) "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_last_V_8_phi_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="609" dir="0" index="2" bw="1" slack="1"/>
<pin id="610" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="611" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_8/2 "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_last_V_7_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_7 (phireg) "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_last_V_7_phi_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="1"/>
<pin id="620" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="621" dir="0" index="2" bw="1" slack="1"/>
<pin id="622" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="623" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_7/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="grp_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="577" slack="0"/>
<pin id="628" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_14/1 tmp_data_V/1 tmp_data_V_10/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="grp_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="577" slack="0"/>
<pin id="632" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_14/1 tmp_keep_V/1 tmp_keep_V_10/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="grp_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="577" slack="0"/>
<pin id="636" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_16/1 tmp_last_V_13/1 tmp_last_V_12/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="grp_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_5/1 add_ln700_4/1 add_ln700_3/1 add_ln700_2/1 add_ln700_1/1 add_ln700/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="grp_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="0" index="1" bw="8" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_5/1 icmp_ln879_4/1 icmp_ln879_3/1 icmp_ln879_2/1 icmp_ln879_1/1 icmp_ln879/1 "/>
</bind>
</comp>

<comp id="657" class="1004" name="grp_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="29" slack="0"/>
<pin id="659" dir="0" index="1" bw="5" slack="0"/>
<pin id="660" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln701_4/1 add_ln701_3/1 add_ln701_2/1 add_ln701_1/1 add_ln701/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="grp_store_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="29" slack="0"/>
<pin id="664" dir="0" index="1" bw="29" slack="0"/>
<pin id="665" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2579/1 store_ln2557/1 store_ln2538/1 store_ln2510/1 store_ln2469/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="grp_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="29" slack="0"/>
<pin id="670" dir="0" index="1" bw="29" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_1/1 icmp_ln899/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="grp_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="577" slack="0"/>
<pin id="676" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_13/1 tmp_data_V_12/1 tmp_data_V_11/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="grp_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="577" slack="0"/>
<pin id="680" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_13/1 tmp_keep_V_12/1 tmp_keep_V_11/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="grp_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="577" slack="0"/>
<pin id="684" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_15/1 tmp_last_V_14/1 tmp_last_V/1 "/>
</bind>
</comp>

<comp id="689" class="1004" name="grp_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="29" slack="0"/>
<pin id="691" dir="0" index="1" bw="29" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_1/1 icmp_ln895/1 "/>
</bind>
</comp>

<comp id="695" class="1005" name="reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="512" slack="1"/>
<pin id="697" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_14 tmp_data_V tmp_data_V_10 "/>
</bind>
</comp>

<comp id="702" class="1005" name="reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="64" slack="1"/>
<pin id="704" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_14 tmp_keep_V tmp_keep_V_10 "/>
</bind>
</comp>

<comp id="709" class="1005" name="reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="512" slack="1"/>
<pin id="711" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_13 tmp_data_V_12 tmp_data_V_11 "/>
</bind>
</comp>

<comp id="716" class="1005" name="reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="64" slack="1"/>
<pin id="718" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_13 tmp_keep_V_12 tmp_keep_V_11 "/>
</bind>
</comp>

<comp id="723" class="1004" name="state_load_load_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="3" slack="0"/>
<pin id="725" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/1 "/>
</bind>
</comp>

<comp id="727" class="1004" name="info_type_load_load_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="info_type_load/1 "/>
</bind>
</comp>

<comp id="731" class="1004" name="info_words_V_load_load_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="29" slack="0"/>
<pin id="733" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="info_words_V_load/1 "/>
</bind>
</comp>

<comp id="736" class="1004" name="t_V_load_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="741" class="1004" name="xor_ln2580_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln2580/1 "/>
</bind>
</comp>

<comp id="747" class="1004" name="and_ln2580_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln2580/1 "/>
</bind>
</comp>

<comp id="753" class="1004" name="or_ln2580_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln2580/1 "/>
</bind>
</comp>

<comp id="760" class="1004" name="select_ln2580_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="3" slack="0"/>
<pin id="763" dir="0" index="2" bw="3" slack="0"/>
<pin id="764" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2580/1 "/>
</bind>
</comp>

<comp id="769" class="1004" name="xor_ln2558_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln2558/1 "/>
</bind>
</comp>

<comp id="775" class="1004" name="and_ln2558_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln2558/1 "/>
</bind>
</comp>

<comp id="782" class="1004" name="or_ln2558_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln2558/1 "/>
</bind>
</comp>

<comp id="789" class="1004" name="zext_ln162_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln162/1 "/>
</bind>
</comp>

<comp id="794" class="1004" name="or_ln2512_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln2512/1 "/>
</bind>
</comp>

<comp id="801" class="1004" name="select_ln2516_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="3" slack="0"/>
<pin id="804" dir="0" index="2" bw="3" slack="0"/>
<pin id="805" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2516/1 "/>
</bind>
</comp>

<comp id="810" class="1004" name="select_ln2488_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="8" slack="0"/>
<pin id="813" dir="0" index="2" bw="8" slack="0"/>
<pin id="814" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2488/1 "/>
</bind>
</comp>

<comp id="819" class="1004" name="currWord_last_V_1_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="currWord_last_V_1/1 "/>
</bind>
</comp>

<comp id="825" class="1004" name="or_ln2471_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln2471/1 "/>
</bind>
</comp>

<comp id="832" class="1004" name="select_ln2471_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="2" slack="0"/>
<pin id="835" dir="0" index="2" bw="2" slack="0"/>
<pin id="836" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2471/1 "/>
</bind>
</comp>

<comp id="841" class="1004" name="sext_ln162_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="2" slack="0"/>
<pin id="843" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln162/1 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_type_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="31" slack="0"/>
<pin id="848" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_type/1 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp_source_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="31" slack="0"/>
<pin id="852" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_source/1 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_words_V_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="31" slack="0"/>
<pin id="856" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_words_V/1 "/>
</bind>
</comp>

<comp id="858" class="1004" name="store_ln98_store_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/1 "/>
</bind>
</comp>

<comp id="864" class="1004" name="store_ln98_store_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="29" slack="0"/>
<pin id="866" dir="0" index="1" bw="29" slack="0"/>
<pin id="867" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/1 "/>
</bind>
</comp>

<comp id="870" class="1004" name="select_ln2434_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="3" slack="0"/>
<pin id="873" dir="0" index="2" bw="3" slack="0"/>
<pin id="874" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2434/1 "/>
</bind>
</comp>

<comp id="879" class="1004" name="select_ln2445_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="3" slack="0"/>
<pin id="882" dir="0" index="2" bw="3" slack="0"/>
<pin id="883" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2445/1 "/>
</bind>
</comp>

<comp id="888" class="1004" name="store_ln2431_store_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="0" index="1" bw="8" slack="0"/>
<pin id="891" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2431/1 "/>
</bind>
</comp>

<comp id="894" class="1004" name="store_ln2447_store_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="3" slack="0"/>
<pin id="896" dir="0" index="1" bw="3" slack="0"/>
<pin id="897" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2447/1 "/>
</bind>
</comp>

<comp id="900" class="1005" name="state_load_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="3" slack="1"/>
<pin id="902" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_load "/>
</bind>
</comp>

<comp id="904" class="1005" name="tmp_6_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="1"/>
<pin id="906" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="908" class="1005" name="tmp_last_V_16_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="1"/>
<pin id="910" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_16 "/>
</bind>
</comp>

<comp id="916" class="1005" name="tmp_5_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="1"/>
<pin id="918" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="920" class="1005" name="tmp_last_V_15_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="1"/>
<pin id="922" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_15 "/>
</bind>
</comp>

<comp id="928" class="1005" name="tmp_4_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="1"/>
<pin id="930" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="935" class="1005" name="tmp_3_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="1"/>
<pin id="937" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="939" class="1005" name="tmp_last_V_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="1"/>
<pin id="941" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="947" class="1005" name="tmp_2_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="1"/>
<pin id="949" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="951" class="1005" name="currWord_last_V_1_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="1"/>
<pin id="953" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currWord_last_V_1 "/>
</bind>
</comp>

<comp id="956" class="1005" name="tmp_1_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="1"/>
<pin id="958" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="960" class="1005" name="tmp_last_V_12_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="1"/>
<pin id="962" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="58" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="127"><net_src comp="60" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="134"><net_src comp="62" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="145"><net_src comp="58" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="149"><net_src comp="60" pin="0"/><net_sink comp="138" pin=4"/></net>

<net id="156"><net_src comp="62" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="167"><net_src comp="84" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="171"><net_src comp="60" pin="0"/><net_sink comp="160" pin=4"/></net>

<net id="178"><net_src comp="86" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="191"><net_src comp="114" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="204"><net_src comp="114" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="217"><net_src comp="114" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="249"><net_src comp="74" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="268"><net_src comp="76" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="278"><net_src comp="74" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="195" pin=6"/></net>

<net id="289"><net_src comp="70" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="283" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="44" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="311"><net_src comp="74" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="330"><net_src comp="44" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="340"><net_src comp="74" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="359"><net_src comp="82" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="369"><net_src comp="74" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="407"><net_src comp="76" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="408"><net_src comp="76" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="409"><net_src comp="70" pin="0"/><net_sink comp="373" pin=4"/></net>

<net id="410"><net_src comp="70" pin="0"/><net_sink comp="373" pin=6"/></net>

<net id="411"><net_src comp="344" pin="4"/><net_sink comp="373" pin=8"/></net>

<net id="412"><net_src comp="76" pin="0"/><net_sink comp="373" pin=10"/></net>

<net id="413"><net_src comp="76" pin="0"/><net_sink comp="373" pin=14"/></net>

<net id="414"><net_src comp="315" pin="4"/><net_sink comp="373" pin=16"/></net>

<net id="415"><net_src comp="76" pin="0"/><net_sink comp="373" pin=18"/></net>

<net id="416"><net_src comp="283" pin="4"/><net_sink comp="373" pin=20"/></net>

<net id="417"><net_src comp="76" pin="0"/><net_sink comp="373" pin=22"/></net>

<net id="418"><net_src comp="253" pin="4"/><net_sink comp="373" pin=24"/></net>

<net id="419"><net_src comp="76" pin="0"/><net_sink comp="373" pin=26"/></net>

<net id="420"><net_src comp="224" pin="4"/><net_sink comp="373" pin=28"/></net>

<net id="421"><net_src comp="76" pin="0"/><net_sink comp="373" pin=30"/></net>

<net id="422"><net_src comp="373" pin="32"/><net_sink comp="370" pin=0"/></net>

<net id="460"><net_src comp="88" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="461"><net_src comp="88" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="462"><net_src comp="88" pin="0"/><net_sink comp="426" pin=10"/></net>

<net id="463"><net_src comp="44" pin="0"/><net_sink comp="426" pin=12"/></net>

<net id="464"><net_src comp="44" pin="0"/><net_sink comp="426" pin=14"/></net>

<net id="465"><net_src comp="324" pin="4"/><net_sink comp="426" pin=16"/></net>

<net id="466"><net_src comp="88" pin="0"/><net_sink comp="426" pin=18"/></net>

<net id="467"><net_src comp="294" pin="4"/><net_sink comp="426" pin=20"/></net>

<net id="468"><net_src comp="88" pin="0"/><net_sink comp="426" pin=22"/></net>

<net id="469"><net_src comp="88" pin="0"/><net_sink comp="426" pin=26"/></net>

<net id="470"><net_src comp="233" pin="4"/><net_sink comp="426" pin=28"/></net>

<net id="471"><net_src comp="88" pin="0"/><net_sink comp="426" pin=30"/></net>

<net id="509"><net_src comp="76" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="510"><net_src comp="76" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="511"><net_src comp="70" pin="0"/><net_sink comp="475" pin=4"/></net>

<net id="512"><net_src comp="70" pin="0"/><net_sink comp="475" pin=6"/></net>

<net id="513"><net_src comp="70" pin="0"/><net_sink comp="475" pin=8"/></net>

<net id="514"><net_src comp="76" pin="0"/><net_sink comp="475" pin=10"/></net>

<net id="515"><net_src comp="70" pin="0"/><net_sink comp="475" pin=12"/></net>

<net id="516"><net_src comp="76" pin="0"/><net_sink comp="475" pin=14"/></net>

<net id="517"><net_src comp="70" pin="0"/><net_sink comp="475" pin=16"/></net>

<net id="518"><net_src comp="76" pin="0"/><net_sink comp="475" pin=18"/></net>

<net id="519"><net_src comp="70" pin="0"/><net_sink comp="475" pin=20"/></net>

<net id="520"><net_src comp="76" pin="0"/><net_sink comp="475" pin=22"/></net>

<net id="521"><net_src comp="70" pin="0"/><net_sink comp="475" pin=24"/></net>

<net id="522"><net_src comp="76" pin="0"/><net_sink comp="475" pin=26"/></net>

<net id="523"><net_src comp="70" pin="0"/><net_sink comp="475" pin=28"/></net>

<net id="524"><net_src comp="76" pin="0"/><net_sink comp="475" pin=30"/></net>

<net id="525"><net_src comp="475" pin="32"/><net_sink comp="472" pin=0"/></net>

<net id="563"><net_src comp="90" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="564"><net_src comp="74" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="565"><net_src comp="74" pin="0"/><net_sink comp="529" pin=4"/></net>

<net id="566"><net_src comp="74" pin="0"/><net_sink comp="529" pin=6"/></net>

<net id="567"><net_src comp="363" pin="4"/><net_sink comp="529" pin=8"/></net>

<net id="568"><net_src comp="90" pin="0"/><net_sink comp="529" pin=10"/></net>

<net id="569"><net_src comp="90" pin="0"/><net_sink comp="529" pin=14"/></net>

<net id="570"><net_src comp="334" pin="4"/><net_sink comp="529" pin=16"/></net>

<net id="571"><net_src comp="90" pin="0"/><net_sink comp="529" pin=18"/></net>

<net id="572"><net_src comp="305" pin="4"/><net_sink comp="529" pin=20"/></net>

<net id="573"><net_src comp="90" pin="0"/><net_sink comp="529" pin=22"/></net>

<net id="574"><net_src comp="272" pin="4"/><net_sink comp="529" pin=24"/></net>

<net id="575"><net_src comp="90" pin="0"/><net_sink comp="529" pin=26"/></net>

<net id="576"><net_src comp="243" pin="4"/><net_sink comp="529" pin=28"/></net>

<net id="577"><net_src comp="90" pin="0"/><net_sink comp="529" pin=30"/></net>

<net id="581"><net_src comp="70" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="588"><net_src comp="578" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="582" pin="4"/><net_sink comp="182" pin=6"/></net>

<net id="593"><net_src comp="70" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="600"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="594" pin="4"/><net_sink comp="182" pin=6"/></net>

<net id="605"><net_src comp="70" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="612"><net_src comp="602" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="606" pin="4"/><net_sink comp="208" pin=6"/></net>

<net id="617"><net_src comp="70" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="624"><net_src comp="614" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="618" pin="4"/><net_sink comp="208" pin=6"/></net>

<net id="629"><net_src comp="128" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="128" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="128" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="373" pin=12"/></net>

<net id="640"><net_src comp="634" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="645"><net_src comp="64" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="646"><net_src comp="641" pin="2"/><net_sink comp="243" pin=2"/></net>

<net id="647"><net_src comp="641" pin="2"/><net_sink comp="272" pin=2"/></net>

<net id="648"><net_src comp="641" pin="2"/><net_sink comp="305" pin=2"/></net>

<net id="649"><net_src comp="641" pin="2"/><net_sink comp="334" pin=2"/></net>

<net id="650"><net_src comp="641" pin="2"/><net_sink comp="363" pin=2"/></net>

<net id="655"><net_src comp="641" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="66" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="68" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="657" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="16" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="657" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="72" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="150" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="150" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="150" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="688"><net_src comp="682" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="693"><net_src comp="657" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="78" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="698"><net_src comp="626" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="182" pin=4"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="195" pin=4"/></net>

<net id="701"><net_src comp="695" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="705"><net_src comp="630" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="182" pin=5"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="195" pin=5"/></net>

<net id="708"><net_src comp="702" pin="1"/><net_sink comp="208" pin=5"/></net>

<net id="712"><net_src comp="674" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="182" pin=4"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="195" pin=4"/></net>

<net id="715"><net_src comp="709" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="719"><net_src comp="678" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="182" pin=5"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="195" pin=5"/></net>

<net id="722"><net_src comp="716" pin="1"/><net_sink comp="208" pin=5"/></net>

<net id="726"><net_src comp="12" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="14" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="16" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="739"><net_src comp="18" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="745"><net_src comp="727" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="70" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="668" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="741" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="634" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="747" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="759"><net_src comp="753" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="765"><net_src comp="747" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="46" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="767"><net_src comp="44" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="768"><net_src comp="760" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="773"><net_src comp="727" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="70" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="668" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="769" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="781"><net_src comp="775" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="786"><net_src comp="682" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="775" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="788"><net_src comp="782" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="792"><net_src comp="262" pin="4"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="426" pin=24"/></net>

<net id="798"><net_src comp="682" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="689" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="800"><net_src comp="794" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="806"><net_src comp="689" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="54" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="808"><net_src comp="44" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="809"><net_src comp="801" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="815"><net_src comp="651" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="816"><net_src comp="74" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="817"><net_src comp="641" pin="2"/><net_sink comp="810" pin=2"/></net>

<net id="818"><net_src comp="810" pin="3"/><net_sink comp="529" pin=12"/></net>

<net id="823"><net_src comp="634" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="651" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="634" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="689" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="831"><net_src comp="825" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="837"><net_src comp="689" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="80" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="82" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="840"><net_src comp="832" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="844"><net_src comp="353" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="426" pin=8"/></net>

<net id="849"><net_src comp="172" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="172" pin="4"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="172" pin="4"/><net_sink comp="854" pin=0"/></net>

<net id="862"><net_src comp="846" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="14" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="854" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="16" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="875"><net_src comp="846" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="52" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="50" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="878"><net_src comp="870" pin="3"/><net_sink comp="426" pin=6"/></net>

<net id="884"><net_src comp="846" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="48" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="46" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="887"><net_src comp="879" pin="3"/><net_sink comp="426" pin=4"/></net>

<net id="892"><net_src comp="529" pin="32"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="18" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="898"><net_src comp="426" pin="32"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="12" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="903"><net_src comp="723" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="116" pin="5"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="634" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="919"><net_src comp="138" pin="5"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="682" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="931"><net_src comp="138" pin="5"/><net_sink comp="928" pin=0"/></net>

<net id="938"><net_src comp="138" pin="5"/><net_sink comp="935" pin=0"/></net>

<net id="942"><net_src comp="682" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="950"><net_src comp="116" pin="5"/><net_sink comp="947" pin=0"/></net>

<net id="954"><net_src comp="819" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="195" pin=6"/></net>

<net id="959"><net_src comp="116" pin="5"/><net_sink comp="956" pin=0"/></net>

<net id="963"><net_src comp="634" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="618" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axis_tx_data_V_data_V | {}
	Port: s_axis_tx_data_V_keep_V | {}
	Port: s_axis_tx_data_V_last_V | {}
	Port: s_axis_mem_read_data_V_data_V | {}
	Port: s_axis_mem_read_data_V_keep_V | {}
	Port: s_axis_mem_read_data_V_last_V | {}
	Port: state | {1 }
	Port: info_type | {1 }
	Port: info_words_V | {1 }
	Port: wordCounter_V | {1 }
	Port: tx_pkgInfoFifo_V_typ | {}
	Port: tx_pkgInfoFifo_V_sou | {}
	Port: tx_pkgInfoFifo_V_wor | {}
	Port: tx_split2aethShift_V_1 | {2 }
	Port: tx_split2aethShift_V_2 | {2 }
	Port: tx_split2aethShift_V | {2 }
	Port: tx_rethMerge2rethShi_3 | {2 }
	Port: tx_rethMerge2rethShi_5 | {2 }
	Port: tx_rethMerge2rethShi_6 | {2 }
	Port: tx_rawPayFifo_V_data | {2 }
	Port: tx_rawPayFifo_V_keep | {2 }
	Port: tx_rawPayFifo_V_last | {2 }
 - Input state : 
	Port: tx_pkg_arbiter<512> : s_axis_tx_data_V_data_V | {1 }
	Port: tx_pkg_arbiter<512> : s_axis_tx_data_V_keep_V | {1 }
	Port: tx_pkg_arbiter<512> : s_axis_tx_data_V_last_V | {1 }
	Port: tx_pkg_arbiter<512> : s_axis_mem_read_data_V_data_V | {1 }
	Port: tx_pkg_arbiter<512> : s_axis_mem_read_data_V_keep_V | {1 }
	Port: tx_pkg_arbiter<512> : s_axis_mem_read_data_V_last_V | {1 }
	Port: tx_pkg_arbiter<512> : state | {1 }
	Port: tx_pkg_arbiter<512> : info_type | {1 }
	Port: tx_pkg_arbiter<512> : info_words_V | {1 }
	Port: tx_pkg_arbiter<512> : wordCounter_V | {1 }
	Port: tx_pkg_arbiter<512> : tx_pkgInfoFifo_V_typ | {1 }
	Port: tx_pkg_arbiter<512> : tx_pkgInfoFifo_V_sou | {1 }
	Port: tx_pkg_arbiter<512> : tx_pkgInfoFifo_V_wor | {1 }
	Port: tx_pkg_arbiter<512> : tx_split2aethShift_V_1 | {}
	Port: tx_pkg_arbiter<512> : tx_split2aethShift_V_2 | {}
	Port: tx_pkg_arbiter<512> : tx_split2aethShift_V | {}
	Port: tx_pkg_arbiter<512> : tx_rethMerge2rethShi_3 | {}
	Port: tx_pkg_arbiter<512> : tx_rethMerge2rethShi_5 | {}
	Port: tx_pkg_arbiter<512> : tx_rethMerge2rethShi_6 | {}
	Port: tx_pkg_arbiter<512> : tx_rawPayFifo_V_data | {}
	Port: tx_pkg_arbiter<512> : tx_rawPayFifo_V_keep | {}
	Port: tx_pkg_arbiter<512> : tx_rawPayFifo_V_last | {}
  - Chain level:
	State 1
		switch_ln2425 : 1
		add_ln700_5 : 1
		icmp_ln879_5 : 2
		br_ln2575 : 3
		add_ln701_4 : 1
		store_ln2579 : 2
		xor_ln2580 : 1
		icmp_ln899_1 : 2
		and_ln2580 : 3
		or_ln2580 : 3
		select_ln2580 : 3
		state_flag_20_i : 3
		state_new_20_i : 4
		wordCounter_V_new_11 : 4
		add_ln700_4 : 1
		icmp_ln879_4 : 2
		br_ln2553 : 3
		add_ln701_3 : 1
		store_ln2557 : 2
		xor_ln2558 : 1
		icmp_ln899 : 2
		and_ln2558 : 3
		or_ln2558 : 3
		state_flag_16_i : 3
		state_new_16_i : 4
		wordCounter_V_new_9_s : 4
		zext_ln162 : 5
		add_ln700_3 : 1
		icmp_ln879_3 : 2
		br_ln2534 : 3
		add_ln701_2 : 1
		store_ln2538 : 2
		tmp_last_V_9 : 4
		phi_ln162_1 : 4
		wordCounter_V_new_7_s : 4
		add_ln700_2 : 1
		icmp_ln879_2 : 2
		br_ln2506 : 3
		add_ln701_1 : 1
		store_ln2510 : 2
		icmp_ln895_1 : 2
		or_ln2512 : 3
		select_ln2516 : 3
		state_flag_9_i : 4
		phi_ln162 : 4
		wordCounter_V_new_5_s : 4
		add_ln700_1 : 1
		icmp_ln879_1 : 2
		select_ln2488 : 3
		currWord_last_V_1 : 3
		add_ln700 : 1
		icmp_ln879 : 2
		br_ln2465 : 3
		add_ln701 : 1
		store_ln2469 : 2
		icmp_ln895 : 2
		or_ln2471 : 3
		select_ln2471 : 3
		state_flag_3_i : 4
		state_new_3_i : 4
		wordCounter_V_new_1_s : 4
		sext_ln162 : 5
		store_ln98 : 1
		store_ln98 : 1
		br_ln2432 : 1
		select_ln2434 : 1
		select_ln2445 : 1
		state_flag_22_i : 4
		state_new_22_i : 6
		wordCounter_V_flag_1 : 1
		wordCounter_V_new_13 : 5
		br_ln0 : 2
		store_ln2431 : 6
		br_ln2471 : 5
		store_ln2447 : 7
	State 2
		write_ln2585 : 1
		write_ln2563 : 1
		write_ln2517 : 1
		write_ln2476 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |        grp_fu_641        |    0    |    15   |
|          |        grp_fu_657        |    0    |    36   |
|----------|--------------------------|---------|---------|
|          |        grp_fu_651        |    0    |    11   |
|   icmp   |        grp_fu_668        |    0    |    20   |
|          |        grp_fu_689        |    0    |    20   |
|----------|--------------------------|---------|---------|
|          |   select_ln2580_fu_760   |    0    |    3    |
|          |   select_ln2516_fu_801   |    0    |    3    |
|  select  |   select_ln2488_fu_810   |    0    |    8    |
|          |   select_ln2471_fu_832   |    0    |    2    |
|          |   select_ln2434_fu_870   |    0    |    3    |
|          |   select_ln2445_fu_879   |    0    |    3    |
|----------|--------------------------|---------|---------|
|          |     or_ln2580_fu_753     |    0    |    2    |
|          |     or_ln2558_fu_782     |    0    |    2    |
|    or    |     or_ln2512_fu_794     |    0    |    2    |
|          | currWord_last_V_1_fu_819 |    0    |    2    |
|          |     or_ln2471_fu_825     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln2580_fu_741    |    0    |    2    |
|          |     xor_ln2558_fu_769    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   |     and_ln2580_fu_747    |    0    |    2    |
|          |     and_ln2558_fu_775    |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |   grp_nbreadreq_fu_116   |    0    |    0    |
| nbreadreq|   grp_nbreadreq_fu_138   |    0    |    0    |
|          |   tmp_nbreadreq_fu_160   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      grp_read_fu_128     |    0    |    0    |
|   read   |      grp_read_fu_150     |    0    |    0    |
|          |     empty_read_fu_172    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     grp_write_fu_182     |    0    |    0    |
|   write  |     grp_write_fu_195     |    0    |    0    |
|          |     grp_write_fu_208     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        grp_fu_626        |    0    |    0    |
|          |        grp_fu_630        |    0    |    0    |
|          |        grp_fu_634        |    0    |    0    |
|          |        grp_fu_674        |    0    |    0    |
|extractvalue|        grp_fu_678        |    0    |    0    |
|          |        grp_fu_682        |    0    |    0    |
|          |      tmp_type_fu_846     |    0    |    0    |
|          |     tmp_source_fu_850    |    0    |    0    |
|          |    tmp_words_V_fu_854    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln162_fu_789    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |     sext_ln162_fu_841    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   142   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  currWord_last_V_1_reg_951  |    1   |
|     phi_ln162_1_reg_291     |    3   |
|      phi_ln162_reg_321      |    3   |
|           reg_695           |   512  |
|           reg_702           |   64   |
|           reg_709           |   512  |
|           reg_716           |   64   |
|   state_flag_16_i_reg_250   |    1   |
|   state_flag_20_i_reg_221   |    1   |
|   state_flag_22_i_reg_370   |    1   |
|    state_flag_3_i_reg_341   |    1   |
|    state_flag_9_i_reg_312   |    1   |
|      state_load_reg_900     |    3   |
|    state_new_16_i_reg_259   |    1   |
|    state_new_20_i_reg_230   |    3   |
|    state_new_22_i_reg_423   |    3   |
|    state_new_3_i_reg_350    |    2   |
|        tmp_1_reg_956        |    1   |
|        tmp_2_reg_947        |    1   |
|        tmp_3_reg_935        |    1   |
|        tmp_4_reg_928        |    1   |
|        tmp_5_reg_916        |    1   |
|        tmp_6_reg_904        |    1   |
|    tmp_last_V_10_reg_590    |    1   |
|    tmp_last_V_11_reg_578    |    1   |
|    tmp_last_V_12_reg_960    |    1   |
|    tmp_last_V_15_reg_920    |    1   |
|    tmp_last_V_16_reg_908    |    1   |
|     tmp_last_V_7_reg_614    |    1   |
|     tmp_last_V_8_reg_602    |    1   |
|     tmp_last_V_9_reg_279    |    1   |
|      tmp_last_V_reg_939     |    1   |
| wordCounter_V_flag_1_reg_472|    1   |
| wordCounter_V_new_11_reg_240|    8   |
| wordCounter_V_new_13_reg_526|    8   |
|wordCounter_V_new_1_s_reg_360|    8   |
|wordCounter_V_new_5_s_reg_331|    8   |
|wordCounter_V_new_7_s_reg_302|    8   |
|wordCounter_V_new_9_s_reg_269|    8   |
+-----------------------------+--------+
|            Total            |  1240  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_182 |  p4  |   2  |  512 |  1024  ||    9    |
| grp_write_fu_182 |  p5  |   2  |  64  |   128  ||    9    |
| grp_write_fu_182 |  p6  |   2  |   1  |    2   ||    9    |
| grp_write_fu_195 |  p4  |   2  |  512 |  1024  ||    9    |
| grp_write_fu_195 |  p5  |   2  |  64  |   128  ||    9    |
| grp_write_fu_195 |  p6  |   2  |   1  |    2   ||    9    |
| grp_write_fu_208 |  p4  |   2  |  512 |  1024  ||    9    |
| grp_write_fu_208 |  p5  |   2  |  64  |   128  ||    9    |
| grp_write_fu_208 |  p6  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  3462  ||  5.904  ||    81   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   142  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   81   |
|  Register |    -   |  1240  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |  1240  |   223  |
+-----------+--------+--------+--------+
