<stg><name>pu_kernel.1</name>


<trans_list>

<trans id="120" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="12" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="14" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="32">
<![CDATA[
entry:0 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %Dbuf = alloca i64 1

]]></Node>
<StgValue><ssdm name="Dbuf"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %tile_value = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_value"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %tile_y = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_y"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="64">
<![CDATA[
entry:6 %tile_ref = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_ref"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %p_v_value = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_v_value"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %p_v_y = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_v_y"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="64">
<![CDATA[
entry:9 %p_ref = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_ref"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %resA = alloca i64 1

]]></Node>
<StgValue><ssdm name="resA"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %resB = alloca i64 1

]]></Node>
<StgValue><ssdm name="resB"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %AU0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="AU0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="388" op_0_bw="388" op_1_bw="388">
<![CDATA[
entry:17 %s_12_read = read i388 @_ssdm_op_Read.ap_fifo.volatile.i388P0A, i388 %s_12

]]></Node>
<StgValue><ssdm name="s_12_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="388">
<![CDATA[
entry:18 %trunc_ln151 = trunc i388 %s_12_read

]]></Node>
<StgValue><ssdm name="trunc_ln151"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="388" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:19 %trunc_ln151_s = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_12_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln151_s"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="388" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:20 %trunc_ln151_6 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_12_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln151_6"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="388" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:21 %trunc_ln151_7 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_12_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln151_7"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="388" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:22 %trunc_ln151_8 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_12_read, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="trunc_ln151_8"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="388" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:23 %trunc_ln151_9 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_12_read, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln151_9"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="388" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:24 %trunc_ln151_10 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_12_read, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln151_10"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="388" op_2_bw="32">
<![CDATA[
entry:25 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_12_read, i32 384

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="388" op_2_bw="32">
<![CDATA[
entry:26 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_12_read, i32 385

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="388" op_2_bw="32">
<![CDATA[
entry:27 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_12_read, i32 386

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="388" op_2_bw="32">
<![CDATA[
entry:28 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_12_read, i32 387

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
entry:29 %bitcast_ln151 = bitcast i32 %trunc_ln151

]]></Node>
<StgValue><ssdm name="bitcast_ln151"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %p_v_value_addr = getelementptr i32 %p_v_value, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="p_v_value_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:31 %store_ln151 = store i32 %bitcast_ln151, i2 %p_v_value_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %p_v_y_addr = getelementptr i32 %p_v_y, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="p_v_y_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:33 %store_ln151 = store i32 %trunc_ln151_s, i2 %p_v_y_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="388" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:34 %tmp_13_i = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_12_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
entry:35 %bitcast_ln151_7 = bitcast i32 %tmp_13_i

]]></Node>
<StgValue><ssdm name="bitcast_ln151_7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %p_v_value_addr_7 = getelementptr i32 %p_v_value, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="p_v_value_addr_7"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:37 %store_ln151 = store i32 %bitcast_ln151_7, i2 %p_v_value_addr_7

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %p_v_y_addr_7 = getelementptr i32 %p_v_y, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="p_v_y_addr_7"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:39 %store_ln151 = store i32 %trunc_ln151_6, i2 %p_v_y_addr_7

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50 %p_ref_addr = getelementptr i1 %p_ref, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="p_ref_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
entry:51 %store_ln151 = store i1 %tmp, i2 %p_ref_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:52 %p_ref_addr_7 = getelementptr i1 %p_ref, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="p_ref_addr_7"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
entry:53 %store_ln151 = store i1 %tmp_7, i2 %p_ref_addr_7

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:61 %store_ln175 = store i2 0, i2 %i_4

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
entry:40 %bitcast_ln151_8 = bitcast i32 %trunc_ln151_7

]]></Node>
<StgValue><ssdm name="bitcast_ln151_8"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %p_v_value_addr_8 = getelementptr i32 %p_v_value, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="p_v_value_addr_8"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:42 %store_ln151 = store i32 %bitcast_ln151_8, i2 %p_v_value_addr_8

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %p_v_y_addr_8 = getelementptr i32 %p_v_y, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="p_v_y_addr_8"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:44 %store_ln151 = store i32 %trunc_ln151_8, i2 %p_v_y_addr_8

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
entry:45 %bitcast_ln151_9 = bitcast i32 %trunc_ln151_9

]]></Node>
<StgValue><ssdm name="bitcast_ln151_9"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %p_v_value_addr_9 = getelementptr i32 %p_v_value, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="p_v_value_addr_9"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:47 %store_ln151 = store i32 %bitcast_ln151_9, i2 %p_v_value_addr_9

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %p_v_y_addr_9 = getelementptr i32 %p_v_y, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="p_v_y_addr_9"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:49 %store_ln151 = store i32 %trunc_ln151_10, i2 %p_v_y_addr_9

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:54 %p_ref_addr_8 = getelementptr i1 %p_ref, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="p_ref_addr_8"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
entry:55 %store_ln151 = store i1 %tmp_8, i2 %p_ref_addr_8

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56 %p_ref_addr_9 = getelementptr i1 %p_ref, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="p_ref_addr_9"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
entry:57 %store_ln151 = store i1 %tmp_9, i2 %p_ref_addr_9

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="1" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
entry:58 %call_ln0 = call void @pu_kernel.1_Pipeline_pu_save_stream_into_pu, i32 %p_v_value, i32 %p_v_y, i32 %tile_value, i32 %tile_y, i1 %p_ref, i1 %tile_ref

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:60 %call_ln0 = call void @pu_kernel.1_Pipeline_init_au, i32 %AU0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="70" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="1" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
entry:58 %call_ln0 = call void @pu_kernel.1_Pipeline_pu_save_stream_into_pu, i32 %p_v_value, i32 %p_v_y, i32 %tile_value, i32 %tile_y, i1 %p_ref, i1 %tile_ref

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:60 %call_ln0 = call void @pu_kernel.1_Pipeline_init_au, i32 %AU0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K

]]></Node>
<StgValue><ssdm name="K_read"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %B2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B2

]]></Node>
<StgValue><ssdm name="B2_read"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %K_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="64" op_6_bw="30" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:59 %call_ln160 = call void @dfm, i32 %tile_y, i1 %tile_ref, i32 %Dbuf, i32 %gmem4, i64 %B2_read, i30 %trunc_ln

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="388" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i388 %s_12, void @empty_22, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem4, void @empty_13, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_1, void @empty_38, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln145 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln145"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="64" op_6_bw="30" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:59 %call_ln160 = call void @dfm, i32 %tile_y, i1 %tile_ref, i32 %Dbuf, i32 %gmem4, i64 %B2_read, i30 %trunc_ln

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
entry:62 %br_ln175 = br void %AU_step.i

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
AU_step.i:0 %i = load i2 %i_4

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
AU_step.i:1 %icmp_ln175 = icmp_eq  i2 %i, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln175"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
AU_step.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
AU_step.i:3 %add_ln175 = add i2 %i, i2 1

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
AU_step.i:4 %br_ln175 = br i1 %icmp_ln175, void %AU_step.split.i, void %pu_kernel.1.exit

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
AU_step.split.i:1 %shl_ln178 = shl i2 %i, i2 1

]]></Node>
<StgValue><ssdm name="shl_ln178"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="2">
<![CDATA[
AU_step.split.i:2 %zext_ln178 = zext i2 %shl_ln178

]]></Node>
<StgValue><ssdm name="zext_ln178"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AU_step.split.i:3 %tile_value_addr = getelementptr i32 %tile_value, i64 0, i64 %zext_ln178

]]></Node>
<StgValue><ssdm name="tile_value_addr"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AU_step.split.i:4 %tile_y_addr = getelementptr i32 %tile_y, i64 0, i64 %zext_ln178

]]></Node>
<StgValue><ssdm name="tile_y_addr"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="2">
<![CDATA[
AU_step.split.i:5 %tile_value_load = load i2 %tile_value_addr

]]></Node>
<StgValue><ssdm name="tile_value_load"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="2">
<![CDATA[
AU_step.split.i:6 %tile_y_load = load i2 %tile_y_addr

]]></Node>
<StgValue><ssdm name="tile_y_load"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0">
<![CDATA[
pu_kernel.1.exit:0 %ret_ln252 = ret

]]></Node>
<StgValue><ssdm name="ret_ln252"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="2">
<![CDATA[
AU_step.split.i:5 %tile_value_load = load i2 %tile_value_addr

]]></Node>
<StgValue><ssdm name="tile_value_load"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="2">
<![CDATA[
AU_step.split.i:6 %tile_y_load = load i2 %tile_y_addr

]]></Node>
<StgValue><ssdm name="tile_y_load"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32">
<![CDATA[
AU_step.split.i:7 %empty_53 = trunc i32 %tile_y_load

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="32" op_5_bw="30" op_6_bw="0">
<![CDATA[
AU_step.split.i:8 %call_ln178 = call void @pu_comp, i32 %resA, i32 %tile_value_load, i16 %empty_53, i32 %Dbuf, i30 %trunc_ln

]]></Node>
<StgValue><ssdm name="call_ln178"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="97" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="32" op_5_bw="30" op_6_bw="0">
<![CDATA[
AU_step.split.i:8 %call_ln178 = call void @pu_comp, i32 %resA, i32 %tile_value_load, i16 %empty_53, i32 %Dbuf, i30 %trunc_ln

]]></Node>
<StgValue><ssdm name="call_ln178"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
AU_step.split.i:9 %or_ln179 = or i2 %shl_ln178, i2 1

]]></Node>
<StgValue><ssdm name="or_ln179"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="2">
<![CDATA[
AU_step.split.i:10 %zext_ln179 = zext i2 %or_ln179

]]></Node>
<StgValue><ssdm name="zext_ln179"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AU_step.split.i:11 %tile_value_addr_3 = getelementptr i32 %tile_value, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="tile_value_addr_3"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AU_step.split.i:12 %tile_y_addr_3 = getelementptr i32 %tile_y, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="tile_y_addr_3"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="2">
<![CDATA[
AU_step.split.i:13 %tile_value_load_3 = load i2 %tile_value_addr_3

]]></Node>
<StgValue><ssdm name="tile_value_load_3"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="2">
<![CDATA[
AU_step.split.i:14 %tile_y_load_3 = load i2 %tile_y_addr_3

]]></Node>
<StgValue><ssdm name="tile_y_load_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="104" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="2">
<![CDATA[
AU_step.split.i:13 %tile_value_load_3 = load i2 %tile_value_addr_3

]]></Node>
<StgValue><ssdm name="tile_value_load_3"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="2">
<![CDATA[
AU_step.split.i:14 %tile_y_load_3 = load i2 %tile_y_addr_3

]]></Node>
<StgValue><ssdm name="tile_y_load_3"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="32">
<![CDATA[
AU_step.split.i:15 %empty_54 = trunc i32 %tile_y_load_3

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="32" op_5_bw="30" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
AU_step.split.i:16 %call_ln179 = call void @pu_comp, i32 %resB, i32 %tile_value_load_3, i16 %empty_54, i32 %Dbuf, i30 %trunc_ln

]]></Node>
<StgValue><ssdm name="call_ln179"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
AU_step.split.i:17 %icmp_ln184 = icmp_eq  i32 %tile_y_load, i32 %tile_y_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
AU_step.split.i:0 %specloopname_ln175 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln175"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="32" op_5_bw="30" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
AU_step.split.i:16 %call_ln179 = call void @pu_comp, i32 %resB, i32 %tile_value_load_3, i16 %empty_54, i32 %Dbuf, i30 %trunc_ln

]]></Node>
<StgValue><ssdm name="call_ln179"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
AU_step.split.i:18 %br_ln184 = br i1 %icmp_ln184, void %for.inc72.i.preheader, void %for.inc56.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc72.i.preheader:0 %call_ln248 = call void @pu_kernel.1_Pipeline_VITIS_LOOP_190_3, i30 %trunc_ln, i32 %resA, i32 %AU0

]]></Node>
<StgValue><ssdm name="call_ln248"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="113" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc72.i.preheader:0 %call_ln248 = call void @pu_kernel.1_Pipeline_VITIS_LOOP_190_3, i30 %trunc_ln, i32 %resA, i32 %AU0

]]></Node>
<StgValue><ssdm name="call_ln248"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
for.inc72.i.preheader:1 %br_ln0 = br void %for.inc75.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="115" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc56.i.preheader:0 %call_ln248 = call void @pu_kernel.1_Pipeline_VITIS_LOOP_185_2, i30 %trunc_ln, i32 %resA, i32 %resB, i32 %AU0

]]></Node>
<StgValue><ssdm name="call_ln248"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="116" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc56.i.preheader:0 %call_ln248 = call void @pu_kernel.1_Pipeline_VITIS_LOOP_185_2, i30 %trunc_ln, i32 %resA, i32 %resB, i32 %AU0

]]></Node>
<StgValue><ssdm name="call_ln248"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
for.inc56.i.preheader:1 %br_ln0 = br void %for.inc75.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc75.i:0 %store_ln175 = store i2 %add_ln175, i2 %i_4

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
for.inc75.i:1 %br_ln175 = br void %AU_step.i

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
