in_source: |-
  variable result 
  variable current 
  variable next
  variable temp

  : next_fib
  temp @ 4000000 > \ Проверка на число 
  if 
  temp current @ next @ + ! \ Следующее число
  current next @ !

  temp @ 2 mod 0 > \ Если число четное, то складываем
  if 
  result dup @ temp @ + !
  then

  next temp @ !
  1
  else
  0 \ Кладём 0, чтобы выйти из цикла
  then
  ;

  result 0 !
  current 0 !
  next 1 !

  begin \ цикл, который генерирует числа
  next_fib
  until

  result @ 11 emit  \ вывод результата
in_stdin: |

out_code: |-
  {
      "memory": {},
      "code": [
          {
              "index": 0,
              "command": "jmp",
              "arg": 38
          },
          {
              "index": 1,
              "command": "push",
              "arg": 3
          },
          {
              "index": 2,
              "command": "load"
          },
          {
              "index": 3,
              "command": "push",
              "arg": 4000000
          },
          {
              "index": 4,
              "command": "gr"
          },
          {
              "index": 5,
              "command": "zjmp",
              "arg": 36
          },
          {
              "index": 6,
              "command": "push",
              "arg": 3
          },
          {
              "index": 7,
              "command": "push",
              "arg": 1
          },
          {
              "index": 8,
              "command": "load"
          },
          {
              "index": 9,
              "command": "push",
              "arg": 2
          },
          {
              "index": 10,
              "command": "load"
          },
          {
              "index": 11,
              "command": "add"
          },
          {
              "index": 12,
              "command": "store"
          },
          {
              "index": 13,
              "command": "push",
              "arg": 1
          },
          {
              "index": 14,
              "command": "push",
              "arg": 2
          },
          {
              "index": 15,
              "command": "load"
          },
          {
              "index": 16,
              "command": "store"
          },
          {
              "index": 17,
              "command": "push",
              "arg": 3
          },
          {
              "index": 18,
              "command": "load"
          },
          {
              "index": 19,
              "command": "push",
              "arg": 2
          },
          {
              "index": 20,
              "command": "mod"
          },
          {
              "index": 21,
              "command": "push",
              "arg": 0
          },
          {
              "index": 22,
              "command": "gr"
          },
          {
              "index": 23,
              "command": "zjmp",
              "arg": 30
          },
          {
              "index": 24,
              "command": "push",
              "arg": 0
          },
          {
              "index": 25,
              "command": "dup"
          },
          {
              "index": 26,
              "command": "load"
          },
          {
              "index": 27,
              "command": "push",
              "arg": 3
          },
          {
              "index": 28,
              "command": "load"
          },
          {
              "index": 29,
              "command": "add"
          },
          {
              "index": 30,
              "command": "store"
          },
          {
              "index": 31,
              "command": "push",
              "arg": 2
          },
          {
              "index": 32,
              "command": "push",
              "arg": 3
          },
          {
              "index": 33,
              "command": "load"
          },
          {
              "index": 34,
              "command": "store"
          },
          {
              "index": 35,
              "command": "push",
              "arg": 1
          },
          {
              "index": 36,
              "command": "jmp",
              "arg": 37
          },
          {
              "index": 37,
              "command": "push",
              "arg": 0
          },
          {
              "index": 38,
              "command": "ret"
          },
          {
              "index": 39,
              "command": "push",
              "arg": 0
          },
          {
              "index": 40,
              "command": "push",
              "arg": 0
          },
          {
              "index": 41,
              "command": "store"
          },
          {
              "index": 42,
              "command": "push",
              "arg": 1
          },
          {
              "index": 43,
              "command": "push",
              "arg": 0
          },
          {
              "index": 44,
              "command": "store"
          },
          {
              "index": 45,
              "command": "push",
              "arg": 2
          },
          {
              "index": 46,
              "command": "push",
              "arg": 1
          },
          {
              "index": 47,
              "command": "store"
          },
          {
              "index": 48,
              "command": "call",
              "arg": 0
          },
          {
              "index": 49,
              "command": "zjmp",
              "arg": 47
          },
          {
              "index": 50,
              "command": "push",
              "arg": 0
          },
          {
              "index": 51,
              "command": "load"
          },
          {
              "index": 52,
              "command": "push",
              "arg": 11
          },
          {
              "index": 53,
              "command": "emit"
          },
          {
              "index": 54,
              "command": "halt"
          }
      ]
  }
out_stdout: |
  source LoC: 32 code instr: 55
  ============================================================
  instr_counter: 1157 ticks: 5135
out_log: |
  DEBUG   machine:simulation    [-1: NO_OPCODE] TICK: 0 MPC: 0 IR: None TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [0: NO_OPCODE] TICK: 1 MPC: 1 IR: None TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [0: jmp] TICK: 2 MPC: 2 IR: jmp const 38 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [0: jmp] TICK: 3 MPC: 5 IR: jmp const 38 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [38: jmp] TICK: 4 MPC: 0 IR: jmp const 38 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [39: jmp] TICK: 5 MPC: 1 IR: jmp const 38 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [39: push] TICK: 6 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [39: push] TICK: 7 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [39: push] TICK: 8 MPC: 23 IR: push const 0 TOP: 0 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [39: push] TICK: 9 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [40: push] TICK: 10 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [40: push] TICK: 11 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [40: push] TICK: 12 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [40: push] TICK: 13 MPC: 23 IR: push const 0 TOP: 0 NEXT: 0 RS: 0 SP: 1 RSP: -1
  DEBUG   machine:simulation    [40: push] TICK: 14 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 0 SP: 1 RSP: -1
  DEBUG   machine:simulation    [41: push] TICK: 15 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 0 SP: 1 RSP: -1
  DEBUG   machine:simulation    [41: store] TICK: 16 MPC: 2 IR: store None TOP: 0 NEXT: 0 RS: 0 SP: 1 RSP: -1
  DEBUG   machine:simulation    [41: store] TICK: 17 MPC: 31 IR: store None TOP: 0 NEXT: 0 RS: 0 SP: 1 RSP: -1
  DEBUG   machine:simulation    [41: store] TICK: 18 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [42: store] TICK: 19 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [42: push] TICK: 20 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [42: push] TICK: 21 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [42: push] TICK: 22 MPC: 23 IR: push const 1 TOP: 0 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [42: push] TICK: 23 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [43: push] TICK: 24 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [43: push] TICK: 25 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [43: push] TICK: 26 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [43: push] TICK: 27 MPC: 23 IR: push const 0 TOP: 0 NEXT: 1 RS: 0 SP: 1 RSP: -1
  DEBUG   machine:simulation    [43: push] TICK: 28 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 0 SP: 1 RSP: -1
  DEBUG   machine:simulation    [44: push] TICK: 29 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 0 SP: 1 RSP: -1
  DEBUG   machine:simulation    [44: store] TICK: 30 MPC: 2 IR: store None TOP: 0 NEXT: 1 RS: 0 SP: 1 RSP: -1
  DEBUG   machine:simulation    [44: store] TICK: 31 MPC: 31 IR: store None TOP: 0 NEXT: 1 RS: 0 SP: 1 RSP: -1
  DEBUG   machine:simulation    [44: store] TICK: 32 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [45: store] TICK: 33 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [45: push] TICK: 34 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [45: push] TICK: 35 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [45: push] TICK: 36 MPC: 23 IR: push const 2 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [45: push] TICK: 37 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [46: push] TICK: 38 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [46: push] TICK: 39 MPC: 2 IR: push const 1 TOP: 2 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [46: push] TICK: 40 MPC: 22 IR: push const 1 TOP: 2 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [46: push] TICK: 41 MPC: 23 IR: push const 1 TOP: 0 NEXT: 2 RS: 0 SP: 1 RSP: -1
  DEBUG   machine:simulation    [46: push] TICK: 42 MPC: 0 IR: push const 1 TOP: 1 NEXT: 2 RS: 0 SP: 1 RSP: -1
  DEBUG   machine:simulation    [47: push] TICK: 43 MPC: 1 IR: push const 1 TOP: 1 NEXT: 2 RS: 0 SP: 1 RSP: -1
  DEBUG   machine:simulation    [47: store] TICK: 44 MPC: 2 IR: store None TOP: 1 NEXT: 2 RS: 0 SP: 1 RSP: -1
  DEBUG   machine:simulation    [47: store] TICK: 45 MPC: 31 IR: store None TOP: 1 NEXT: 2 RS: 0 SP: 1 RSP: -1
  DEBUG   machine:simulation    [47: store] TICK: 46 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: store] TICK: 47 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 48 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 49 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 50 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 51 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 52 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 53 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 54 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 55 MPC: 23 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 56 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 57 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 58 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 59 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 60 MPC: 0 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 61 MPC: 1 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 62 MPC: 2 IR: push const 4000000 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 63 MPC: 22 IR: push const 4000000 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 64 MPC: 23 IR: push const 4000000 TOP: 1 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 65 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 66 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 67 MPC: 2 IR: gr None TOP: 4000000 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 68 MPC: 17 IR: gr None TOP: 4000000 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 69 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 70 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 71 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 72 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 73 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 74 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 75 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 76 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 77 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 78 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 79 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 80 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 81 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 82 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 83 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 84 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 85 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 86 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 87 MPC: 0 IR: load None TOP: 0 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 88 MPC: 1 IR: load None TOP: 0 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 89 MPC: 2 IR: push const 2 TOP: 0 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 90 MPC: 22 IR: push const 2 TOP: 0 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 91 MPC: 23 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 92 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 93 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 94 MPC: 2 IR: load None TOP: 2 NEXT: 0 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 95 MPC: 30 IR: load None TOP: 2 NEXT: 0 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 96 MPC: 0 IR: load None TOP: 1 NEXT: 0 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 97 MPC: 1 IR: load None TOP: 1 NEXT: 0 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 98 MPC: 2 IR: add None TOP: 1 NEXT: 0 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 99 MPC: 11 IR: add None TOP: 1 NEXT: 0 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 100 MPC: 0 IR: add None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 101 MPC: 1 IR: add None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 102 MPC: 2 IR: store None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 103 MPC: 31 IR: store None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 104 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 105 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 106 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 107 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 108 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 109 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 110 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 111 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 112 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 113 MPC: 23 IR: push const 2 TOP: 1 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 114 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 115 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 116 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 117 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 118 MPC: 0 IR: load None TOP: 1 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 119 MPC: 1 IR: load None TOP: 1 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 120 MPC: 2 IR: store None TOP: 1 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 121 MPC: 31 IR: store None TOP: 1 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 122 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 123 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 124 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 125 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 126 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 127 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 128 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 129 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 130 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 131 MPC: 0 IR: load None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 132 MPC: 1 IR: load None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 133 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 134 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 135 MPC: 23 IR: push const 2 TOP: 1 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 136 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 137 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 138 MPC: 2 IR: mod None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 139 MPC: 36 IR: mod None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 140 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 141 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 142 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 143 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 144 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 145 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 146 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 147 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 148 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 149 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 150 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 151 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 152 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 153 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 154 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 155 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 156 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 157 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 158 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 159 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 160 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 161 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 162 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 163 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 164 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 165 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 166 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 167 MPC: 0 IR: load None TOP: 1 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 168 MPC: 1 IR: load None TOP: 1 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 169 MPC: 2 IR: store None TOP: 1 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 170 MPC: 31 IR: store None TOP: 1 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 171 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 172 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 173 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 174 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 175 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 176 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 177 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 178 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 179 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 180 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 181 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 182 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 183 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 184 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 185 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 186 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 187 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 188 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 189 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 190 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 191 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 192 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 193 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 194 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 195 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 196 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 197 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 198 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 199 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 200 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 201 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 202 MPC: 0 IR: load None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 203 MPC: 1 IR: load None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 204 MPC: 2 IR: push const 4000000 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 205 MPC: 22 IR: push const 4000000 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 206 MPC: 23 IR: push const 4000000 TOP: 1 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 207 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 208 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 209 MPC: 2 IR: gr None TOP: 4000000 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 210 MPC: 17 IR: gr None TOP: 4000000 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 211 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 212 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 213 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 214 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 215 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 216 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 217 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 218 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 219 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 220 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 221 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 222 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 223 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 224 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 225 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 226 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 227 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 228 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 229 MPC: 0 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 230 MPC: 1 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 231 MPC: 2 IR: push const 2 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 232 MPC: 22 IR: push const 2 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 233 MPC: 23 IR: push const 2 TOP: 1 NEXT: 1 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 234 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 235 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 236 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 237 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 238 MPC: 0 IR: load None TOP: 1 NEXT: 1 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 239 MPC: 1 IR: load None TOP: 1 NEXT: 1 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 240 MPC: 2 IR: add None TOP: 1 NEXT: 1 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 241 MPC: 11 IR: add None TOP: 1 NEXT: 1 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 242 MPC: 0 IR: add None TOP: 2 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 243 MPC: 1 IR: add None TOP: 2 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 244 MPC: 2 IR: store None TOP: 2 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 245 MPC: 31 IR: store None TOP: 2 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 246 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 247 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 248 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 249 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 250 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 251 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 252 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 253 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 254 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 255 MPC: 23 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 256 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 257 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 258 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 259 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 260 MPC: 0 IR: load None TOP: 1 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 261 MPC: 1 IR: load None TOP: 1 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 262 MPC: 2 IR: store None TOP: 1 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 263 MPC: 31 IR: store None TOP: 1 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 264 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 265 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 266 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 267 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 268 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 269 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 270 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 271 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 272 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 273 MPC: 0 IR: load None TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 274 MPC: 1 IR: load None TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 275 MPC: 2 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 276 MPC: 22 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 277 MPC: 23 IR: push const 2 TOP: 1 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 278 MPC: 0 IR: push const 2 TOP: 2 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 279 MPC: 1 IR: push const 2 TOP: 2 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 280 MPC: 2 IR: mod None TOP: 2 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 281 MPC: 36 IR: mod None TOP: 2 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 282 MPC: 0 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 283 MPC: 1 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 284 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 285 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 286 MPC: 23 IR: push const 0 TOP: 2 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 287 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 288 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 289 MPC: 2 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 290 MPC: 17 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 291 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 292 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 293 MPC: 2 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 294 MPC: 6 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 295 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: zjmp] TICK: 296 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 297 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 298 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 299 MPC: 23 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 300 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: push] TICK: 301 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 302 MPC: 2 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 303 MPC: 18 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 304 MPC: 19 IR: dup None TOP: 0 NEXT: 0 RS: 0 SP: 1 RSP: 1
  DEBUG   machine:simulation    [25: dup] TICK: 305 MPC: 0 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: dup] TICK: 306 MPC: 1 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 307 MPC: 2 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 308 MPC: 30 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 309 MPC: 0 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: load] TICK: 310 MPC: 1 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 311 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 312 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 313 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 314 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: push] TICK: 315 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 316 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 317 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 318 MPC: 0 IR: load None TOP: 2 NEXT: 0 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: load] TICK: 319 MPC: 1 IR: load None TOP: 2 NEXT: 0 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 320 MPC: 2 IR: add None TOP: 2 NEXT: 0 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 321 MPC: 11 IR: add None TOP: 2 NEXT: 0 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 322 MPC: 0 IR: add None TOP: 2 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: add] TICK: 323 MPC: 1 IR: add None TOP: 2 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 324 MPC: 2 IR: store None TOP: 2 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 325 MPC: 31 IR: store None TOP: 2 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 326 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: store] TICK: 327 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 328 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 329 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 330 MPC: 23 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 331 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 332 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 333 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 334 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 335 MPC: 23 IR: push const 3 TOP: 2 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 336 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 337 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 338 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 339 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 340 MPC: 0 IR: load None TOP: 2 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 341 MPC: 1 IR: load None TOP: 2 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 342 MPC: 2 IR: store None TOP: 2 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 343 MPC: 31 IR: store None TOP: 2 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 344 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 345 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 346 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 347 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 348 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 349 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 350 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 351 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 352 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 353 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 354 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 355 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 356 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 357 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 358 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 359 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 360 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 361 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 362 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 363 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 364 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 365 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 366 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 367 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 368 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 369 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 370 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 371 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 372 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 373 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 374 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 375 MPC: 0 IR: load None TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 376 MPC: 1 IR: load None TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 377 MPC: 2 IR: push const 4000000 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 378 MPC: 22 IR: push const 4000000 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 379 MPC: 23 IR: push const 4000000 TOP: 2 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 380 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 381 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 382 MPC: 2 IR: gr None TOP: 4000000 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 383 MPC: 17 IR: gr None TOP: 4000000 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 384 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 385 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 386 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 387 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 388 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 389 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 390 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 391 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 392 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 393 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 394 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 395 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 396 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 397 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 398 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 399 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 400 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 401 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 402 MPC: 0 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 403 MPC: 1 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 404 MPC: 2 IR: push const 2 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 405 MPC: 22 IR: push const 2 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 406 MPC: 23 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 407 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 408 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 409 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 410 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 411 MPC: 0 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 412 MPC: 1 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 413 MPC: 2 IR: add None TOP: 2 NEXT: 1 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 414 MPC: 11 IR: add None TOP: 2 NEXT: 1 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 415 MPC: 0 IR: add None TOP: 3 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 416 MPC: 1 IR: add None TOP: 3 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 417 MPC: 2 IR: store None TOP: 3 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 418 MPC: 31 IR: store None TOP: 3 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 419 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 420 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 421 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 422 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 423 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 424 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 425 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 426 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 427 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 428 MPC: 23 IR: push const 2 TOP: 3 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 429 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 430 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 431 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 432 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 433 MPC: 0 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 434 MPC: 1 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 435 MPC: 2 IR: store None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 436 MPC: 31 IR: store None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 437 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 438 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 439 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 440 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 441 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 442 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 443 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 444 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 445 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 446 MPC: 0 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 447 MPC: 1 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 448 MPC: 2 IR: push const 2 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 449 MPC: 22 IR: push const 2 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 450 MPC: 23 IR: push const 2 TOP: 2 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 451 MPC: 0 IR: push const 2 TOP: 2 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 452 MPC: 1 IR: push const 2 TOP: 2 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 453 MPC: 2 IR: mod None TOP: 2 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 454 MPC: 36 IR: mod None TOP: 2 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 455 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 456 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 457 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 458 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 459 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 460 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 461 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 462 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 463 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 464 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 465 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 466 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 467 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 468 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 469 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 470 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 471 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 472 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 473 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 474 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 475 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 476 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 477 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 478 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 479 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 480 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 481 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 482 MPC: 0 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 483 MPC: 1 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 484 MPC: 2 IR: store None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 485 MPC: 31 IR: store None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 486 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 487 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 488 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 489 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 490 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 491 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 492 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 493 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 494 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 495 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 496 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 497 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 498 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 499 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 500 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 501 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 502 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 503 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 504 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 505 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 506 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 507 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 508 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 509 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 510 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 511 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 512 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 513 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 514 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 515 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 516 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 517 MPC: 0 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 518 MPC: 1 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 519 MPC: 2 IR: push const 4000000 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 520 MPC: 22 IR: push const 4000000 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 521 MPC: 23 IR: push const 4000000 TOP: 3 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 522 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 523 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 524 MPC: 2 IR: gr None TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 525 MPC: 17 IR: gr None TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 526 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 527 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 528 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 529 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 530 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 531 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 532 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 533 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 534 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 535 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 536 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 537 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 538 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 539 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 540 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 541 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 542 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 543 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 544 MPC: 0 IR: load None TOP: 2 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 545 MPC: 1 IR: load None TOP: 2 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 546 MPC: 2 IR: push const 2 TOP: 2 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 547 MPC: 22 IR: push const 2 TOP: 2 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 548 MPC: 23 IR: push const 2 TOP: 2 NEXT: 2 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 549 MPC: 0 IR: push const 2 TOP: 2 NEXT: 2 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 550 MPC: 1 IR: push const 2 TOP: 2 NEXT: 2 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 551 MPC: 2 IR: load None TOP: 2 NEXT: 2 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 552 MPC: 30 IR: load None TOP: 2 NEXT: 2 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 553 MPC: 0 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 554 MPC: 1 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 555 MPC: 2 IR: add None TOP: 3 NEXT: 2 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 556 MPC: 11 IR: add None TOP: 3 NEXT: 2 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 557 MPC: 0 IR: add None TOP: 5 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 558 MPC: 1 IR: add None TOP: 5 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 559 MPC: 2 IR: store None TOP: 5 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 560 MPC: 31 IR: store None TOP: 5 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 561 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 562 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 563 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 564 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 565 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 566 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 567 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 568 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 569 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 570 MPC: 23 IR: push const 2 TOP: 5 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 571 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 572 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 573 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 574 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 575 MPC: 0 IR: load None TOP: 3 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 576 MPC: 1 IR: load None TOP: 3 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 577 MPC: 2 IR: store None TOP: 3 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 578 MPC: 31 IR: store None TOP: 3 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 579 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 580 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 581 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 582 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 583 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 584 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 585 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 586 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 587 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 588 MPC: 0 IR: load None TOP: 5 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 589 MPC: 1 IR: load None TOP: 5 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 590 MPC: 2 IR: push const 2 TOP: 5 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 591 MPC: 22 IR: push const 2 TOP: 5 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 592 MPC: 23 IR: push const 2 TOP: 3 NEXT: 5 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 593 MPC: 0 IR: push const 2 TOP: 2 NEXT: 5 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 594 MPC: 1 IR: push const 2 TOP: 2 NEXT: 5 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 595 MPC: 2 IR: mod None TOP: 2 NEXT: 5 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 596 MPC: 36 IR: mod None TOP: 2 NEXT: 5 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 597 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 598 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 599 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 600 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 601 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 602 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 603 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 604 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 605 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 606 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 607 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 608 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 609 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 610 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 611 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 612 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 613 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 614 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 615 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 616 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 617 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 618 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 619 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 620 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 621 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 622 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 623 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 624 MPC: 0 IR: load None TOP: 5 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 625 MPC: 1 IR: load None TOP: 5 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 626 MPC: 2 IR: store None TOP: 5 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 627 MPC: 31 IR: store None TOP: 5 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 628 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 629 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 630 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 631 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 632 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 633 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 634 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 635 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 636 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 637 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 638 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 639 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 640 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 641 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 642 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 643 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 644 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 645 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 646 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 647 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 648 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 649 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 650 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 651 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 652 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 653 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 654 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 655 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 656 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 657 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 658 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 659 MPC: 0 IR: load None TOP: 5 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 660 MPC: 1 IR: load None TOP: 5 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 661 MPC: 2 IR: push const 4000000 TOP: 5 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 662 MPC: 22 IR: push const 4000000 TOP: 5 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 663 MPC: 23 IR: push const 4000000 TOP: 5 NEXT: 5 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 664 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 5 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 665 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 5 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 666 MPC: 2 IR: gr None TOP: 4000000 NEXT: 5 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 667 MPC: 17 IR: gr None TOP: 4000000 NEXT: 5 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 668 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 669 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 670 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 671 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 672 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 673 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 674 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 675 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 676 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 677 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 678 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 679 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 680 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 681 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 682 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 683 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 684 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 685 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 686 MPC: 0 IR: load None TOP: 3 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 687 MPC: 1 IR: load None TOP: 3 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 688 MPC: 2 IR: push const 2 TOP: 3 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 689 MPC: 22 IR: push const 2 TOP: 3 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 690 MPC: 23 IR: push const 2 TOP: 3 NEXT: 3 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 691 MPC: 0 IR: push const 2 TOP: 2 NEXT: 3 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 692 MPC: 1 IR: push const 2 TOP: 2 NEXT: 3 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 693 MPC: 2 IR: load None TOP: 2 NEXT: 3 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 694 MPC: 30 IR: load None TOP: 2 NEXT: 3 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 695 MPC: 0 IR: load None TOP: 5 NEXT: 3 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 696 MPC: 1 IR: load None TOP: 5 NEXT: 3 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 697 MPC: 2 IR: add None TOP: 5 NEXT: 3 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 698 MPC: 11 IR: add None TOP: 5 NEXT: 3 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 699 MPC: 0 IR: add None TOP: 8 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 700 MPC: 1 IR: add None TOP: 8 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 701 MPC: 2 IR: store None TOP: 8 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 702 MPC: 31 IR: store None TOP: 8 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 703 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 704 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 705 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 706 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 707 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 708 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 709 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 710 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 711 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 712 MPC: 23 IR: push const 2 TOP: 8 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 713 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 714 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 715 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 716 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 717 MPC: 0 IR: load None TOP: 5 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 718 MPC: 1 IR: load None TOP: 5 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 719 MPC: 2 IR: store None TOP: 5 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 720 MPC: 31 IR: store None TOP: 5 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 721 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 722 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 723 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 724 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 725 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 726 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 727 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 728 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 729 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 730 MPC: 0 IR: load None TOP: 8 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 731 MPC: 1 IR: load None TOP: 8 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 732 MPC: 2 IR: push const 2 TOP: 8 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 733 MPC: 22 IR: push const 2 TOP: 8 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 734 MPC: 23 IR: push const 2 TOP: 5 NEXT: 8 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 735 MPC: 0 IR: push const 2 TOP: 2 NEXT: 8 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 736 MPC: 1 IR: push const 2 TOP: 2 NEXT: 8 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 737 MPC: 2 IR: mod None TOP: 2 NEXT: 8 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 738 MPC: 36 IR: mod None TOP: 2 NEXT: 8 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 739 MPC: 0 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 740 MPC: 1 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 741 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 742 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 743 MPC: 23 IR: push const 0 TOP: 2 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 744 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 745 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 746 MPC: 2 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 747 MPC: 17 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 748 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 749 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 750 MPC: 2 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 751 MPC: 6 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 752 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: zjmp] TICK: 753 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 754 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 755 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 756 MPC: 23 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 757 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: push] TICK: 758 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 759 MPC: 2 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 760 MPC: 18 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 761 MPC: 19 IR: dup None TOP: 0 NEXT: 0 RS: 0 SP: 1 RSP: 1
  DEBUG   machine:simulation    [25: dup] TICK: 762 MPC: 0 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: dup] TICK: 763 MPC: 1 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 764 MPC: 2 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 765 MPC: 30 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 766 MPC: 0 IR: load None TOP: 2 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: load] TICK: 767 MPC: 1 IR: load None TOP: 2 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 768 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 769 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 770 MPC: 23 IR: push const 3 TOP: 5 NEXT: 2 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 771 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: push] TICK: 772 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 773 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 774 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 775 MPC: 0 IR: load None TOP: 8 NEXT: 2 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: load] TICK: 776 MPC: 1 IR: load None TOP: 8 NEXT: 2 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 777 MPC: 2 IR: add None TOP: 8 NEXT: 2 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 778 MPC: 11 IR: add None TOP: 8 NEXT: 2 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 779 MPC: 0 IR: add None TOP: 10 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: add] TICK: 780 MPC: 1 IR: add None TOP: 10 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 781 MPC: 2 IR: store None TOP: 10 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 782 MPC: 31 IR: store None TOP: 10 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 783 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: store] TICK: 784 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 785 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 786 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 787 MPC: 23 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 788 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 789 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 790 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 791 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 792 MPC: 23 IR: push const 3 TOP: 10 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 793 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 794 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 795 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 796 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 797 MPC: 0 IR: load None TOP: 8 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 798 MPC: 1 IR: load None TOP: 8 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 799 MPC: 2 IR: store None TOP: 8 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 800 MPC: 31 IR: store None TOP: 8 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 801 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 802 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 803 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 804 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 805 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 806 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 807 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 808 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 809 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 810 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 811 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 812 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 813 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 814 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 815 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 816 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 817 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 818 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 819 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 820 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 821 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 822 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 823 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 824 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 825 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 826 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 827 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 828 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 829 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 830 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 831 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 832 MPC: 0 IR: load None TOP: 8 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 833 MPC: 1 IR: load None TOP: 8 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 834 MPC: 2 IR: push const 4000000 TOP: 8 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 835 MPC: 22 IR: push const 4000000 TOP: 8 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 836 MPC: 23 IR: push const 4000000 TOP: 8 NEXT: 8 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 837 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 8 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 838 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 8 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 839 MPC: 2 IR: gr None TOP: 4000000 NEXT: 8 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 840 MPC: 17 IR: gr None TOP: 4000000 NEXT: 8 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 841 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 842 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 843 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 844 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 845 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 846 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 847 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 848 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 849 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 850 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 851 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 852 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 853 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 854 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 855 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 856 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 857 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 858 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 859 MPC: 0 IR: load None TOP: 5 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 860 MPC: 1 IR: load None TOP: 5 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 861 MPC: 2 IR: push const 2 TOP: 5 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 862 MPC: 22 IR: push const 2 TOP: 5 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 863 MPC: 23 IR: push const 2 TOP: 8 NEXT: 5 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 864 MPC: 0 IR: push const 2 TOP: 2 NEXT: 5 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 865 MPC: 1 IR: push const 2 TOP: 2 NEXT: 5 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 866 MPC: 2 IR: load None TOP: 2 NEXT: 5 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 867 MPC: 30 IR: load None TOP: 2 NEXT: 5 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 868 MPC: 0 IR: load None TOP: 8 NEXT: 5 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 869 MPC: 1 IR: load None TOP: 8 NEXT: 5 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 870 MPC: 2 IR: add None TOP: 8 NEXT: 5 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 871 MPC: 11 IR: add None TOP: 8 NEXT: 5 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 872 MPC: 0 IR: add None TOP: 13 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 873 MPC: 1 IR: add None TOP: 13 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 874 MPC: 2 IR: store None TOP: 13 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 875 MPC: 31 IR: store None TOP: 13 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 876 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 877 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 878 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 879 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 880 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 881 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 882 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 883 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 884 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 885 MPC: 23 IR: push const 2 TOP: 13 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 886 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 887 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 888 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 889 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 890 MPC: 0 IR: load None TOP: 8 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 891 MPC: 1 IR: load None TOP: 8 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 892 MPC: 2 IR: store None TOP: 8 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 893 MPC: 31 IR: store None TOP: 8 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 894 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 895 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 896 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 897 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 898 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 899 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 900 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 901 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 902 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 903 MPC: 0 IR: load None TOP: 13 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 904 MPC: 1 IR: load None TOP: 13 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 905 MPC: 2 IR: push const 2 TOP: 13 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 906 MPC: 22 IR: push const 2 TOP: 13 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 907 MPC: 23 IR: push const 2 TOP: 8 NEXT: 13 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 908 MPC: 0 IR: push const 2 TOP: 2 NEXT: 13 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 909 MPC: 1 IR: push const 2 TOP: 2 NEXT: 13 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 910 MPC: 2 IR: mod None TOP: 2 NEXT: 13 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 911 MPC: 36 IR: mod None TOP: 2 NEXT: 13 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 912 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 913 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 914 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 915 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 916 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 917 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 918 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 919 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 920 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 921 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 922 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 923 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 924 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 925 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 926 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 927 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 928 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 929 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 930 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 931 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 932 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 933 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 934 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 935 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 936 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 937 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 938 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 939 MPC: 0 IR: load None TOP: 13 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 940 MPC: 1 IR: load None TOP: 13 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 941 MPC: 2 IR: store None TOP: 13 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 942 MPC: 31 IR: store None TOP: 13 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 943 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 944 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 945 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 946 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 947 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 948 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 949 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 950 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 951 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 952 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 953 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 954 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 955 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 956 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 957 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 958 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 959 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 960 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 961 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 962 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 963 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 964 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 965 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 966 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 967 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 968 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 969 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 970 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 971 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 972 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 973 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 974 MPC: 0 IR: load None TOP: 13 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 975 MPC: 1 IR: load None TOP: 13 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 976 MPC: 2 IR: push const 4000000 TOP: 13 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 977 MPC: 22 IR: push const 4000000 TOP: 13 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 978 MPC: 23 IR: push const 4000000 TOP: 13 NEXT: 13 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 979 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 13 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 980 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 13 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 981 MPC: 2 IR: gr None TOP: 4000000 NEXT: 13 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 982 MPC: 17 IR: gr None TOP: 4000000 NEXT: 13 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 983 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 984 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 985 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 986 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 987 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 988 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 989 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 990 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 991 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 992 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 993 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 994 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 995 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 996 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 997 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 998 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 999 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 1000 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 1001 MPC: 0 IR: load None TOP: 8 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 1002 MPC: 1 IR: load None TOP: 8 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1003 MPC: 2 IR: push const 2 TOP: 8 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1004 MPC: 22 IR: push const 2 TOP: 8 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1005 MPC: 23 IR: push const 2 TOP: 8 NEXT: 8 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1006 MPC: 0 IR: push const 2 TOP: 2 NEXT: 8 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 1007 MPC: 1 IR: push const 2 TOP: 2 NEXT: 8 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 1008 MPC: 2 IR: load None TOP: 2 NEXT: 8 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 1009 MPC: 30 IR: load None TOP: 2 NEXT: 8 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 1010 MPC: 0 IR: load None TOP: 13 NEXT: 8 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 1011 MPC: 1 IR: load None TOP: 13 NEXT: 8 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 1012 MPC: 2 IR: add None TOP: 13 NEXT: 8 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 1013 MPC: 11 IR: add None TOP: 13 NEXT: 8 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 1014 MPC: 0 IR: add None TOP: 21 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 1015 MPC: 1 IR: add None TOP: 21 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 1016 MPC: 2 IR: store None TOP: 21 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 1017 MPC: 31 IR: store None TOP: 21 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 1018 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 1019 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1020 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1021 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1022 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1023 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1024 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1025 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1026 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1027 MPC: 23 IR: push const 2 TOP: 21 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1028 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 1029 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 1030 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 1031 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 1032 MPC: 0 IR: load None TOP: 13 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 1033 MPC: 1 IR: load None TOP: 13 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 1034 MPC: 2 IR: store None TOP: 13 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 1035 MPC: 31 IR: store None TOP: 13 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 1036 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 1037 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1038 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1039 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1040 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1041 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 1042 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 1043 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 1044 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 1045 MPC: 0 IR: load None TOP: 21 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 1046 MPC: 1 IR: load None TOP: 21 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1047 MPC: 2 IR: push const 2 TOP: 21 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1048 MPC: 22 IR: push const 2 TOP: 21 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1049 MPC: 23 IR: push const 2 TOP: 13 NEXT: 21 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1050 MPC: 0 IR: push const 2 TOP: 2 NEXT: 21 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 1051 MPC: 1 IR: push const 2 TOP: 2 NEXT: 21 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 1052 MPC: 2 IR: mod None TOP: 2 NEXT: 21 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 1053 MPC: 36 IR: mod None TOP: 2 NEXT: 21 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 1054 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 1055 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1056 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1057 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1058 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1059 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 1060 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 1061 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 1062 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 1063 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 1064 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 1065 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 1066 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 1067 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 1068 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1069 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1070 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1071 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1072 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1073 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1074 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1075 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1076 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1077 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 1078 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 1079 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 1080 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 1081 MPC: 0 IR: load None TOP: 21 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 1082 MPC: 1 IR: load None TOP: 21 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 1083 MPC: 2 IR: store None TOP: 21 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 1084 MPC: 31 IR: store None TOP: 21 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 1085 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 1086 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1087 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1088 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1089 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1090 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 1091 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 1092 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 1093 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 1094 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 1095 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 1096 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 1097 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 1098 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 1099 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 1100 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 1101 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 1102 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 1103 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 1104 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 1105 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 1106 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 1107 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 1108 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1109 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1110 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1111 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1112 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 1113 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 1114 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 1115 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 1116 MPC: 0 IR: load None TOP: 21 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 1117 MPC: 1 IR: load None TOP: 21 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1118 MPC: 2 IR: push const 4000000 TOP: 21 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1119 MPC: 22 IR: push const 4000000 TOP: 21 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1120 MPC: 23 IR: push const 4000000 TOP: 21 NEXT: 21 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1121 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 21 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 1122 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 21 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 1123 MPC: 2 IR: gr None TOP: 4000000 NEXT: 21 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 1124 MPC: 17 IR: gr None TOP: 4000000 NEXT: 21 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 1125 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 1126 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 1127 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 1128 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 1129 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 1130 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1131 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1132 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1133 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1134 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1135 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1136 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1137 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1138 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1139 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 1140 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 1141 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 1142 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 1143 MPC: 0 IR: load None TOP: 13 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 1144 MPC: 1 IR: load None TOP: 13 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1145 MPC: 2 IR: push const 2 TOP: 13 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1146 MPC: 22 IR: push const 2 TOP: 13 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1147 MPC: 23 IR: push const 2 TOP: 13 NEXT: 13 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1148 MPC: 0 IR: push const 2 TOP: 2 NEXT: 13 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 1149 MPC: 1 IR: push const 2 TOP: 2 NEXT: 13 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 1150 MPC: 2 IR: load None TOP: 2 NEXT: 13 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 1151 MPC: 30 IR: load None TOP: 2 NEXT: 13 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 1152 MPC: 0 IR: load None TOP: 21 NEXT: 13 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 1153 MPC: 1 IR: load None TOP: 21 NEXT: 13 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 1154 MPC: 2 IR: add None TOP: 21 NEXT: 13 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 1155 MPC: 11 IR: add None TOP: 21 NEXT: 13 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 1156 MPC: 0 IR: add None TOP: 34 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 1157 MPC: 1 IR: add None TOP: 34 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 1158 MPC: 2 IR: store None TOP: 34 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 1159 MPC: 31 IR: store None TOP: 34 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 1160 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 1161 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1162 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1163 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1164 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1165 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1166 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1167 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1168 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1169 MPC: 23 IR: push const 2 TOP: 34 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1170 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 1171 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 1172 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 1173 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 1174 MPC: 0 IR: load None TOP: 21 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 1175 MPC: 1 IR: load None TOP: 21 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 1176 MPC: 2 IR: store None TOP: 21 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 1177 MPC: 31 IR: store None TOP: 21 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 1178 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 1179 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1180 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1181 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1182 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1183 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 1184 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 1185 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 1186 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 1187 MPC: 0 IR: load None TOP: 34 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 1188 MPC: 1 IR: load None TOP: 34 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1189 MPC: 2 IR: push const 2 TOP: 34 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1190 MPC: 22 IR: push const 2 TOP: 34 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1191 MPC: 23 IR: push const 2 TOP: 21 NEXT: 34 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1192 MPC: 0 IR: push const 2 TOP: 2 NEXT: 34 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 1193 MPC: 1 IR: push const 2 TOP: 2 NEXT: 34 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 1194 MPC: 2 IR: mod None TOP: 2 NEXT: 34 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 1195 MPC: 36 IR: mod None TOP: 2 NEXT: 34 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 1196 MPC: 0 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 1197 MPC: 1 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1198 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1199 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1200 MPC: 23 IR: push const 0 TOP: 2 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1201 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 1202 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 1203 MPC: 2 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 1204 MPC: 17 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 1205 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 1206 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 1207 MPC: 2 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 1208 MPC: 6 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 1209 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: zjmp] TICK: 1210 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 1211 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 1212 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 1213 MPC: 23 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 1214 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: push] TICK: 1215 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 1216 MPC: 2 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 1217 MPC: 18 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 1218 MPC: 19 IR: dup None TOP: 0 NEXT: 0 RS: 0 SP: 1 RSP: 1
  DEBUG   machine:simulation    [25: dup] TICK: 1219 MPC: 0 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: dup] TICK: 1220 MPC: 1 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 1221 MPC: 2 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 1222 MPC: 30 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 1223 MPC: 0 IR: load None TOP: 10 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: load] TICK: 1224 MPC: 1 IR: load None TOP: 10 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 1225 MPC: 2 IR: push const 3 TOP: 10 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 1226 MPC: 22 IR: push const 3 TOP: 10 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 1227 MPC: 23 IR: push const 3 TOP: 21 NEXT: 10 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 1228 MPC: 0 IR: push const 3 TOP: 3 NEXT: 10 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: push] TICK: 1229 MPC: 1 IR: push const 3 TOP: 3 NEXT: 10 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 1230 MPC: 2 IR: load None TOP: 3 NEXT: 10 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 1231 MPC: 30 IR: load None TOP: 3 NEXT: 10 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 1232 MPC: 0 IR: load None TOP: 34 NEXT: 10 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: load] TICK: 1233 MPC: 1 IR: load None TOP: 34 NEXT: 10 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 1234 MPC: 2 IR: add None TOP: 34 NEXT: 10 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 1235 MPC: 11 IR: add None TOP: 34 NEXT: 10 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 1236 MPC: 0 IR: add None TOP: 44 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: add] TICK: 1237 MPC: 1 IR: add None TOP: 44 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 1238 MPC: 2 IR: store None TOP: 44 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 1239 MPC: 31 IR: store None TOP: 44 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 1240 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: store] TICK: 1241 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1242 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1243 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1244 MPC: 23 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1245 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1246 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1247 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1248 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1249 MPC: 23 IR: push const 3 TOP: 44 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1250 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 1251 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 1252 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 1253 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 1254 MPC: 0 IR: load None TOP: 34 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 1255 MPC: 1 IR: load None TOP: 34 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 1256 MPC: 2 IR: store None TOP: 34 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 1257 MPC: 31 IR: store None TOP: 34 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 1258 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 1259 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1260 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1261 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1262 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1263 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 1264 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 1265 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 1266 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 1267 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 1268 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 1269 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 1270 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 1271 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 1272 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 1273 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 1274 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 1275 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 1276 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 1277 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 1278 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 1279 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 1280 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 1281 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1282 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1283 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1284 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1285 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 1286 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 1287 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 1288 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 1289 MPC: 0 IR: load None TOP: 34 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 1290 MPC: 1 IR: load None TOP: 34 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1291 MPC: 2 IR: push const 4000000 TOP: 34 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1292 MPC: 22 IR: push const 4000000 TOP: 34 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1293 MPC: 23 IR: push const 4000000 TOP: 34 NEXT: 34 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1294 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 34 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 1295 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 34 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 1296 MPC: 2 IR: gr None TOP: 4000000 NEXT: 34 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 1297 MPC: 17 IR: gr None TOP: 4000000 NEXT: 34 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 1298 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 1299 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 1300 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 1301 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 1302 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 1303 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1304 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1305 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1306 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1307 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1308 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1309 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1310 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1311 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1312 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 1313 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 1314 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 1315 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 1316 MPC: 0 IR: load None TOP: 21 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 1317 MPC: 1 IR: load None TOP: 21 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1318 MPC: 2 IR: push const 2 TOP: 21 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1319 MPC: 22 IR: push const 2 TOP: 21 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1320 MPC: 23 IR: push const 2 TOP: 34 NEXT: 21 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1321 MPC: 0 IR: push const 2 TOP: 2 NEXT: 21 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 1322 MPC: 1 IR: push const 2 TOP: 2 NEXT: 21 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 1323 MPC: 2 IR: load None TOP: 2 NEXT: 21 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 1324 MPC: 30 IR: load None TOP: 2 NEXT: 21 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 1325 MPC: 0 IR: load None TOP: 34 NEXT: 21 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 1326 MPC: 1 IR: load None TOP: 34 NEXT: 21 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 1327 MPC: 2 IR: add None TOP: 34 NEXT: 21 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 1328 MPC: 11 IR: add None TOP: 34 NEXT: 21 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 1329 MPC: 0 IR: add None TOP: 55 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 1330 MPC: 1 IR: add None TOP: 55 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 1331 MPC: 2 IR: store None TOP: 55 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 1332 MPC: 31 IR: store None TOP: 55 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 1333 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 1334 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1335 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1336 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1337 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1338 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1339 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1340 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1341 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1342 MPC: 23 IR: push const 2 TOP: 55 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1343 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 1344 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 1345 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 1346 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 1347 MPC: 0 IR: load None TOP: 34 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 1348 MPC: 1 IR: load None TOP: 34 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 1349 MPC: 2 IR: store None TOP: 34 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 1350 MPC: 31 IR: store None TOP: 34 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 1351 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 1352 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1353 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1354 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1355 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1356 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 1357 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 1358 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 1359 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 1360 MPC: 0 IR: load None TOP: 55 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 1361 MPC: 1 IR: load None TOP: 55 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1362 MPC: 2 IR: push const 2 TOP: 55 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1363 MPC: 22 IR: push const 2 TOP: 55 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1364 MPC: 23 IR: push const 2 TOP: 34 NEXT: 55 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1365 MPC: 0 IR: push const 2 TOP: 2 NEXT: 55 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 1366 MPC: 1 IR: push const 2 TOP: 2 NEXT: 55 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 1367 MPC: 2 IR: mod None TOP: 2 NEXT: 55 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 1368 MPC: 36 IR: mod None TOP: 2 NEXT: 55 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 1369 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 1370 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1371 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1372 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1373 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1374 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 1375 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 1376 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 1377 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 1378 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 1379 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 1380 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 1381 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 1382 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 1383 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1384 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1385 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1386 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1387 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1388 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1389 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1390 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1391 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1392 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 1393 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 1394 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 1395 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 1396 MPC: 0 IR: load None TOP: 55 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 1397 MPC: 1 IR: load None TOP: 55 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 1398 MPC: 2 IR: store None TOP: 55 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 1399 MPC: 31 IR: store None TOP: 55 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 1400 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 1401 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1402 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1403 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1404 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1405 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 1406 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 1407 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 1408 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 1409 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 1410 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 1411 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 1412 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 1413 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 1414 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 1415 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 1416 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 1417 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 1418 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 1419 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 1420 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 1421 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 1422 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 1423 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1424 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1425 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1426 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1427 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 1428 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 1429 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 1430 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 1431 MPC: 0 IR: load None TOP: 55 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 1432 MPC: 1 IR: load None TOP: 55 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1433 MPC: 2 IR: push const 4000000 TOP: 55 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1434 MPC: 22 IR: push const 4000000 TOP: 55 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1435 MPC: 23 IR: push const 4000000 TOP: 55 NEXT: 55 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1436 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 55 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 1437 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 55 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 1438 MPC: 2 IR: gr None TOP: 4000000 NEXT: 55 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 1439 MPC: 17 IR: gr None TOP: 4000000 NEXT: 55 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 1440 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 1441 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 1442 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 1443 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 1444 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 1445 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1446 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1447 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1448 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1449 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1450 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1451 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1452 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1453 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1454 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 1455 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 1456 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 1457 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 1458 MPC: 0 IR: load None TOP: 34 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 1459 MPC: 1 IR: load None TOP: 34 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1460 MPC: 2 IR: push const 2 TOP: 34 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1461 MPC: 22 IR: push const 2 TOP: 34 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1462 MPC: 23 IR: push const 2 TOP: 34 NEXT: 34 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1463 MPC: 0 IR: push const 2 TOP: 2 NEXT: 34 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 1464 MPC: 1 IR: push const 2 TOP: 2 NEXT: 34 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 1465 MPC: 2 IR: load None TOP: 2 NEXT: 34 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 1466 MPC: 30 IR: load None TOP: 2 NEXT: 34 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 1467 MPC: 0 IR: load None TOP: 55 NEXT: 34 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 1468 MPC: 1 IR: load None TOP: 55 NEXT: 34 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 1469 MPC: 2 IR: add None TOP: 55 NEXT: 34 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 1470 MPC: 11 IR: add None TOP: 55 NEXT: 34 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 1471 MPC: 0 IR: add None TOP: 89 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 1472 MPC: 1 IR: add None TOP: 89 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 1473 MPC: 2 IR: store None TOP: 89 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 1474 MPC: 31 IR: store None TOP: 89 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 1475 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 1476 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1477 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1478 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1479 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1480 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1481 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1482 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1483 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1484 MPC: 23 IR: push const 2 TOP: 89 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1485 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 1486 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 1487 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 1488 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 1489 MPC: 0 IR: load None TOP: 55 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 1490 MPC: 1 IR: load None TOP: 55 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 1491 MPC: 2 IR: store None TOP: 55 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 1492 MPC: 31 IR: store None TOP: 55 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 1493 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 1494 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1495 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1496 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1497 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1498 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 1499 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 1500 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 1501 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 1502 MPC: 0 IR: load None TOP: 89 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 1503 MPC: 1 IR: load None TOP: 89 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1504 MPC: 2 IR: push const 2 TOP: 89 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1505 MPC: 22 IR: push const 2 TOP: 89 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1506 MPC: 23 IR: push const 2 TOP: 55 NEXT: 89 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1507 MPC: 0 IR: push const 2 TOP: 2 NEXT: 89 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 1508 MPC: 1 IR: push const 2 TOP: 2 NEXT: 89 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 1509 MPC: 2 IR: mod None TOP: 2 NEXT: 89 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 1510 MPC: 36 IR: mod None TOP: 2 NEXT: 89 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 1511 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 1512 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1513 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1514 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1515 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1516 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 1517 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 1518 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 1519 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 1520 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 1521 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 1522 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 1523 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 1524 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 1525 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1526 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1527 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1528 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1529 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1530 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1531 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1532 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1533 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1534 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 1535 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 1536 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 1537 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 1538 MPC: 0 IR: load None TOP: 89 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 1539 MPC: 1 IR: load None TOP: 89 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 1540 MPC: 2 IR: store None TOP: 89 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 1541 MPC: 31 IR: store None TOP: 89 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 1542 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 1543 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1544 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1545 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1546 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1547 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 1548 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 1549 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 1550 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 1551 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 1552 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 1553 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 1554 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 1555 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 1556 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 1557 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 1558 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 1559 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 1560 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 1561 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 1562 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 1563 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 1564 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 1565 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1566 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1567 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1568 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1569 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 1570 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 1571 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 1572 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 1573 MPC: 0 IR: load None TOP: 89 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 1574 MPC: 1 IR: load None TOP: 89 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1575 MPC: 2 IR: push const 4000000 TOP: 89 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1576 MPC: 22 IR: push const 4000000 TOP: 89 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1577 MPC: 23 IR: push const 4000000 TOP: 89 NEXT: 89 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1578 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 89 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 1579 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 89 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 1580 MPC: 2 IR: gr None TOP: 4000000 NEXT: 89 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 1581 MPC: 17 IR: gr None TOP: 4000000 NEXT: 89 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 1582 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 1583 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 1584 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 1585 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 1586 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 1587 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1588 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1589 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1590 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1591 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1592 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1593 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1594 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1595 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1596 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 1597 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 1598 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 1599 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 1600 MPC: 0 IR: load None TOP: 55 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 1601 MPC: 1 IR: load None TOP: 55 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1602 MPC: 2 IR: push const 2 TOP: 55 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1603 MPC: 22 IR: push const 2 TOP: 55 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1604 MPC: 23 IR: push const 2 TOP: 55 NEXT: 55 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1605 MPC: 0 IR: push const 2 TOP: 2 NEXT: 55 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 1606 MPC: 1 IR: push const 2 TOP: 2 NEXT: 55 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 1607 MPC: 2 IR: load None TOP: 2 NEXT: 55 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 1608 MPC: 30 IR: load None TOP: 2 NEXT: 55 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 1609 MPC: 0 IR: load None TOP: 89 NEXT: 55 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 1610 MPC: 1 IR: load None TOP: 89 NEXT: 55 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 1611 MPC: 2 IR: add None TOP: 89 NEXT: 55 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 1612 MPC: 11 IR: add None TOP: 89 NEXT: 55 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 1613 MPC: 0 IR: add None TOP: 144 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 1614 MPC: 1 IR: add None TOP: 144 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 1615 MPC: 2 IR: store None TOP: 144 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 1616 MPC: 31 IR: store None TOP: 144 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 1617 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 1618 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1619 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1620 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1621 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1622 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1623 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1624 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1625 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1626 MPC: 23 IR: push const 2 TOP: 144 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1627 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 1628 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 1629 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 1630 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 1631 MPC: 0 IR: load None TOP: 89 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 1632 MPC: 1 IR: load None TOP: 89 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 1633 MPC: 2 IR: store None TOP: 89 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 1634 MPC: 31 IR: store None TOP: 89 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 1635 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 1636 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1637 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1638 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1639 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1640 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 1641 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 1642 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 1643 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 1644 MPC: 0 IR: load None TOP: 144 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 1645 MPC: 1 IR: load None TOP: 144 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1646 MPC: 2 IR: push const 2 TOP: 144 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1647 MPC: 22 IR: push const 2 TOP: 144 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1648 MPC: 23 IR: push const 2 TOP: 89 NEXT: 144 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1649 MPC: 0 IR: push const 2 TOP: 2 NEXT: 144 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 1650 MPC: 1 IR: push const 2 TOP: 2 NEXT: 144 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 1651 MPC: 2 IR: mod None TOP: 2 NEXT: 144 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 1652 MPC: 36 IR: mod None TOP: 2 NEXT: 144 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 1653 MPC: 0 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 1654 MPC: 1 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1655 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1656 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1657 MPC: 23 IR: push const 0 TOP: 2 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1658 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 1659 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 1660 MPC: 2 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 1661 MPC: 17 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 1662 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 1663 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 1664 MPC: 2 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 1665 MPC: 6 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 1666 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: zjmp] TICK: 1667 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 1668 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 1669 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 1670 MPC: 23 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 1671 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: push] TICK: 1672 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 1673 MPC: 2 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 1674 MPC: 18 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 1675 MPC: 19 IR: dup None TOP: 0 NEXT: 0 RS: 0 SP: 1 RSP: 1
  DEBUG   machine:simulation    [25: dup] TICK: 1676 MPC: 0 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: dup] TICK: 1677 MPC: 1 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 1678 MPC: 2 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 1679 MPC: 30 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 1680 MPC: 0 IR: load None TOP: 44 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: load] TICK: 1681 MPC: 1 IR: load None TOP: 44 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 1682 MPC: 2 IR: push const 3 TOP: 44 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 1683 MPC: 22 IR: push const 3 TOP: 44 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 1684 MPC: 23 IR: push const 3 TOP: 89 NEXT: 44 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 1685 MPC: 0 IR: push const 3 TOP: 3 NEXT: 44 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: push] TICK: 1686 MPC: 1 IR: push const 3 TOP: 3 NEXT: 44 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 1687 MPC: 2 IR: load None TOP: 3 NEXT: 44 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 1688 MPC: 30 IR: load None TOP: 3 NEXT: 44 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 1689 MPC: 0 IR: load None TOP: 144 NEXT: 44 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: load] TICK: 1690 MPC: 1 IR: load None TOP: 144 NEXT: 44 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 1691 MPC: 2 IR: add None TOP: 144 NEXT: 44 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 1692 MPC: 11 IR: add None TOP: 144 NEXT: 44 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 1693 MPC: 0 IR: add None TOP: 188 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: add] TICK: 1694 MPC: 1 IR: add None TOP: 188 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 1695 MPC: 2 IR: store None TOP: 188 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 1696 MPC: 31 IR: store None TOP: 188 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 1697 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: store] TICK: 1698 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1699 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1700 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1701 MPC: 23 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1702 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1703 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1704 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1705 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1706 MPC: 23 IR: push const 3 TOP: 188 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1707 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 1708 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 1709 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 1710 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 1711 MPC: 0 IR: load None TOP: 144 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 1712 MPC: 1 IR: load None TOP: 144 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 1713 MPC: 2 IR: store None TOP: 144 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 1714 MPC: 31 IR: store None TOP: 144 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 1715 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 1716 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1717 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1718 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1719 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1720 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 1721 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 1722 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 1723 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 1724 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 1725 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 1726 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 1727 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 1728 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 1729 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 1730 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 1731 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 1732 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 1733 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 1734 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 1735 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 1736 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 1737 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 1738 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1739 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1740 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1741 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1742 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 1743 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 1744 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 1745 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 1746 MPC: 0 IR: load None TOP: 144 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 1747 MPC: 1 IR: load None TOP: 144 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1748 MPC: 2 IR: push const 4000000 TOP: 144 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1749 MPC: 22 IR: push const 4000000 TOP: 144 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1750 MPC: 23 IR: push const 4000000 TOP: 144 NEXT: 144 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1751 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 144 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 1752 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 144 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 1753 MPC: 2 IR: gr None TOP: 4000000 NEXT: 144 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 1754 MPC: 17 IR: gr None TOP: 4000000 NEXT: 144 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 1755 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 1756 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 1757 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 1758 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 1759 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 1760 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1761 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1762 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1763 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1764 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1765 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1766 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1767 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1768 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1769 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 1770 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 1771 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 1772 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 1773 MPC: 0 IR: load None TOP: 89 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 1774 MPC: 1 IR: load None TOP: 89 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1775 MPC: 2 IR: push const 2 TOP: 89 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1776 MPC: 22 IR: push const 2 TOP: 89 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1777 MPC: 23 IR: push const 2 TOP: 144 NEXT: 89 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1778 MPC: 0 IR: push const 2 TOP: 2 NEXT: 89 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 1779 MPC: 1 IR: push const 2 TOP: 2 NEXT: 89 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 1780 MPC: 2 IR: load None TOP: 2 NEXT: 89 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 1781 MPC: 30 IR: load None TOP: 2 NEXT: 89 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 1782 MPC: 0 IR: load None TOP: 144 NEXT: 89 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 1783 MPC: 1 IR: load None TOP: 144 NEXT: 89 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 1784 MPC: 2 IR: add None TOP: 144 NEXT: 89 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 1785 MPC: 11 IR: add None TOP: 144 NEXT: 89 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 1786 MPC: 0 IR: add None TOP: 233 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 1787 MPC: 1 IR: add None TOP: 233 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 1788 MPC: 2 IR: store None TOP: 233 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 1789 MPC: 31 IR: store None TOP: 233 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 1790 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 1791 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1792 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1793 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1794 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1795 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1796 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1797 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1798 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1799 MPC: 23 IR: push const 2 TOP: 233 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1800 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 1801 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 1802 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 1803 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 1804 MPC: 0 IR: load None TOP: 144 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 1805 MPC: 1 IR: load None TOP: 144 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 1806 MPC: 2 IR: store None TOP: 144 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 1807 MPC: 31 IR: store None TOP: 144 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 1808 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 1809 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1810 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1811 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1812 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1813 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 1814 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 1815 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 1816 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 1817 MPC: 0 IR: load None TOP: 233 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 1818 MPC: 1 IR: load None TOP: 233 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1819 MPC: 2 IR: push const 2 TOP: 233 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1820 MPC: 22 IR: push const 2 TOP: 233 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1821 MPC: 23 IR: push const 2 TOP: 144 NEXT: 233 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1822 MPC: 0 IR: push const 2 TOP: 2 NEXT: 233 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 1823 MPC: 1 IR: push const 2 TOP: 2 NEXT: 233 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 1824 MPC: 2 IR: mod None TOP: 2 NEXT: 233 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 1825 MPC: 36 IR: mod None TOP: 2 NEXT: 233 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 1826 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 1827 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1828 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1829 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1830 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1831 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 1832 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 1833 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 1834 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 1835 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 1836 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 1837 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 1838 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 1839 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 1840 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1841 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1842 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1843 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1844 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1845 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1846 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1847 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1848 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1849 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 1850 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 1851 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 1852 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 1853 MPC: 0 IR: load None TOP: 233 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 1854 MPC: 1 IR: load None TOP: 233 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 1855 MPC: 2 IR: store None TOP: 233 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 1856 MPC: 31 IR: store None TOP: 233 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 1857 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 1858 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1859 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1860 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1861 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 1862 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 1863 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 1864 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 1865 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 1866 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 1867 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 1868 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 1869 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 1870 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 1871 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 1872 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 1873 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 1874 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 1875 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 1876 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 1877 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 1878 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 1879 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 1880 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1881 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1882 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1883 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 1884 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 1885 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 1886 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 1887 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 1888 MPC: 0 IR: load None TOP: 233 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 1889 MPC: 1 IR: load None TOP: 233 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1890 MPC: 2 IR: push const 4000000 TOP: 233 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1891 MPC: 22 IR: push const 4000000 TOP: 233 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1892 MPC: 23 IR: push const 4000000 TOP: 233 NEXT: 233 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 1893 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 233 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 1894 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 233 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 1895 MPC: 2 IR: gr None TOP: 4000000 NEXT: 233 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 1896 MPC: 17 IR: gr None TOP: 4000000 NEXT: 233 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 1897 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 1898 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 1899 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 1900 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 1901 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 1902 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1903 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1904 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1905 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 1906 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1907 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1908 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1909 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1910 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 1911 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 1912 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 1913 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 1914 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 1915 MPC: 0 IR: load None TOP: 144 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 1916 MPC: 1 IR: load None TOP: 144 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1917 MPC: 2 IR: push const 2 TOP: 144 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1918 MPC: 22 IR: push const 2 TOP: 144 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1919 MPC: 23 IR: push const 2 TOP: 144 NEXT: 144 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 1920 MPC: 0 IR: push const 2 TOP: 2 NEXT: 144 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 1921 MPC: 1 IR: push const 2 TOP: 2 NEXT: 144 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 1922 MPC: 2 IR: load None TOP: 2 NEXT: 144 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 1923 MPC: 30 IR: load None TOP: 2 NEXT: 144 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 1924 MPC: 0 IR: load None TOP: 233 NEXT: 144 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 1925 MPC: 1 IR: load None TOP: 233 NEXT: 144 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 1926 MPC: 2 IR: add None TOP: 233 NEXT: 144 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 1927 MPC: 11 IR: add None TOP: 233 NEXT: 144 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 1928 MPC: 0 IR: add None TOP: 377 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 1929 MPC: 1 IR: add None TOP: 377 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 1930 MPC: 2 IR: store None TOP: 377 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 1931 MPC: 31 IR: store None TOP: 377 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 1932 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 1933 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1934 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1935 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1936 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 1937 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1938 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1939 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1940 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1941 MPC: 23 IR: push const 2 TOP: 377 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 1942 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 1943 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 1944 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 1945 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 1946 MPC: 0 IR: load None TOP: 233 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 1947 MPC: 1 IR: load None TOP: 233 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 1948 MPC: 2 IR: store None TOP: 233 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 1949 MPC: 31 IR: store None TOP: 233 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 1950 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 1951 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1952 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1953 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1954 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 1955 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 1956 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 1957 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 1958 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 1959 MPC: 0 IR: load None TOP: 377 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 1960 MPC: 1 IR: load None TOP: 377 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1961 MPC: 2 IR: push const 2 TOP: 377 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1962 MPC: 22 IR: push const 2 TOP: 377 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1963 MPC: 23 IR: push const 2 TOP: 233 NEXT: 377 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 1964 MPC: 0 IR: push const 2 TOP: 2 NEXT: 377 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 1965 MPC: 1 IR: push const 2 TOP: 2 NEXT: 377 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 1966 MPC: 2 IR: mod None TOP: 2 NEXT: 377 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 1967 MPC: 36 IR: mod None TOP: 2 NEXT: 377 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 1968 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 1969 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1970 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1971 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1972 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 1973 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 1974 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 1975 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 1976 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 1977 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 1978 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 1979 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 1980 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 1981 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 1982 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1983 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1984 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1985 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 1986 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1987 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1988 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1989 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1990 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 1991 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 1992 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 1993 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 1994 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 1995 MPC: 0 IR: load None TOP: 377 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 1996 MPC: 1 IR: load None TOP: 377 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 1997 MPC: 2 IR: store None TOP: 377 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 1998 MPC: 31 IR: store None TOP: 377 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 1999 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 2000 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2001 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2002 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2003 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2004 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 2005 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 2006 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 2007 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 2008 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 2009 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 2010 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 2011 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 2012 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 2013 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 2014 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 2015 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 2016 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 2017 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 2018 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 2019 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 2020 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 2021 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 2022 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2023 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2024 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2025 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2026 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 2027 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 2028 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 2029 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 2030 MPC: 0 IR: load None TOP: 377 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 2031 MPC: 1 IR: load None TOP: 377 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2032 MPC: 2 IR: push const 4000000 TOP: 377 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2033 MPC: 22 IR: push const 4000000 TOP: 377 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2034 MPC: 23 IR: push const 4000000 TOP: 377 NEXT: 377 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2035 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 377 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 2036 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 377 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 2037 MPC: 2 IR: gr None TOP: 4000000 NEXT: 377 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 2038 MPC: 17 IR: gr None TOP: 4000000 NEXT: 377 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 2039 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 2040 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 2041 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 2042 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 2043 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 2044 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2045 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2046 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2047 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2048 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2049 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2050 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2051 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2052 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2053 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 2054 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 2055 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 2056 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 2057 MPC: 0 IR: load None TOP: 233 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 2058 MPC: 1 IR: load None TOP: 233 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2059 MPC: 2 IR: push const 2 TOP: 233 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2060 MPC: 22 IR: push const 2 TOP: 233 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2061 MPC: 23 IR: push const 2 TOP: 233 NEXT: 233 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2062 MPC: 0 IR: push const 2 TOP: 2 NEXT: 233 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 2063 MPC: 1 IR: push const 2 TOP: 2 NEXT: 233 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 2064 MPC: 2 IR: load None TOP: 2 NEXT: 233 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 2065 MPC: 30 IR: load None TOP: 2 NEXT: 233 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 2066 MPC: 0 IR: load None TOP: 377 NEXT: 233 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 2067 MPC: 1 IR: load None TOP: 377 NEXT: 233 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 2068 MPC: 2 IR: add None TOP: 377 NEXT: 233 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 2069 MPC: 11 IR: add None TOP: 377 NEXT: 233 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 2070 MPC: 0 IR: add None TOP: 610 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 2071 MPC: 1 IR: add None TOP: 610 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 2072 MPC: 2 IR: store None TOP: 610 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 2073 MPC: 31 IR: store None TOP: 610 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 2074 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 2075 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2076 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2077 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2078 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2079 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2080 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2081 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2082 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2083 MPC: 23 IR: push const 2 TOP: 610 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2084 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 2085 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 2086 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 2087 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 2088 MPC: 0 IR: load None TOP: 377 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 2089 MPC: 1 IR: load None TOP: 377 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 2090 MPC: 2 IR: store None TOP: 377 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 2091 MPC: 31 IR: store None TOP: 377 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 2092 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 2093 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2094 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2095 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2096 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2097 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 2098 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 2099 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 2100 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 2101 MPC: 0 IR: load None TOP: 610 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 2102 MPC: 1 IR: load None TOP: 610 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2103 MPC: 2 IR: push const 2 TOP: 610 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2104 MPC: 22 IR: push const 2 TOP: 610 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2105 MPC: 23 IR: push const 2 TOP: 377 NEXT: 610 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2106 MPC: 0 IR: push const 2 TOP: 2 NEXT: 610 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 2107 MPC: 1 IR: push const 2 TOP: 2 NEXT: 610 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 2108 MPC: 2 IR: mod None TOP: 2 NEXT: 610 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 2109 MPC: 36 IR: mod None TOP: 2 NEXT: 610 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 2110 MPC: 0 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 2111 MPC: 1 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2112 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2113 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2114 MPC: 23 IR: push const 0 TOP: 2 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2115 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 2116 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 2117 MPC: 2 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 2118 MPC: 17 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 2119 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 2120 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 2121 MPC: 2 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 2122 MPC: 6 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 2123 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: zjmp] TICK: 2124 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 2125 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 2126 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 2127 MPC: 23 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 2128 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: push] TICK: 2129 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 2130 MPC: 2 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 2131 MPC: 18 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 2132 MPC: 19 IR: dup None TOP: 0 NEXT: 0 RS: 0 SP: 1 RSP: 1
  DEBUG   machine:simulation    [25: dup] TICK: 2133 MPC: 0 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: dup] TICK: 2134 MPC: 1 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 2135 MPC: 2 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 2136 MPC: 30 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 2137 MPC: 0 IR: load None TOP: 188 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: load] TICK: 2138 MPC: 1 IR: load None TOP: 188 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 2139 MPC: 2 IR: push const 3 TOP: 188 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 2140 MPC: 22 IR: push const 3 TOP: 188 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 2141 MPC: 23 IR: push const 3 TOP: 377 NEXT: 188 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 2142 MPC: 0 IR: push const 3 TOP: 3 NEXT: 188 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: push] TICK: 2143 MPC: 1 IR: push const 3 TOP: 3 NEXT: 188 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 2144 MPC: 2 IR: load None TOP: 3 NEXT: 188 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 2145 MPC: 30 IR: load None TOP: 3 NEXT: 188 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 2146 MPC: 0 IR: load None TOP: 610 NEXT: 188 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: load] TICK: 2147 MPC: 1 IR: load None TOP: 610 NEXT: 188 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 2148 MPC: 2 IR: add None TOP: 610 NEXT: 188 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 2149 MPC: 11 IR: add None TOP: 610 NEXT: 188 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 2150 MPC: 0 IR: add None TOP: 798 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: add] TICK: 2151 MPC: 1 IR: add None TOP: 798 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 2152 MPC: 2 IR: store None TOP: 798 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 2153 MPC: 31 IR: store None TOP: 798 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 2154 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: store] TICK: 2155 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2156 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2157 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2158 MPC: 23 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2159 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2160 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2161 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2162 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2163 MPC: 23 IR: push const 3 TOP: 798 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2164 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 2165 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 2166 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 2167 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 2168 MPC: 0 IR: load None TOP: 610 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 2169 MPC: 1 IR: load None TOP: 610 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 2170 MPC: 2 IR: store None TOP: 610 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 2171 MPC: 31 IR: store None TOP: 610 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 2172 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 2173 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2174 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2175 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2176 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2177 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 2178 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 2179 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 2180 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 2181 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 2182 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 2183 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 2184 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 2185 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 2186 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 2187 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 2188 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 2189 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 2190 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 2191 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 2192 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 2193 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 2194 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 2195 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2196 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2197 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2198 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2199 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 2200 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 2201 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 2202 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 2203 MPC: 0 IR: load None TOP: 610 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 2204 MPC: 1 IR: load None TOP: 610 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2205 MPC: 2 IR: push const 4000000 TOP: 610 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2206 MPC: 22 IR: push const 4000000 TOP: 610 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2207 MPC: 23 IR: push const 4000000 TOP: 610 NEXT: 610 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2208 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 610 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 2209 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 610 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 2210 MPC: 2 IR: gr None TOP: 4000000 NEXT: 610 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 2211 MPC: 17 IR: gr None TOP: 4000000 NEXT: 610 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 2212 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 2213 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 2214 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 2215 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 2216 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 2217 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2218 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2219 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2220 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2221 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2222 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2223 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2224 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2225 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2226 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 2227 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 2228 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 2229 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 2230 MPC: 0 IR: load None TOP: 377 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 2231 MPC: 1 IR: load None TOP: 377 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2232 MPC: 2 IR: push const 2 TOP: 377 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2233 MPC: 22 IR: push const 2 TOP: 377 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2234 MPC: 23 IR: push const 2 TOP: 610 NEXT: 377 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2235 MPC: 0 IR: push const 2 TOP: 2 NEXT: 377 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 2236 MPC: 1 IR: push const 2 TOP: 2 NEXT: 377 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 2237 MPC: 2 IR: load None TOP: 2 NEXT: 377 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 2238 MPC: 30 IR: load None TOP: 2 NEXT: 377 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 2239 MPC: 0 IR: load None TOP: 610 NEXT: 377 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 2240 MPC: 1 IR: load None TOP: 610 NEXT: 377 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 2241 MPC: 2 IR: add None TOP: 610 NEXT: 377 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 2242 MPC: 11 IR: add None TOP: 610 NEXT: 377 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 2243 MPC: 0 IR: add None TOP: 987 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 2244 MPC: 1 IR: add None TOP: 987 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 2245 MPC: 2 IR: store None TOP: 987 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 2246 MPC: 31 IR: store None TOP: 987 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 2247 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 2248 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2249 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2250 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2251 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2252 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2253 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2254 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2255 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2256 MPC: 23 IR: push const 2 TOP: 987 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2257 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 2258 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 2259 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 2260 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 2261 MPC: 0 IR: load None TOP: 610 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 2262 MPC: 1 IR: load None TOP: 610 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 2263 MPC: 2 IR: store None TOP: 610 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 2264 MPC: 31 IR: store None TOP: 610 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 2265 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 2266 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2267 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2268 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2269 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2270 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 2271 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 2272 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 2273 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 2274 MPC: 0 IR: load None TOP: 987 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 2275 MPC: 1 IR: load None TOP: 987 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2276 MPC: 2 IR: push const 2 TOP: 987 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2277 MPC: 22 IR: push const 2 TOP: 987 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2278 MPC: 23 IR: push const 2 TOP: 610 NEXT: 987 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2279 MPC: 0 IR: push const 2 TOP: 2 NEXT: 987 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 2280 MPC: 1 IR: push const 2 TOP: 2 NEXT: 987 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 2281 MPC: 2 IR: mod None TOP: 2 NEXT: 987 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 2282 MPC: 36 IR: mod None TOP: 2 NEXT: 987 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 2283 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 2284 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2285 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2286 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2287 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2288 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 2289 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 2290 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 2291 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 2292 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 2293 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 2294 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 2295 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 2296 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 2297 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2298 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2299 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2300 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2301 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2302 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2303 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2304 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2305 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2306 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 2307 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 2308 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 2309 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 2310 MPC: 0 IR: load None TOP: 987 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 2311 MPC: 1 IR: load None TOP: 987 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 2312 MPC: 2 IR: store None TOP: 987 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 2313 MPC: 31 IR: store None TOP: 987 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 2314 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 2315 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2316 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2317 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2318 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2319 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 2320 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 2321 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 2322 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 2323 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 2324 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 2325 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 2326 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 2327 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 2328 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 2329 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 2330 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 2331 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 2332 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 2333 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 2334 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 2335 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 2336 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 2337 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2338 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2339 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2340 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2341 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 2342 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 2343 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 2344 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 2345 MPC: 0 IR: load None TOP: 987 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 2346 MPC: 1 IR: load None TOP: 987 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2347 MPC: 2 IR: push const 4000000 TOP: 987 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2348 MPC: 22 IR: push const 4000000 TOP: 987 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2349 MPC: 23 IR: push const 4000000 TOP: 987 NEXT: 987 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2350 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 987 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 2351 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 987 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 2352 MPC: 2 IR: gr None TOP: 4000000 NEXT: 987 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 2353 MPC: 17 IR: gr None TOP: 4000000 NEXT: 987 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 2354 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 2355 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 2356 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 2357 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 2358 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 2359 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2360 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2361 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2362 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2363 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2364 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2365 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2366 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2367 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2368 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 2369 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 2370 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 2371 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 2372 MPC: 0 IR: load None TOP: 610 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 2373 MPC: 1 IR: load None TOP: 610 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2374 MPC: 2 IR: push const 2 TOP: 610 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2375 MPC: 22 IR: push const 2 TOP: 610 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2376 MPC: 23 IR: push const 2 TOP: 610 NEXT: 610 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2377 MPC: 0 IR: push const 2 TOP: 2 NEXT: 610 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 2378 MPC: 1 IR: push const 2 TOP: 2 NEXT: 610 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 2379 MPC: 2 IR: load None TOP: 2 NEXT: 610 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 2380 MPC: 30 IR: load None TOP: 2 NEXT: 610 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 2381 MPC: 0 IR: load None TOP: 987 NEXT: 610 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 2382 MPC: 1 IR: load None TOP: 987 NEXT: 610 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 2383 MPC: 2 IR: add None TOP: 987 NEXT: 610 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 2384 MPC: 11 IR: add None TOP: 987 NEXT: 610 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 2385 MPC: 0 IR: add None TOP: 1597 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 2386 MPC: 1 IR: add None TOP: 1597 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 2387 MPC: 2 IR: store None TOP: 1597 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 2388 MPC: 31 IR: store None TOP: 1597 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 2389 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 2390 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2391 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2392 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2393 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2394 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2395 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2396 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2397 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2398 MPC: 23 IR: push const 2 TOP: 1597 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2399 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 2400 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 2401 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 2402 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 2403 MPC: 0 IR: load None TOP: 987 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 2404 MPC: 1 IR: load None TOP: 987 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 2405 MPC: 2 IR: store None TOP: 987 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 2406 MPC: 31 IR: store None TOP: 987 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 2407 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 2408 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2409 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2410 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2411 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2412 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 2413 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 2414 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 2415 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 2416 MPC: 0 IR: load None TOP: 1597 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 2417 MPC: 1 IR: load None TOP: 1597 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2418 MPC: 2 IR: push const 2 TOP: 1597 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2419 MPC: 22 IR: push const 2 TOP: 1597 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2420 MPC: 23 IR: push const 2 TOP: 987 NEXT: 1597 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2421 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1597 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 2422 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1597 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 2423 MPC: 2 IR: mod None TOP: 2 NEXT: 1597 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 2424 MPC: 36 IR: mod None TOP: 2 NEXT: 1597 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 2425 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 2426 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2427 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2428 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2429 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2430 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 2431 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 2432 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 2433 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 2434 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 2435 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 2436 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 2437 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 2438 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 2439 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2440 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2441 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2442 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2443 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2444 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2445 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2446 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2447 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2448 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 2449 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 2450 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 2451 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 2452 MPC: 0 IR: load None TOP: 1597 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 2453 MPC: 1 IR: load None TOP: 1597 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 2454 MPC: 2 IR: store None TOP: 1597 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 2455 MPC: 31 IR: store None TOP: 1597 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 2456 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 2457 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2458 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2459 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2460 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2461 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 2462 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 2463 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 2464 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 2465 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 2466 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 2467 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 2468 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 2469 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 2470 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 2471 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 2472 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 2473 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 2474 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 2475 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 2476 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 2477 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 2478 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 2479 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2480 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2481 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2482 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2483 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 2484 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 2485 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 2486 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 2487 MPC: 0 IR: load None TOP: 1597 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 2488 MPC: 1 IR: load None TOP: 1597 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2489 MPC: 2 IR: push const 4000000 TOP: 1597 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2490 MPC: 22 IR: push const 4000000 TOP: 1597 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2491 MPC: 23 IR: push const 4000000 TOP: 1597 NEXT: 1597 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2492 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 1597 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 2493 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 1597 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 2494 MPC: 2 IR: gr None TOP: 4000000 NEXT: 1597 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 2495 MPC: 17 IR: gr None TOP: 4000000 NEXT: 1597 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 2496 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 2497 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 2498 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 2499 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 2500 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 2501 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2502 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2503 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2504 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2505 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2506 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2507 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2508 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2509 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2510 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 2511 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 2512 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 2513 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 2514 MPC: 0 IR: load None TOP: 987 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 2515 MPC: 1 IR: load None TOP: 987 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2516 MPC: 2 IR: push const 2 TOP: 987 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2517 MPC: 22 IR: push const 2 TOP: 987 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2518 MPC: 23 IR: push const 2 TOP: 987 NEXT: 987 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2519 MPC: 0 IR: push const 2 TOP: 2 NEXT: 987 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 2520 MPC: 1 IR: push const 2 TOP: 2 NEXT: 987 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 2521 MPC: 2 IR: load None TOP: 2 NEXT: 987 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 2522 MPC: 30 IR: load None TOP: 2 NEXT: 987 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 2523 MPC: 0 IR: load None TOP: 1597 NEXT: 987 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 2524 MPC: 1 IR: load None TOP: 1597 NEXT: 987 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 2525 MPC: 2 IR: add None TOP: 1597 NEXT: 987 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 2526 MPC: 11 IR: add None TOP: 1597 NEXT: 987 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 2527 MPC: 0 IR: add None TOP: 2584 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 2528 MPC: 1 IR: add None TOP: 2584 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 2529 MPC: 2 IR: store None TOP: 2584 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 2530 MPC: 31 IR: store None TOP: 2584 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 2531 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 2532 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2533 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2534 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2535 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2536 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2537 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2538 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2539 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2540 MPC: 23 IR: push const 2 TOP: 2584 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2541 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 2542 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 2543 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 2544 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 2545 MPC: 0 IR: load None TOP: 1597 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 2546 MPC: 1 IR: load None TOP: 1597 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 2547 MPC: 2 IR: store None TOP: 1597 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 2548 MPC: 31 IR: store None TOP: 1597 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 2549 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 2550 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2551 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2552 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2553 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2554 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 2555 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 2556 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 2557 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 2558 MPC: 0 IR: load None TOP: 2584 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 2559 MPC: 1 IR: load None TOP: 2584 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2560 MPC: 2 IR: push const 2 TOP: 2584 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2561 MPC: 22 IR: push const 2 TOP: 2584 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2562 MPC: 23 IR: push const 2 TOP: 1597 NEXT: 2584 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2563 MPC: 0 IR: push const 2 TOP: 2 NEXT: 2584 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 2564 MPC: 1 IR: push const 2 TOP: 2 NEXT: 2584 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 2565 MPC: 2 IR: mod None TOP: 2 NEXT: 2584 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 2566 MPC: 36 IR: mod None TOP: 2 NEXT: 2584 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 2567 MPC: 0 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 2568 MPC: 1 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2569 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2570 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2571 MPC: 23 IR: push const 0 TOP: 2 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2572 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 2573 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 2574 MPC: 2 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 2575 MPC: 17 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 2576 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 2577 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 2578 MPC: 2 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 2579 MPC: 6 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 2580 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: zjmp] TICK: 2581 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 2582 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 2583 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 2584 MPC: 23 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 2585 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: push] TICK: 2586 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 2587 MPC: 2 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 2588 MPC: 18 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 2589 MPC: 19 IR: dup None TOP: 0 NEXT: 0 RS: 0 SP: 1 RSP: 1
  DEBUG   machine:simulation    [25: dup] TICK: 2590 MPC: 0 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: dup] TICK: 2591 MPC: 1 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 2592 MPC: 2 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 2593 MPC: 30 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 2594 MPC: 0 IR: load None TOP: 798 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: load] TICK: 2595 MPC: 1 IR: load None TOP: 798 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 2596 MPC: 2 IR: push const 3 TOP: 798 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 2597 MPC: 22 IR: push const 3 TOP: 798 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 2598 MPC: 23 IR: push const 3 TOP: 1597 NEXT: 798 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 2599 MPC: 0 IR: push const 3 TOP: 3 NEXT: 798 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: push] TICK: 2600 MPC: 1 IR: push const 3 TOP: 3 NEXT: 798 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 2601 MPC: 2 IR: load None TOP: 3 NEXT: 798 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 2602 MPC: 30 IR: load None TOP: 3 NEXT: 798 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 2603 MPC: 0 IR: load None TOP: 2584 NEXT: 798 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: load] TICK: 2604 MPC: 1 IR: load None TOP: 2584 NEXT: 798 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 2605 MPC: 2 IR: add None TOP: 2584 NEXT: 798 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 2606 MPC: 11 IR: add None TOP: 2584 NEXT: 798 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 2607 MPC: 0 IR: add None TOP: 3382 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: add] TICK: 2608 MPC: 1 IR: add None TOP: 3382 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 2609 MPC: 2 IR: store None TOP: 3382 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 2610 MPC: 31 IR: store None TOP: 3382 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 2611 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: store] TICK: 2612 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2613 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2614 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2615 MPC: 23 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2616 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2617 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2618 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2619 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2620 MPC: 23 IR: push const 3 TOP: 3382 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2621 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 2622 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 2623 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 2624 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 2625 MPC: 0 IR: load None TOP: 2584 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 2626 MPC: 1 IR: load None TOP: 2584 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 2627 MPC: 2 IR: store None TOP: 2584 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 2628 MPC: 31 IR: store None TOP: 2584 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 2629 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 2630 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2631 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2632 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2633 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2634 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 2635 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 2636 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 2637 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 2638 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 2639 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 2640 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 2641 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 2642 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 2643 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 2644 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 2645 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 2646 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 2647 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 2648 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 2649 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 2650 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 2651 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 2652 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2653 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2654 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2655 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2656 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 2657 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 2658 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 2659 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 2660 MPC: 0 IR: load None TOP: 2584 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 2661 MPC: 1 IR: load None TOP: 2584 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2662 MPC: 2 IR: push const 4000000 TOP: 2584 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2663 MPC: 22 IR: push const 4000000 TOP: 2584 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2664 MPC: 23 IR: push const 4000000 TOP: 2584 NEXT: 2584 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2665 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 2584 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 2666 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 2584 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 2667 MPC: 2 IR: gr None TOP: 4000000 NEXT: 2584 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 2668 MPC: 17 IR: gr None TOP: 4000000 NEXT: 2584 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 2669 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 2670 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 2671 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 2672 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 2673 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 2674 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2675 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2676 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2677 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2678 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2679 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2680 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2681 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2682 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2683 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 2684 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 2685 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 2686 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 2687 MPC: 0 IR: load None TOP: 1597 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 2688 MPC: 1 IR: load None TOP: 1597 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2689 MPC: 2 IR: push const 2 TOP: 1597 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2690 MPC: 22 IR: push const 2 TOP: 1597 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2691 MPC: 23 IR: push const 2 TOP: 2584 NEXT: 1597 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2692 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1597 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 2693 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1597 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 2694 MPC: 2 IR: load None TOP: 2 NEXT: 1597 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 2695 MPC: 30 IR: load None TOP: 2 NEXT: 1597 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 2696 MPC: 0 IR: load None TOP: 2584 NEXT: 1597 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 2697 MPC: 1 IR: load None TOP: 2584 NEXT: 1597 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 2698 MPC: 2 IR: add None TOP: 2584 NEXT: 1597 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 2699 MPC: 11 IR: add None TOP: 2584 NEXT: 1597 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 2700 MPC: 0 IR: add None TOP: 4181 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 2701 MPC: 1 IR: add None TOP: 4181 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 2702 MPC: 2 IR: store None TOP: 4181 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 2703 MPC: 31 IR: store None TOP: 4181 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 2704 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 2705 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2706 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2707 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2708 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2709 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2710 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2711 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2712 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2713 MPC: 23 IR: push const 2 TOP: 4181 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2714 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 2715 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 2716 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 2717 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 2718 MPC: 0 IR: load None TOP: 2584 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 2719 MPC: 1 IR: load None TOP: 2584 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 2720 MPC: 2 IR: store None TOP: 2584 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 2721 MPC: 31 IR: store None TOP: 2584 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 2722 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 2723 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2724 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2725 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2726 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2727 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 2728 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 2729 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 2730 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 2731 MPC: 0 IR: load None TOP: 4181 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 2732 MPC: 1 IR: load None TOP: 4181 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2733 MPC: 2 IR: push const 2 TOP: 4181 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2734 MPC: 22 IR: push const 2 TOP: 4181 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2735 MPC: 23 IR: push const 2 TOP: 2584 NEXT: 4181 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2736 MPC: 0 IR: push const 2 TOP: 2 NEXT: 4181 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 2737 MPC: 1 IR: push const 2 TOP: 2 NEXT: 4181 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 2738 MPC: 2 IR: mod None TOP: 2 NEXT: 4181 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 2739 MPC: 36 IR: mod None TOP: 2 NEXT: 4181 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 2740 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 2741 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2742 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2743 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2744 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2745 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 2746 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 2747 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 2748 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 2749 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 2750 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 2751 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 2752 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 2753 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 2754 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2755 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2756 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2757 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2758 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2759 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2760 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2761 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2762 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2763 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 2764 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 2765 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 2766 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 2767 MPC: 0 IR: load None TOP: 4181 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 2768 MPC: 1 IR: load None TOP: 4181 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 2769 MPC: 2 IR: store None TOP: 4181 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 2770 MPC: 31 IR: store None TOP: 4181 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 2771 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 2772 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2773 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2774 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2775 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2776 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 2777 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 2778 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 2779 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 2780 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 2781 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 2782 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 2783 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 2784 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 2785 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 2786 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 2787 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 2788 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 2789 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 2790 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 2791 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 2792 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 2793 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 2794 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2795 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2796 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2797 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2798 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 2799 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 2800 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 2801 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 2802 MPC: 0 IR: load None TOP: 4181 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 2803 MPC: 1 IR: load None TOP: 4181 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2804 MPC: 2 IR: push const 4000000 TOP: 4181 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2805 MPC: 22 IR: push const 4000000 TOP: 4181 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2806 MPC: 23 IR: push const 4000000 TOP: 4181 NEXT: 4181 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2807 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 4181 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 2808 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 4181 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 2809 MPC: 2 IR: gr None TOP: 4000000 NEXT: 4181 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 2810 MPC: 17 IR: gr None TOP: 4000000 NEXT: 4181 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 2811 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 2812 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 2813 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 2814 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 2815 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 2816 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2817 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2818 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2819 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2820 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2821 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2822 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2823 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2824 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2825 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 2826 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 2827 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 2828 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 2829 MPC: 0 IR: load None TOP: 2584 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 2830 MPC: 1 IR: load None TOP: 2584 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2831 MPC: 2 IR: push const 2 TOP: 2584 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2832 MPC: 22 IR: push const 2 TOP: 2584 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2833 MPC: 23 IR: push const 2 TOP: 2584 NEXT: 2584 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2834 MPC: 0 IR: push const 2 TOP: 2 NEXT: 2584 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 2835 MPC: 1 IR: push const 2 TOP: 2 NEXT: 2584 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 2836 MPC: 2 IR: load None TOP: 2 NEXT: 2584 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 2837 MPC: 30 IR: load None TOP: 2 NEXT: 2584 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 2838 MPC: 0 IR: load None TOP: 4181 NEXT: 2584 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 2839 MPC: 1 IR: load None TOP: 4181 NEXT: 2584 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 2840 MPC: 2 IR: add None TOP: 4181 NEXT: 2584 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 2841 MPC: 11 IR: add None TOP: 4181 NEXT: 2584 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 2842 MPC: 0 IR: add None TOP: 6765 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 2843 MPC: 1 IR: add None TOP: 6765 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 2844 MPC: 2 IR: store None TOP: 6765 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 2845 MPC: 31 IR: store None TOP: 6765 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 2846 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 2847 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2848 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2849 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2850 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2851 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2852 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2853 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2854 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2855 MPC: 23 IR: push const 2 TOP: 6765 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2856 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 2857 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 2858 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 2859 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 2860 MPC: 0 IR: load None TOP: 4181 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 2861 MPC: 1 IR: load None TOP: 4181 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 2862 MPC: 2 IR: store None TOP: 4181 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 2863 MPC: 31 IR: store None TOP: 4181 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 2864 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 2865 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2866 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2867 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2868 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 2869 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 2870 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 2871 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 2872 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 2873 MPC: 0 IR: load None TOP: 6765 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 2874 MPC: 1 IR: load None TOP: 6765 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2875 MPC: 2 IR: push const 2 TOP: 6765 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2876 MPC: 22 IR: push const 2 TOP: 6765 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2877 MPC: 23 IR: push const 2 TOP: 4181 NEXT: 6765 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 2878 MPC: 0 IR: push const 2 TOP: 2 NEXT: 6765 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 2879 MPC: 1 IR: push const 2 TOP: 2 NEXT: 6765 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 2880 MPC: 2 IR: mod None TOP: 2 NEXT: 6765 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 2881 MPC: 36 IR: mod None TOP: 2 NEXT: 6765 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 2882 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 2883 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2884 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2885 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2886 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 2887 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 2888 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 2889 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 2890 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 2891 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 2892 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 2893 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 2894 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 2895 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 2896 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2897 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2898 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2899 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 2900 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2901 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2902 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2903 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2904 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 2905 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 2906 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 2907 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 2908 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 2909 MPC: 0 IR: load None TOP: 6765 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 2910 MPC: 1 IR: load None TOP: 6765 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 2911 MPC: 2 IR: store None TOP: 6765 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 2912 MPC: 31 IR: store None TOP: 6765 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 2913 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 2914 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2915 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2916 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2917 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 2918 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 2919 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 2920 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 2921 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 2922 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 2923 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 2924 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 2925 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 2926 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 2927 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 2928 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 2929 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 2930 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 2931 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 2932 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 2933 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 2934 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 2935 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 2936 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2937 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2938 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2939 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 2940 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 2941 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 2942 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 2943 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 2944 MPC: 0 IR: load None TOP: 6765 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 2945 MPC: 1 IR: load None TOP: 6765 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2946 MPC: 2 IR: push const 4000000 TOP: 6765 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2947 MPC: 22 IR: push const 4000000 TOP: 6765 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2948 MPC: 23 IR: push const 4000000 TOP: 6765 NEXT: 6765 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 2949 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 6765 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 2950 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 6765 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 2951 MPC: 2 IR: gr None TOP: 4000000 NEXT: 6765 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 2952 MPC: 17 IR: gr None TOP: 4000000 NEXT: 6765 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 2953 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 2954 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 2955 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 2956 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 2957 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 2958 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2959 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2960 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2961 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 2962 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2963 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2964 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2965 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2966 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 2967 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 2968 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 2969 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 2970 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 2971 MPC: 0 IR: load None TOP: 4181 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 2972 MPC: 1 IR: load None TOP: 4181 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2973 MPC: 2 IR: push const 2 TOP: 4181 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2974 MPC: 22 IR: push const 2 TOP: 4181 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2975 MPC: 23 IR: push const 2 TOP: 4181 NEXT: 4181 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 2976 MPC: 0 IR: push const 2 TOP: 2 NEXT: 4181 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 2977 MPC: 1 IR: push const 2 TOP: 2 NEXT: 4181 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 2978 MPC: 2 IR: load None TOP: 2 NEXT: 4181 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 2979 MPC: 30 IR: load None TOP: 2 NEXT: 4181 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 2980 MPC: 0 IR: load None TOP: 6765 NEXT: 4181 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 2981 MPC: 1 IR: load None TOP: 6765 NEXT: 4181 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 2982 MPC: 2 IR: add None TOP: 6765 NEXT: 4181 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 2983 MPC: 11 IR: add None TOP: 6765 NEXT: 4181 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 2984 MPC: 0 IR: add None TOP: 10946 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 2985 MPC: 1 IR: add None TOP: 10946 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 2986 MPC: 2 IR: store None TOP: 10946 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 2987 MPC: 31 IR: store None TOP: 10946 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 2988 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 2989 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2990 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2991 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2992 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 2993 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2994 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2995 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2996 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2997 MPC: 23 IR: push const 2 TOP: 10946 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 2998 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 2999 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 3000 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 3001 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 3002 MPC: 0 IR: load None TOP: 6765 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 3003 MPC: 1 IR: load None TOP: 6765 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 3004 MPC: 2 IR: store None TOP: 6765 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 3005 MPC: 31 IR: store None TOP: 6765 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 3006 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 3007 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3008 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3009 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3010 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3011 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 3012 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 3013 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 3014 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 3015 MPC: 0 IR: load None TOP: 10946 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 3016 MPC: 1 IR: load None TOP: 10946 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3017 MPC: 2 IR: push const 2 TOP: 10946 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3018 MPC: 22 IR: push const 2 TOP: 10946 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3019 MPC: 23 IR: push const 2 TOP: 6765 NEXT: 10946 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3020 MPC: 0 IR: push const 2 TOP: 2 NEXT: 10946 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 3021 MPC: 1 IR: push const 2 TOP: 2 NEXT: 10946 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 3022 MPC: 2 IR: mod None TOP: 2 NEXT: 10946 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 3023 MPC: 36 IR: mod None TOP: 2 NEXT: 10946 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 3024 MPC: 0 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 3025 MPC: 1 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3026 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3027 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3028 MPC: 23 IR: push const 0 TOP: 2 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3029 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 3030 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 3031 MPC: 2 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 3032 MPC: 17 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 3033 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 3034 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 3035 MPC: 2 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 3036 MPC: 6 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 3037 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: zjmp] TICK: 3038 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 3039 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 3040 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 3041 MPC: 23 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 3042 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: push] TICK: 3043 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 3044 MPC: 2 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 3045 MPC: 18 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 3046 MPC: 19 IR: dup None TOP: 0 NEXT: 0 RS: 0 SP: 1 RSP: 1
  DEBUG   machine:simulation    [25: dup] TICK: 3047 MPC: 0 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: dup] TICK: 3048 MPC: 1 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 3049 MPC: 2 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 3050 MPC: 30 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 3051 MPC: 0 IR: load None TOP: 3382 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: load] TICK: 3052 MPC: 1 IR: load None TOP: 3382 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 3053 MPC: 2 IR: push const 3 TOP: 3382 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 3054 MPC: 22 IR: push const 3 TOP: 3382 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 3055 MPC: 23 IR: push const 3 TOP: 6765 NEXT: 3382 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 3056 MPC: 0 IR: push const 3 TOP: 3 NEXT: 3382 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: push] TICK: 3057 MPC: 1 IR: push const 3 TOP: 3 NEXT: 3382 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 3058 MPC: 2 IR: load None TOP: 3 NEXT: 3382 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 3059 MPC: 30 IR: load None TOP: 3 NEXT: 3382 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 3060 MPC: 0 IR: load None TOP: 10946 NEXT: 3382 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: load] TICK: 3061 MPC: 1 IR: load None TOP: 10946 NEXT: 3382 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 3062 MPC: 2 IR: add None TOP: 10946 NEXT: 3382 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 3063 MPC: 11 IR: add None TOP: 10946 NEXT: 3382 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 3064 MPC: 0 IR: add None TOP: 14328 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: add] TICK: 3065 MPC: 1 IR: add None TOP: 14328 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 3066 MPC: 2 IR: store None TOP: 14328 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 3067 MPC: 31 IR: store None TOP: 14328 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 3068 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: store] TICK: 3069 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3070 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3071 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3072 MPC: 23 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3073 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3074 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3075 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3076 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3077 MPC: 23 IR: push const 3 TOP: 14328 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3078 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 3079 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 3080 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 3081 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 3082 MPC: 0 IR: load None TOP: 10946 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 3083 MPC: 1 IR: load None TOP: 10946 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 3084 MPC: 2 IR: store None TOP: 10946 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 3085 MPC: 31 IR: store None TOP: 10946 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 3086 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 3087 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3088 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3089 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3090 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3091 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 3092 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 3093 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 3094 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 3095 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 3096 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 3097 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 3098 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 3099 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 3100 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 3101 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 3102 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 3103 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 3104 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 3105 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 3106 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 3107 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 3108 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 3109 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3110 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3111 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3112 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3113 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 3114 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 3115 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 3116 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 3117 MPC: 0 IR: load None TOP: 10946 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 3118 MPC: 1 IR: load None TOP: 10946 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3119 MPC: 2 IR: push const 4000000 TOP: 10946 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3120 MPC: 22 IR: push const 4000000 TOP: 10946 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3121 MPC: 23 IR: push const 4000000 TOP: 10946 NEXT: 10946 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3122 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 10946 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 3123 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 10946 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 3124 MPC: 2 IR: gr None TOP: 4000000 NEXT: 10946 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 3125 MPC: 17 IR: gr None TOP: 4000000 NEXT: 10946 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 3126 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 3127 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 3128 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 3129 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 3130 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 3131 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3132 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3133 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3134 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3135 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3136 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3137 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3138 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3139 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3140 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 3141 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 3142 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 3143 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 3144 MPC: 0 IR: load None TOP: 6765 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 3145 MPC: 1 IR: load None TOP: 6765 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3146 MPC: 2 IR: push const 2 TOP: 6765 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3147 MPC: 22 IR: push const 2 TOP: 6765 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3148 MPC: 23 IR: push const 2 TOP: 10946 NEXT: 6765 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3149 MPC: 0 IR: push const 2 TOP: 2 NEXT: 6765 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 3150 MPC: 1 IR: push const 2 TOP: 2 NEXT: 6765 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 3151 MPC: 2 IR: load None TOP: 2 NEXT: 6765 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 3152 MPC: 30 IR: load None TOP: 2 NEXT: 6765 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 3153 MPC: 0 IR: load None TOP: 10946 NEXT: 6765 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 3154 MPC: 1 IR: load None TOP: 10946 NEXT: 6765 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 3155 MPC: 2 IR: add None TOP: 10946 NEXT: 6765 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 3156 MPC: 11 IR: add None TOP: 10946 NEXT: 6765 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 3157 MPC: 0 IR: add None TOP: 17711 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 3158 MPC: 1 IR: add None TOP: 17711 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 3159 MPC: 2 IR: store None TOP: 17711 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 3160 MPC: 31 IR: store None TOP: 17711 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 3161 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 3162 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3163 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3164 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3165 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3166 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3167 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3168 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3169 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3170 MPC: 23 IR: push const 2 TOP: 17711 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3171 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 3172 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 3173 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 3174 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 3175 MPC: 0 IR: load None TOP: 10946 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 3176 MPC: 1 IR: load None TOP: 10946 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 3177 MPC: 2 IR: store None TOP: 10946 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 3178 MPC: 31 IR: store None TOP: 10946 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 3179 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 3180 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3181 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3182 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3183 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3184 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 3185 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 3186 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 3187 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 3188 MPC: 0 IR: load None TOP: 17711 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 3189 MPC: 1 IR: load None TOP: 17711 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3190 MPC: 2 IR: push const 2 TOP: 17711 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3191 MPC: 22 IR: push const 2 TOP: 17711 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3192 MPC: 23 IR: push const 2 TOP: 10946 NEXT: 17711 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3193 MPC: 0 IR: push const 2 TOP: 2 NEXT: 17711 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 3194 MPC: 1 IR: push const 2 TOP: 2 NEXT: 17711 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 3195 MPC: 2 IR: mod None TOP: 2 NEXT: 17711 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 3196 MPC: 36 IR: mod None TOP: 2 NEXT: 17711 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 3197 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 3198 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3199 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3200 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3201 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3202 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 3203 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 3204 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 3205 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 3206 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 3207 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 3208 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 3209 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 3210 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 3211 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3212 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3213 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3214 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3215 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3216 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3217 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3218 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3219 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3220 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 3221 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 3222 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 3223 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 3224 MPC: 0 IR: load None TOP: 17711 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 3225 MPC: 1 IR: load None TOP: 17711 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 3226 MPC: 2 IR: store None TOP: 17711 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 3227 MPC: 31 IR: store None TOP: 17711 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 3228 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 3229 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3230 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3231 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3232 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3233 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 3234 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 3235 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 3236 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 3237 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 3238 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 3239 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 3240 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 3241 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 3242 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 3243 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 3244 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 3245 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 3246 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 3247 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 3248 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 3249 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 3250 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 3251 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3252 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3253 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3254 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3255 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 3256 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 3257 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 3258 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 3259 MPC: 0 IR: load None TOP: 17711 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 3260 MPC: 1 IR: load None TOP: 17711 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3261 MPC: 2 IR: push const 4000000 TOP: 17711 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3262 MPC: 22 IR: push const 4000000 TOP: 17711 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3263 MPC: 23 IR: push const 4000000 TOP: 17711 NEXT: 17711 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3264 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 17711 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 3265 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 17711 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 3266 MPC: 2 IR: gr None TOP: 4000000 NEXT: 17711 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 3267 MPC: 17 IR: gr None TOP: 4000000 NEXT: 17711 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 3268 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 3269 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 3270 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 3271 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 3272 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 3273 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3274 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3275 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3276 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3277 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3278 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3279 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3280 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3281 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3282 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 3283 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 3284 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 3285 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 3286 MPC: 0 IR: load None TOP: 10946 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 3287 MPC: 1 IR: load None TOP: 10946 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3288 MPC: 2 IR: push const 2 TOP: 10946 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3289 MPC: 22 IR: push const 2 TOP: 10946 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3290 MPC: 23 IR: push const 2 TOP: 10946 NEXT: 10946 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3291 MPC: 0 IR: push const 2 TOP: 2 NEXT: 10946 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 3292 MPC: 1 IR: push const 2 TOP: 2 NEXT: 10946 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 3293 MPC: 2 IR: load None TOP: 2 NEXT: 10946 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 3294 MPC: 30 IR: load None TOP: 2 NEXT: 10946 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 3295 MPC: 0 IR: load None TOP: 17711 NEXT: 10946 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 3296 MPC: 1 IR: load None TOP: 17711 NEXT: 10946 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 3297 MPC: 2 IR: add None TOP: 17711 NEXT: 10946 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 3298 MPC: 11 IR: add None TOP: 17711 NEXT: 10946 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 3299 MPC: 0 IR: add None TOP: 28657 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 3300 MPC: 1 IR: add None TOP: 28657 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 3301 MPC: 2 IR: store None TOP: 28657 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 3302 MPC: 31 IR: store None TOP: 28657 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 3303 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 3304 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3305 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3306 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3307 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3308 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3309 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3310 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3311 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3312 MPC: 23 IR: push const 2 TOP: 28657 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3313 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 3314 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 3315 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 3316 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 3317 MPC: 0 IR: load None TOP: 17711 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 3318 MPC: 1 IR: load None TOP: 17711 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 3319 MPC: 2 IR: store None TOP: 17711 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 3320 MPC: 31 IR: store None TOP: 17711 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 3321 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 3322 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3323 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3324 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3325 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3326 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 3327 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 3328 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 3329 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 3330 MPC: 0 IR: load None TOP: 28657 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 3331 MPC: 1 IR: load None TOP: 28657 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3332 MPC: 2 IR: push const 2 TOP: 28657 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3333 MPC: 22 IR: push const 2 TOP: 28657 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3334 MPC: 23 IR: push const 2 TOP: 17711 NEXT: 28657 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3335 MPC: 0 IR: push const 2 TOP: 2 NEXT: 28657 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 3336 MPC: 1 IR: push const 2 TOP: 2 NEXT: 28657 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 3337 MPC: 2 IR: mod None TOP: 2 NEXT: 28657 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 3338 MPC: 36 IR: mod None TOP: 2 NEXT: 28657 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 3339 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 3340 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3341 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3342 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3343 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3344 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 3345 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 3346 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 3347 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 3348 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 3349 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 3350 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 3351 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 3352 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 3353 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3354 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3355 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3356 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3357 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3358 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3359 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3360 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3361 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3362 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 3363 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 3364 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 3365 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 3366 MPC: 0 IR: load None TOP: 28657 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 3367 MPC: 1 IR: load None TOP: 28657 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 3368 MPC: 2 IR: store None TOP: 28657 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 3369 MPC: 31 IR: store None TOP: 28657 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 3370 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 3371 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3372 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3373 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3374 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3375 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 3376 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 3377 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 3378 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 3379 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 3380 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 3381 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 3382 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 3383 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 3384 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 3385 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 3386 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 3387 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 3388 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 3389 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 3390 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 3391 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 3392 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 3393 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3394 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3395 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3396 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3397 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 3398 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 3399 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 3400 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 3401 MPC: 0 IR: load None TOP: 28657 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 3402 MPC: 1 IR: load None TOP: 28657 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3403 MPC: 2 IR: push const 4000000 TOP: 28657 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3404 MPC: 22 IR: push const 4000000 TOP: 28657 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3405 MPC: 23 IR: push const 4000000 TOP: 28657 NEXT: 28657 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3406 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 28657 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 3407 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 28657 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 3408 MPC: 2 IR: gr None TOP: 4000000 NEXT: 28657 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 3409 MPC: 17 IR: gr None TOP: 4000000 NEXT: 28657 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 3410 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 3411 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 3412 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 3413 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 3414 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 3415 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3416 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3417 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3418 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3419 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3420 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3421 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3422 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3423 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3424 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 3425 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 3426 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 3427 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 3428 MPC: 0 IR: load None TOP: 17711 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 3429 MPC: 1 IR: load None TOP: 17711 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3430 MPC: 2 IR: push const 2 TOP: 17711 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3431 MPC: 22 IR: push const 2 TOP: 17711 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3432 MPC: 23 IR: push const 2 TOP: 17711 NEXT: 17711 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3433 MPC: 0 IR: push const 2 TOP: 2 NEXT: 17711 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 3434 MPC: 1 IR: push const 2 TOP: 2 NEXT: 17711 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 3435 MPC: 2 IR: load None TOP: 2 NEXT: 17711 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 3436 MPC: 30 IR: load None TOP: 2 NEXT: 17711 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 3437 MPC: 0 IR: load None TOP: 28657 NEXT: 17711 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 3438 MPC: 1 IR: load None TOP: 28657 NEXT: 17711 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 3439 MPC: 2 IR: add None TOP: 28657 NEXT: 17711 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 3440 MPC: 11 IR: add None TOP: 28657 NEXT: 17711 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 3441 MPC: 0 IR: add None TOP: 46368 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 3442 MPC: 1 IR: add None TOP: 46368 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 3443 MPC: 2 IR: store None TOP: 46368 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 3444 MPC: 31 IR: store None TOP: 46368 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 3445 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 3446 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3447 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3448 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3449 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3450 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3451 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3452 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3453 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3454 MPC: 23 IR: push const 2 TOP: 46368 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3455 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 3456 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 3457 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 3458 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 3459 MPC: 0 IR: load None TOP: 28657 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 3460 MPC: 1 IR: load None TOP: 28657 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 3461 MPC: 2 IR: store None TOP: 28657 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 3462 MPC: 31 IR: store None TOP: 28657 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 3463 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 3464 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3465 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3466 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3467 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3468 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 3469 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 3470 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 3471 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 3472 MPC: 0 IR: load None TOP: 46368 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 3473 MPC: 1 IR: load None TOP: 46368 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3474 MPC: 2 IR: push const 2 TOP: 46368 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3475 MPC: 22 IR: push const 2 TOP: 46368 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3476 MPC: 23 IR: push const 2 TOP: 28657 NEXT: 46368 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3477 MPC: 0 IR: push const 2 TOP: 2 NEXT: 46368 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 3478 MPC: 1 IR: push const 2 TOP: 2 NEXT: 46368 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 3479 MPC: 2 IR: mod None TOP: 2 NEXT: 46368 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 3480 MPC: 36 IR: mod None TOP: 2 NEXT: 46368 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 3481 MPC: 0 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 3482 MPC: 1 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3483 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3484 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3485 MPC: 23 IR: push const 0 TOP: 2 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3486 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 3487 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 3488 MPC: 2 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 3489 MPC: 17 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 3490 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 3491 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 3492 MPC: 2 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 3493 MPC: 6 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 3494 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: zjmp] TICK: 3495 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 3496 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 3497 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 3498 MPC: 23 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 3499 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: push] TICK: 3500 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 3501 MPC: 2 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 3502 MPC: 18 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 3503 MPC: 19 IR: dup None TOP: 0 NEXT: 0 RS: 0 SP: 1 RSP: 1
  DEBUG   machine:simulation    [25: dup] TICK: 3504 MPC: 0 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: dup] TICK: 3505 MPC: 1 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 3506 MPC: 2 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 3507 MPC: 30 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 3508 MPC: 0 IR: load None TOP: 14328 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: load] TICK: 3509 MPC: 1 IR: load None TOP: 14328 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 3510 MPC: 2 IR: push const 3 TOP: 14328 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 3511 MPC: 22 IR: push const 3 TOP: 14328 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 3512 MPC: 23 IR: push const 3 TOP: 28657 NEXT: 14328 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 3513 MPC: 0 IR: push const 3 TOP: 3 NEXT: 14328 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: push] TICK: 3514 MPC: 1 IR: push const 3 TOP: 3 NEXT: 14328 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 3515 MPC: 2 IR: load None TOP: 3 NEXT: 14328 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 3516 MPC: 30 IR: load None TOP: 3 NEXT: 14328 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 3517 MPC: 0 IR: load None TOP: 46368 NEXT: 14328 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: load] TICK: 3518 MPC: 1 IR: load None TOP: 46368 NEXT: 14328 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 3519 MPC: 2 IR: add None TOP: 46368 NEXT: 14328 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 3520 MPC: 11 IR: add None TOP: 46368 NEXT: 14328 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 3521 MPC: 0 IR: add None TOP: 60696 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: add] TICK: 3522 MPC: 1 IR: add None TOP: 60696 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 3523 MPC: 2 IR: store None TOP: 60696 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 3524 MPC: 31 IR: store None TOP: 60696 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 3525 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: store] TICK: 3526 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3527 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3528 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3529 MPC: 23 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3530 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3531 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3532 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3533 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3534 MPC: 23 IR: push const 3 TOP: 60696 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3535 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 3536 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 3537 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 3538 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 3539 MPC: 0 IR: load None TOP: 46368 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 3540 MPC: 1 IR: load None TOP: 46368 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 3541 MPC: 2 IR: store None TOP: 46368 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 3542 MPC: 31 IR: store None TOP: 46368 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 3543 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 3544 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3545 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3546 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3547 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3548 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 3549 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 3550 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 3551 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 3552 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 3553 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 3554 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 3555 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 3556 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 3557 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 3558 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 3559 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 3560 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 3561 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 3562 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 3563 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 3564 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 3565 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 3566 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3567 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3568 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3569 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3570 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 3571 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 3572 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 3573 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 3574 MPC: 0 IR: load None TOP: 46368 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 3575 MPC: 1 IR: load None TOP: 46368 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3576 MPC: 2 IR: push const 4000000 TOP: 46368 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3577 MPC: 22 IR: push const 4000000 TOP: 46368 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3578 MPC: 23 IR: push const 4000000 TOP: 46368 NEXT: 46368 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3579 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 46368 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 3580 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 46368 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 3581 MPC: 2 IR: gr None TOP: 4000000 NEXT: 46368 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 3582 MPC: 17 IR: gr None TOP: 4000000 NEXT: 46368 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 3583 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 3584 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 3585 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 3586 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 3587 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 3588 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3589 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3590 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3591 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3592 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3593 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3594 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3595 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3596 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3597 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 3598 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 3599 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 3600 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 3601 MPC: 0 IR: load None TOP: 28657 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 3602 MPC: 1 IR: load None TOP: 28657 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3603 MPC: 2 IR: push const 2 TOP: 28657 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3604 MPC: 22 IR: push const 2 TOP: 28657 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3605 MPC: 23 IR: push const 2 TOP: 46368 NEXT: 28657 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3606 MPC: 0 IR: push const 2 TOP: 2 NEXT: 28657 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 3607 MPC: 1 IR: push const 2 TOP: 2 NEXT: 28657 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 3608 MPC: 2 IR: load None TOP: 2 NEXT: 28657 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 3609 MPC: 30 IR: load None TOP: 2 NEXT: 28657 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 3610 MPC: 0 IR: load None TOP: 46368 NEXT: 28657 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 3611 MPC: 1 IR: load None TOP: 46368 NEXT: 28657 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 3612 MPC: 2 IR: add None TOP: 46368 NEXT: 28657 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 3613 MPC: 11 IR: add None TOP: 46368 NEXT: 28657 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 3614 MPC: 0 IR: add None TOP: 75025 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 3615 MPC: 1 IR: add None TOP: 75025 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 3616 MPC: 2 IR: store None TOP: 75025 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 3617 MPC: 31 IR: store None TOP: 75025 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 3618 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 3619 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3620 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3621 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3622 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3623 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3624 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3625 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3626 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3627 MPC: 23 IR: push const 2 TOP: 75025 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3628 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 3629 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 3630 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 3631 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 3632 MPC: 0 IR: load None TOP: 46368 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 3633 MPC: 1 IR: load None TOP: 46368 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 3634 MPC: 2 IR: store None TOP: 46368 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 3635 MPC: 31 IR: store None TOP: 46368 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 3636 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 3637 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3638 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3639 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3640 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3641 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 3642 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 3643 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 3644 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 3645 MPC: 0 IR: load None TOP: 75025 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 3646 MPC: 1 IR: load None TOP: 75025 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3647 MPC: 2 IR: push const 2 TOP: 75025 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3648 MPC: 22 IR: push const 2 TOP: 75025 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3649 MPC: 23 IR: push const 2 TOP: 46368 NEXT: 75025 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3650 MPC: 0 IR: push const 2 TOP: 2 NEXT: 75025 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 3651 MPC: 1 IR: push const 2 TOP: 2 NEXT: 75025 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 3652 MPC: 2 IR: mod None TOP: 2 NEXT: 75025 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 3653 MPC: 36 IR: mod None TOP: 2 NEXT: 75025 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 3654 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 3655 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3656 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3657 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3658 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3659 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 3660 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 3661 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 3662 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 3663 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 3664 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 3665 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 3666 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 3667 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 3668 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3669 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3670 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3671 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3672 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3673 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3674 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3675 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3676 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3677 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 3678 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 3679 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 3680 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 3681 MPC: 0 IR: load None TOP: 75025 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 3682 MPC: 1 IR: load None TOP: 75025 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 3683 MPC: 2 IR: store None TOP: 75025 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 3684 MPC: 31 IR: store None TOP: 75025 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 3685 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 3686 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3687 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3688 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3689 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3690 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 3691 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 3692 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 3693 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 3694 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 3695 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 3696 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 3697 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 3698 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 3699 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 3700 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 3701 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 3702 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 3703 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 3704 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 3705 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 3706 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 3707 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 3708 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3709 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3710 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3711 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3712 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 3713 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 3714 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 3715 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 3716 MPC: 0 IR: load None TOP: 75025 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 3717 MPC: 1 IR: load None TOP: 75025 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3718 MPC: 2 IR: push const 4000000 TOP: 75025 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3719 MPC: 22 IR: push const 4000000 TOP: 75025 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3720 MPC: 23 IR: push const 4000000 TOP: 75025 NEXT: 75025 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3721 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 75025 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 3722 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 75025 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 3723 MPC: 2 IR: gr None TOP: 4000000 NEXT: 75025 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 3724 MPC: 17 IR: gr None TOP: 4000000 NEXT: 75025 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 3725 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 3726 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 3727 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 3728 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 3729 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 3730 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3731 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3732 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3733 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3734 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3735 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3736 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3737 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3738 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3739 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 3740 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 3741 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 3742 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 3743 MPC: 0 IR: load None TOP: 46368 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 3744 MPC: 1 IR: load None TOP: 46368 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3745 MPC: 2 IR: push const 2 TOP: 46368 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3746 MPC: 22 IR: push const 2 TOP: 46368 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3747 MPC: 23 IR: push const 2 TOP: 46368 NEXT: 46368 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3748 MPC: 0 IR: push const 2 TOP: 2 NEXT: 46368 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 3749 MPC: 1 IR: push const 2 TOP: 2 NEXT: 46368 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 3750 MPC: 2 IR: load None TOP: 2 NEXT: 46368 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 3751 MPC: 30 IR: load None TOP: 2 NEXT: 46368 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 3752 MPC: 0 IR: load None TOP: 75025 NEXT: 46368 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 3753 MPC: 1 IR: load None TOP: 75025 NEXT: 46368 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 3754 MPC: 2 IR: add None TOP: 75025 NEXT: 46368 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 3755 MPC: 11 IR: add None TOP: 75025 NEXT: 46368 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 3756 MPC: 0 IR: add None TOP: 121393 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 3757 MPC: 1 IR: add None TOP: 121393 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 3758 MPC: 2 IR: store None TOP: 121393 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 3759 MPC: 31 IR: store None TOP: 121393 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 3760 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 3761 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3762 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3763 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3764 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3765 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3766 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3767 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3768 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3769 MPC: 23 IR: push const 2 TOP: 121393 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3770 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 3771 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 3772 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 3773 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 3774 MPC: 0 IR: load None TOP: 75025 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 3775 MPC: 1 IR: load None TOP: 75025 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 3776 MPC: 2 IR: store None TOP: 75025 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 3777 MPC: 31 IR: store None TOP: 75025 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 3778 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 3779 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3780 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3781 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3782 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3783 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 3784 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 3785 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 3786 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 3787 MPC: 0 IR: load None TOP: 121393 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 3788 MPC: 1 IR: load None TOP: 121393 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3789 MPC: 2 IR: push const 2 TOP: 121393 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3790 MPC: 22 IR: push const 2 TOP: 121393 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3791 MPC: 23 IR: push const 2 TOP: 75025 NEXT: 121393 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3792 MPC: 0 IR: push const 2 TOP: 2 NEXT: 121393 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 3793 MPC: 1 IR: push const 2 TOP: 2 NEXT: 121393 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 3794 MPC: 2 IR: mod None TOP: 2 NEXT: 121393 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 3795 MPC: 36 IR: mod None TOP: 2 NEXT: 121393 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 3796 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 3797 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3798 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3799 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3800 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3801 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 3802 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 3803 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 3804 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 3805 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 3806 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 3807 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 3808 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 3809 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 3810 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3811 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3812 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3813 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3814 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3815 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3816 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3817 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3818 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3819 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 3820 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 3821 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 3822 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 3823 MPC: 0 IR: load None TOP: 121393 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 3824 MPC: 1 IR: load None TOP: 121393 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 3825 MPC: 2 IR: store None TOP: 121393 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 3826 MPC: 31 IR: store None TOP: 121393 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 3827 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 3828 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3829 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3830 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3831 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 3832 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 3833 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 3834 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 3835 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 3836 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 3837 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 3838 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 3839 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 3840 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 3841 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 3842 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 3843 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 3844 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 3845 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 3846 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 3847 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 3848 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 3849 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 3850 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3851 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3852 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3853 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 3854 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 3855 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 3856 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 3857 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 3858 MPC: 0 IR: load None TOP: 121393 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 3859 MPC: 1 IR: load None TOP: 121393 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3860 MPC: 2 IR: push const 4000000 TOP: 121393 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3861 MPC: 22 IR: push const 4000000 TOP: 121393 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3862 MPC: 23 IR: push const 4000000 TOP: 121393 NEXT: 121393 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 3863 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 121393 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 3864 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 121393 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 3865 MPC: 2 IR: gr None TOP: 4000000 NEXT: 121393 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 3866 MPC: 17 IR: gr None TOP: 4000000 NEXT: 121393 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 3867 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 3868 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 3869 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 3870 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 3871 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 3872 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3873 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3874 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3875 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 3876 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3877 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3878 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3879 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3880 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 3881 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 3882 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 3883 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 3884 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 3885 MPC: 0 IR: load None TOP: 75025 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 3886 MPC: 1 IR: load None TOP: 75025 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3887 MPC: 2 IR: push const 2 TOP: 75025 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3888 MPC: 22 IR: push const 2 TOP: 75025 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3889 MPC: 23 IR: push const 2 TOP: 75025 NEXT: 75025 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 3890 MPC: 0 IR: push const 2 TOP: 2 NEXT: 75025 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 3891 MPC: 1 IR: push const 2 TOP: 2 NEXT: 75025 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 3892 MPC: 2 IR: load None TOP: 2 NEXT: 75025 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 3893 MPC: 30 IR: load None TOP: 2 NEXT: 75025 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 3894 MPC: 0 IR: load None TOP: 121393 NEXT: 75025 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 3895 MPC: 1 IR: load None TOP: 121393 NEXT: 75025 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 3896 MPC: 2 IR: add None TOP: 121393 NEXT: 75025 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 3897 MPC: 11 IR: add None TOP: 121393 NEXT: 75025 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 3898 MPC: 0 IR: add None TOP: 196418 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 3899 MPC: 1 IR: add None TOP: 196418 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 3900 MPC: 2 IR: store None TOP: 196418 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 3901 MPC: 31 IR: store None TOP: 196418 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 3902 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 3903 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3904 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3905 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3906 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 3907 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3908 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3909 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3910 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3911 MPC: 23 IR: push const 2 TOP: 196418 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 3912 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 3913 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 3914 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 3915 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 3916 MPC: 0 IR: load None TOP: 121393 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 3917 MPC: 1 IR: load None TOP: 121393 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 3918 MPC: 2 IR: store None TOP: 121393 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 3919 MPC: 31 IR: store None TOP: 121393 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 3920 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 3921 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3922 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3923 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3924 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 3925 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 3926 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 3927 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 3928 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 3929 MPC: 0 IR: load None TOP: 196418 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 3930 MPC: 1 IR: load None TOP: 196418 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3931 MPC: 2 IR: push const 2 TOP: 196418 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3932 MPC: 22 IR: push const 2 TOP: 196418 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3933 MPC: 23 IR: push const 2 TOP: 121393 NEXT: 196418 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 3934 MPC: 0 IR: push const 2 TOP: 2 NEXT: 196418 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 3935 MPC: 1 IR: push const 2 TOP: 2 NEXT: 196418 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 3936 MPC: 2 IR: mod None TOP: 2 NEXT: 196418 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 3937 MPC: 36 IR: mod None TOP: 2 NEXT: 196418 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 3938 MPC: 0 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 3939 MPC: 1 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3940 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3941 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3942 MPC: 23 IR: push const 0 TOP: 2 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 3943 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 3944 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 3945 MPC: 2 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 3946 MPC: 17 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 3947 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 3948 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 3949 MPC: 2 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 3950 MPC: 6 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 3951 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: zjmp] TICK: 3952 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 3953 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 3954 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 3955 MPC: 23 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 3956 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: push] TICK: 3957 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 3958 MPC: 2 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 3959 MPC: 18 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 3960 MPC: 19 IR: dup None TOP: 0 NEXT: 0 RS: 0 SP: 1 RSP: 1
  DEBUG   machine:simulation    [25: dup] TICK: 3961 MPC: 0 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: dup] TICK: 3962 MPC: 1 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 3963 MPC: 2 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 3964 MPC: 30 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 3965 MPC: 0 IR: load None TOP: 60696 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: load] TICK: 3966 MPC: 1 IR: load None TOP: 60696 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 3967 MPC: 2 IR: push const 3 TOP: 60696 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 3968 MPC: 22 IR: push const 3 TOP: 60696 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 3969 MPC: 23 IR: push const 3 TOP: 121393 NEXT: 60696 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 3970 MPC: 0 IR: push const 3 TOP: 3 NEXT: 60696 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: push] TICK: 3971 MPC: 1 IR: push const 3 TOP: 3 NEXT: 60696 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 3972 MPC: 2 IR: load None TOP: 3 NEXT: 60696 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 3973 MPC: 30 IR: load None TOP: 3 NEXT: 60696 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 3974 MPC: 0 IR: load None TOP: 196418 NEXT: 60696 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: load] TICK: 3975 MPC: 1 IR: load None TOP: 196418 NEXT: 60696 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 3976 MPC: 2 IR: add None TOP: 196418 NEXT: 60696 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 3977 MPC: 11 IR: add None TOP: 196418 NEXT: 60696 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 3978 MPC: 0 IR: add None TOP: 257114 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: add] TICK: 3979 MPC: 1 IR: add None TOP: 257114 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 3980 MPC: 2 IR: store None TOP: 257114 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 3981 MPC: 31 IR: store None TOP: 257114 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 3982 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: store] TICK: 3983 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3984 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3985 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3986 MPC: 23 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 3987 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3988 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3989 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3990 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3991 MPC: 23 IR: push const 3 TOP: 257114 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 3992 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 3993 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 3994 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 3995 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 3996 MPC: 0 IR: load None TOP: 196418 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 3997 MPC: 1 IR: load None TOP: 196418 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 3998 MPC: 2 IR: store None TOP: 196418 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 3999 MPC: 31 IR: store None TOP: 196418 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 4000 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 4001 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4002 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4003 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4004 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4005 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 4006 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 4007 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 4008 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 4009 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 4010 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 4011 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 4012 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 4013 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 4014 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 4015 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 4016 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 4017 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 4018 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 4019 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 4020 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 4021 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 4022 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 4023 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4024 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4025 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4026 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4027 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 4028 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 4029 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 4030 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 4031 MPC: 0 IR: load None TOP: 196418 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 4032 MPC: 1 IR: load None TOP: 196418 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4033 MPC: 2 IR: push const 4000000 TOP: 196418 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4034 MPC: 22 IR: push const 4000000 TOP: 196418 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4035 MPC: 23 IR: push const 4000000 TOP: 196418 NEXT: 196418 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4036 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 196418 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 4037 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 196418 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 4038 MPC: 2 IR: gr None TOP: 4000000 NEXT: 196418 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 4039 MPC: 17 IR: gr None TOP: 4000000 NEXT: 196418 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 4040 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 4041 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 4042 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 4043 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 4044 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 4045 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4046 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4047 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4048 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4049 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4050 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4051 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4052 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4053 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4054 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 4055 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 4056 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 4057 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 4058 MPC: 0 IR: load None TOP: 121393 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 4059 MPC: 1 IR: load None TOP: 121393 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4060 MPC: 2 IR: push const 2 TOP: 121393 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4061 MPC: 22 IR: push const 2 TOP: 121393 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4062 MPC: 23 IR: push const 2 TOP: 196418 NEXT: 121393 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4063 MPC: 0 IR: push const 2 TOP: 2 NEXT: 121393 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 4064 MPC: 1 IR: push const 2 TOP: 2 NEXT: 121393 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 4065 MPC: 2 IR: load None TOP: 2 NEXT: 121393 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 4066 MPC: 30 IR: load None TOP: 2 NEXT: 121393 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 4067 MPC: 0 IR: load None TOP: 196418 NEXT: 121393 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 4068 MPC: 1 IR: load None TOP: 196418 NEXT: 121393 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 4069 MPC: 2 IR: add None TOP: 196418 NEXT: 121393 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 4070 MPC: 11 IR: add None TOP: 196418 NEXT: 121393 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 4071 MPC: 0 IR: add None TOP: 317811 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 4072 MPC: 1 IR: add None TOP: 317811 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 4073 MPC: 2 IR: store None TOP: 317811 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 4074 MPC: 31 IR: store None TOP: 317811 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 4075 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 4076 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4077 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4078 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4079 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4080 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4081 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4082 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4083 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4084 MPC: 23 IR: push const 2 TOP: 317811 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4085 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 4086 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 4087 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 4088 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 4089 MPC: 0 IR: load None TOP: 196418 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 4090 MPC: 1 IR: load None TOP: 196418 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 4091 MPC: 2 IR: store None TOP: 196418 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 4092 MPC: 31 IR: store None TOP: 196418 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 4093 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 4094 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4095 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4096 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4097 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4098 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 4099 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 4100 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 4101 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 4102 MPC: 0 IR: load None TOP: 317811 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 4103 MPC: 1 IR: load None TOP: 317811 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4104 MPC: 2 IR: push const 2 TOP: 317811 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4105 MPC: 22 IR: push const 2 TOP: 317811 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4106 MPC: 23 IR: push const 2 TOP: 196418 NEXT: 317811 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4107 MPC: 0 IR: push const 2 TOP: 2 NEXT: 317811 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 4108 MPC: 1 IR: push const 2 TOP: 2 NEXT: 317811 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 4109 MPC: 2 IR: mod None TOP: 2 NEXT: 317811 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 4110 MPC: 36 IR: mod None TOP: 2 NEXT: 317811 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 4111 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 4112 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4113 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4114 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4115 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4116 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 4117 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 4118 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 4119 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 4120 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 4121 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 4122 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 4123 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 4124 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 4125 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4126 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4127 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4128 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4129 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4130 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4131 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4132 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4133 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4134 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 4135 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 4136 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 4137 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 4138 MPC: 0 IR: load None TOP: 317811 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 4139 MPC: 1 IR: load None TOP: 317811 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 4140 MPC: 2 IR: store None TOP: 317811 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 4141 MPC: 31 IR: store None TOP: 317811 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 4142 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 4143 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4144 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4145 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4146 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4147 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 4148 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 4149 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 4150 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 4151 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 4152 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 4153 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 4154 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 4155 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 4156 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 4157 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 4158 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 4159 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 4160 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 4161 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 4162 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 4163 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 4164 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 4165 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4166 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4167 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4168 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4169 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 4170 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 4171 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 4172 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 4173 MPC: 0 IR: load None TOP: 317811 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 4174 MPC: 1 IR: load None TOP: 317811 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4175 MPC: 2 IR: push const 4000000 TOP: 317811 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4176 MPC: 22 IR: push const 4000000 TOP: 317811 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4177 MPC: 23 IR: push const 4000000 TOP: 317811 NEXT: 317811 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4178 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 317811 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 4179 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 317811 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 4180 MPC: 2 IR: gr None TOP: 4000000 NEXT: 317811 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 4181 MPC: 17 IR: gr None TOP: 4000000 NEXT: 317811 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 4182 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 4183 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 4184 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 4185 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 4186 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 4187 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4188 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4189 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4190 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4191 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4192 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4193 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4194 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4195 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4196 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 4197 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 4198 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 4199 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 4200 MPC: 0 IR: load None TOP: 196418 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 4201 MPC: 1 IR: load None TOP: 196418 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4202 MPC: 2 IR: push const 2 TOP: 196418 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4203 MPC: 22 IR: push const 2 TOP: 196418 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4204 MPC: 23 IR: push const 2 TOP: 196418 NEXT: 196418 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4205 MPC: 0 IR: push const 2 TOP: 2 NEXT: 196418 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 4206 MPC: 1 IR: push const 2 TOP: 2 NEXT: 196418 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 4207 MPC: 2 IR: load None TOP: 2 NEXT: 196418 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 4208 MPC: 30 IR: load None TOP: 2 NEXT: 196418 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 4209 MPC: 0 IR: load None TOP: 317811 NEXT: 196418 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 4210 MPC: 1 IR: load None TOP: 317811 NEXT: 196418 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 4211 MPC: 2 IR: add None TOP: 317811 NEXT: 196418 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 4212 MPC: 11 IR: add None TOP: 317811 NEXT: 196418 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 4213 MPC: 0 IR: add None TOP: 514229 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 4214 MPC: 1 IR: add None TOP: 514229 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 4215 MPC: 2 IR: store None TOP: 514229 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 4216 MPC: 31 IR: store None TOP: 514229 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 4217 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 4218 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4219 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4220 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4221 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4222 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4223 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4224 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4225 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4226 MPC: 23 IR: push const 2 TOP: 514229 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4227 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 4228 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 4229 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 4230 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 4231 MPC: 0 IR: load None TOP: 317811 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 4232 MPC: 1 IR: load None TOP: 317811 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 4233 MPC: 2 IR: store None TOP: 317811 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 4234 MPC: 31 IR: store None TOP: 317811 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 4235 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 4236 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4237 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4238 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4239 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4240 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 4241 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 4242 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 4243 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 4244 MPC: 0 IR: load None TOP: 514229 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 4245 MPC: 1 IR: load None TOP: 514229 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4246 MPC: 2 IR: push const 2 TOP: 514229 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4247 MPC: 22 IR: push const 2 TOP: 514229 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4248 MPC: 23 IR: push const 2 TOP: 317811 NEXT: 514229 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4249 MPC: 0 IR: push const 2 TOP: 2 NEXT: 514229 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 4250 MPC: 1 IR: push const 2 TOP: 2 NEXT: 514229 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 4251 MPC: 2 IR: mod None TOP: 2 NEXT: 514229 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 4252 MPC: 36 IR: mod None TOP: 2 NEXT: 514229 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 4253 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 4254 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4255 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4256 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4257 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4258 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 4259 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 4260 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 4261 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 4262 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 4263 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 4264 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 4265 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 4266 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 4267 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4268 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4269 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4270 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4271 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4272 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4273 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4274 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4275 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4276 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 4277 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 4278 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 4279 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 4280 MPC: 0 IR: load None TOP: 514229 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 4281 MPC: 1 IR: load None TOP: 514229 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 4282 MPC: 2 IR: store None TOP: 514229 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 4283 MPC: 31 IR: store None TOP: 514229 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 4284 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 4285 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4286 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4287 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4288 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4289 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 4290 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 4291 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 4292 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 4293 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 4294 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 4295 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 4296 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 4297 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 4298 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 4299 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 4300 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 4301 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 4302 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 4303 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 4304 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 4305 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 4306 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 4307 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4308 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4309 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4310 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4311 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 4312 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 4313 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 4314 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 4315 MPC: 0 IR: load None TOP: 514229 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 4316 MPC: 1 IR: load None TOP: 514229 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4317 MPC: 2 IR: push const 4000000 TOP: 514229 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4318 MPC: 22 IR: push const 4000000 TOP: 514229 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4319 MPC: 23 IR: push const 4000000 TOP: 514229 NEXT: 514229 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4320 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 514229 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 4321 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 514229 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 4322 MPC: 2 IR: gr None TOP: 4000000 NEXT: 514229 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 4323 MPC: 17 IR: gr None TOP: 4000000 NEXT: 514229 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 4324 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 4325 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 4326 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 4327 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 4328 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 4329 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4330 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4331 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4332 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4333 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4334 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4335 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4336 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4337 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4338 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 4339 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 4340 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 4341 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 4342 MPC: 0 IR: load None TOP: 317811 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 4343 MPC: 1 IR: load None TOP: 317811 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4344 MPC: 2 IR: push const 2 TOP: 317811 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4345 MPC: 22 IR: push const 2 TOP: 317811 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4346 MPC: 23 IR: push const 2 TOP: 317811 NEXT: 317811 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4347 MPC: 0 IR: push const 2 TOP: 2 NEXT: 317811 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 4348 MPC: 1 IR: push const 2 TOP: 2 NEXT: 317811 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 4349 MPC: 2 IR: load None TOP: 2 NEXT: 317811 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 4350 MPC: 30 IR: load None TOP: 2 NEXT: 317811 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 4351 MPC: 0 IR: load None TOP: 514229 NEXT: 317811 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 4352 MPC: 1 IR: load None TOP: 514229 NEXT: 317811 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 4353 MPC: 2 IR: add None TOP: 514229 NEXT: 317811 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 4354 MPC: 11 IR: add None TOP: 514229 NEXT: 317811 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 4355 MPC: 0 IR: add None TOP: 832040 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 4356 MPC: 1 IR: add None TOP: 832040 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 4357 MPC: 2 IR: store None TOP: 832040 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 4358 MPC: 31 IR: store None TOP: 832040 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 4359 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 4360 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4361 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4362 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4363 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4364 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4365 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4366 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4367 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4368 MPC: 23 IR: push const 2 TOP: 832040 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4369 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 4370 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 4371 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 4372 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 4373 MPC: 0 IR: load None TOP: 514229 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 4374 MPC: 1 IR: load None TOP: 514229 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 4375 MPC: 2 IR: store None TOP: 514229 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 4376 MPC: 31 IR: store None TOP: 514229 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 4377 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 4378 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4379 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4380 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4381 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4382 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 4383 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 4384 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 4385 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 4386 MPC: 0 IR: load None TOP: 832040 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 4387 MPC: 1 IR: load None TOP: 832040 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4388 MPC: 2 IR: push const 2 TOP: 832040 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4389 MPC: 22 IR: push const 2 TOP: 832040 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4390 MPC: 23 IR: push const 2 TOP: 514229 NEXT: 832040 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4391 MPC: 0 IR: push const 2 TOP: 2 NEXT: 832040 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 4392 MPC: 1 IR: push const 2 TOP: 2 NEXT: 832040 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 4393 MPC: 2 IR: mod None TOP: 2 NEXT: 832040 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 4394 MPC: 36 IR: mod None TOP: 2 NEXT: 832040 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 4395 MPC: 0 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 4396 MPC: 1 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4397 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4398 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4399 MPC: 23 IR: push const 0 TOP: 2 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4400 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 4401 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 4402 MPC: 2 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 4403 MPC: 17 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 4404 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 4405 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 4406 MPC: 2 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 4407 MPC: 6 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 4408 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: zjmp] TICK: 4409 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 4410 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 4411 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 4412 MPC: 23 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 4413 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: push] TICK: 4414 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 4415 MPC: 2 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 4416 MPC: 18 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 4417 MPC: 19 IR: dup None TOP: 0 NEXT: 0 RS: 0 SP: 1 RSP: 1
  DEBUG   machine:simulation    [25: dup] TICK: 4418 MPC: 0 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: dup] TICK: 4419 MPC: 1 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 4420 MPC: 2 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 4421 MPC: 30 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 4422 MPC: 0 IR: load None TOP: 257114 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: load] TICK: 4423 MPC: 1 IR: load None TOP: 257114 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 4424 MPC: 2 IR: push const 3 TOP: 257114 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 4425 MPC: 22 IR: push const 3 TOP: 257114 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 4426 MPC: 23 IR: push const 3 TOP: 514229 NEXT: 257114 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 4427 MPC: 0 IR: push const 3 TOP: 3 NEXT: 257114 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: push] TICK: 4428 MPC: 1 IR: push const 3 TOP: 3 NEXT: 257114 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 4429 MPC: 2 IR: load None TOP: 3 NEXT: 257114 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 4430 MPC: 30 IR: load None TOP: 3 NEXT: 257114 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 4431 MPC: 0 IR: load None TOP: 832040 NEXT: 257114 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: load] TICK: 4432 MPC: 1 IR: load None TOP: 832040 NEXT: 257114 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 4433 MPC: 2 IR: add None TOP: 832040 NEXT: 257114 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 4434 MPC: 11 IR: add None TOP: 832040 NEXT: 257114 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 4435 MPC: 0 IR: add None TOP: 1089154 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: add] TICK: 4436 MPC: 1 IR: add None TOP: 1089154 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 4437 MPC: 2 IR: store None TOP: 1089154 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 4438 MPC: 31 IR: store None TOP: 1089154 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 4439 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: store] TICK: 4440 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4441 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4442 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4443 MPC: 23 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4444 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4445 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4446 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4447 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4448 MPC: 23 IR: push const 3 TOP: 1089154 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4449 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 4450 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 4451 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 4452 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 4453 MPC: 0 IR: load None TOP: 832040 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 4454 MPC: 1 IR: load None TOP: 832040 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 4455 MPC: 2 IR: store None TOP: 832040 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 4456 MPC: 31 IR: store None TOP: 832040 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 4457 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 4458 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4459 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4460 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4461 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4462 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 4463 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 4464 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 4465 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 4466 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 4467 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 4468 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 4469 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 4470 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 4471 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 4472 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 4473 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 4474 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 4475 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 4476 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 4477 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 4478 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 4479 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 4480 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4481 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4482 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4483 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4484 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 4485 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 4486 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 4487 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 4488 MPC: 0 IR: load None TOP: 832040 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 4489 MPC: 1 IR: load None TOP: 832040 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4490 MPC: 2 IR: push const 4000000 TOP: 832040 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4491 MPC: 22 IR: push const 4000000 TOP: 832040 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4492 MPC: 23 IR: push const 4000000 TOP: 832040 NEXT: 832040 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4493 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 832040 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 4494 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 832040 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 4495 MPC: 2 IR: gr None TOP: 4000000 NEXT: 832040 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 4496 MPC: 17 IR: gr None TOP: 4000000 NEXT: 832040 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 4497 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 4498 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 4499 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 4500 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 4501 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 4502 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4503 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4504 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4505 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4506 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4507 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4508 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4509 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4510 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4511 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 4512 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 4513 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 4514 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 4515 MPC: 0 IR: load None TOP: 514229 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 4516 MPC: 1 IR: load None TOP: 514229 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4517 MPC: 2 IR: push const 2 TOP: 514229 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4518 MPC: 22 IR: push const 2 TOP: 514229 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4519 MPC: 23 IR: push const 2 TOP: 832040 NEXT: 514229 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4520 MPC: 0 IR: push const 2 TOP: 2 NEXT: 514229 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 4521 MPC: 1 IR: push const 2 TOP: 2 NEXT: 514229 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 4522 MPC: 2 IR: load None TOP: 2 NEXT: 514229 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 4523 MPC: 30 IR: load None TOP: 2 NEXT: 514229 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 4524 MPC: 0 IR: load None TOP: 832040 NEXT: 514229 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 4525 MPC: 1 IR: load None TOP: 832040 NEXT: 514229 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 4526 MPC: 2 IR: add None TOP: 832040 NEXT: 514229 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 4527 MPC: 11 IR: add None TOP: 832040 NEXT: 514229 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 4528 MPC: 0 IR: add None TOP: 1346269 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 4529 MPC: 1 IR: add None TOP: 1346269 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 4530 MPC: 2 IR: store None TOP: 1346269 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 4531 MPC: 31 IR: store None TOP: 1346269 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 4532 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 4533 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4534 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4535 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4536 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4537 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4538 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4539 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4540 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4541 MPC: 23 IR: push const 2 TOP: 1346269 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4542 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 4543 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 4544 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 4545 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 4546 MPC: 0 IR: load None TOP: 832040 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 4547 MPC: 1 IR: load None TOP: 832040 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 4548 MPC: 2 IR: store None TOP: 832040 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 4549 MPC: 31 IR: store None TOP: 832040 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 4550 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 4551 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4552 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4553 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4554 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4555 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 4556 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 4557 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 4558 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 4559 MPC: 0 IR: load None TOP: 1346269 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 4560 MPC: 1 IR: load None TOP: 1346269 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4561 MPC: 2 IR: push const 2 TOP: 1346269 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4562 MPC: 22 IR: push const 2 TOP: 1346269 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4563 MPC: 23 IR: push const 2 TOP: 832040 NEXT: 1346269 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4564 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1346269 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 4565 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1346269 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 4566 MPC: 2 IR: mod None TOP: 2 NEXT: 1346269 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 4567 MPC: 36 IR: mod None TOP: 2 NEXT: 1346269 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 4568 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 4569 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4570 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4571 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4572 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4573 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 4574 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 4575 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 4576 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 4577 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 4578 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 4579 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 4580 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 4581 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 4582 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4583 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4584 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4585 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4586 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4587 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4588 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4589 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4590 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4591 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 4592 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 4593 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 4594 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 4595 MPC: 0 IR: load None TOP: 1346269 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 4596 MPC: 1 IR: load None TOP: 1346269 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 4597 MPC: 2 IR: store None TOP: 1346269 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 4598 MPC: 31 IR: store None TOP: 1346269 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 4599 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 4600 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4601 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4602 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4603 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4604 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 4605 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 4606 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 4607 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 4608 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 4609 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 4610 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 4611 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 4612 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 4613 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 4614 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 4615 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 4616 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 4617 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 4618 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 4619 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 4620 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 4621 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 4622 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4623 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4624 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4625 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4626 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 4627 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 4628 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 4629 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 4630 MPC: 0 IR: load None TOP: 1346269 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 4631 MPC: 1 IR: load None TOP: 1346269 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4632 MPC: 2 IR: push const 4000000 TOP: 1346269 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4633 MPC: 22 IR: push const 4000000 TOP: 1346269 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4634 MPC: 23 IR: push const 4000000 TOP: 1346269 NEXT: 1346269 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4635 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 1346269 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 4636 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 1346269 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 4637 MPC: 2 IR: gr None TOP: 4000000 NEXT: 1346269 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 4638 MPC: 17 IR: gr None TOP: 4000000 NEXT: 1346269 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 4639 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 4640 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 4641 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 4642 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 4643 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 4644 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4645 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4646 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4647 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4648 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4649 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4650 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4651 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4652 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4653 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 4654 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 4655 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 4656 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 4657 MPC: 0 IR: load None TOP: 832040 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 4658 MPC: 1 IR: load None TOP: 832040 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4659 MPC: 2 IR: push const 2 TOP: 832040 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4660 MPC: 22 IR: push const 2 TOP: 832040 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4661 MPC: 23 IR: push const 2 TOP: 832040 NEXT: 832040 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4662 MPC: 0 IR: push const 2 TOP: 2 NEXT: 832040 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 4663 MPC: 1 IR: push const 2 TOP: 2 NEXT: 832040 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 4664 MPC: 2 IR: load None TOP: 2 NEXT: 832040 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 4665 MPC: 30 IR: load None TOP: 2 NEXT: 832040 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 4666 MPC: 0 IR: load None TOP: 1346269 NEXT: 832040 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 4667 MPC: 1 IR: load None TOP: 1346269 NEXT: 832040 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 4668 MPC: 2 IR: add None TOP: 1346269 NEXT: 832040 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 4669 MPC: 11 IR: add None TOP: 1346269 NEXT: 832040 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 4670 MPC: 0 IR: add None TOP: 2178309 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 4671 MPC: 1 IR: add None TOP: 2178309 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 4672 MPC: 2 IR: store None TOP: 2178309 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 4673 MPC: 31 IR: store None TOP: 2178309 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 4674 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 4675 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4676 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4677 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4678 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4679 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4680 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4681 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4682 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4683 MPC: 23 IR: push const 2 TOP: 2178309 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4684 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 4685 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 4686 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 4687 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 4688 MPC: 0 IR: load None TOP: 1346269 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 4689 MPC: 1 IR: load None TOP: 1346269 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 4690 MPC: 2 IR: store None TOP: 1346269 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 4691 MPC: 31 IR: store None TOP: 1346269 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 4692 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 4693 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4694 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4695 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4696 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4697 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 4698 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 4699 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 4700 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 4701 MPC: 0 IR: load None TOP: 2178309 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 4702 MPC: 1 IR: load None TOP: 2178309 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4703 MPC: 2 IR: push const 2 TOP: 2178309 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4704 MPC: 22 IR: push const 2 TOP: 2178309 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4705 MPC: 23 IR: push const 2 TOP: 1346269 NEXT: 2178309 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4706 MPC: 0 IR: push const 2 TOP: 2 NEXT: 2178309 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 4707 MPC: 1 IR: push const 2 TOP: 2 NEXT: 2178309 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 4708 MPC: 2 IR: mod None TOP: 2 NEXT: 2178309 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 4709 MPC: 36 IR: mod None TOP: 2 NEXT: 2178309 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 4710 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 4711 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4712 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4713 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4714 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4715 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 4716 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 4717 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 4718 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 4719 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 4720 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 4721 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 4722 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 4723 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 4724 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4725 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4726 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4727 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4728 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4729 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4730 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4731 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4732 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4733 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 4734 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 4735 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 4736 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 4737 MPC: 0 IR: load None TOP: 2178309 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 4738 MPC: 1 IR: load None TOP: 2178309 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 4739 MPC: 2 IR: store None TOP: 2178309 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 4740 MPC: 31 IR: store None TOP: 2178309 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 4741 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 4742 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4743 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4744 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4745 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4746 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 4747 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 4748 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 4749 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 4750 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 4751 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 4752 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 4753 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 4754 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 4755 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 4756 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 4757 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 4758 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 4759 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 4760 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 4761 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 4762 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 4763 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 4764 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4765 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4766 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4767 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4768 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 4769 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 4770 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 4771 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 4772 MPC: 0 IR: load None TOP: 2178309 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 4773 MPC: 1 IR: load None TOP: 2178309 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4774 MPC: 2 IR: push const 4000000 TOP: 2178309 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4775 MPC: 22 IR: push const 4000000 TOP: 2178309 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4776 MPC: 23 IR: push const 4000000 TOP: 2178309 NEXT: 2178309 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4777 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 2178309 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 4778 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 2178309 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 4779 MPC: 2 IR: gr None TOP: 4000000 NEXT: 2178309 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 4780 MPC: 17 IR: gr None TOP: 4000000 NEXT: 2178309 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 4781 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 4782 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 4783 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 4784 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 4785 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 4786 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4787 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4788 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4789 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4790 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4791 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4792 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4793 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4794 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4795 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 4796 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 4797 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 4798 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 4799 MPC: 0 IR: load None TOP: 1346269 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 4800 MPC: 1 IR: load None TOP: 1346269 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4801 MPC: 2 IR: push const 2 TOP: 1346269 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4802 MPC: 22 IR: push const 2 TOP: 1346269 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4803 MPC: 23 IR: push const 2 TOP: 1346269 NEXT: 1346269 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4804 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1346269 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 4805 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1346269 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 4806 MPC: 2 IR: load None TOP: 2 NEXT: 1346269 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 4807 MPC: 30 IR: load None TOP: 2 NEXT: 1346269 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 4808 MPC: 0 IR: load None TOP: 2178309 NEXT: 1346269 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 4809 MPC: 1 IR: load None TOP: 2178309 NEXT: 1346269 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 4810 MPC: 2 IR: add None TOP: 2178309 NEXT: 1346269 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 4811 MPC: 11 IR: add None TOP: 2178309 NEXT: 1346269 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 4812 MPC: 0 IR: add None TOP: 3524578 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 4813 MPC: 1 IR: add None TOP: 3524578 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 4814 MPC: 2 IR: store None TOP: 3524578 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 4815 MPC: 31 IR: store None TOP: 3524578 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 4816 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 4817 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4818 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4819 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4820 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4821 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4822 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4823 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4824 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4825 MPC: 23 IR: push const 2 TOP: 3524578 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4826 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 4827 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 4828 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 4829 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 4830 MPC: 0 IR: load None TOP: 2178309 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 4831 MPC: 1 IR: load None TOP: 2178309 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 4832 MPC: 2 IR: store None TOP: 2178309 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 4833 MPC: 31 IR: store None TOP: 2178309 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 4834 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 4835 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4836 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4837 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4838 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 4839 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 4840 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 4841 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 4842 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 4843 MPC: 0 IR: load None TOP: 3524578 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 4844 MPC: 1 IR: load None TOP: 3524578 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4845 MPC: 2 IR: push const 2 TOP: 3524578 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4846 MPC: 22 IR: push const 2 TOP: 3524578 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4847 MPC: 23 IR: push const 2 TOP: 2178309 NEXT: 3524578 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 4848 MPC: 0 IR: push const 2 TOP: 2 NEXT: 3524578 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 4849 MPC: 1 IR: push const 2 TOP: 2 NEXT: 3524578 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 4850 MPC: 2 IR: mod None TOP: 2 NEXT: 3524578 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 4851 MPC: 36 IR: mod None TOP: 2 NEXT: 3524578 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 4852 MPC: 0 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 4853 MPC: 1 IR: mod None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4854 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4855 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4856 MPC: 23 IR: push const 0 TOP: 2 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 4857 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 4858 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 4859 MPC: 2 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 4860 MPC: 17 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 4861 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 4862 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 4863 MPC: 2 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 4864 MPC: 6 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 4865 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: zjmp] TICK: 4866 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 4867 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 4868 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 4869 MPC: 23 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [24: push] TICK: 4870 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: push] TICK: 4871 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 4872 MPC: 2 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 4873 MPC: 18 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [25: dup] TICK: 4874 MPC: 19 IR: dup None TOP: 0 NEXT: 0 RS: 0 SP: 1 RSP: 1
  DEBUG   machine:simulation    [25: dup] TICK: 4875 MPC: 0 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: dup] TICK: 4876 MPC: 1 IR: dup None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 4877 MPC: 2 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 4878 MPC: 30 IR: load None TOP: 0 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [26: load] TICK: 4879 MPC: 0 IR: load None TOP: 1089154 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: load] TICK: 4880 MPC: 1 IR: load None TOP: 1089154 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 4881 MPC: 2 IR: push const 3 TOP: 1089154 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 4882 MPC: 22 IR: push const 3 TOP: 1089154 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 4883 MPC: 23 IR: push const 3 TOP: 2178309 NEXT: 1089154 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [27: push] TICK: 4884 MPC: 0 IR: push const 3 TOP: 3 NEXT: 1089154 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: push] TICK: 4885 MPC: 1 IR: push const 3 TOP: 3 NEXT: 1089154 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 4886 MPC: 2 IR: load None TOP: 3 NEXT: 1089154 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 4887 MPC: 30 IR: load None TOP: 3 NEXT: 1089154 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [28: load] TICK: 4888 MPC: 0 IR: load None TOP: 3524578 NEXT: 1089154 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: load] TICK: 4889 MPC: 1 IR: load None TOP: 3524578 NEXT: 1089154 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 4890 MPC: 2 IR: add None TOP: 3524578 NEXT: 1089154 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 4891 MPC: 11 IR: add None TOP: 3524578 NEXT: 1089154 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [29: add] TICK: 4892 MPC: 0 IR: add None TOP: 4613732 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: add] TICK: 4893 MPC: 1 IR: add None TOP: 4613732 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 4894 MPC: 2 IR: store None TOP: 4613732 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 4895 MPC: 31 IR: store None TOP: 4613732 NEXT: 0 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [30: store] TICK: 4896 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: store] TICK: 4897 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4898 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4899 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4900 MPC: 23 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 4901 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4902 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4903 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4904 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4905 MPC: 23 IR: push const 3 TOP: 4613732 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 4906 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 4907 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 4908 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 4909 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 4910 MPC: 0 IR: load None TOP: 3524578 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 4911 MPC: 1 IR: load None TOP: 3524578 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 4912 MPC: 2 IR: store None TOP: 3524578 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 4913 MPC: 31 IR: store None TOP: 3524578 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 4914 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 4915 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4916 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4917 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4918 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 4919 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 4920 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 4921 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 4922 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 4923 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 4924 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 4925 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 4926 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 4927 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 4928 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 4929 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 4930 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 4931 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 4932 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 4933 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 4934 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 4935 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 4936 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 4937 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4938 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4939 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4940 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 4941 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 4942 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 4943 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 4944 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 4945 MPC: 0 IR: load None TOP: 3524578 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 4946 MPC: 1 IR: load None TOP: 3524578 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4947 MPC: 2 IR: push const 4000000 TOP: 3524578 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4948 MPC: 22 IR: push const 4000000 TOP: 3524578 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4949 MPC: 23 IR: push const 4000000 TOP: 3524578 NEXT: 3524578 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 4950 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 3524578 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 4951 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 3524578 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 4952 MPC: 2 IR: gr None TOP: 4000000 NEXT: 3524578 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 4953 MPC: 17 IR: gr None TOP: 4000000 NEXT: 3524578 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 4954 MPC: 0 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 4955 MPC: 1 IR: gr None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 4956 MPC: 2 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 4957 MPC: 6 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 4958 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: zjmp] TICK: 4959 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4960 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4961 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4962 MPC: 23 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [6: push] TICK: 4963 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4964 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4965 MPC: 2 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4966 MPC: 22 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4967 MPC: 23 IR: push const 1 TOP: 4000000 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [7: push] TICK: 4968 MPC: 0 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: push] TICK: 4969 MPC: 1 IR: push const 1 TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 4970 MPC: 2 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 4971 MPC: 30 IR: load None TOP: 1 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [8: load] TICK: 4972 MPC: 0 IR: load None TOP: 2178309 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: load] TICK: 4973 MPC: 1 IR: load None TOP: 2178309 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4974 MPC: 2 IR: push const 2 TOP: 2178309 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4975 MPC: 22 IR: push const 2 TOP: 2178309 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4976 MPC: 23 IR: push const 2 TOP: 3524578 NEXT: 2178309 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [9: push] TICK: 4977 MPC: 0 IR: push const 2 TOP: 2 NEXT: 2178309 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: push] TICK: 4978 MPC: 1 IR: push const 2 TOP: 2 NEXT: 2178309 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 4979 MPC: 2 IR: load None TOP: 2 NEXT: 2178309 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 4980 MPC: 30 IR: load None TOP: 2 NEXT: 2178309 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [10: load] TICK: 4981 MPC: 0 IR: load None TOP: 3524578 NEXT: 2178309 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: load] TICK: 4982 MPC: 1 IR: load None TOP: 3524578 NEXT: 2178309 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 4983 MPC: 2 IR: add None TOP: 3524578 NEXT: 2178309 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 4984 MPC: 11 IR: add None TOP: 3524578 NEXT: 2178309 RS: 48 SP: 2 RSP: 0
  DEBUG   machine:simulation    [11: add] TICK: 4985 MPC: 0 IR: add None TOP: 5702887 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: add] TICK: 4986 MPC: 1 IR: add None TOP: 5702887 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 4987 MPC: 2 IR: store None TOP: 5702887 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 4988 MPC: 31 IR: store None TOP: 5702887 NEXT: 3 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [12: store] TICK: 4989 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: store] TICK: 4990 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4991 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4992 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4993 MPC: 23 IR: push const 1 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [13: push] TICK: 4994 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4995 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4996 MPC: 2 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4997 MPC: 22 IR: push const 2 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4998 MPC: 23 IR: push const 2 TOP: 5702887 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [14: push] TICK: 4999 MPC: 0 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: push] TICK: 5000 MPC: 1 IR: push const 2 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 5001 MPC: 2 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 5002 MPC: 30 IR: load None TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [15: load] TICK: 5003 MPC: 0 IR: load None TOP: 3524578 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: load] TICK: 5004 MPC: 1 IR: load None TOP: 3524578 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 5005 MPC: 2 IR: store None TOP: 3524578 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 5006 MPC: 31 IR: store None TOP: 3524578 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [16: store] TICK: 5007 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: store] TICK: 5008 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 5009 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 5010 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 5011 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [17: push] TICK: 5012 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: push] TICK: 5013 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 5014 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 5015 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [18: load] TICK: 5016 MPC: 0 IR: load None TOP: 5702887 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: load] TICK: 5017 MPC: 1 IR: load None TOP: 5702887 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 5018 MPC: 2 IR: push const 2 TOP: 5702887 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 5019 MPC: 22 IR: push const 2 TOP: 5702887 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 5020 MPC: 23 IR: push const 2 TOP: 3524578 NEXT: 5702887 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [19: push] TICK: 5021 MPC: 0 IR: push const 2 TOP: 2 NEXT: 5702887 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: push] TICK: 5022 MPC: 1 IR: push const 2 TOP: 2 NEXT: 5702887 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 5023 MPC: 2 IR: mod None TOP: 2 NEXT: 5702887 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 5024 MPC: 36 IR: mod None TOP: 2 NEXT: 5702887 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [20: mod] TICK: 5025 MPC: 0 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: mod] TICK: 5026 MPC: 1 IR: mod None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 5027 MPC: 2 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 5028 MPC: 22 IR: push const 0 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 5029 MPC: 23 IR: push const 0 TOP: 2 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [21: push] TICK: 5030 MPC: 0 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: push] TICK: 5031 MPC: 1 IR: push const 0 TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 5032 MPC: 2 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 5033 MPC: 17 IR: gr None TOP: 0 NEXT: 1 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [22: gr] TICK: 5034 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: gr] TICK: 5035 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 5036 MPC: 2 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [23: zjmp] TICK: 5037 MPC: 6 IR: zjmp const 30 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [30: zjmp] TICK: 5038 MPC: 0 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: zjmp] TICK: 5039 MPC: 1 IR: zjmp const 30 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 5040 MPC: 2 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 5041 MPC: 22 IR: push const 2 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 5042 MPC: 23 IR: push const 2 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [31: push] TICK: 5043 MPC: 0 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 5044 MPC: 1 IR: push const 2 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 5045 MPC: 2 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 5046 MPC: 22 IR: push const 3 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 5047 MPC: 23 IR: push const 3 TOP: 0 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [32: push] TICK: 5048 MPC: 0 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: push] TICK: 5049 MPC: 1 IR: push const 3 TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 5050 MPC: 2 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 5051 MPC: 30 IR: load None TOP: 3 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [33: load] TICK: 5052 MPC: 0 IR: load None TOP: 5702887 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: load] TICK: 5053 MPC: 1 IR: load None TOP: 5702887 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 5054 MPC: 2 IR: store None TOP: 5702887 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 5055 MPC: 31 IR: store None TOP: 5702887 NEXT: 2 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [34: store] TICK: 5056 MPC: 0 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: store] TICK: 5057 MPC: 1 IR: store None TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 5058 MPC: 2 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 5059 MPC: 22 IR: push const 1 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 5060 MPC: 23 IR: push const 1 TOP: 2 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [35: push] TICK: 5061 MPC: 0 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: push] TICK: 5062 MPC: 1 IR: push const 1 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 5063 MPC: 2 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: jmp] TICK: 5064 MPC: 5 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: jmp] TICK: 5065 MPC: 0 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: jmp] TICK: 5066 MPC: 1 IR: jmp const 37 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 5067 MPC: 2 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 5068 MPC: 9 IR: ret None TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 5069 MPC: 0 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 5070 MPC: 1 IR: ret None TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 5071 MPC: 2 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 5072 MPC: 6 IR: zjmp const 47 TOP: 1 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [47: zjmp] TICK: 5073 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: zjmp] TICK: 5074 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 5075 MPC: 2 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 5076 MPC: 7 IR: call const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [48: call] TICK: 5077 MPC: 8 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [0: call] TICK: 5078 MPC: 0 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: call] TICK: 5079 MPC: 1 IR: call const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 5080 MPC: 2 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 5081 MPC: 22 IR: push const 3 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 5082 MPC: 23 IR: push const 3 TOP: 1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [1: push] TICK: 5083 MPC: 0 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: push] TICK: 5084 MPC: 1 IR: push const 3 TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 5085 MPC: 2 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 5086 MPC: 30 IR: load None TOP: 3 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [2: load] TICK: 5087 MPC: 0 IR: load None TOP: 5702887 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: load] TICK: 5088 MPC: 1 IR: load None TOP: 5702887 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 5089 MPC: 2 IR: push const 4000000 TOP: 5702887 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 5090 MPC: 22 IR: push const 4000000 TOP: 5702887 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 5091 MPC: 23 IR: push const 4000000 TOP: 5702887 NEXT: 5702887 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [3: push] TICK: 5092 MPC: 0 IR: push const 4000000 TOP: 4000000 NEXT: 5702887 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: push] TICK: 5093 MPC: 1 IR: push const 4000000 TOP: 4000000 NEXT: 5702887 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 5094 MPC: 2 IR: gr None TOP: 4000000 NEXT: 5702887 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 5095 MPC: 17 IR: gr None TOP: 4000000 NEXT: 5702887 RS: 48 SP: 1 RSP: 0
  DEBUG   machine:simulation    [4: gr] TICK: 5096 MPC: 0 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: gr] TICK: 5097 MPC: 1 IR: gr None TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 5098 MPC: 2 IR: zjmp const 36 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [5: zjmp] TICK: 5099 MPC: 6 IR: zjmp const 36 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [36: zjmp] TICK: 5100 MPC: 0 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [37: zjmp] TICK: 5101 MPC: 1 IR: zjmp const 36 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [37: push] TICK: 5102 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [37: push] TICK: 5103 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: -1 RSP: 0
  DEBUG   machine:simulation    [37: push] TICK: 5104 MPC: 23 IR: push const 0 TOP: -1 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [37: push] TICK: 5105 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: push] TICK: 5106 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 5107 MPC: 2 IR: ret None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [38: ret] TICK: 5108 MPC: 9 IR: ret None TOP: 0 NEXT: 0 RS: 48 SP: 0 RSP: 0
  DEBUG   machine:simulation    [48: ret] TICK: 5109 MPC: 0 IR: ret None TOP: 0 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: ret] TICK: 5110 MPC: 1 IR: ret None TOP: 0 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 5111 MPC: 2 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 5112 MPC: 6 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [49: zjmp] TICK: 5113 MPC: 0 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [50: zjmp] TICK: 5114 MPC: 1 IR: zjmp const 47 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [50: push] TICK: 5115 MPC: 2 IR: push const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [50: push] TICK: 5116 MPC: 22 IR: push const 0 TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [50: push] TICK: 5117 MPC: 23 IR: push const 0 TOP: 0 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [50: push] TICK: 5118 MPC: 0 IR: push const 0 TOP: 0 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [51: push] TICK: 5119 MPC: 1 IR: push const 0 TOP: 0 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [51: load] TICK: 5120 MPC: 2 IR: load None TOP: 0 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [51: load] TICK: 5121 MPC: 30 IR: load None TOP: 0 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [51: load] TICK: 5122 MPC: 0 IR: load None TOP: 4613732 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [52: load] TICK: 5123 MPC: 1 IR: load None TOP: 4613732 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [52: push] TICK: 5124 MPC: 2 IR: push const 11 TOP: 4613732 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [52: push] TICK: 5125 MPC: 22 IR: push const 11 TOP: 4613732 NEXT: 0 RS: 0 SP: 0 RSP: -1
  DEBUG   machine:simulation    [52: push] TICK: 5126 MPC: 23 IR: push const 11 TOP: 4000000 NEXT: 4613732 RS: 0 SP: 1 RSP: -1
  DEBUG   machine:simulation    [52: push] TICK: 5127 MPC: 0 IR: push const 11 TOP: 11 NEXT: 4613732 RS: 0 SP: 1 RSP: -1
  DEBUG   machine:simulation    [53: push] TICK: 5128 MPC: 1 IR: push const 11 TOP: 11 NEXT: 4613732 RS: 0 SP: 1 RSP: -1
  DEBUG   machine:simulation    [53: emit] TICK: 5129 MPC: 2 IR: emit None TOP: 11 NEXT: 4613732 RS: 0 SP: 1 RSP: -1
  DEBUG   machine:simulation    [53: emit] TICK: 5130 MPC: 25 IR: emit None TOP: 11 NEXT: 4613732 RS: 0 SP: 1 RSP: -1
  DEBUG   machine:simulation    [53: emit] TICK: 5131 MPC: 26 IR: emit None TOP: 4613732 NEXT: 0 RS: 11 SP: 0 RSP: 0
  DEBUG   datapath:signal_output OUTPUT:  << '4613732'
  DEBUG   machine:simulation    [53: emit] TICK: 5132 MPC: 0 IR: emit None TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [54: emit] TICK: 5133 MPC: 1 IR: emit None TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [54: halt] TICK: 5134 MPC: 2 IR: halt None TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    [54: halt] TICK: 5135 MPC: 4 IR: halt None TOP: 0 NEXT: 0 RS: 0 SP: -1 RSP: -1
  DEBUG   machine:simulation    OUTPUT: 4613732
