Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3_sdx (win64) Build 1721784 Tue Nov 29 22:12:44 MST 2016
| Date         : Tue May 09 04:57:14 2017
| Host         : SakinderLaptop1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zynq_soc_wrapper_timing_summary_routed.rpt -rpx zynq_soc_wrapper_timing_summary_routed.rpx
| Design       : zynq_soc_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.153        0.000                      0                 2769        0.058        0.000                      0                 2769        9.020        0.000                       0                  1337  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.153        0.000                      0                 2769        0.058        0.000                      0                 2769        9.020        0.000                       0                  1337  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.153ns  (required time - arrival time)
  Source:                 zynq_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_soc_i/Sine/U0/u1_Sine/slv_reg1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 1.830ns (25.428%)  route 5.367ns (74.572%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.737     3.031    zynq_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  zynq_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.792     6.157    zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X39Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.281 r  zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.587     6.868    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_wvalid
    SLICE_X39Y92         LUT4 (Prop_lut4_I2_O)        0.124     6.992 r  zynq_soc_i/Sine/U0/u1_Sine/sw0_i_1/O
                         net (fo=70, routed)          1.056     8.048    zynq_soc_i/Sine/U0/u1_Sine/slv_reg_wren
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.172 r  zynq_soc_i/Sine/U0/u1_Sine/slv_reg1[31]_i_2/O
                         net (fo=4, routed)           1.157     9.329    zynq_soc_i/Sine/U0/u1_Sine/slv_reg1[31]_i_2_n_0
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.453 r  zynq_soc_i/Sine/U0/u1_Sine/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.774    10.228    zynq_soc_i/Sine/U0/u1_Sine/slv_reg1[15]_i_1_n_0
    SLICE_X37Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/slv_reg1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.480    22.659    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X37Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/slv_reg1_reg[10]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X37Y97         FDRE (Setup_fdre_C_CE)      -0.205    22.381    zynq_soc_i/Sine/U0/u1_Sine/slv_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         22.381    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                 12.153    

Slack (MET) :             12.153ns  (required time - arrival time)
  Source:                 zynq_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_soc_i/Sine/U0/u1_Sine/slv_reg1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 1.830ns (25.428%)  route 5.367ns (74.572%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.737     3.031    zynq_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  zynq_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.792     6.157    zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X39Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.281 r  zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.587     6.868    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_wvalid
    SLICE_X39Y92         LUT4 (Prop_lut4_I2_O)        0.124     6.992 r  zynq_soc_i/Sine/U0/u1_Sine/sw0_i_1/O
                         net (fo=70, routed)          1.056     8.048    zynq_soc_i/Sine/U0/u1_Sine/slv_reg_wren
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.172 r  zynq_soc_i/Sine/U0/u1_Sine/slv_reg1[31]_i_2/O
                         net (fo=4, routed)           1.157     9.329    zynq_soc_i/Sine/U0/u1_Sine/slv_reg1[31]_i_2_n_0
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.453 r  zynq_soc_i/Sine/U0/u1_Sine/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.774    10.228    zynq_soc_i/Sine/U0/u1_Sine/slv_reg1[15]_i_1_n_0
    SLICE_X37Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/slv_reg1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.480    22.659    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X37Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/slv_reg1_reg[11]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X37Y97         FDRE (Setup_fdre_C_CE)      -0.205    22.381    zynq_soc_i/Sine/U0/u1_Sine/slv_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         22.381    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                 12.153    

Slack (MET) :             12.153ns  (required time - arrival time)
  Source:                 zynq_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_soc_i/Sine/U0/u1_Sine/slv_reg1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 1.830ns (25.428%)  route 5.367ns (74.572%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.737     3.031    zynq_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  zynq_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.792     6.157    zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X39Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.281 r  zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.587     6.868    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_wvalid
    SLICE_X39Y92         LUT4 (Prop_lut4_I2_O)        0.124     6.992 r  zynq_soc_i/Sine/U0/u1_Sine/sw0_i_1/O
                         net (fo=70, routed)          1.056     8.048    zynq_soc_i/Sine/U0/u1_Sine/slv_reg_wren
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.172 r  zynq_soc_i/Sine/U0/u1_Sine/slv_reg1[31]_i_2/O
                         net (fo=4, routed)           1.157     9.329    zynq_soc_i/Sine/U0/u1_Sine/slv_reg1[31]_i_2_n_0
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.453 r  zynq_soc_i/Sine/U0/u1_Sine/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.774    10.228    zynq_soc_i/Sine/U0/u1_Sine/slv_reg1[15]_i_1_n_0
    SLICE_X37Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/slv_reg1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.480    22.659    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X37Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/slv_reg1_reg[12]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X37Y97         FDRE (Setup_fdre_C_CE)      -0.205    22.381    zynq_soc_i/Sine/U0/u1_Sine/slv_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         22.381    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                 12.153    

Slack (MET) :             12.153ns  (required time - arrival time)
  Source:                 zynq_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_soc_i/Sine/U0/u1_Sine/slv_reg1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 1.830ns (25.428%)  route 5.367ns (74.572%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.737     3.031    zynq_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  zynq_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.792     6.157    zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X39Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.281 r  zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.587     6.868    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_wvalid
    SLICE_X39Y92         LUT4 (Prop_lut4_I2_O)        0.124     6.992 r  zynq_soc_i/Sine/U0/u1_Sine/sw0_i_1/O
                         net (fo=70, routed)          1.056     8.048    zynq_soc_i/Sine/U0/u1_Sine/slv_reg_wren
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.172 r  zynq_soc_i/Sine/U0/u1_Sine/slv_reg1[31]_i_2/O
                         net (fo=4, routed)           1.157     9.329    zynq_soc_i/Sine/U0/u1_Sine/slv_reg1[31]_i_2_n_0
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.453 r  zynq_soc_i/Sine/U0/u1_Sine/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.774    10.228    zynq_soc_i/Sine/U0/u1_Sine/slv_reg1[15]_i_1_n_0
    SLICE_X37Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/slv_reg1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.480    22.659    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X37Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/slv_reg1_reg[14]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X37Y97         FDRE (Setup_fdre_C_CE)      -0.205    22.381    zynq_soc_i/Sine/U0/u1_Sine/slv_reg1_reg[14]
  -------------------------------------------------------------------
                         required time                         22.381    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                 12.153    

Slack (MET) :             12.220ns  (required time - arrival time)
  Source:                 zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 3.023ns (45.779%)  route 3.580ns (54.221%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.845     3.139    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X35Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[12]/Q
                         net (fo=2, routed)           0.931     4.526    zynq_soc_i/Sine/U0/u1_Sine/freq_trig_reg[12]
    SLICE_X33Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.650 r  zynq_soc_i/Sine/U0/u1_Sine/minusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000     4.650    zynq_soc_i/Sine/U0/u2_freq_ce/div_factor_freqlow_reg[12][3]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.051 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.051    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     5.166    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.280 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.280    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.394 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.394    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.508 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.508    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.747 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.978     6.725    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp[31]
    SLICE_X35Y101        LUT4 (Prop_lut4_I0_O)        0.302     7.027 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.027    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.428 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.428    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.699 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.618     8.316    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp
    SLICE_X38Y102        LUT3 (Prop_lut3_I2_O)        0.373     8.689 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.053     9.742    zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X34Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.481    22.660    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X34Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[4]/C
                         clock pessimism              0.129    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X34Y97         FDRE (Setup_fdre_C_R)       -0.524    21.963    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[4]
  -------------------------------------------------------------------
                         required time                         21.963    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                 12.220    

Slack (MET) :             12.220ns  (required time - arrival time)
  Source:                 zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 3.023ns (45.779%)  route 3.580ns (54.221%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.845     3.139    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X35Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[12]/Q
                         net (fo=2, routed)           0.931     4.526    zynq_soc_i/Sine/U0/u1_Sine/freq_trig_reg[12]
    SLICE_X33Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.650 r  zynq_soc_i/Sine/U0/u1_Sine/minusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000     4.650    zynq_soc_i/Sine/U0/u2_freq_ce/div_factor_freqlow_reg[12][3]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.051 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.051    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     5.166    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.280 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.280    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.394 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.394    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.508 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.508    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.747 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.978     6.725    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp[31]
    SLICE_X35Y101        LUT4 (Prop_lut4_I0_O)        0.302     7.027 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.027    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.428 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.428    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.699 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.618     8.316    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp
    SLICE_X38Y102        LUT3 (Prop_lut3_I2_O)        0.373     8.689 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.053     9.742    zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X34Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.481    22.660    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X34Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[5]/C
                         clock pessimism              0.129    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X34Y97         FDRE (Setup_fdre_C_R)       -0.524    21.963    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[5]
  -------------------------------------------------------------------
                         required time                         21.963    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                 12.220    

Slack (MET) :             12.220ns  (required time - arrival time)
  Source:                 zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 3.023ns (45.779%)  route 3.580ns (54.221%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.845     3.139    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X35Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[12]/Q
                         net (fo=2, routed)           0.931     4.526    zynq_soc_i/Sine/U0/u1_Sine/freq_trig_reg[12]
    SLICE_X33Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.650 r  zynq_soc_i/Sine/U0/u1_Sine/minusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000     4.650    zynq_soc_i/Sine/U0/u2_freq_ce/div_factor_freqlow_reg[12][3]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.051 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.051    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     5.166    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.280 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.280    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.394 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.394    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.508 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.508    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.747 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.978     6.725    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp[31]
    SLICE_X35Y101        LUT4 (Prop_lut4_I0_O)        0.302     7.027 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.027    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.428 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.428    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.699 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.618     8.316    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp
    SLICE_X38Y102        LUT3 (Prop_lut3_I2_O)        0.373     8.689 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.053     9.742    zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X34Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.481    22.660    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X34Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[6]/C
                         clock pessimism              0.129    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X34Y97         FDRE (Setup_fdre_C_R)       -0.524    21.963    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[6]
  -------------------------------------------------------------------
                         required time                         21.963    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                 12.220    

Slack (MET) :             12.220ns  (required time - arrival time)
  Source:                 zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 3.023ns (45.779%)  route 3.580ns (54.221%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.845     3.139    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X35Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[12]/Q
                         net (fo=2, routed)           0.931     4.526    zynq_soc_i/Sine/U0/u1_Sine/freq_trig_reg[12]
    SLICE_X33Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.650 r  zynq_soc_i/Sine/U0/u1_Sine/minusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000     4.650    zynq_soc_i/Sine/U0/u2_freq_ce/div_factor_freqlow_reg[12][3]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.051 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.051    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     5.166    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.280 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.280    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.394 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.394    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.508 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.508    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.747 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.978     6.725    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp[31]
    SLICE_X35Y101        LUT4 (Prop_lut4_I0_O)        0.302     7.027 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.027    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.428 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.428    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.699 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.618     8.316    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp
    SLICE_X38Y102        LUT3 (Prop_lut3_I2_O)        0.373     8.689 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.053     9.742    zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X34Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.481    22.660    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X34Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[7]/C
                         clock pessimism              0.129    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X34Y97         FDRE (Setup_fdre_C_R)       -0.524    21.963    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[7]
  -------------------------------------------------------------------
                         required time                         21.963    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                 12.220    

Slack (MET) :             12.229ns  (required time - arrival time)
  Source:                 zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 3.023ns (45.841%)  route 3.571ns (54.159%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.845     3.139    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X35Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[12]/Q
                         net (fo=2, routed)           0.931     4.526    zynq_soc_i/Sine/U0/u1_Sine/freq_trig_reg[12]
    SLICE_X33Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.650 r  zynq_soc_i/Sine/U0/u1_Sine/minusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000     4.650    zynq_soc_i/Sine/U0/u2_freq_ce/div_factor_freqlow_reg[12][3]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.051 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.051    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     5.166    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.280 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.280    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.394 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.394    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.508 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.508    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.747 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.978     6.725    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp[31]
    SLICE_X35Y101        LUT4 (Prop_lut4_I0_O)        0.302     7.027 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.027    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.428 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.428    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.699 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.618     8.316    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp
    SLICE_X38Y102        LUT3 (Prop_lut3_I2_O)        0.373     8.689 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.044     9.733    zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.481    22.660    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X34Y99         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]/C
                         clock pessimism              0.129    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X34Y99         FDRE (Setup_fdre_C_R)       -0.524    21.963    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]
  -------------------------------------------------------------------
                         required time                         21.963    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                 12.229    

Slack (MET) :             12.229ns  (required time - arrival time)
  Source:                 zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 3.023ns (45.841%)  route 3.571ns (54.159%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.845     3.139    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X35Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[12]/Q
                         net (fo=2, routed)           0.931     4.526    zynq_soc_i/Sine/U0/u1_Sine/freq_trig_reg[12]
    SLICE_X33Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.650 r  zynq_soc_i/Sine/U0/u1_Sine/minusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000     4.650    zynq_soc_i/Sine/U0/u2_freq_ce/div_factor_freqlow_reg[12][3]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.051 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.051    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.165 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     5.166    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.280 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.280    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.394 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.394    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.508 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.508    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.747 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.978     6.725    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp[31]
    SLICE_X35Y101        LUT4 (Prop_lut4_I0_O)        0.302     7.027 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.027    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.428 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.428    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.699 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.618     8.316    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp
    SLICE_X38Y102        LUT3 (Prop_lut3_I2_O)        0.373     8.689 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.044     9.733    zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.481    22.660    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X34Y99         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[13]/C
                         clock pessimism              0.129    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X34Y99         FDRE (Setup_fdre_C_R)       -0.524    21.963    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[13]
  -------------------------------------------------------------------
                         required time                         21.963    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                 12.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.559     0.895    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X34Y98         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]/Q
                         net (fo=5, routed)           0.127     1.185    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.341 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.381 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.382    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.435 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.435    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]_i_1_n_7
    SLICE_X34Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.912     1.278    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X34Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.377    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.559     0.895    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X34Y98         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]/Q
                         net (fo=5, routed)           0.127     1.185    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.341 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.381 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.382    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.448 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.448    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]_i_1_n_5
    SLICE_X34Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.912     1.278    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X34Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[18]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.377    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.922%)  route 0.123ns (49.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.554     0.890    zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y89         FDRE                                         r  zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.123     1.141    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X38Y88         SRLC32E                                      r  zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.822     1.188    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y88         SRLC32E                                      r  zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.264     0.924    
    SLICE_X38Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.054    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.813%)  route 0.167ns (54.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.553     0.889    zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y87         FDRE                                         r  zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.167     1.196    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y88         SRLC32E                                      r  zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.823     1.189    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y88         SRLC32E                                      r  zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 zynq_soc_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_soc_i/rst_ps7_0_50M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.122%)  route 0.179ns (55.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.659     0.995    zynq_soc_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X31Y100        FDRE                                         r  zynq_soc_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  zynq_soc_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.179     1.315    zynq_soc_i/rst_ps7_0_50M/U0/EXT_LPF/p_3_out[3]
    SLICE_X31Y99         FDRE                                         r  zynq_soc_i/rst_ps7_0_50M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.845     1.211    zynq_soc_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  zynq_soc_i/rst_ps7_0_50M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.047     1.223    zynq_soc_i/rst_ps7_0_50M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.559     0.895    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X34Y98         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]/Q
                         net (fo=5, routed)           0.127     1.185    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.341 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.381 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.382    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.471 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.471    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]_i_1_n_6
    SLICE_X34Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.912     1.278    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X34Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[17]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.377    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.559     0.895    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X34Y98         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]/Q
                         net (fo=5, routed)           0.127     1.185    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.341 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.381 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.382    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.473 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.473    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]_i_1_n_4
    SLICE_X34Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.912     1.278    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X34Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[19]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.377    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 zynq_soc_i/PUSH_BUTTONS_POSITION/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_soc_i/PUSH_BUTTONS_POSITION/U0/gpio_core_1/Not_Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.380%)  route 0.299ns (61.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.551     0.887    zynq_soc_i/PUSH_BUTTONS_POSITION/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y90         FDRE                                         r  zynq_soc_i/PUSH_BUTTONS_POSITION/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  zynq_soc_i/PUSH_BUTTONS_POSITION/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[4]/Q
                         net (fo=1, routed)           0.299     1.326    zynq_soc_i/PUSH_BUTTONS_POSITION/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_In_reg[0][0]
    SLICE_X46Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.371 r  zynq_soc_i/PUSH_BUTTONS_POSITION/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[4].GPIO_DBus_i[31]_i_2/O
                         net (fo=1, routed)           0.000     1.371    zynq_soc_i/PUSH_BUTTONS_POSITION/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[4]_0
    SLICE_X46Y91         FDRE                                         r  zynq_soc_i/PUSH_BUTTONS_POSITION/U0/gpio_core_1/Not_Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.823     1.189    zynq_soc_i/PUSH_BUTTONS_POSITION/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y91         FDRE                                         r  zynq_soc_i/PUSH_BUTTONS_POSITION/U0/gpio_core_1/Not_Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[31]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y91         FDRE (Hold_fdre_C_D)         0.121     1.275    zynq_soc_i/PUSH_BUTTONS_POSITION/U0/gpio_core_1/Not_Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.076%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.559     0.895    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X34Y98         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]/Q
                         net (fo=5, routed)           0.127     1.185    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.341 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[8]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.381 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.382    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.422 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.422    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.475 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.475    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[20]_i_1_n_7
    SLICE_X34Y101        FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.912     1.278    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X34Y101        FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[20]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y101        FDRE (Hold_fdre_C_D)         0.134     1.377    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 zynq_soc_i/Sine/U0/u4_sine/ampl_cnt_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_soc_i/Sine/U0/u4_sine/sine_s_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.829%)  route 0.204ns (59.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.549     0.885    zynq_soc_i/Sine/U0/u4_sine/ctrl_saxi_aclk
    SLICE_X33Y79         FDRE                                         r  zynq_soc_i/Sine/U0/u4_sine/ampl_cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  zynq_soc_i/Sine/U0/u4_sine/ampl_cnt_s_reg[3]/Q
                         net (fo=1, routed)           0.204     1.230    zynq_soc_i/Sine/U0/u4_sine/ampl_cnt_s[3]
    RAMB18_X2Y32         RAMB18E1                                     r  zynq_soc_i/Sine/U0/u4_sine/sine_s_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.860     1.226    zynq_soc_i/Sine/U0/u4_sine/ctrl_saxi_aclk
    RAMB18_X2Y32         RAMB18E1                                     r  zynq_soc_i/Sine/U0/u4_sine/sine_s_reg/CLKARDCLK
                         clock pessimism             -0.281     0.945    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.128    zynq_soc_i/Sine/U0/u4_sine/sine_s_reg
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y32    zynq_soc_i/Sine/U0/u4_sine/sine_s_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y96    zynq_soc_i/DIP_SWITCHES_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y96    zynq_soc_i/DIP_SWITCHES_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y96    zynq_soc_i/DIP_SWITCHES_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y96    zynq_soc_i/DIP_SWITCHES_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y96    zynq_soc_i/DIP_SWITCHES_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X43Y89    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X45Y88    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X45Y88    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_OE_reg[6]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y91    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y91    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y91    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X36Y92    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X36Y91    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X36Y91    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y91    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X36Y91    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y97    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y97    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y99    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y99    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y99    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y99    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y97    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y97    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y98    zynq_soc_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK



