#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fe62cf038f0 .scope module, "t_Lab2_CLG" "t_Lab2_CLG" 2 1;
 .timescale 0 0;
v0x7fe62cf16d80_0 .net "C", 4 1, v0x7fe62cf06c10_0;  1 drivers
v0x7fe62cf16e30_0 .var "C0", 0 0;
v0x7fe62cf16ee0_0 .var "G", 3 0;
v0x7fe62cf16fb0_0 .var "P", 3 0;
S_0x7fe62cf06ab0 .scope module, "M" "Lab2_CLG_behavior" 2 8, 3 1 0, S_0x7fe62cf038f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "C"
    .port_info 1 /INPUT 4 "P"
    .port_info 2 /INPUT 4 "G"
    .port_info 3 /INPUT 1 "C0"
v0x7fe62cf06c10_0 .var "C", 4 1;
v0x7fe62cf16b10_0 .net "C0", 0 0, v0x7fe62cf16e30_0;  1 drivers
v0x7fe62cf16bb0_0 .net "G", 3 0, v0x7fe62cf16ee0_0;  1 drivers
v0x7fe62cf16c70_0 .net "P", 3 0, v0x7fe62cf16fb0_0;  1 drivers
E_0x7fe62cf04050 .event edge, v0x7fe62cf16c70_0, v0x7fe62cf16bb0_0;
    .scope S_0x7fe62cf06ab0;
T_0 ;
    %wait E_0x7fe62cf04050;
    %load/vec4 v0x7fe62cf16c70_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 1, 1;
    %and;
    %load/vec4 v0x7fe62cf16bb0_0;
    %parti/s 1, 0, 2;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe62cf06c10_0, 4, 1;
    %load/vec4 v0x7fe62cf16c70_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7fe62cf16c70_0;
    %parti/s 1, 0, 2;
    %and;
    %pushi/vec4 1, 1, 1;
    %and;
    %load/vec4 v0x7fe62cf16c70_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7fe62cf16bb0_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v0x7fe62cf16bb0_0;
    %parti/s 1, 1, 2;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe62cf06c10_0, 4, 1;
    %load/vec4 v0x7fe62cf16c70_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fe62cf16c70_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x7fe62cf16c70_0;
    %parti/s 1, 0, 2;
    %and;
    %pushi/vec4 1, 1, 1;
    %and;
    %load/vec4 v0x7fe62cf16c70_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fe62cf16c70_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x7fe62cf16bb0_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v0x7fe62cf16bb0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7fe62cf16c70_0;
    %parti/s 1, 2, 3;
    %and;
    %or;
    %load/vec4 v0x7fe62cf16bb0_0;
    %parti/s 1, 2, 3;
    %or;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe62cf06c10_0, 4, 1;
    %load/vec4 v0x7fe62cf16c70_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fe62cf16c70_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x7fe62cf16c70_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x7fe62cf16c70_0;
    %parti/s 1, 0, 2;
    %and;
    %pushi/vec4 1, 1, 1;
    %and;
    %load/vec4 v0x7fe62cf16c70_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fe62cf16c70_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x7fe62cf16c70_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x7fe62cf16bb0_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v0x7fe62cf16c70_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fe62cf16bb0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x7fe62cf16c70_0;
    %parti/s 1, 2, 3;
    %and;
    %or;
    %load/vec4 v0x7fe62cf16c70_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fe62cf16bb0_0;
    %parti/s 1, 2, 3;
    %and;
    %or;
    %load/vec4 v0x7fe62cf16bb0_0;
    %parti/s 1, 3, 3;
    %or;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe62cf06c10_0, 4, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fe62cf038f0;
T_1 ;
    %delay 300, 0;
    %vpi_call 2 10 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fe62cf038f0;
T_2 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fe62cf16fb0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fe62cf16ee0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe62cf16e30_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fe62cf16fb0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fe62cf16ee0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe62cf16e30_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fe62cf16fb0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fe62cf16ee0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe62cf16e30_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fe62cf16fb0_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fe62cf16ee0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe62cf16e30_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fe62cf16fb0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fe62cf16ee0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe62cf16e30_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fe62cf16fb0_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fe62cf16ee0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe62cf16e30_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fe62cf038f0;
T_3 ;
    %vpi_call 2 27 "$monitor", "%b %b %b %b", &PV<v0x7fe62cf16d80_0, 3, 1>, &PV<v0x7fe62cf16d80_0, 2, 1>, &PV<v0x7fe62cf16d80_0, 1, 1>, &PV<v0x7fe62cf16d80_0, 0, 1> {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "t_Lab2_CLG.v";
    "Lab2_CLG_behavior.v";
