==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [HLS-10] Setting target device to 'xcku115-flva1517-2-e'
@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Analyzing design file '../hlsSources/srcs/roundRobin.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@W [HLS-40] Directive 'INTERFACE' cannot be applied: Variable 'num' is not declared in 'roundRobin'.
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 326.781 ; gain = 12.586 ; free physical = 25031 ; free virtual = 61211
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 326.781 ; gain = 12.586 ; free physical = 25033 ; free virtual = 61217
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 327.055 ; gain = 12.859 ; free physical = 25020 ; free virtual = 61211
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 327.055 ; gain = 12.859 ; free physical = 25015 ; free virtual = 61207
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 454.777 ; gain = 140.582 ; free physical = 24989 ; free virtual = 61183
@W [XFORM-561] 'Loop-1' (../hlsSources/srcs/roundRobin.cpp:46:6) in function 'roundRobin' is an infinite loop.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 454.777 ; gain = 140.582 ; free physical = 24986 ; free virtual = 61182
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'roundRobin' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'roundRobin' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 10.48 seconds; current allocated memory: 71.558 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.03 seconds; current allocated memory: 71.755 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'roundRobin' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'roundRobin/packetIn_V_packet_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'roundRobin/packetIn_V_last_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'roundRobin/packetIn_V_dest_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'roundRobin/packetOut_V_packet_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'roundRobin/packetOut_V_last_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'roundRobin/packetOut_V_dest_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'roundRobin/base_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'roundRobin/max_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'roundRobin' to 'ap_ctrl_none'.
@I [RTGEN-100] Finished creating RTL model for 'roundRobin'.
@I [HLS-111]  Elapsed time: 0.05 seconds; current allocated memory: 72.357 MB.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 454.777 ; gain = 140.582 ; free physical = 24980 ; free virtual = 61181
@I [SYSC-301] Generating SystemC RTL for roundRobin.
@I [VHDL-304] Generating VHDL RTL for roundRobin.
@I [VLOG-307] Generating Verilog RTL for roundRobin.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 33.19 seconds; peak allocated memory: 72.357 MB.
