| units: 100 tech: scmos format: MIT
p value_0/reg1_17/a_4_n23# Vdd value_0/reg1_17/Qb 4 4 7231 -50
p rstb Vdd value_0/reg1_17/Qb 2 4 7251 -50
p value_0/reg1_17/Qb Vdd value 2 4 7267 -50
p value_0/reg1_17/D Vdd value_0/reg1_17/a_n3_n15# 2 4 7200 -58
p clk value_0/reg1_17/a_n3_n15# value_0/reg1_17/a_n12_n51# 2 4 7207 -58
p clk Vdd value_0/reg1_17/a_4_n23# 2 4 7207 -66
n value_0/reg1_17/Qb GND value 3 4 7266 -80
n clk value_0/reg1_17/Qb value_0/reg1_17/a_40_n51# 2 4 7247 -84
n value_0/reg1_17/D value_0/reg1_17/a_n12_n51# GND 2 4 7198 -94
n clk GND value_0/reg1_17/a_4_n51# 2 4 7207 -94
n value_0/reg1_17/a_n12_n51# value_0/reg1_17/a_4_n51# value_0/reg1_17/a_4_n23# 4 4 7223 -94
n value_0/reg1_17/a_4_n23# GND value_0/reg1_17/a_40_n51# 2 4 7243 -94
p value_0/reg1_16/a_4_n23# Vdd value_0/reg1_16/Qb 4 4 7231 17
p rstb Vdd value_0/reg1_16/Qb 2 4 7251 17
p value_0/reg1_16/Qb Vdd value_0/reg1_17/D 2 4 7267 17
p value_0/reg1_16/D Vdd value_0/reg1_16/a_n3_n15# 2 4 7200 9
p clk value_0/reg1_16/a_n3_n15# value_0/reg1_16/a_n12_n51# 2 4 7207 9
p clk Vdd value_0/reg1_16/a_4_n23# 2 4 7207 1
n value_0/reg1_16/Qb GND value_0/reg1_17/D 3 4 7266 -13
n clk value_0/reg1_16/Qb value_0/reg1_16/a_40_n51# 2 4 7247 -17
n value_0/reg1_16/D value_0/reg1_16/a_n12_n51# GND 2 4 7198 -27
n clk GND value_0/reg1_16/a_4_n51# 2 4 7207 -27
n value_0/reg1_16/a_n12_n51# value_0/reg1_16/a_4_n51# value_0/reg1_16/a_4_n23# 4 4 7223 -27
n value_0/reg1_16/a_4_n23# GND value_0/reg1_16/a_40_n51# 2 4 7243 -27
p value_0/reg1_15/a_4_n23# Vdd value_0/reg1_15/Qb 4 4 7231 85
p rstb Vdd value_0/reg1_15/Qb 2 4 7251 85
p value_0/reg1_15/Qb Vdd value_0/reg1_16/D 2 4 7267 85
p value_0/reg1_15/D Vdd value_0/reg1_15/a_n3_n15# 2 4 7200 77
p clk value_0/reg1_15/a_n3_n15# value_0/reg1_15/a_n12_n51# 2 4 7207 77
p clk Vdd value_0/reg1_15/a_4_n23# 2 4 7207 69
n value_0/reg1_15/Qb GND value_0/reg1_16/D 3 4 7266 55
n clk value_0/reg1_15/Qb value_0/reg1_15/a_40_n51# 2 4 7247 51
n value_0/reg1_15/D value_0/reg1_15/a_n12_n51# GND 2 4 7198 41
n clk GND value_0/reg1_15/a_4_n51# 2 4 7207 41
n value_0/reg1_15/a_n12_n51# value_0/reg1_15/a_4_n51# value_0/reg1_15/a_4_n23# 4 4 7223 41
n value_0/reg1_15/a_4_n23# GND value_0/reg1_15/a_40_n51# 2 4 7243 41
p value_0/reg1_14/a_4_n23# Vdd value_0/reg1_14/Qb 4 4 7231 154
p rstb Vdd value_0/reg1_14/Qb 2 4 7251 154
p value_0/reg1_14/Qb Vdd value_0/reg1_15/D 2 4 7267 154
p value_0/reg1_14/D Vdd value_0/reg1_14/a_n3_n15# 2 4 7200 146
p clk value_0/reg1_14/a_n3_n15# value_0/reg1_14/a_n12_n51# 2 4 7207 146
p clk Vdd value_0/reg1_14/a_4_n23# 2 4 7207 138
n value_0/reg1_14/Qb GND value_0/reg1_15/D 3 4 7266 124
n clk value_0/reg1_14/Qb value_0/reg1_14/a_40_n51# 2 4 7247 120
n value_0/reg1_14/D value_0/reg1_14/a_n12_n51# GND 2 4 7198 110
n clk GND value_0/reg1_14/a_4_n51# 2 4 7207 110
n value_0/reg1_14/a_n12_n51# value_0/reg1_14/a_4_n51# value_0/reg1_14/a_4_n23# 4 4 7223 110
n value_0/reg1_14/a_4_n23# GND value_0/reg1_14/a_40_n51# 2 4 7243 110
p value_0/reg1_13/a_4_n23# Vdd value_0/reg1_13/Qb 4 4 7231 223
p rstb Vdd value_0/reg1_13/Qb 2 4 7251 223
p value_0/reg1_13/Qb Vdd value_0/reg1_14/D 2 4 7267 223
p value_0/reg1_13/D Vdd value_0/reg1_13/a_n3_n15# 2 4 7200 215
p clk value_0/reg1_13/a_n3_n15# value_0/reg1_13/a_n12_n51# 2 4 7207 215
p clk Vdd value_0/reg1_13/a_4_n23# 2 4 7207 207
n value_0/reg1_13/Qb GND value_0/reg1_14/D 3 4 7266 193
n clk value_0/reg1_13/Qb value_0/reg1_13/a_40_n51# 2 4 7247 189
n value_0/reg1_13/D value_0/reg1_13/a_n12_n51# GND 2 4 7198 179
n clk GND value_0/reg1_13/a_4_n51# 2 4 7207 179
n value_0/reg1_13/a_n12_n51# value_0/reg1_13/a_4_n51# value_0/reg1_13/a_4_n23# 4 4 7223 179
n value_0/reg1_13/a_4_n23# GND value_0/reg1_13/a_40_n51# 2 4 7243 179
p value_0/reg1_12/a_4_n23# Vdd value_0/reg1_12/Qb 4 4 7231 291
p rstb Vdd value_0/reg1_12/Qb 2 4 7251 291
p value_0/reg1_12/Qb Vdd value_0/reg1_13/D 2 4 7267 291
p value_0/reg1_12/D Vdd value_0/reg1_12/a_n3_n15# 2 4 7200 283
p clk value_0/reg1_12/a_n3_n15# value_0/reg1_12/a_n12_n51# 2 4 7207 283
p clk Vdd value_0/reg1_12/a_4_n23# 2 4 7207 275
n value_0/reg1_12/Qb GND value_0/reg1_13/D 3 4 7266 261
n clk value_0/reg1_12/Qb value_0/reg1_12/a_40_n51# 2 4 7247 257
n value_0/reg1_12/D value_0/reg1_12/a_n12_n51# GND 2 4 7198 247
n clk GND value_0/reg1_12/a_4_n51# 2 4 7207 247
n value_0/reg1_12/a_n12_n51# value_0/reg1_12/a_4_n51# value_0/reg1_12/a_4_n23# 4 4 7223 247
n value_0/reg1_12/a_4_n23# GND value_0/reg1_12/a_40_n51# 2 4 7243 247
p value_0/reg1_11/a_4_n23# Vdd value_0/reg1_11/Qb 4 4 7231 360
p rstb Vdd value_0/reg1_11/Qb 2 4 7251 360
p value_0/reg1_11/Qb Vdd value_0/reg1_12/D 2 4 7267 360
p value_0/reg1_11/D Vdd value_0/reg1_11/a_n3_n15# 2 4 7200 352
p clk value_0/reg1_11/a_n3_n15# value_0/reg1_11/a_n12_n51# 2 4 7207 352
p clk Vdd value_0/reg1_11/a_4_n23# 2 4 7207 344
n value_0/reg1_11/Qb GND value_0/reg1_12/D 3 4 7266 330
n clk value_0/reg1_11/Qb value_0/reg1_11/a_40_n51# 2 4 7247 326
n value_0/reg1_11/D value_0/reg1_11/a_n12_n51# GND 2 4 7198 316
n clk GND value_0/reg1_11/a_4_n51# 2 4 7207 316
n value_0/reg1_11/a_n12_n51# value_0/reg1_11/a_4_n51# value_0/reg1_11/a_4_n23# 4 4 7223 316
n value_0/reg1_11/a_4_n23# GND value_0/reg1_11/a_40_n51# 2 4 7243 316
p value_0/reg1_10/a_4_n23# Vdd value_0/reg1_10/Qb 4 4 7231 428
p rstb Vdd value_0/reg1_10/Qb 2 4 7251 428
p value_0/reg1_10/Qb Vdd value_0/reg1_11/D 2 4 7267 428
p value_0/reg1_9/Q Vdd value_0/reg1_10/a_n3_n15# 2 4 7200 420
p clk value_0/reg1_10/a_n3_n15# value_0/reg1_10/a_n12_n51# 2 4 7207 420
p clk Vdd value_0/reg1_10/a_4_n23# 2 4 7207 412
n value_0/reg1_10/Qb GND value_0/reg1_11/D 3 4 7266 398
n clk value_0/reg1_10/Qb value_0/reg1_10/a_40_n51# 2 4 7247 394
n value_0/reg1_9/Q value_0/reg1_10/a_n12_n51# GND 2 4 7198 384
n clk GND value_0/reg1_10/a_4_n51# 2 4 7207 384
n value_0/reg1_10/a_n12_n51# value_0/reg1_10/a_4_n51# value_0/reg1_10/a_4_n23# 4 4 7223 384
n value_0/reg1_10/a_4_n23# GND value_0/reg1_10/a_40_n51# 2 4 7243 384
p value_0/reg1_9/a_4_n23# Vdd value_0/reg1_9/Qb 4 4 7231 497
p rstb Vdd value_0/reg1_9/Qb 2 4 7251 497
p value_0/reg1_9/Qb Vdd value_0/reg1_9/Q 2 4 7267 497
p value_0/reg1_9/D Vdd value_0/reg1_9/a_n3_n15# 2 4 7200 489
p clk value_0/reg1_9/a_n3_n15# value_0/reg1_9/a_n12_n51# 2 4 7207 489
p clk Vdd value_0/reg1_9/a_4_n23# 2 4 7207 481
n value_0/reg1_9/Qb GND value_0/reg1_9/Q 3 4 7266 467
n clk value_0/reg1_9/Qb value_0/reg1_9/a_40_n51# 2 4 7247 463
n value_0/reg1_9/D value_0/reg1_9/a_n12_n51# GND 2 4 7198 453
n clk GND value_0/reg1_9/a_4_n51# 2 4 7207 453
n value_0/reg1_9/a_n12_n51# value_0/reg1_9/a_4_n51# value_0/reg1_9/a_4_n23# 4 4 7223 453
n value_0/reg1_9/a_4_n23# GND value_0/reg1_9/a_40_n51# 2 4 7243 453
p value_0/reg1_8/a_4_n23# Vdd value_0/reg1_8/Qb 4 4 7231 566
p rstb Vdd value_0/reg1_8/Qb 2 4 7251 566
p value_0/reg1_8/Qb Vdd value_0/reg1_9/D 2 4 7267 566
p value_0/reg1_8/D Vdd value_0/reg1_8/a_n3_n15# 2 4 7200 558
p clk value_0/reg1_8/a_n3_n15# value_0/reg1_8/a_n12_n51# 2 4 7207 558
p clk Vdd value_0/reg1_8/a_4_n23# 2 4 7207 550
n value_0/reg1_8/Qb GND value_0/reg1_9/D 3 4 7266 536
n clk value_0/reg1_8/Qb value_0/reg1_8/a_40_n51# 2 4 7247 532
n value_0/reg1_8/D value_0/reg1_8/a_n12_n51# GND 2 4 7198 522
n clk GND value_0/reg1_8/a_4_n51# 2 4 7207 522
n value_0/reg1_8/a_n12_n51# value_0/reg1_8/a_4_n51# value_0/reg1_8/a_4_n23# 4 4 7223 522
n value_0/reg1_8/a_4_n23# GND value_0/reg1_8/a_40_n51# 2 4 7243 522
p value_0/reg1_7/a_4_n23# Vdd value_0/reg1_7/Qb 4 4 7231 635
p rstb Vdd value_0/reg1_7/Qb 2 4 7251 635
p value_0/reg1_7/Qb Vdd value_0/reg1_8/D 2 4 7267 635
p value_0/reg1_7/D Vdd value_0/reg1_7/a_n3_n15# 2 4 7200 627
p clk value_0/reg1_7/a_n3_n15# value_0/reg1_7/a_n12_n51# 2 4 7207 627
p clk Vdd value_0/reg1_7/a_4_n23# 2 4 7207 619
n value_0/reg1_7/Qb GND value_0/reg1_8/D 3 4 7266 605
n clk value_0/reg1_7/Qb value_0/reg1_7/a_40_n51# 2 4 7247 601
n value_0/reg1_7/D value_0/reg1_7/a_n12_n51# GND 2 4 7198 591
n clk GND value_0/reg1_7/a_4_n51# 2 4 7207 591
n value_0/reg1_7/a_n12_n51# value_0/reg1_7/a_4_n51# value_0/reg1_7/a_4_n23# 4 4 7223 591
n value_0/reg1_7/a_4_n23# GND value_0/reg1_7/a_40_n51# 2 4 7243 591
p value_0/reg1_6/a_4_n23# Vdd value_0/reg1_6/Qb 4 4 7231 704
p rstb Vdd value_0/reg1_6/Qb 2 4 7251 704
p value_0/reg1_6/Qb Vdd value_0/reg1_7/D 2 4 7267 704
p value_0/reg1_6/D Vdd value_0/reg1_6/a_n3_n15# 2 4 7200 696
p clk value_0/reg1_6/a_n3_n15# value_0/reg1_6/a_n12_n51# 2 4 7207 696
p clk Vdd value_0/reg1_6/a_4_n23# 2 4 7207 688
n value_0/reg1_6/Qb GND value_0/reg1_7/D 3 4 7266 674
n clk value_0/reg1_6/Qb value_0/reg1_6/a_40_n51# 2 4 7247 670
n value_0/reg1_6/D value_0/reg1_6/a_n12_n51# GND 2 4 7198 660
n clk GND value_0/reg1_6/a_4_n51# 2 4 7207 660
n value_0/reg1_6/a_n12_n51# value_0/reg1_6/a_4_n51# value_0/reg1_6/a_4_n23# 4 4 7223 660
n value_0/reg1_6/a_4_n23# GND value_0/reg1_6/a_40_n51# 2 4 7243 660
p value_0/reg1_5/a_4_n23# Vdd value_0/reg1_5/Qb 4 4 7231 771
p rstb Vdd value_0/reg1_5/Qb 2 4 7251 771
p value_0/reg1_5/Qb Vdd value_0/reg1_6/D 2 4 7267 771
p value_0/reg1_5/D Vdd value_0/reg1_5/a_n3_n15# 2 4 7200 763
p clk value_0/reg1_5/a_n3_n15# value_0/reg1_5/a_n12_n51# 2 4 7207 763
p clk Vdd value_0/reg1_5/a_4_n23# 2 4 7207 755
n value_0/reg1_5/Qb GND value_0/reg1_6/D 3 4 7266 741
n clk value_0/reg1_5/Qb value_0/reg1_5/a_40_n51# 2 4 7247 737
n value_0/reg1_5/D value_0/reg1_5/a_n12_n51# GND 2 4 7198 727
n clk GND value_0/reg1_5/a_4_n51# 2 4 7207 727
n value_0/reg1_5/a_n12_n51# value_0/reg1_5/a_4_n51# value_0/reg1_5/a_4_n23# 4 4 7223 727
n value_0/reg1_5/a_4_n23# GND value_0/reg1_5/a_40_n51# 2 4 7243 727
p value_0/reg1_4/a_4_n23# Vdd value_0/reg1_4/Qb 4 4 7231 839
p rstb Vdd value_0/reg1_4/Qb 2 4 7251 839
p value_0/reg1_4/Qb Vdd value_0/reg1_5/D 2 4 7267 839
p value_0/reg1_4/D Vdd value_0/reg1_4/a_n3_n15# 2 4 7200 831
p clk value_0/reg1_4/a_n3_n15# value_0/reg1_4/a_n12_n51# 2 4 7207 831
p clk Vdd value_0/reg1_4/a_4_n23# 2 4 7207 823
n value_0/reg1_4/Qb GND value_0/reg1_5/D 3 4 7266 809
n clk value_0/reg1_4/Qb value_0/reg1_4/a_40_n51# 2 4 7247 805
n value_0/reg1_4/D value_0/reg1_4/a_n12_n51# GND 2 4 7198 795
n clk GND value_0/reg1_4/a_4_n51# 2 4 7207 795
n value_0/reg1_4/a_n12_n51# value_0/reg1_4/a_4_n51# value_0/reg1_4/a_4_n23# 4 4 7223 795
n value_0/reg1_4/a_4_n23# GND value_0/reg1_4/a_40_n51# 2 4 7243 795
p value_0/reg1_3/a_4_n23# Vdd value_0/reg1_3/Qb 4 4 7231 908
p rstb Vdd value_0/reg1_3/Qb 2 4 7251 908
p value_0/reg1_3/Qb Vdd value_0/reg1_4/D 2 4 7267 908
p value_0/reg1_3/D Vdd value_0/reg1_3/a_n3_n15# 2 4 7200 900
p clk value_0/reg1_3/a_n3_n15# value_0/reg1_3/a_n12_n51# 2 4 7207 900
p clk Vdd value_0/reg1_3/a_4_n23# 2 4 7207 892
n value_0/reg1_3/Qb GND value_0/reg1_4/D 3 4 7266 878
n clk value_0/reg1_3/Qb value_0/reg1_3/a_40_n51# 2 4 7247 874
n value_0/reg1_3/D value_0/reg1_3/a_n12_n51# GND 2 4 7198 864
n clk GND value_0/reg1_3/a_4_n51# 2 4 7207 864
n value_0/reg1_3/a_n12_n51# value_0/reg1_3/a_4_n51# value_0/reg1_3/a_4_n23# 4 4 7223 864
n value_0/reg1_3/a_4_n23# GND value_0/reg1_3/a_40_n51# 2 4 7243 864
p value_0/reg1_2/a_4_n23# Vdd value_0/reg1_2/Qb 4 4 7231 977
p rstb Vdd value_0/reg1_2/Qb 2 4 7251 977
p value_0/reg1_2/Qb Vdd value_0/reg1_3/D 2 4 7267 977
p value_0/reg1_2/D Vdd value_0/reg1_2/a_n3_n15# 2 4 7200 969
p clk value_0/reg1_2/a_n3_n15# value_0/reg1_2/a_n12_n51# 2 4 7207 969
p clk Vdd value_0/reg1_2/a_4_n23# 2 4 7207 961
n value_0/reg1_2/Qb GND value_0/reg1_3/D 3 4 7266 947
n clk value_0/reg1_2/Qb value_0/reg1_2/a_40_n51# 2 4 7247 943
n value_0/reg1_2/D value_0/reg1_2/a_n12_n51# GND 2 4 7198 933
n clk GND value_0/reg1_2/a_4_n51# 2 4 7207 933
n value_0/reg1_2/a_n12_n51# value_0/reg1_2/a_4_n51# value_0/reg1_2/a_4_n23# 4 4 7223 933
n value_0/reg1_2/a_4_n23# GND value_0/reg1_2/a_40_n51# 2 4 7243 933
p value_0/reg1_1/a_4_n23# Vdd value_0/reg1_1/Qb 4 4 7231 1045
p rstb Vdd value_0/reg1_1/Qb 2 4 7251 1045
p value_0/reg1_1/Qb Vdd value_0/reg1_2/D 2 4 7267 1045
p value_0/reg1_1/D Vdd value_0/reg1_1/a_n3_n15# 2 4 7200 1037
p clk value_0/reg1_1/a_n3_n15# value_0/reg1_1/a_n12_n51# 2 4 7207 1037
p clk Vdd value_0/reg1_1/a_4_n23# 2 4 7207 1029
n value_0/reg1_1/Qb GND value_0/reg1_2/D 3 4 7266 1015
n clk value_0/reg1_1/Qb value_0/reg1_1/a_40_n51# 2 4 7247 1011
n value_0/reg1_1/D value_0/reg1_1/a_n12_n51# GND 2 4 7198 1001
n clk GND value_0/reg1_1/a_4_n51# 2 4 7207 1001
n value_0/reg1_1/a_n12_n51# value_0/reg1_1/a_4_n51# value_0/reg1_1/a_4_n23# 4 4 7223 1001
n value_0/reg1_1/a_4_n23# GND value_0/reg1_1/a_40_n51# 2 4 7243 1001
p value_0/reg1_0/a_4_n23# Vdd value_0/reg1_0/Qb 4 4 7231 1112
p rstb Vdd value_0/reg1_0/Qb 2 4 7251 1112
p value_0/reg1_0/Qb Vdd value_0/reg1_1/D 2 4 7267 1112
p start Vdd value_0/reg1_0/a_n3_n15# 2 4 7200 1104
p clk value_0/reg1_0/a_n3_n15# value_0/reg1_0/a_n12_n51# 2 4 7207 1104
p clk Vdd value_0/reg1_0/a_4_n23# 2 4 7207 1096
n value_0/reg1_0/Qb GND value_0/reg1_1/D 3 4 7266 1082
n clk value_0/reg1_0/Qb value_0/reg1_0/a_40_n51# 2 4 7247 1078
n start value_0/reg1_0/a_n12_n51# GND 2 4 7198 1068
n clk GND value_0/reg1_0/a_4_n51# 2 4 7207 1068
n value_0/reg1_0/a_n12_n51# value_0/reg1_0/a_4_n51# value_0/reg1_0/a_4_n23# 4 4 7223 1068
n value_0/reg1_0/a_4_n23# GND value_0/reg1_0/a_40_n51# 2 4 7243 1068
p dbitlow_7/reg1_0/a_4_n23# Vdd dbitlow_7/reg1_0/Qb 4 4 5948 54
p rstb Vdd dbitlow_7/reg1_0/Qb 2 4 5968 54
p dbitlow_7/reg1_0/Qb Vdd quotient_0 2 4 5984 54
p dbitlow_7/reg1_0/D Vdd dbitlow_7/reg1_0/a_n3_n15# 2 4 5917 46
p clk dbitlow_7/reg1_0/a_n3_n15# dbitlow_7/reg1_0/a_n12_n51# 2 4 5924 46
p clk Vdd dbitlow_7/reg1_0/a_4_n23# 2 4 5924 38
n dbitlow_7/reg1_0/Qb GND quotient_0 3 4 5983 24
n clk dbitlow_7/reg1_0/Qb dbitlow_7/reg1_0/a_40_n51# 2 4 5964 20
n dbitlow_7/reg1_0/D dbitlow_7/reg1_0/a_n12_n51# GND 2 4 5915 10
n clk GND dbitlow_7/reg1_0/a_4_n51# 2 4 5924 10
n dbitlow_7/reg1_0/a_n12_n51# dbitlow_7/reg1_0/a_4_n51# dbitlow_7/reg1_0/a_4_n23# 4 4 5940 10
n dbitlow_7/reg1_0/a_4_n23# GND dbitlow_7/reg1_0/a_40_n51# 2 4 5960 10
p controller_0/shiftb inbit dbitlow_7/reg1_0/D 2 4 5975 120
n shift inbit dbitlow_7/reg1_0/D 2 4 5961 112
p shift dbitlow_7/mux1_0/O dbitlow_7/reg1_0/D 2 4 5948 157
n controller_0/shiftb dbitlow_7/mux1_0/O dbitlow_7/reg1_0/D 2 4 5934 149
p dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# Vdd dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 2 4 5956 254
p controller_0/sel1b dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# dbitlow_7/mux1_0/O 2 4 5967 254
p sel0 dbitlow_7/mux1_0/O dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 2 4 5975 254
p dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# Vdd 2 4 5983 254
p dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/D Vdd dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 5940 247
n dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 5940 233
n dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# dbitlow_7/mux1_0/O 2 4 5959 233
n controller_0/sel1b dbitlow_7/mux1_0/O dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 5967 233
n sel0 dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# GND 2 4 5975 225
n dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 5983 225
p dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# Vdd dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 2 4 5956 327
p controller_0/sel1b dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 5967 327
p sel0 dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 2 4 5975 327
p quotient_0 dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# Vdd 2 4 5983 327
p dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/D Vdd dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 5940 320
n dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/D GND dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 5940 306
n dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 5959 306
n controller_0/sel1b dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 5967 306
n sel0 dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# GND 2 4 5975 298
n quotient_0 GND dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 5983 298
p dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 5811 252
p test3 dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 5822 252
p sel1 dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/D dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 5830 252
p dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 5838 252
p dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/D Vdd dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 5795 245
n dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 5795 231
n dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 5814 231
n test3 dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/D dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 5822 231
n sel1 dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 5830 223
n dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 5838 223
p dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 5811 325
p test3 dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 5822 325
p sel1 dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 5830 325
p dividendin_0 dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 5838 325
p quotient_0 Vdd dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 5795 318
n quotient_0 GND dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 5795 304
n dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 5814 304
n test3 dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 5822 304
n sel1 dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 5830 296
n dividendin_0 GND dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 5838 296
p dbitlow_6/reg1_0/a_4_n23# Vdd dbitlow_6/reg1_0/Qb 4 4 5584 54
p rstb Vdd dbitlow_6/reg1_0/Qb 2 4 5604 54
p dbitlow_6/reg1_0/Qb Vdd quotient_1 2 4 5620 54
p dbitlow_6/reg1_0/D Vdd dbitlow_6/reg1_0/a_n3_n15# 2 4 5553 46
p clk dbitlow_6/reg1_0/a_n3_n15# dbitlow_6/reg1_0/a_n12_n51# 2 4 5560 46
p clk Vdd dbitlow_6/reg1_0/a_4_n23# 2 4 5560 38
n dbitlow_6/reg1_0/Qb GND quotient_1 3 4 5619 24
n clk dbitlow_6/reg1_0/Qb dbitlow_6/reg1_0/a_40_n51# 2 4 5600 20
n dbitlow_6/reg1_0/D dbitlow_6/reg1_0/a_n12_n51# GND 2 4 5551 10
n clk GND dbitlow_6/reg1_0/a_4_n51# 2 4 5560 10
n dbitlow_6/reg1_0/a_n12_n51# dbitlow_6/reg1_0/a_4_n51# dbitlow_6/reg1_0/a_4_n23# 4 4 5576 10
n dbitlow_6/reg1_0/a_4_n23# GND dbitlow_6/reg1_0/a_40_n51# 2 4 5596 10
p controller_0/shiftb dbitlow_7/mux1_0/O dbitlow_6/reg1_0/D 2 4 5611 120
n shift dbitlow_7/mux1_0/O dbitlow_6/reg1_0/D 2 4 5597 112
p shift dbitlow_6/mux1_0/O dbitlow_6/reg1_0/D 2 4 5584 157
n controller_0/shiftb dbitlow_6/mux1_0/O dbitlow_6/reg1_0/D 2 4 5570 149
p dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# Vdd dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 2 4 5592 254
p controller_0/sel1b dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# dbitlow_6/mux1_0/O 2 4 5603 254
p sel0 dbitlow_6/mux1_0/O dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 2 4 5611 254
p dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# Vdd 2 4 5619 254
p dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/D Vdd dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 5576 247
n dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 5576 233
n dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# dbitlow_6/mux1_0/O 2 4 5595 233
n controller_0/sel1b dbitlow_6/mux1_0/O dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 5603 233
n sel0 dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# GND 2 4 5611 225
n dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 5619 225
p dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# Vdd dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 2 4 5592 327
p controller_0/sel1b dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 5603 327
p sel0 dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 2 4 5611 327
p quotient_1 dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# Vdd 2 4 5619 327
p dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/D Vdd dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 5576 320
n dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/D GND dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 5576 306
n dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 5595 306
n controller_0/sel1b dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 5603 306
n sel0 dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# GND 2 4 5611 298
n quotient_1 GND dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 5619 298
p dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 5447 252
p test3 dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 5458 252
p sel1 dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/D dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 5466 252
p dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 5474 252
p dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/D Vdd dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 5431 245
n dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 5431 231
n dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 5450 231
n test3 dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/D dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 5458 231
n sel1 dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 5466 223
n dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 5474 223
p dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 5447 325
p test3 dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 5458 325
p sel1 dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 5466 325
p dividendin_1 dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 5474 325
p quotient_1 Vdd dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 5431 318
n quotient_1 GND dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 5431 304
n dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 5450 304
n test3 dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 5458 304
n sel1 dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 5466 296
n dividendin_1 GND dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 5474 296
p dbitlow_5/reg1_0/a_4_n23# Vdd dbitlow_5/reg1_0/Qb 4 4 5221 55
p rstb Vdd dbitlow_5/reg1_0/Qb 2 4 5241 55
p dbitlow_5/reg1_0/Qb Vdd quotient_2 2 4 5257 55
p dbitlow_5/reg1_0/D Vdd dbitlow_5/reg1_0/a_n3_n15# 2 4 5190 47
p clk dbitlow_5/reg1_0/a_n3_n15# dbitlow_5/reg1_0/a_n12_n51# 2 4 5197 47
p clk Vdd dbitlow_5/reg1_0/a_4_n23# 2 4 5197 39
n dbitlow_5/reg1_0/Qb GND quotient_2 3 4 5256 25
n clk dbitlow_5/reg1_0/Qb dbitlow_5/reg1_0/a_40_n51# 2 4 5237 21
n dbitlow_5/reg1_0/D dbitlow_5/reg1_0/a_n12_n51# GND 2 4 5188 11
n clk GND dbitlow_5/reg1_0/a_4_n51# 2 4 5197 11
n dbitlow_5/reg1_0/a_n12_n51# dbitlow_5/reg1_0/a_4_n51# dbitlow_5/reg1_0/a_4_n23# 4 4 5213 11
n dbitlow_5/reg1_0/a_4_n23# GND dbitlow_5/reg1_0/a_40_n51# 2 4 5233 11
p controller_0/shiftb dbitlow_6/mux1_0/O dbitlow_5/reg1_0/D 2 4 5248 121
n shift dbitlow_6/mux1_0/O dbitlow_5/reg1_0/D 2 4 5234 113
p shift dbitlow_5/mux1_0/O dbitlow_5/reg1_0/D 2 4 5221 158
n controller_0/shiftb dbitlow_5/mux1_0/O dbitlow_5/reg1_0/D 2 4 5207 150
p dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# Vdd dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 2 4 5229 255
p controller_0/sel1b dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# dbitlow_5/mux1_0/O 2 4 5240 255
p sel0 dbitlow_5/mux1_0/O dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 2 4 5248 255
p dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# Vdd 2 4 5256 255
p dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/D Vdd dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 5213 248
n dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 5213 234
n dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# dbitlow_5/mux1_0/O 2 4 5232 234
n controller_0/sel1b dbitlow_5/mux1_0/O dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 5240 234
n sel0 dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# GND 2 4 5248 226
n dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 5256 226
p dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# Vdd dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 2 4 5229 328
p controller_0/sel1b dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 5240 328
p sel0 dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 2 4 5248 328
p quotient_2 dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# Vdd 2 4 5256 328
p dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/D Vdd dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 5213 321
n dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/D GND dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 5213 307
n dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 5232 307
n controller_0/sel1b dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 5240 307
n sel0 dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# GND 2 4 5248 299
n quotient_2 GND dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 5256 299
p dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 5084 253
p test3 dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 5095 253
p sel1 dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/D dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 5103 253
p dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 5111 253
p dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/D Vdd dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 5068 246
n dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 5068 232
n dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 5087 232
n test3 dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/D dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 5095 232
n sel1 dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 5103 224
n dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 5111 224
p dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 5084 326
p test3 dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 5095 326
p sel1 dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 5103 326
p dividendin_2 dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 5111 326
p quotient_2 Vdd dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 5068 319
n quotient_2 GND dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 5068 305
n dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 5087 305
n test3 dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 5095 305
n sel1 dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 5103 297
n dividendin_2 GND dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 5111 297
p dbitlow_4/reg1_0/a_4_n23# Vdd dbitlow_4/reg1_0/Qb 4 4 4854 55
p rstb Vdd dbitlow_4/reg1_0/Qb 2 4 4874 55
p dbitlow_4/reg1_0/Qb Vdd quotient_3 2 4 4890 55
p dbitlow_4/reg1_0/D Vdd dbitlow_4/reg1_0/a_n3_n15# 2 4 4823 47
p clk dbitlow_4/reg1_0/a_n3_n15# dbitlow_4/reg1_0/a_n12_n51# 2 4 4830 47
p clk Vdd dbitlow_4/reg1_0/a_4_n23# 2 4 4830 39
n dbitlow_4/reg1_0/Qb GND quotient_3 3 4 4889 25
n clk dbitlow_4/reg1_0/Qb dbitlow_4/reg1_0/a_40_n51# 2 4 4870 21
n dbitlow_4/reg1_0/D dbitlow_4/reg1_0/a_n12_n51# GND 2 4 4821 11
n clk GND dbitlow_4/reg1_0/a_4_n51# 2 4 4830 11
n dbitlow_4/reg1_0/a_n12_n51# dbitlow_4/reg1_0/a_4_n51# dbitlow_4/reg1_0/a_4_n23# 4 4 4846 11
n dbitlow_4/reg1_0/a_4_n23# GND dbitlow_4/reg1_0/a_40_n51# 2 4 4866 11
p controller_0/shiftb dbitlow_5/mux1_0/O dbitlow_4/reg1_0/D 2 4 4881 121
n shift dbitlow_5/mux1_0/O dbitlow_4/reg1_0/D 2 4 4867 113
p shift dbitlow_4/mux1_0/O dbitlow_4/reg1_0/D 2 4 4854 158
n controller_0/shiftb dbitlow_4/mux1_0/O dbitlow_4/reg1_0/D 2 4 4840 150
p dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# Vdd dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 2 4 4862 255
p controller_0/sel1b dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# dbitlow_4/mux1_0/O 2 4 4873 255
p sel0 dbitlow_4/mux1_0/O dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 2 4 4881 255
p dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# Vdd 2 4 4889 255
p dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/D Vdd dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 4846 248
n dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 4846 234
n dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# dbitlow_4/mux1_0/O 2 4 4865 234
n controller_0/sel1b dbitlow_4/mux1_0/O dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 4873 234
n sel0 dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# GND 2 4 4881 226
n dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 4889 226
p dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# Vdd dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 2 4 4862 328
p controller_0/sel1b dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 4873 328
p sel0 dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 2 4 4881 328
p quotient_3 dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# Vdd 2 4 4889 328
p dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/D Vdd dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 4846 321
n dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/D GND dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 4846 307
n dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 4865 307
n controller_0/sel1b dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 4873 307
n sel0 dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# GND 2 4 4881 299
n quotient_3 GND dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 4889 299
p dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 4717 253
p test3 dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 4728 253
p sel1 dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/D dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 4736 253
p dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 4744 253
p dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/D Vdd dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 4701 246
n dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 4701 232
n dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 4720 232
n test3 dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/D dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 4728 232
n sel1 dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 4736 224
n dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 4744 224
p dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 4717 326
p test3 dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 4728 326
p sel1 dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 4736 326
p dividendin_3 dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 4744 326
p quotient_3 Vdd dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 4701 319
n quotient_3 GND dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 4701 305
n dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 4720 305
n test3 dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 4728 305
n sel1 dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 4736 297
n dividendin_3 GND dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 4744 297
p dbitlow_3/reg1_0/a_4_n23# Vdd dbitlow_3/reg1_0/Qb 4 4 4490 56
p rstb Vdd dbitlow_3/reg1_0/Qb 2 4 4510 56
p dbitlow_3/reg1_0/Qb Vdd quotient_4 2 4 4526 56
p dbitlow_3/reg1_0/D Vdd dbitlow_3/reg1_0/a_n3_n15# 2 4 4459 48
p clk dbitlow_3/reg1_0/a_n3_n15# dbitlow_3/reg1_0/a_n12_n51# 2 4 4466 48
p clk Vdd dbitlow_3/reg1_0/a_4_n23# 2 4 4466 40
n dbitlow_3/reg1_0/Qb GND quotient_4 3 4 4525 26
n clk dbitlow_3/reg1_0/Qb dbitlow_3/reg1_0/a_40_n51# 2 4 4506 22
n dbitlow_3/reg1_0/D dbitlow_3/reg1_0/a_n12_n51# GND 2 4 4457 12
n clk GND dbitlow_3/reg1_0/a_4_n51# 2 4 4466 12
n dbitlow_3/reg1_0/a_n12_n51# dbitlow_3/reg1_0/a_4_n51# dbitlow_3/reg1_0/a_4_n23# 4 4 4482 12
n dbitlow_3/reg1_0/a_4_n23# GND dbitlow_3/reg1_0/a_40_n51# 2 4 4502 12
p controller_0/shiftb dbitlow_4/mux1_0/O dbitlow_3/reg1_0/D 2 4 4517 122
n shift dbitlow_4/mux1_0/O dbitlow_3/reg1_0/D 2 4 4503 114
p shift dbitlow_3/mux1_0/O dbitlow_3/reg1_0/D 2 4 4490 159
n controller_0/shiftb dbitlow_3/mux1_0/O dbitlow_3/reg1_0/D 2 4 4476 151
p dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# Vdd dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 2 4 4498 256
p controller_0/sel1b dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# dbitlow_3/mux1_0/O 2 4 4509 256
p sel0 dbitlow_3/mux1_0/O dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 2 4 4517 256
p dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# Vdd 2 4 4525 256
p dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/D Vdd dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 4482 249
n dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 4482 235
n dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# dbitlow_3/mux1_0/O 2 4 4501 235
n controller_0/sel1b dbitlow_3/mux1_0/O dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 4509 235
n sel0 dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# GND 2 4 4517 227
n dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 4525 227
p dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# Vdd dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 2 4 4498 329
p controller_0/sel1b dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 4509 329
p sel0 dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 2 4 4517 329
p quotient_4 dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# Vdd 2 4 4525 329
p dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/D Vdd dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 4482 322
n dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/D GND dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 4482 308
n dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 4501 308
n controller_0/sel1b dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 4509 308
n sel0 dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# GND 2 4 4517 300
n quotient_4 GND dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 4525 300
p dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 4353 254
p test3 dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 4364 254
p sel1 dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/D dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 4372 254
p dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 4380 254
p dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/D Vdd dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 4337 247
n dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 4337 233
n dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 4356 233
n test3 dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/D dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 4364 233
n sel1 dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 4372 225
n dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 4380 225
p dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 4353 327
p test3 dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 4364 327
p sel1 dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 4372 327
p dividendin_4 dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 4380 327
p quotient_4 Vdd dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 4337 320
n quotient_4 GND dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 4337 306
n dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 4356 306
n test3 dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 4364 306
n sel1 dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 4372 298
n dividendin_4 GND dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 4380 298
p dbitlow_2/reg1_0/a_4_n23# Vdd dbitlow_2/reg1_0/Qb 4 4 4124 56
p rstb Vdd dbitlow_2/reg1_0/Qb 2 4 4144 56
p dbitlow_2/reg1_0/Qb Vdd quotient_5 2 4 4160 56
p dbitlow_2/reg1_0/D Vdd dbitlow_2/reg1_0/a_n3_n15# 2 4 4093 48
p clk dbitlow_2/reg1_0/a_n3_n15# dbitlow_2/reg1_0/a_n12_n51# 2 4 4100 48
p clk Vdd dbitlow_2/reg1_0/a_4_n23# 2 4 4100 40
n dbitlow_2/reg1_0/Qb GND quotient_5 3 4 4159 26
n clk dbitlow_2/reg1_0/Qb dbitlow_2/reg1_0/a_40_n51# 2 4 4140 22
n dbitlow_2/reg1_0/D dbitlow_2/reg1_0/a_n12_n51# GND 2 4 4091 12
n clk GND dbitlow_2/reg1_0/a_4_n51# 2 4 4100 12
n dbitlow_2/reg1_0/a_n12_n51# dbitlow_2/reg1_0/a_4_n51# dbitlow_2/reg1_0/a_4_n23# 4 4 4116 12
n dbitlow_2/reg1_0/a_4_n23# GND dbitlow_2/reg1_0/a_40_n51# 2 4 4136 12
p controller_0/shiftb dbitlow_3/mux1_0/O dbitlow_2/reg1_0/D 2 4 4151 122
n shift dbitlow_3/mux1_0/O dbitlow_2/reg1_0/D 2 4 4137 114
p shift dbitlow_2/mux1_0/O dbitlow_2/reg1_0/D 2 4 4124 159
n controller_0/shiftb dbitlow_2/mux1_0/O dbitlow_2/reg1_0/D 2 4 4110 151
p dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# Vdd dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 2 4 4132 256
p controller_0/sel1b dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# dbitlow_2/mux1_0/O 2 4 4143 256
p sel0 dbitlow_2/mux1_0/O dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 2 4 4151 256
p dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# Vdd 2 4 4159 256
p dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/D Vdd dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 4116 249
n dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 4116 235
n dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# dbitlow_2/mux1_0/O 2 4 4135 235
n controller_0/sel1b dbitlow_2/mux1_0/O dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 4143 235
n sel0 dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# GND 2 4 4151 227
n dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 4159 227
p dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# Vdd dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 2 4 4132 329
p controller_0/sel1b dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 4143 329
p sel0 dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 2 4 4151 329
p quotient_5 dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# Vdd 2 4 4159 329
p dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/D Vdd dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 4116 322
n dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/D GND dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 4116 308
n dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 4135 308
n controller_0/sel1b dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 4143 308
n sel0 dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# GND 2 4 4151 300
n quotient_5 GND dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 4159 300
p dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 3987 254
p test3 dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 3998 254
p sel1 dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/D dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 4006 254
p dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 4014 254
p dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/D Vdd dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 3971 247
n dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 3971 233
n dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 3990 233
n test3 dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/D dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 3998 233
n sel1 dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 4006 225
n dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 4014 225
p dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 3987 327
p test3 dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 3998 327
p sel1 dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 4006 327
p dividendin_5 dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 4014 327
p quotient_5 Vdd dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 3971 320
n quotient_5 GND dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 3971 306
n dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 3990 306
n test3 dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 3998 306
n sel1 dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 4006 298
n dividendin_5 GND dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 4014 298
p dbitlow_1/reg1_0/a_4_n23# Vdd dbitlow_1/reg1_0/Qb 4 4 3758 56
p rstb Vdd dbitlow_1/reg1_0/Qb 2 4 3778 56
p dbitlow_1/reg1_0/Qb Vdd quotient_6 2 4 3794 56
p dbitlow_1/reg1_0/D Vdd dbitlow_1/reg1_0/a_n3_n15# 2 4 3727 48
p clk dbitlow_1/reg1_0/a_n3_n15# dbitlow_1/reg1_0/a_n12_n51# 2 4 3734 48
p clk Vdd dbitlow_1/reg1_0/a_4_n23# 2 4 3734 40
n dbitlow_1/reg1_0/Qb GND quotient_6 3 4 3793 26
n clk dbitlow_1/reg1_0/Qb dbitlow_1/reg1_0/a_40_n51# 2 4 3774 22
n dbitlow_1/reg1_0/D dbitlow_1/reg1_0/a_n12_n51# GND 2 4 3725 12
n clk GND dbitlow_1/reg1_0/a_4_n51# 2 4 3734 12
n dbitlow_1/reg1_0/a_n12_n51# dbitlow_1/reg1_0/a_4_n51# dbitlow_1/reg1_0/a_4_n23# 4 4 3750 12
n dbitlow_1/reg1_0/a_4_n23# GND dbitlow_1/reg1_0/a_40_n51# 2 4 3770 12
p controller_0/shiftb dbitlow_2/mux1_0/O dbitlow_1/reg1_0/D 2 4 3785 122
n shift dbitlow_2/mux1_0/O dbitlow_1/reg1_0/D 2 4 3771 114
p shift dbitlow_1/mux1_0/O dbitlow_1/reg1_0/D 2 4 3758 159
n controller_0/shiftb dbitlow_1/mux1_0/O dbitlow_1/reg1_0/D 2 4 3744 151
p dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# Vdd dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 2 4 3766 256
p controller_0/sel1b dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# dbitlow_1/mux1_0/O 2 4 3777 256
p sel0 dbitlow_1/mux1_0/O dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 2 4 3785 256
p dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# Vdd 2 4 3793 256
p dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/D Vdd dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 3750 249
n dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 3750 235
n dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# dbitlow_1/mux1_0/O 2 4 3769 235
n controller_0/sel1b dbitlow_1/mux1_0/O dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 3777 235
n sel0 dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# GND 2 4 3785 227
n dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 3793 227
p dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# Vdd dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 2 4 3766 329
p controller_0/sel1b dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 3777 329
p sel0 dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 2 4 3785 329
p quotient_6 dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# Vdd 2 4 3793 329
p dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/D Vdd dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 3750 322
n dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/D GND dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 3750 308
n dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 3769 308
n controller_0/sel1b dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 3777 308
n sel0 dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# GND 2 4 3785 300
n quotient_6 GND dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 3793 300
p dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 3621 254
p test3 dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 3632 254
p sel1 dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/D dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 3640 254
p dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 3648 254
p dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/D Vdd dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 3605 247
n dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 3605 233
n dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 3624 233
n test3 dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/D dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 3632 233
n sel1 dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 3640 225
n dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 3648 225
p dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 3621 327
p test3 dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 3632 327
p sel1 dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 3640 327
p dividendin_6 dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 3648 327
p quotient_6 Vdd dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 3605 320
n quotient_6 GND dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 3605 306
n dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 3624 306
n test3 dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 3632 306
n sel1 dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 3640 298
n dividendin_6 GND dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 3648 298
p dbitlow_0/reg1_0/a_4_n23# Vdd dbitlow_0/reg1_0/Qb 4 4 3392 56
p rstb Vdd dbitlow_0/reg1_0/Qb 2 4 3412 56
p dbitlow_0/reg1_0/Qb Vdd quotient_7 2 4 3428 56
p dbitlow_0/reg1_0/D Vdd dbitlow_0/reg1_0/a_n3_n15# 2 4 3361 48
p clk dbitlow_0/reg1_0/a_n3_n15# dbitlow_0/reg1_0/a_n12_n51# 2 4 3368 48
p clk Vdd dbitlow_0/reg1_0/a_4_n23# 2 4 3368 40
n dbitlow_0/reg1_0/Qb GND quotient_7 3 4 3427 26
n clk dbitlow_0/reg1_0/Qb dbitlow_0/reg1_0/a_40_n51# 2 4 3408 22
n dbitlow_0/reg1_0/D dbitlow_0/reg1_0/a_n12_n51# GND 2 4 3359 12
n clk GND dbitlow_0/reg1_0/a_4_n51# 2 4 3368 12
n dbitlow_0/reg1_0/a_n12_n51# dbitlow_0/reg1_0/a_4_n51# dbitlow_0/reg1_0/a_4_n23# 4 4 3384 12
n dbitlow_0/reg1_0/a_4_n23# GND dbitlow_0/reg1_0/a_40_n51# 2 4 3404 12
p controller_0/shiftb dbitlow_1/mux1_0/O dbitlow_0/reg1_0/D 2 4 3419 122
n shift dbitlow_1/mux1_0/O dbitlow_0/reg1_0/D 2 4 3405 114
p shift dbitlow_0/mux1_0/O dbitlow_0/reg1_0/D 2 4 3392 159
n controller_0/shiftb dbitlow_0/mux1_0/O dbitlow_0/reg1_0/D 2 4 3378 151
p dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# Vdd dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 2 4 3400 256
p controller_0/sel1b dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# dbitlow_0/mux1_0/O 2 4 3411 256
p sel0 dbitlow_0/mux1_0/O dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 2 4 3419 256
p dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# Vdd 2 4 3427 256
p dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/D Vdd dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 3384 249
n dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 3384 235
n dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# dbitlow_0/mux1_0/O 2 4 3403 235
n controller_0/sel1b dbitlow_0/mux1_0/O dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 3411 235
n sel0 dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# GND 2 4 3419 227
n dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 3427 227
p dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# Vdd dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 2 4 3400 329
p controller_0/sel1b dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 3411 329
p sel0 dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 2 4 3419 329
p quotient_7 dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# Vdd 2 4 3427 329
p dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/D Vdd dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 3384 322
n dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/D GND dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 3384 308
n dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 3403 308
n controller_0/sel1b dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/D dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 3411 308
n sel0 dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# GND 2 4 3419 300
n quotient_7 GND dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 3427 300
p dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 3255 254
p test3 dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 3266 254
p sel1 dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/D dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 3274 254
p dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 3282 254
p dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/D Vdd dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 3239 247
n dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 3239 233
n dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 3258 233
n test3 dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/D dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 3266 233
n sel1 dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 3274 225
n dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 3282 225
p dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 3255 327
p test3 dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 3266 327
p sel1 dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 3274 327
p dividendin_7 dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 3282 327
p quotient_7 Vdd dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 3239 320
n quotient_7 GND dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 3239 306
n dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 3258 306
n test3 dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/D dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 3266 306
n sel1 dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 3274 298
n dividendin_7 GND dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 3282 298
p controller_0/reg1_1/a_4_n23# Vdd controller_0/reg1_1/Qb 4 4 6681 930
p rstb Vdd controller_0/reg1_1/Qb 2 4 6681 910
p controller_0/reg1_1/Qb Vdd inbit 2 4 6681 894
p controller_0/yin Vdd controller_0/reg1_1/a_n3_n15# 2 4 6673 961
p clk controller_0/reg1_1/a_n3_n15# controller_0/reg1_1/a_n12_n51# 2 4 6673 954
p clk Vdd controller_0/reg1_1/a_4_n23# 2 4 6665 954
n controller_0/reg1_1/Qb GND inbit 3 4 6651 895
n clk controller_0/reg1_1/Qb controller_0/reg1_1/a_40_n51# 2 4 6647 914
n controller_0/yin controller_0/reg1_1/a_n12_n51# GND 2 4 6637 963
n clk GND controller_0/reg1_1/a_4_n51# 2 4 6637 954
n controller_0/reg1_1/a_n12_n51# controller_0/reg1_1/a_4_n51# controller_0/reg1_1/a_4_n23# 4 4 6637 938
n controller_0/reg1_1/a_4_n23# GND controller_0/reg1_1/a_40_n51# 2 4 6637 918
p controller_0/reg1_0/a_4_n23# Vdd controller_0/reg1_0/Qb 4 4 6681 1027
p rstb Vdd controller_0/reg1_0/Qb 2 4 6681 1007
p controller_0/reg1_0/Qb Vdd controller_0/x 2 4 6681 991
p controller_0/xin Vdd controller_0/reg1_0/a_n3_n15# 2 4 6673 1058
p clk controller_0/reg1_0/a_n3_n15# controller_0/reg1_0/a_n12_n51# 2 4 6673 1051
p clk Vdd controller_0/reg1_0/a_4_n23# 2 4 6665 1051
n controller_0/reg1_0/Qb GND controller_0/x 3 4 6651 992
n clk controller_0/reg1_0/Qb controller_0/reg1_0/a_40_n51# 2 4 6647 1011
n controller_0/xin controller_0/reg1_0/a_n12_n51# GND 2 4 6637 1060
n clk GND controller_0/reg1_0/a_4_n51# 2 4 6637 1051
n controller_0/reg1_0/a_n12_n51# controller_0/reg1_0/a_4_n51# controller_0/reg1_0/a_4_n23# 4 4 6637 1035
n controller_0/reg1_0/a_4_n23# GND controller_0/reg1_0/a_40_n51# 2 4 6637 1015
p rstb controller_0/yin GND 2 4 6653 1129
n reset controller_0/yin GND 2 4 6667 1121
p rstb controller_0/xin GND 2 4 6653 1170
n reset controller_0/xin GND 2 4 6667 1162
p reset controller_0/yin controller_0/yout 2 4 6777 872
n rstb controller_0/yin controller_0/yout 2 4 6763 864
p reset controller_0/xin controller_0/xout 2 4 6751 903
n rstb controller_0/xin controller_0/xout 2 4 6737 895
p reset Vdd rstb 2 4 6675 1091
p controller_0/x Vdd controller_0/a_208_n18# 2 4 6675 872
p inbit Vdd dbithigh_7/add 2 4 6675 856
p controller_0/x Vdd controller_0/a_245_14# 2 4 6675 835
p inbit controller_0/a_245_14# test3 2 4 6675 828
p test3 Vdd sel1 2 4 6675 811
p sel1 Vdd sel0 2 4 6675 795
p controller_0/a_208_n18# sel0 controller_0/a_301_14# 2 4 6675 779
p dbithigh_7/add controller_0/a_301_14# Vdd 2 4 6675 771
p controller_0/a_208_n18# Vdd shift 2 4 6675 755
p inbit shift Vdd 2 4 6675 747
p shift Vdd controller_0/shiftb 2 4 6675 731
n sel1 controller_0/a_278_n10# sel0 2 4 6651 795
p controller_0/x Vdd controller_0/a_365_14# 2 4 6675 715
p dbithigh_7/add controller_0/a_365_14# controller_0/a_373_14# 2 4 6675 707
p start controller_0/a_373_14# controller_0/xout 2 4 6675 699
p start controller_0/yout controller_0/a_397_14# 2 4 6675 683
p dbithigh_0/a controller_0/a_397_14# Vdd 2 4 6675 679
p controller_0/a_208_n18# Vdd controller_0/a_409_14# 2 4 6675 671
p start controller_0/a_409_14# controller_0/yout 2 4 6675 667
p inbit controller_0/yout controller_0/a_430_14# 2 4 6675 650
p start controller_0/a_430_14# Vdd 2 4 6675 637
p sel0 Vdd controller_0/sel1b 2 4 6675 621
n reset GND rstb 2 4 6643 1091
n controller_0/x GND controller_0/a_208_n18# 2 4 6643 872
n inbit GND dbithigh_7/add 2 4 6643 856
n controller_0/x GND test3 2 4 6643 835
n inbit test3 GND 2 4 6643 827
n test3 GND sel1 2 4 6643 811
n controller_0/a_208_n18# controller_0/a_278_n10# GND 2 4 6643 779
n dbithigh_7/add GND controller_0/a_278_n10# 2 4 6643 771
n controller_0/a_208_n18# GND controller_0/a_325_n18# 2 4 6643 755
n inbit controller_0/a_325_n18# shift 2 4 6643 747
n shift GND controller_0/shiftb 2 4 6643 731
n controller_0/x GND controller_0/xout 2 4 6643 715
n dbithigh_7/add controller_0/xout GND 2 4 6643 707
n start GND controller_0/xout 2 4 6643 699
n controller_0/a_208_n18# controller_0/a_397_n23# controller_0/a_413_n15# 2 4 6646 667
n start controller_0/a_413_n15# controller_0/a_397_n23# 2 4 6646 659
n sel0 GND controller_0/sel1b 2 4 6643 621
n start GND controller_0/a_397_n23# 2 4 6638 683
n dbithigh_0/a controller_0/a_397_n23# GND 2 4 6638 675
n inbit controller_0/a_413_n15# controller_0/yout 2 4 6638 651
n start controller_0/yout controller_0/a_413_n15# 2 4 6638 643
p dbithigh_7/reg1_1/a_4_n23# Vdd dbithigh_7/reg1_1/Qb 4 4 2939 47
p rstb Vdd dbithigh_7/reg1_1/Qb 2 4 2959 47
p dbithigh_7/reg1_1/Qb Vdd dbithigh_7/aa 2 4 2975 47
p dbithigh_7/reg1_1/D Vdd dbithigh_7/reg1_1/a_n3_n15# 2 4 2908 39
p clk dbithigh_7/reg1_1/a_n3_n15# dbithigh_7/reg1_1/a_n12_n51# 2 4 2915 39
p clk Vdd dbithigh_7/reg1_1/a_4_n23# 2 4 2915 31
n dbithigh_7/reg1_1/Qb GND dbithigh_7/aa 3 4 2974 17
n clk dbithigh_7/reg1_1/Qb dbithigh_7/reg1_1/a_40_n51# 2 4 2955 13
n dbithigh_7/reg1_1/D dbithigh_7/reg1_1/a_n12_n51# GND 2 4 2906 3
n clk GND dbithigh_7/reg1_1/a_4_n51# 2 4 2915 3
n dbithigh_7/reg1_1/a_n12_n51# dbithigh_7/reg1_1/a_4_n51# dbithigh_7/reg1_1/a_4_n23# 4 4 2931 3
n dbithigh_7/reg1_1/a_4_n23# GND dbithigh_7/reg1_1/a_40_n51# 2 4 2951 3
p controller_0/shiftb dbitlow_0/mux1_0/O dbithigh_7/reg1_1/D 2 4 2969 113
n shift dbitlow_0/mux1_0/O dbithigh_7/reg1_1/D 2 4 2955 105
p shift dbithigh_7/mux1_0/O dbithigh_7/reg1_1/D 2 4 2942 150
n controller_0/shiftb dbithigh_7/mux1_0/O dbithigh_7/reg1_1/D 2 4 2928 142
p dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 2 4 2964 247
p controller_0/sel1b dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# dbithigh_7/mux1_0/O 2 4 2975 247
p sel0 dbithigh_7/mux1_0/O dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 2 4 2983 247
p dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# Vdd 2 4 2991 247
p dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/D Vdd dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 2948 240
n dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 2948 226
n dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# dbithigh_7/mux1_0/O 2 4 2967 226
n controller_0/sel1b dbithigh_7/mux1_0/O dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 2975 226
n sel0 dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# GND 2 4 2983 218
n dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 2991 218
p dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 2 4 2964 320
p controller_0/sel1b dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 2975 320
p sel0 dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 2 4 2983 320
p dbithigh_7/a dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# Vdd 2 4 2991 320
p dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/D Vdd dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 2948 313
n dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/D GND dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 2948 299
n dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 2967 299
n controller_0/sel1b dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 2975 299
n sel0 dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# GND 2 4 2983 291
n dbithigh_7/a GND dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 2991 291
p dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 2819 245
p test3 dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 2830 245
p sel1 dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/D dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 2838 245
p dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 2846 245
p dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/D Vdd dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 2803 238
n dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 2803 224
n dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 2822 224
n test3 dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/D dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 2830 224
n sel1 dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 2838 216
n dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 2846 216
p dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 2819 318
p test3 dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 2830 318
p sel1 dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 2838 318
p GND dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 2846 318
p dbithigh_7/aa Vdd dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 2803 311
n dbithigh_7/aa GND dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 2803 297
n dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 2822 297
n test3 dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 2830 297
n sel1 dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 2838 289
n GND GND dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 2846 289
p dbithigh_7/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_7/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 2901 501
p inbit dbithigh_7/real21mux_0/2to1muxfixed_1/a_14_7# dbithigh_7/c 2 4 2912 501
p dbithigh_7/add dbithigh_7/c dbithigh_7/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 2920 501
p dbithigh_7/real21mux_0/2to1muxfixed_0/D dbithigh_7/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 2928 501
p dbithigh_7/real21mux_0/2to1muxfixed_0/D Vdd dbithigh_7/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 2885 494
n dbithigh_7/real21mux_0/2to1muxfixed_0/D GND dbithigh_7/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 2885 480
n dbithigh_7/real21mux_0/2to1muxfixed_1/a_n2_n14# dbithigh_7/real21mux_0/2to1muxfixed_1/a_10_n14# dbithigh_7/c 2 4 2904 480
n inbit dbithigh_7/c dbithigh_7/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 2912 480
n dbithigh_7/add dbithigh_7/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 2920 472
n dbithigh_7/real21mux_0/2to1muxfixed_0/D GND dbithigh_7/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 2928 472
p dbithigh_7/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_7/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 2901 574
p inbit dbithigh_7/real21mux_0/2to1muxfixed_0/a_14_7# dbithigh_7/real21mux_0/2to1muxfixed_0/D 2 4 2912 574
p dbithigh_7/add dbithigh_7/real21mux_0/2to1muxfixed_0/D dbithigh_7/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 2920 574
p dbithigh_7/addsub1_0/c dbithigh_7/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 2928 574
p dbithigh_7/addsub1_0/a Vdd dbithigh_7/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 2885 567
n dbithigh_7/addsub1_0/a GND dbithigh_7/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 2885 553
n dbithigh_7/real21mux_0/2to1muxfixed_0/a_n2_n14# dbithigh_7/real21mux_0/2to1muxfixed_0/a_10_n14# dbithigh_7/real21mux_0/2to1muxfixed_0/D 2 4 2904 553
n inbit dbithigh_7/real21mux_0/2to1muxfixed_0/D dbithigh_7/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 2912 553
n dbithigh_7/add dbithigh_7/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 2920 545
n dbithigh_7/addsub1_0/c GND dbithigh_7/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 2928 545
p GND dbithigh_7/addsub1_0/aa dbithigh_7/addsub1_0/a_n11_16# 3 3 2905 874
p dbithigh_7/aa dbithigh_7/addsub1_0/a_n11_16# Vdd 3 3 2926 874
p dbithigh_7/b dbithigh_7/addsub1_0/a_n11_16# Vdd 3 3 2916 867
p dbithigh_7/b dbithigh_7/addsub1_0/aa dbithigh_7/addsub1_0/a_0_1# 3 3 2916 859
p dbithigh_7/aa dbithigh_7/addsub1_0/a_0_1# Vdd 3 3 2926 859
n dbithigh_7/b dbithigh_7/addsub1_0/aa dbithigh_7/addsub1_0/a_0_n13# 3 3 2916 845
n dbithigh_7/aa dbithigh_7/addsub1_0/a_0_n13# GND 3 3 2926 845
n GND dbithigh_7/addsub1_0/aa dbithigh_7/addsub1_0/a_n11_n21# 3 3 2905 837
n dbithigh_7/aa dbithigh_7/addsub1_0/a_n11_n21# GND 3 3 2926 837
n dbithigh_7/b dbithigh_7/addsub1_0/a_n11_n21# GND 3 3 2916 828
p GND dbithigh_7/addsub1_0/bb dbithigh_7/addsub1_0/a_n11_n44# 3 3 2905 814
p dbithigh_7/b dbithigh_7/addsub1_0/a_n11_n44# dbithigh_7/addsub1_0/a_0_n44# 3 3 2916 814
p dbithigh_7/aa dbithigh_7/addsub1_0/a_0_n44# Vdd 3 3 2928 814
p dbithigh_7/addsub1_0/aa dbithigh_7/addsub1_0/bb dbithigh_7/addsub1_0/a_n24_n59# 3 3 2892 799
p dbithigh_7/b dbithigh_7/addsub1_0/a_n24_n59# Vdd 3 3 2916 807
p GND dbithigh_7/addsub1_0/a_n24_n59# Vdd 3 3 2905 799
p dbithigh_7/aa dbithigh_7/addsub1_0/a_n24_n59# Vdd 3 3 2928 795
n GND dbithigh_7/addsub1_0/bb dbithigh_7/addsub1_0/a_n11_n78# 3 3 2905 780
n dbithigh_7/b dbithigh_7/addsub1_0/a_n11_n78# dbithigh_7/addsub1_0/a_0_n78# 3 3 2916 780
n dbithigh_7/aa dbithigh_7/addsub1_0/a_0_n78# GND 3 3 2928 780
n dbithigh_7/addsub1_0/aa dbithigh_7/addsub1_0/bb dbithigh_7/addsub1_0/a_n24_n86# 3 3 2892 772
n GND dbithigh_7/addsub1_0/a_n24_n86# GND 3 3 2905 772
n dbithigh_7/b dbithigh_7/addsub1_0/a_n24_n86# GND 3 3 2916 764
n dbithigh_7/aa dbithigh_7/addsub1_0/a_n24_n86# GND 3 3 2928 756
p dbithigh_7/b dbithigh_7/addsub1_0/a_n24_n130# Vdd 3 3 2916 738
p dbithigh_7/a dbithigh_7/addsub1_0/cc dbithigh_7/addsub1_0/a_n24_n130# 3 3 2892 728
p GND dbithigh_7/addsub1_0/a_n24_n130# Vdd 3 3 2905 728
p GND dbithigh_7/addsub1_0/a_n24_n130# dbithigh_7/addsub1_0/a_n11_n139# 3 3 2905 719
p dbithigh_7/b dbithigh_7/addsub1_0/a_n11_n139# dbithigh_7/addsub1_0/cc 3 3 2916 719
n GND dbithigh_7/addsub1_0/cc dbithigh_7/addsub1_0/a_n11_n153# 3 3 2905 705
n dbithigh_7/b dbithigh_7/addsub1_0/a_n11_n153# GND 3 3 2916 705
n dbithigh_7/a dbithigh_7/addsub1_0/cc dbithigh_7/addsub1_0/a_n24_n160# 3 3 2892 698
p dbithigh_7/addsub1_0/aa dbithigh_7/addsub1_0/a Vdd 3 3 2866 678
n GND dbithigh_7/addsub1_0/a_n24_n160# GND 3 3 2905 698
n dbithigh_7/b dbithigh_7/addsub1_0/a_n24_n160# GND 3 3 2916 689
p dbithigh_7/addsub1_0/cc dbithigh_7/addsub1_0/c Vdd 3 3 2919 676
p dbithigh_7/addsub1_0/bb dbithigh_7/a Vdd 3 3 2890 669
n dbithigh_7/addsub1_0/cc dbithigh_7/addsub1_0/c GND 3 3 2919 656
n dbithigh_7/addsub1_0/bb dbithigh_7/a GND 3 3 2890 645
n dbithigh_7/addsub1_0/aa dbithigh_7/addsub1_0/a GND 3 3 2866 637
p dbithigh_7/reg1_0/a_4_n23# Vdd dbithigh_7/bb 4 4 2893 996
p rstb Vdd dbithigh_7/bb 2 4 2913 996
p dbithigh_7/bb Vdd dbithigh_7/b 2 4 2929 996
p dbithigh_7/out Vdd dbithigh_7/reg1_0/a_n3_n15# 2 4 2862 988
p clk dbithigh_7/reg1_0/a_n3_n15# dbithigh_7/reg1_0/a_n12_n51# 2 4 2869 988
p clk Vdd dbithigh_7/reg1_0/a_4_n23# 2 4 2869 980
n dbithigh_7/bb GND dbithigh_7/b 3 4 2928 966
n clk dbithigh_7/bb dbithigh_7/reg1_0/a_40_n51# 2 4 2909 962
n dbithigh_7/out dbithigh_7/reg1_0/a_n12_n51# GND 2 4 2860 952
n clk GND dbithigh_7/reg1_0/a_4_n51# 2 4 2869 952
n dbithigh_7/reg1_0/a_n12_n51# dbithigh_7/reg1_0/a_4_n51# dbithigh_7/reg1_0/a_4_n23# 4 4 2885 952
n dbithigh_7/reg1_0/a_4_n23# GND dbithigh_7/reg1_0/a_40_n51# 2 4 2905 952
p dbithigh_7/2to1mux_0/a_n2_n14# Vdd dbithigh_7/2to1mux_0/a_14_7# 2 4 2891 1064
p sel1 dbithigh_7/2to1mux_0/a_14_7# dbithigh_7/out 2 4 2902 1064
p test3 dbithigh_7/out dbithigh_7/2to1mux_0/a_33_7# 2 4 2910 1064
p dbithigh_7/bb dbithigh_7/2to1mux_0/a_33_7# Vdd 2 4 2918 1064
p divisorin_0 Vdd dbithigh_7/2to1mux_0/a_n2_n14# 2 4 2875 1057
n divisorin_0 GND dbithigh_7/2to1mux_0/a_n2_n14# 2 4 2875 1043
n dbithigh_7/2to1mux_0/a_n2_n14# dbithigh_7/2to1mux_0/a_10_n14# dbithigh_7/out 2 4 2894 1043
n sel1 dbithigh_7/out dbithigh_7/2to1mux_0/a_10_n14# 2 4 2902 1043
n test3 dbithigh_7/2to1mux_0/a_10_n14# GND 2 4 2910 1035
n dbithigh_7/bb GND dbithigh_7/2to1mux_0/a_10_n14# 2 4 2918 1035
p dbithigh_6/reg1_1/a_4_n23# Vdd dbithigh_6/reg1_1/Qb 4 4 2582 47
p rstb Vdd dbithigh_6/reg1_1/Qb 2 4 2602 47
p dbithigh_6/reg1_1/Qb Vdd remainder_0 2 4 2618 47
p dbithigh_6/reg1_1/D Vdd dbithigh_6/reg1_1/a_n3_n15# 2 4 2551 39
p clk dbithigh_6/reg1_1/a_n3_n15# dbithigh_6/reg1_1/a_n12_n51# 2 4 2558 39
p clk Vdd dbithigh_6/reg1_1/a_4_n23# 2 4 2558 31
n dbithigh_6/reg1_1/Qb GND remainder_0 3 4 2617 17
n clk dbithigh_6/reg1_1/Qb dbithigh_6/reg1_1/a_40_n51# 2 4 2598 13
n dbithigh_6/reg1_1/D dbithigh_6/reg1_1/a_n12_n51# GND 2 4 2549 3
n clk GND dbithigh_6/reg1_1/a_4_n51# 2 4 2558 3
n dbithigh_6/reg1_1/a_n12_n51# dbithigh_6/reg1_1/a_4_n51# dbithigh_6/reg1_1/a_4_n23# 4 4 2574 3
n dbithigh_6/reg1_1/a_4_n23# GND dbithigh_6/reg1_1/a_40_n51# 2 4 2594 3
p controller_0/shiftb dbithigh_7/mux1_0/O dbithigh_6/reg1_1/D 2 4 2612 113
n shift dbithigh_7/mux1_0/O dbithigh_6/reg1_1/D 2 4 2598 105
p shift dbithigh_6/mux1_0/O dbithigh_6/reg1_1/D 2 4 2585 150
n controller_0/shiftb dbithigh_6/mux1_0/O dbithigh_6/reg1_1/D 2 4 2571 142
p dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 2 4 2607 247
p controller_0/sel1b dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# dbithigh_6/mux1_0/O 2 4 2618 247
p sel0 dbithigh_6/mux1_0/O dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 2 4 2626 247
p dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# Vdd 2 4 2634 247
p dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/D Vdd dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 2591 240
n dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 2591 226
n dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# dbithigh_6/mux1_0/O 2 4 2610 226
n controller_0/sel1b dbithigh_6/mux1_0/O dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 2618 226
n sel0 dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# GND 2 4 2626 218
n dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 2634 218
p dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 2 4 2607 320
p controller_0/sel1b dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 2618 320
p sel0 dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 2 4 2626 320
p testt dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# Vdd 2 4 2634 320
p dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/D Vdd dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 2591 313
n dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/D GND dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 2591 299
n dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 2610 299
n controller_0/sel1b dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 2618 299
n sel0 dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# GND 2 4 2626 291
n testt GND dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 2634 291
p dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 2462 245
p test3 dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 2473 245
p sel1 dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/D dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 2481 245
p dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 2489 245
p dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/D Vdd dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 2446 238
n dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 2446 224
n dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 2465 224
n test3 dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/D dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 2473 224
n sel1 dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 2481 216
n dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 2489 216
p dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 2462 318
p test3 dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 2473 318
p sel1 dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 2481 318
p GND dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 2489 318
p remainder_0 Vdd dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 2446 311
n remainder_0 GND dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 2446 297
n dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 2465 297
n test3 dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 2473 297
n sel1 dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 2481 289
n GND GND dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 2489 289
p dbithigh_6/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_6/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 2544 501
p inbit dbithigh_6/real21mux_0/2to1muxfixed_1/a_14_7# dbithigh_6/c 2 4 2555 501
p dbithigh_7/add dbithigh_6/c dbithigh_6/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 2563 501
p dbithigh_6/real21mux_0/2to1muxfixed_0/D dbithigh_6/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 2571 501
p dbithigh_6/real21mux_0/2to1muxfixed_0/D Vdd dbithigh_6/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 2528 494
n dbithigh_6/real21mux_0/2to1muxfixed_0/D GND dbithigh_6/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 2528 480
n dbithigh_6/real21mux_0/2to1muxfixed_1/a_n2_n14# dbithigh_6/real21mux_0/2to1muxfixed_1/a_10_n14# dbithigh_6/c 2 4 2547 480
n inbit dbithigh_6/c dbithigh_6/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 2555 480
n dbithigh_7/add dbithigh_6/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 2563 472
n dbithigh_6/real21mux_0/2to1muxfixed_0/D GND dbithigh_6/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 2571 472
p dbithigh_6/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_6/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 2544 574
p inbit dbithigh_6/real21mux_0/2to1muxfixed_0/a_14_7# dbithigh_6/real21mux_0/2to1muxfixed_0/D 2 4 2555 574
p dbithigh_7/add dbithigh_6/real21mux_0/2to1muxfixed_0/D dbithigh_6/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 2563 574
p dbithigh_6/addsub1_0/c dbithigh_6/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 2571 574
p dbithigh_6/addsub1_0/a Vdd dbithigh_6/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 2528 567
n dbithigh_6/addsub1_0/a GND dbithigh_6/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 2528 553
n dbithigh_6/real21mux_0/2to1muxfixed_0/a_n2_n14# dbithigh_6/real21mux_0/2to1muxfixed_0/a_10_n14# dbithigh_6/real21mux_0/2to1muxfixed_0/D 2 4 2547 553
n inbit dbithigh_6/real21mux_0/2to1muxfixed_0/D dbithigh_6/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 2555 553
n dbithigh_7/add dbithigh_6/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 2563 545
n dbithigh_6/addsub1_0/c GND dbithigh_6/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 2571 545
p dbithigh_7/c dbithigh_6/addsub1_0/aa dbithigh_6/addsub1_0/a_n11_16# 3 3 2548 874
p remainder_0 dbithigh_6/addsub1_0/a_n11_16# Vdd 3 3 2569 874
p dbithigh_6/b dbithigh_6/addsub1_0/a_n11_16# Vdd 3 3 2559 867
p dbithigh_6/b dbithigh_6/addsub1_0/aa dbithigh_6/addsub1_0/a_0_1# 3 3 2559 859
p remainder_0 dbithigh_6/addsub1_0/a_0_1# Vdd 3 3 2569 859
n dbithigh_6/b dbithigh_6/addsub1_0/aa dbithigh_6/addsub1_0/a_0_n13# 3 3 2559 845
n remainder_0 dbithigh_6/addsub1_0/a_0_n13# GND 3 3 2569 845
n dbithigh_7/c dbithigh_6/addsub1_0/aa dbithigh_6/addsub1_0/a_n11_n21# 3 3 2548 837
n remainder_0 dbithigh_6/addsub1_0/a_n11_n21# GND 3 3 2569 837
n dbithigh_6/b dbithigh_6/addsub1_0/a_n11_n21# GND 3 3 2559 828
p dbithigh_7/c dbithigh_6/addsub1_0/bb dbithigh_6/addsub1_0/a_n11_n44# 3 3 2548 814
p dbithigh_6/b dbithigh_6/addsub1_0/a_n11_n44# dbithigh_6/addsub1_0/a_0_n44# 3 3 2559 814
p remainder_0 dbithigh_6/addsub1_0/a_0_n44# Vdd 3 3 2571 814
p dbithigh_6/addsub1_0/aa dbithigh_6/addsub1_0/bb dbithigh_6/addsub1_0/a_n24_n59# 3 3 2535 799
p dbithigh_6/b dbithigh_6/addsub1_0/a_n24_n59# Vdd 3 3 2559 807
p dbithigh_7/c dbithigh_6/addsub1_0/a_n24_n59# Vdd 3 3 2548 799
p remainder_0 dbithigh_6/addsub1_0/a_n24_n59# Vdd 3 3 2571 795
n dbithigh_7/c dbithigh_6/addsub1_0/bb dbithigh_6/addsub1_0/a_n11_n78# 3 3 2548 780
n dbithigh_6/b dbithigh_6/addsub1_0/a_n11_n78# dbithigh_6/addsub1_0/a_0_n78# 3 3 2559 780
n remainder_0 dbithigh_6/addsub1_0/a_0_n78# GND 3 3 2571 780
n dbithigh_6/addsub1_0/aa dbithigh_6/addsub1_0/bb dbithigh_6/addsub1_0/a_n24_n86# 3 3 2535 772
n dbithigh_7/c dbithigh_6/addsub1_0/a_n24_n86# GND 3 3 2548 772
n dbithigh_6/b dbithigh_6/addsub1_0/a_n24_n86# GND 3 3 2559 764
n remainder_0 dbithigh_6/addsub1_0/a_n24_n86# GND 3 3 2571 756
p dbithigh_6/b dbithigh_6/addsub1_0/a_n24_n130# Vdd 3 3 2559 738
p testt dbithigh_6/addsub1_0/cc dbithigh_6/addsub1_0/a_n24_n130# 3 3 2535 728
p dbithigh_7/c dbithigh_6/addsub1_0/a_n24_n130# Vdd 3 3 2548 728
p dbithigh_7/c dbithigh_6/addsub1_0/a_n24_n130# dbithigh_6/addsub1_0/a_n11_n139# 3 3 2548 719
p dbithigh_6/b dbithigh_6/addsub1_0/a_n11_n139# dbithigh_6/addsub1_0/cc 3 3 2559 719
n dbithigh_7/c dbithigh_6/addsub1_0/cc dbithigh_6/addsub1_0/a_n11_n153# 3 3 2548 705
n dbithigh_6/b dbithigh_6/addsub1_0/a_n11_n153# GND 3 3 2559 705
n testt dbithigh_6/addsub1_0/cc dbithigh_6/addsub1_0/a_n24_n160# 3 3 2535 698
p dbithigh_6/addsub1_0/aa dbithigh_6/addsub1_0/a Vdd 3 3 2509 678
n dbithigh_7/c dbithigh_6/addsub1_0/a_n24_n160# GND 3 3 2548 698
n dbithigh_6/b dbithigh_6/addsub1_0/a_n24_n160# GND 3 3 2559 689
p dbithigh_6/addsub1_0/cc dbithigh_6/addsub1_0/c Vdd 3 3 2562 676
p dbithigh_6/addsub1_0/bb testt Vdd 3 3 2533 669
n dbithigh_6/addsub1_0/cc dbithigh_6/addsub1_0/c GND 3 3 2562 656
n dbithigh_6/addsub1_0/bb testt GND 3 3 2533 645
n dbithigh_6/addsub1_0/aa dbithigh_6/addsub1_0/a GND 3 3 2509 637
p dbithigh_6/reg1_0/a_4_n23# Vdd dbithigh_6/bb 4 4 2536 996
p rstb Vdd dbithigh_6/bb 2 4 2556 996
p dbithigh_6/bb Vdd dbithigh_6/b 2 4 2572 996
p dbithigh_6/out Vdd dbithigh_6/reg1_0/a_n3_n15# 2 4 2505 988
p clk dbithigh_6/reg1_0/a_n3_n15# dbithigh_6/reg1_0/a_n12_n51# 2 4 2512 988
p clk Vdd dbithigh_6/reg1_0/a_4_n23# 2 4 2512 980
n dbithigh_6/bb GND dbithigh_6/b 3 4 2571 966
n clk dbithigh_6/bb dbithigh_6/reg1_0/a_40_n51# 2 4 2552 962
n dbithigh_6/out dbithigh_6/reg1_0/a_n12_n51# GND 2 4 2503 952
n clk GND dbithigh_6/reg1_0/a_4_n51# 2 4 2512 952
n dbithigh_6/reg1_0/a_n12_n51# dbithigh_6/reg1_0/a_4_n51# dbithigh_6/reg1_0/a_4_n23# 4 4 2528 952
n dbithigh_6/reg1_0/a_4_n23# GND dbithigh_6/reg1_0/a_40_n51# 2 4 2548 952
p dbithigh_6/2to1mux_0/a_n2_n14# Vdd dbithigh_6/2to1mux_0/a_14_7# 2 4 2534 1064
p sel1 dbithigh_6/2to1mux_0/a_14_7# dbithigh_6/out 2 4 2545 1064
p test3 dbithigh_6/out dbithigh_6/2to1mux_0/a_33_7# 2 4 2553 1064
p dbithigh_6/bb dbithigh_6/2to1mux_0/a_33_7# Vdd 2 4 2561 1064
p divisorin_1 Vdd dbithigh_6/2to1mux_0/a_n2_n14# 2 4 2518 1057
n divisorin_1 GND dbithigh_6/2to1mux_0/a_n2_n14# 2 4 2518 1043
n dbithigh_6/2to1mux_0/a_n2_n14# dbithigh_6/2to1mux_0/a_10_n14# dbithigh_6/out 2 4 2537 1043
n sel1 dbithigh_6/out dbithigh_6/2to1mux_0/a_10_n14# 2 4 2545 1043
n test3 dbithigh_6/2to1mux_0/a_10_n14# GND 2 4 2553 1035
n dbithigh_6/bb GND dbithigh_6/2to1mux_0/a_10_n14# 2 4 2561 1035
p dbithigh_5/reg1_1/a_4_n23# Vdd dbithigh_5/reg1_1/Qb 4 4 2234 47
p rstb Vdd dbithigh_5/reg1_1/Qb 2 4 2254 47
p dbithigh_5/reg1_1/Qb Vdd remainder_1 2 4 2270 47
p dbithigh_5/reg1_1/D Vdd dbithigh_5/reg1_1/a_n3_n15# 2 4 2203 39
p clk dbithigh_5/reg1_1/a_n3_n15# dbithigh_5/reg1_1/a_n12_n51# 2 4 2210 39
p clk Vdd dbithigh_5/reg1_1/a_4_n23# 2 4 2210 31
n dbithigh_5/reg1_1/Qb GND remainder_1 3 4 2269 17
n clk dbithigh_5/reg1_1/Qb dbithigh_5/reg1_1/a_40_n51# 2 4 2250 13
n dbithigh_5/reg1_1/D dbithigh_5/reg1_1/a_n12_n51# GND 2 4 2201 3
n clk GND dbithigh_5/reg1_1/a_4_n51# 2 4 2210 3
n dbithigh_5/reg1_1/a_n12_n51# dbithigh_5/reg1_1/a_4_n51# dbithigh_5/reg1_1/a_4_n23# 4 4 2226 3
n dbithigh_5/reg1_1/a_4_n23# GND dbithigh_5/reg1_1/a_40_n51# 2 4 2246 3
p controller_0/shiftb dbithigh_6/mux1_0/O dbithigh_5/reg1_1/D 2 4 2264 113
n shift dbithigh_6/mux1_0/O dbithigh_5/reg1_1/D 2 4 2250 105
p shift dbithigh_5/mux1_0/O dbithigh_5/reg1_1/D 2 4 2237 150
n controller_0/shiftb dbithigh_5/mux1_0/O dbithigh_5/reg1_1/D 2 4 2223 142
p dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 2 4 2259 247
p controller_0/sel1b dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# dbithigh_5/mux1_0/O 2 4 2270 247
p sel0 dbithigh_5/mux1_0/O dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 2 4 2278 247
p dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# Vdd 2 4 2286 247
p dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/D Vdd dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 2243 240
n dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 2243 226
n dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# dbithigh_5/mux1_0/O 2 4 2262 226
n controller_0/sel1b dbithigh_5/mux1_0/O dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 2270 226
n sel0 dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# GND 2 4 2278 218
n dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 2286 218
p dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 2 4 2259 320
p controller_0/sel1b dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 2270 320
p sel0 dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 2 4 2278 320
p dbithigh_5/a dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# Vdd 2 4 2286 320
p dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/D Vdd dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 2243 313
n dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/D GND dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 2243 299
n dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 2262 299
n controller_0/sel1b dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 2270 299
n sel0 dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# GND 2 4 2278 291
n dbithigh_5/a GND dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 2286 291
p dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 2114 245
p test3 dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 2125 245
p sel1 dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/D dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 2133 245
p dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 2141 245
p dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/D Vdd dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 2098 238
n dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 2098 224
n dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 2117 224
n test3 dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/D dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 2125 224
n sel1 dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 2133 216
n dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 2141 216
p dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 2114 318
p test3 dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 2125 318
p sel1 dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 2133 318
p GND dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 2141 318
p remainder_1 Vdd dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 2098 311
n remainder_1 GND dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 2098 297
n dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 2117 297
n test3 dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 2125 297
n sel1 dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 2133 289
n GND GND dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 2141 289
p dbithigh_5/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_5/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 2196 501
p inbit dbithigh_5/real21mux_0/2to1muxfixed_1/a_14_7# dbithigh_5/c 2 4 2207 501
p dbithigh_7/add dbithigh_5/c dbithigh_5/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 2215 501
p dbithigh_5/real21mux_0/2to1muxfixed_0/D dbithigh_5/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 2223 501
p dbithigh_5/real21mux_0/2to1muxfixed_0/D Vdd dbithigh_5/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 2180 494
n dbithigh_5/real21mux_0/2to1muxfixed_0/D GND dbithigh_5/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 2180 480
n dbithigh_5/real21mux_0/2to1muxfixed_1/a_n2_n14# dbithigh_5/real21mux_0/2to1muxfixed_1/a_10_n14# dbithigh_5/c 2 4 2199 480
n inbit dbithigh_5/c dbithigh_5/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 2207 480
n dbithigh_7/add dbithigh_5/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 2215 472
n dbithigh_5/real21mux_0/2to1muxfixed_0/D GND dbithigh_5/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 2223 472
p dbithigh_5/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_5/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 2196 574
p inbit dbithigh_5/real21mux_0/2to1muxfixed_0/a_14_7# dbithigh_5/real21mux_0/2to1muxfixed_0/D 2 4 2207 574
p dbithigh_7/add dbithigh_5/real21mux_0/2to1muxfixed_0/D dbithigh_5/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 2215 574
p dbithigh_5/addsub1_0/c dbithigh_5/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 2223 574
p dbithigh_5/addsub1_0/a Vdd dbithigh_5/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 2180 567
n dbithigh_5/addsub1_0/a GND dbithigh_5/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 2180 553
n dbithigh_5/real21mux_0/2to1muxfixed_0/a_n2_n14# dbithigh_5/real21mux_0/2to1muxfixed_0/a_10_n14# dbithigh_5/real21mux_0/2to1muxfixed_0/D 2 4 2199 553
n inbit dbithigh_5/real21mux_0/2to1muxfixed_0/D dbithigh_5/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 2207 553
n dbithigh_7/add dbithigh_5/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 2215 545
n dbithigh_5/addsub1_0/c GND dbithigh_5/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 2223 545
p dbithigh_6/c dbithigh_5/addsub1_0/aa dbithigh_5/addsub1_0/a_n11_16# 3 3 2200 874
p remainder_1 dbithigh_5/addsub1_0/a_n11_16# Vdd 3 3 2221 874
p dbithigh_5/b dbithigh_5/addsub1_0/a_n11_16# Vdd 3 3 2211 867
p dbithigh_5/b dbithigh_5/addsub1_0/aa dbithigh_5/addsub1_0/a_0_1# 3 3 2211 859
p remainder_1 dbithigh_5/addsub1_0/a_0_1# Vdd 3 3 2221 859
n dbithigh_5/b dbithigh_5/addsub1_0/aa dbithigh_5/addsub1_0/a_0_n13# 3 3 2211 845
n remainder_1 dbithigh_5/addsub1_0/a_0_n13# GND 3 3 2221 845
n dbithigh_6/c dbithigh_5/addsub1_0/aa dbithigh_5/addsub1_0/a_n11_n21# 3 3 2200 837
n remainder_1 dbithigh_5/addsub1_0/a_n11_n21# GND 3 3 2221 837
n dbithigh_5/b dbithigh_5/addsub1_0/a_n11_n21# GND 3 3 2211 828
p dbithigh_6/c dbithigh_5/addsub1_0/bb dbithigh_5/addsub1_0/a_n11_n44# 3 3 2200 814
p dbithigh_5/b dbithigh_5/addsub1_0/a_n11_n44# dbithigh_5/addsub1_0/a_0_n44# 3 3 2211 814
p remainder_1 dbithigh_5/addsub1_0/a_0_n44# Vdd 3 3 2223 814
p dbithigh_5/addsub1_0/aa dbithigh_5/addsub1_0/bb dbithigh_5/addsub1_0/a_n24_n59# 3 3 2187 799
p dbithigh_5/b dbithigh_5/addsub1_0/a_n24_n59# Vdd 3 3 2211 807
p dbithigh_6/c dbithigh_5/addsub1_0/a_n24_n59# Vdd 3 3 2200 799
p remainder_1 dbithigh_5/addsub1_0/a_n24_n59# Vdd 3 3 2223 795
n dbithigh_6/c dbithigh_5/addsub1_0/bb dbithigh_5/addsub1_0/a_n11_n78# 3 3 2200 780
n dbithigh_5/b dbithigh_5/addsub1_0/a_n11_n78# dbithigh_5/addsub1_0/a_0_n78# 3 3 2211 780
n remainder_1 dbithigh_5/addsub1_0/a_0_n78# GND 3 3 2223 780
n dbithigh_5/addsub1_0/aa dbithigh_5/addsub1_0/bb dbithigh_5/addsub1_0/a_n24_n86# 3 3 2187 772
n dbithigh_6/c dbithigh_5/addsub1_0/a_n24_n86# GND 3 3 2200 772
n dbithigh_5/b dbithigh_5/addsub1_0/a_n24_n86# GND 3 3 2211 764
n remainder_1 dbithigh_5/addsub1_0/a_n24_n86# GND 3 3 2223 756
p dbithigh_5/b dbithigh_5/addsub1_0/a_n24_n130# Vdd 3 3 2211 738
p dbithigh_5/a dbithigh_5/addsub1_0/cc dbithigh_5/addsub1_0/a_n24_n130# 3 3 2187 728
p dbithigh_6/c dbithigh_5/addsub1_0/a_n24_n130# Vdd 3 3 2200 728
p dbithigh_6/c dbithigh_5/addsub1_0/a_n24_n130# dbithigh_5/addsub1_0/a_n11_n139# 3 3 2200 719
p dbithigh_5/b dbithigh_5/addsub1_0/a_n11_n139# dbithigh_5/addsub1_0/cc 3 3 2211 719
n dbithigh_6/c dbithigh_5/addsub1_0/cc dbithigh_5/addsub1_0/a_n11_n153# 3 3 2200 705
n dbithigh_5/b dbithigh_5/addsub1_0/a_n11_n153# GND 3 3 2211 705
n dbithigh_5/a dbithigh_5/addsub1_0/cc dbithigh_5/addsub1_0/a_n24_n160# 3 3 2187 698
p dbithigh_5/addsub1_0/aa dbithigh_5/addsub1_0/a Vdd 3 3 2161 678
n dbithigh_6/c dbithigh_5/addsub1_0/a_n24_n160# GND 3 3 2200 698
n dbithigh_5/b dbithigh_5/addsub1_0/a_n24_n160# GND 3 3 2211 689
p dbithigh_5/addsub1_0/cc dbithigh_5/addsub1_0/c Vdd 3 3 2214 676
p dbithigh_5/addsub1_0/bb dbithigh_5/a Vdd 3 3 2185 669
n dbithigh_5/addsub1_0/cc dbithigh_5/addsub1_0/c GND 3 3 2214 656
n dbithigh_5/addsub1_0/bb dbithigh_5/a GND 3 3 2185 645
n dbithigh_5/addsub1_0/aa dbithigh_5/addsub1_0/a GND 3 3 2161 637
p dbithigh_5/reg1_0/a_4_n23# Vdd dbithigh_5/bb 4 4 2188 996
p rstb Vdd dbithigh_5/bb 2 4 2208 996
p dbithigh_5/bb Vdd dbithigh_5/b 2 4 2224 996
p dbithigh_5/out Vdd dbithigh_5/reg1_0/a_n3_n15# 2 4 2157 988
p clk dbithigh_5/reg1_0/a_n3_n15# dbithigh_5/reg1_0/a_n12_n51# 2 4 2164 988
p clk Vdd dbithigh_5/reg1_0/a_4_n23# 2 4 2164 980
n dbithigh_5/bb GND dbithigh_5/b 3 4 2223 966
n clk dbithigh_5/bb dbithigh_5/reg1_0/a_40_n51# 2 4 2204 962
n dbithigh_5/out dbithigh_5/reg1_0/a_n12_n51# GND 2 4 2155 952
n clk GND dbithigh_5/reg1_0/a_4_n51# 2 4 2164 952
n dbithigh_5/reg1_0/a_n12_n51# dbithigh_5/reg1_0/a_4_n51# dbithigh_5/reg1_0/a_4_n23# 4 4 2180 952
n dbithigh_5/reg1_0/a_4_n23# GND dbithigh_5/reg1_0/a_40_n51# 2 4 2200 952
p dbithigh_5/2to1mux_0/a_n2_n14# Vdd dbithigh_5/2to1mux_0/a_14_7# 2 4 2186 1064
p sel1 dbithigh_5/2to1mux_0/a_14_7# dbithigh_5/out 2 4 2197 1064
p test3 dbithigh_5/out dbithigh_5/2to1mux_0/a_33_7# 2 4 2205 1064
p dbithigh_5/bb dbithigh_5/2to1mux_0/a_33_7# Vdd 2 4 2213 1064
p divisorin_2 Vdd dbithigh_5/2to1mux_0/a_n2_n14# 2 4 2170 1057
n divisorin_2 GND dbithigh_5/2to1mux_0/a_n2_n14# 2 4 2170 1043
n dbithigh_5/2to1mux_0/a_n2_n14# dbithigh_5/2to1mux_0/a_10_n14# dbithigh_5/out 2 4 2189 1043
n sel1 dbithigh_5/out dbithigh_5/2to1mux_0/a_10_n14# 2 4 2197 1043
n test3 dbithigh_5/2to1mux_0/a_10_n14# GND 2 4 2205 1035
n dbithigh_5/bb GND dbithigh_5/2to1mux_0/a_10_n14# 2 4 2213 1035
p dbithigh_4/reg1_1/a_4_n23# Vdd dbithigh_4/reg1_1/Qb 4 4 1874 47
p rstb Vdd dbithigh_4/reg1_1/Qb 2 4 1894 47
p dbithigh_4/reg1_1/Qb Vdd remainder_2 2 4 1910 47
p dbithigh_4/reg1_1/D Vdd dbithigh_4/reg1_1/a_n3_n15# 2 4 1843 39
p clk dbithigh_4/reg1_1/a_n3_n15# dbithigh_4/reg1_1/a_n12_n51# 2 4 1850 39
p clk Vdd dbithigh_4/reg1_1/a_4_n23# 2 4 1850 31
n dbithigh_4/reg1_1/Qb GND remainder_2 3 4 1909 17
n clk dbithigh_4/reg1_1/Qb dbithigh_4/reg1_1/a_40_n51# 2 4 1890 13
n dbithigh_4/reg1_1/D dbithigh_4/reg1_1/a_n12_n51# GND 2 4 1841 3
n clk GND dbithigh_4/reg1_1/a_4_n51# 2 4 1850 3
n dbithigh_4/reg1_1/a_n12_n51# dbithigh_4/reg1_1/a_4_n51# dbithigh_4/reg1_1/a_4_n23# 4 4 1866 3
n dbithigh_4/reg1_1/a_4_n23# GND dbithigh_4/reg1_1/a_40_n51# 2 4 1886 3
p controller_0/shiftb dbithigh_5/mux1_0/O dbithigh_4/reg1_1/D 2 4 1904 113
n shift dbithigh_5/mux1_0/O dbithigh_4/reg1_1/D 2 4 1890 105
p shift dbithigh_4/mux1_0/O dbithigh_4/reg1_1/D 2 4 1877 150
n controller_0/shiftb dbithigh_4/mux1_0/O dbithigh_4/reg1_1/D 2 4 1863 142
p dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 2 4 1899 247
p controller_0/sel1b dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# dbithigh_4/mux1_0/O 2 4 1910 247
p sel0 dbithigh_4/mux1_0/O dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 2 4 1918 247
p dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# Vdd 2 4 1926 247
p dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/D Vdd dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 1883 240
n dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 1883 226
n dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# dbithigh_4/mux1_0/O 2 4 1902 226
n controller_0/sel1b dbithigh_4/mux1_0/O dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 1910 226
n sel0 dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# GND 2 4 1918 218
n dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 1926 218
p dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 2 4 1899 320
p controller_0/sel1b dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 1910 320
p sel0 dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 2 4 1918 320
p dbithigh_4/a dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# Vdd 2 4 1926 320
p dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/D Vdd dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 1883 313
n dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/D GND dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 1883 299
n dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 1902 299
n controller_0/sel1b dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 1910 299
n sel0 dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# GND 2 4 1918 291
n dbithigh_4/a GND dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 1926 291
p dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 1754 245
p test3 dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 1765 245
p sel1 dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/D dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 1773 245
p dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 1781 245
p dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/D Vdd dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 1738 238
n dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 1738 224
n dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 1757 224
n test3 dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/D dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 1765 224
n sel1 dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 1773 216
n dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 1781 216
p dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 1754 318
p test3 dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 1765 318
p sel1 dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 1773 318
p GND dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 1781 318
p remainder_2 Vdd dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 1738 311
n remainder_2 GND dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 1738 297
n dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 1757 297
n test3 dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 1765 297
n sel1 dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 1773 289
n GND GND dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 1781 289
p dbithigh_4/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_4/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 1836 501
p inbit dbithigh_4/real21mux_0/2to1muxfixed_1/a_14_7# dbithigh_4/c 2 4 1847 501
p dbithigh_7/add dbithigh_4/c dbithigh_4/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 1855 501
p dbithigh_4/real21mux_0/2to1muxfixed_0/D dbithigh_4/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 1863 501
p dbithigh_4/real21mux_0/2to1muxfixed_0/D Vdd dbithigh_4/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 1820 494
n dbithigh_4/real21mux_0/2to1muxfixed_0/D GND dbithigh_4/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 1820 480
n dbithigh_4/real21mux_0/2to1muxfixed_1/a_n2_n14# dbithigh_4/real21mux_0/2to1muxfixed_1/a_10_n14# dbithigh_4/c 2 4 1839 480
n inbit dbithigh_4/c dbithigh_4/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 1847 480
n dbithigh_7/add dbithigh_4/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 1855 472
n dbithigh_4/real21mux_0/2to1muxfixed_0/D GND dbithigh_4/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 1863 472
p dbithigh_4/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_4/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 1836 574
p inbit dbithigh_4/real21mux_0/2to1muxfixed_0/a_14_7# dbithigh_4/real21mux_0/2to1muxfixed_0/D 2 4 1847 574
p dbithigh_7/add dbithigh_4/real21mux_0/2to1muxfixed_0/D dbithigh_4/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 1855 574
p dbithigh_4/addsub1_0/c dbithigh_4/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 1863 574
p dbithigh_4/addsub1_0/a Vdd dbithigh_4/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 1820 567
n dbithigh_4/addsub1_0/a GND dbithigh_4/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 1820 553
n dbithigh_4/real21mux_0/2to1muxfixed_0/a_n2_n14# dbithigh_4/real21mux_0/2to1muxfixed_0/a_10_n14# dbithigh_4/real21mux_0/2to1muxfixed_0/D 2 4 1839 553
n inbit dbithigh_4/real21mux_0/2to1muxfixed_0/D dbithigh_4/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 1847 553
n dbithigh_7/add dbithigh_4/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 1855 545
n dbithigh_4/addsub1_0/c GND dbithigh_4/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 1863 545
p dbithigh_5/c dbithigh_4/addsub1_0/aa dbithigh_4/addsub1_0/a_n11_16# 3 3 1840 874
p remainder_2 dbithigh_4/addsub1_0/a_n11_16# Vdd 3 3 1861 874
p dbithigh_4/b dbithigh_4/addsub1_0/a_n11_16# Vdd 3 3 1851 867
p dbithigh_4/b dbithigh_4/addsub1_0/aa dbithigh_4/addsub1_0/a_0_1# 3 3 1851 859
p remainder_2 dbithigh_4/addsub1_0/a_0_1# Vdd 3 3 1861 859
n dbithigh_4/b dbithigh_4/addsub1_0/aa dbithigh_4/addsub1_0/a_0_n13# 3 3 1851 845
n remainder_2 dbithigh_4/addsub1_0/a_0_n13# GND 3 3 1861 845
n dbithigh_5/c dbithigh_4/addsub1_0/aa dbithigh_4/addsub1_0/a_n11_n21# 3 3 1840 837
n remainder_2 dbithigh_4/addsub1_0/a_n11_n21# GND 3 3 1861 837
n dbithigh_4/b dbithigh_4/addsub1_0/a_n11_n21# GND 3 3 1851 828
p dbithigh_5/c dbithigh_4/addsub1_0/bb dbithigh_4/addsub1_0/a_n11_n44# 3 3 1840 814
p dbithigh_4/b dbithigh_4/addsub1_0/a_n11_n44# dbithigh_4/addsub1_0/a_0_n44# 3 3 1851 814
p remainder_2 dbithigh_4/addsub1_0/a_0_n44# Vdd 3 3 1863 814
p dbithigh_4/addsub1_0/aa dbithigh_4/addsub1_0/bb dbithigh_4/addsub1_0/a_n24_n59# 3 3 1827 799
p dbithigh_4/b dbithigh_4/addsub1_0/a_n24_n59# Vdd 3 3 1851 807
p dbithigh_5/c dbithigh_4/addsub1_0/a_n24_n59# Vdd 3 3 1840 799
p remainder_2 dbithigh_4/addsub1_0/a_n24_n59# Vdd 3 3 1863 795
n dbithigh_5/c dbithigh_4/addsub1_0/bb dbithigh_4/addsub1_0/a_n11_n78# 3 3 1840 780
n dbithigh_4/b dbithigh_4/addsub1_0/a_n11_n78# dbithigh_4/addsub1_0/a_0_n78# 3 3 1851 780
n remainder_2 dbithigh_4/addsub1_0/a_0_n78# GND 3 3 1863 780
n dbithigh_4/addsub1_0/aa dbithigh_4/addsub1_0/bb dbithigh_4/addsub1_0/a_n24_n86# 3 3 1827 772
n dbithigh_5/c dbithigh_4/addsub1_0/a_n24_n86# GND 3 3 1840 772
n dbithigh_4/b dbithigh_4/addsub1_0/a_n24_n86# GND 3 3 1851 764
n remainder_2 dbithigh_4/addsub1_0/a_n24_n86# GND 3 3 1863 756
p dbithigh_4/b dbithigh_4/addsub1_0/a_n24_n130# Vdd 3 3 1851 738
p dbithigh_4/a dbithigh_4/addsub1_0/cc dbithigh_4/addsub1_0/a_n24_n130# 3 3 1827 728
p dbithigh_5/c dbithigh_4/addsub1_0/a_n24_n130# Vdd 3 3 1840 728
p dbithigh_5/c dbithigh_4/addsub1_0/a_n24_n130# dbithigh_4/addsub1_0/a_n11_n139# 3 3 1840 719
p dbithigh_4/b dbithigh_4/addsub1_0/a_n11_n139# dbithigh_4/addsub1_0/cc 3 3 1851 719
n dbithigh_5/c dbithigh_4/addsub1_0/cc dbithigh_4/addsub1_0/a_n11_n153# 3 3 1840 705
n dbithigh_4/b dbithigh_4/addsub1_0/a_n11_n153# GND 3 3 1851 705
n dbithigh_4/a dbithigh_4/addsub1_0/cc dbithigh_4/addsub1_0/a_n24_n160# 3 3 1827 698
p dbithigh_4/addsub1_0/aa dbithigh_4/addsub1_0/a Vdd 3 3 1801 678
n dbithigh_5/c dbithigh_4/addsub1_0/a_n24_n160# GND 3 3 1840 698
n dbithigh_4/b dbithigh_4/addsub1_0/a_n24_n160# GND 3 3 1851 689
p dbithigh_4/addsub1_0/cc dbithigh_4/addsub1_0/c Vdd 3 3 1854 676
p dbithigh_4/addsub1_0/bb dbithigh_4/a Vdd 3 3 1825 669
n dbithigh_4/addsub1_0/cc dbithigh_4/addsub1_0/c GND 3 3 1854 656
n dbithigh_4/addsub1_0/bb dbithigh_4/a GND 3 3 1825 645
n dbithigh_4/addsub1_0/aa dbithigh_4/addsub1_0/a GND 3 3 1801 637
p dbithigh_4/reg1_0/a_4_n23# Vdd dbithigh_4/bb 4 4 1828 996
p rstb Vdd dbithigh_4/bb 2 4 1848 996
p dbithigh_4/bb Vdd dbithigh_4/b 2 4 1864 996
p dbithigh_4/out Vdd dbithigh_4/reg1_0/a_n3_n15# 2 4 1797 988
p clk dbithigh_4/reg1_0/a_n3_n15# dbithigh_4/reg1_0/a_n12_n51# 2 4 1804 988
p clk Vdd dbithigh_4/reg1_0/a_4_n23# 2 4 1804 980
n dbithigh_4/bb GND dbithigh_4/b 3 4 1863 966
n clk dbithigh_4/bb dbithigh_4/reg1_0/a_40_n51# 2 4 1844 962
n dbithigh_4/out dbithigh_4/reg1_0/a_n12_n51# GND 2 4 1795 952
n clk GND dbithigh_4/reg1_0/a_4_n51# 2 4 1804 952
n dbithigh_4/reg1_0/a_n12_n51# dbithigh_4/reg1_0/a_4_n51# dbithigh_4/reg1_0/a_4_n23# 4 4 1820 952
n dbithigh_4/reg1_0/a_4_n23# GND dbithigh_4/reg1_0/a_40_n51# 2 4 1840 952
p dbithigh_4/2to1mux_0/a_n2_n14# Vdd dbithigh_4/2to1mux_0/a_14_7# 2 4 1826 1064
p sel1 dbithigh_4/2to1mux_0/a_14_7# dbithigh_4/out 2 4 1837 1064
p test3 dbithigh_4/out dbithigh_4/2to1mux_0/a_33_7# 2 4 1845 1064
p dbithigh_4/bb dbithigh_4/2to1mux_0/a_33_7# Vdd 2 4 1853 1064
p divisorin_3 Vdd dbithigh_4/2to1mux_0/a_n2_n14# 2 4 1810 1057
n divisorin_3 GND dbithigh_4/2to1mux_0/a_n2_n14# 2 4 1810 1043
n dbithigh_4/2to1mux_0/a_n2_n14# dbithigh_4/2to1mux_0/a_10_n14# dbithigh_4/out 2 4 1829 1043
n sel1 dbithigh_4/out dbithigh_4/2to1mux_0/a_10_n14# 2 4 1837 1043
n test3 dbithigh_4/2to1mux_0/a_10_n14# GND 2 4 1845 1035
n dbithigh_4/bb GND dbithigh_4/2to1mux_0/a_10_n14# 2 4 1853 1035
p dbithigh_3/reg1_1/a_4_n23# Vdd dbithigh_3/reg1_1/Qb 4 4 1524 47
p rstb Vdd dbithigh_3/reg1_1/Qb 2 4 1544 47
p dbithigh_3/reg1_1/Qb Vdd remainder_3 2 4 1560 47
p dbithigh_3/reg1_1/D Vdd dbithigh_3/reg1_1/a_n3_n15# 2 4 1493 39
p clk dbithigh_3/reg1_1/a_n3_n15# dbithigh_3/reg1_1/a_n12_n51# 2 4 1500 39
p clk Vdd dbithigh_3/reg1_1/a_4_n23# 2 4 1500 31
n dbithigh_3/reg1_1/Qb GND remainder_3 3 4 1559 17
n clk dbithigh_3/reg1_1/Qb dbithigh_3/reg1_1/a_40_n51# 2 4 1540 13
n dbithigh_3/reg1_1/D dbithigh_3/reg1_1/a_n12_n51# GND 2 4 1491 3
n clk GND dbithigh_3/reg1_1/a_4_n51# 2 4 1500 3
n dbithigh_3/reg1_1/a_n12_n51# dbithigh_3/reg1_1/a_4_n51# dbithigh_3/reg1_1/a_4_n23# 4 4 1516 3
n dbithigh_3/reg1_1/a_4_n23# GND dbithigh_3/reg1_1/a_40_n51# 2 4 1536 3
p controller_0/shiftb dbithigh_4/mux1_0/O dbithigh_3/reg1_1/D 2 4 1554 113
n shift dbithigh_4/mux1_0/O dbithigh_3/reg1_1/D 2 4 1540 105
p shift dbithigh_3/mux1_0/O dbithigh_3/reg1_1/D 2 4 1527 150
n controller_0/shiftb dbithigh_3/mux1_0/O dbithigh_3/reg1_1/D 2 4 1513 142
p dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 2 4 1549 247
p controller_0/sel1b dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# dbithigh_3/mux1_0/O 2 4 1560 247
p sel0 dbithigh_3/mux1_0/O dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 2 4 1568 247
p dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# Vdd 2 4 1576 247
p dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/D Vdd dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 1533 240
n dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 1533 226
n dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# dbithigh_3/mux1_0/O 2 4 1552 226
n controller_0/sel1b dbithigh_3/mux1_0/O dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 1560 226
n sel0 dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# GND 2 4 1568 218
n dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 1576 218
p dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 2 4 1549 320
p controller_0/sel1b dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 1560 320
p sel0 dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 2 4 1568 320
p dbithigh_3/a dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# Vdd 2 4 1576 320
p dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/D Vdd dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 1533 313
n dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/D GND dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 1533 299
n dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 1552 299
n controller_0/sel1b dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 1560 299
n sel0 dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# GND 2 4 1568 291
n dbithigh_3/a GND dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 1576 291
p dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 1404 245
p test3 dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 1415 245
p sel1 dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/D dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 1423 245
p dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 1431 245
p dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/D Vdd dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 1388 238
n dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 1388 224
n dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 1407 224
n test3 dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/D dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 1415 224
n sel1 dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 1423 216
n dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 1431 216
p dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 1404 318
p test3 dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 1415 318
p sel1 dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 1423 318
p GND dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 1431 318
p remainder_3 Vdd dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 1388 311
n remainder_3 GND dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 1388 297
n dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 1407 297
n test3 dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 1415 297
n sel1 dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 1423 289
n GND GND dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 1431 289
p dbithigh_3/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_3/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 1486 501
p inbit dbithigh_3/real21mux_0/2to1muxfixed_1/a_14_7# dbithigh_3/c 2 4 1497 501
p dbithigh_7/add dbithigh_3/c dbithigh_3/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 1505 501
p dbithigh_3/real21mux_0/2to1muxfixed_0/D dbithigh_3/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 1513 501
p dbithigh_3/real21mux_0/2to1muxfixed_0/D Vdd dbithigh_3/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 1470 494
n dbithigh_3/real21mux_0/2to1muxfixed_0/D GND dbithigh_3/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 1470 480
n dbithigh_3/real21mux_0/2to1muxfixed_1/a_n2_n14# dbithigh_3/real21mux_0/2to1muxfixed_1/a_10_n14# dbithigh_3/c 2 4 1489 480
n inbit dbithigh_3/c dbithigh_3/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 1497 480
n dbithigh_7/add dbithigh_3/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 1505 472
n dbithigh_3/real21mux_0/2to1muxfixed_0/D GND dbithigh_3/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 1513 472
p dbithigh_3/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_3/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 1486 574
p inbit dbithigh_3/real21mux_0/2to1muxfixed_0/a_14_7# dbithigh_3/real21mux_0/2to1muxfixed_0/D 2 4 1497 574
p dbithigh_7/add dbithigh_3/real21mux_0/2to1muxfixed_0/D dbithigh_3/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 1505 574
p dbithigh_3/addsub1_0/c dbithigh_3/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 1513 574
p dbithigh_3/addsub1_0/a Vdd dbithigh_3/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 1470 567
n dbithigh_3/addsub1_0/a GND dbithigh_3/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 1470 553
n dbithigh_3/real21mux_0/2to1muxfixed_0/a_n2_n14# dbithigh_3/real21mux_0/2to1muxfixed_0/a_10_n14# dbithigh_3/real21mux_0/2to1muxfixed_0/D 2 4 1489 553
n inbit dbithigh_3/real21mux_0/2to1muxfixed_0/D dbithigh_3/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 1497 553
n dbithigh_7/add dbithigh_3/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 1505 545
n dbithigh_3/addsub1_0/c GND dbithigh_3/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 1513 545
p dbithigh_4/c dbithigh_3/addsub1_0/aa dbithigh_3/addsub1_0/a_n11_16# 3 3 1490 874
p remainder_3 dbithigh_3/addsub1_0/a_n11_16# Vdd 3 3 1511 874
p dbithigh_3/b dbithigh_3/addsub1_0/a_n11_16# Vdd 3 3 1501 867
p dbithigh_3/b dbithigh_3/addsub1_0/aa dbithigh_3/addsub1_0/a_0_1# 3 3 1501 859
p remainder_3 dbithigh_3/addsub1_0/a_0_1# Vdd 3 3 1511 859
n dbithigh_3/b dbithigh_3/addsub1_0/aa dbithigh_3/addsub1_0/a_0_n13# 3 3 1501 845
n remainder_3 dbithigh_3/addsub1_0/a_0_n13# GND 3 3 1511 845
n dbithigh_4/c dbithigh_3/addsub1_0/aa dbithigh_3/addsub1_0/a_n11_n21# 3 3 1490 837
n remainder_3 dbithigh_3/addsub1_0/a_n11_n21# GND 3 3 1511 837
n dbithigh_3/b dbithigh_3/addsub1_0/a_n11_n21# GND 3 3 1501 828
p dbithigh_4/c dbithigh_3/addsub1_0/bb dbithigh_3/addsub1_0/a_n11_n44# 3 3 1490 814
p dbithigh_3/b dbithigh_3/addsub1_0/a_n11_n44# dbithigh_3/addsub1_0/a_0_n44# 3 3 1501 814
p remainder_3 dbithigh_3/addsub1_0/a_0_n44# Vdd 3 3 1513 814
p dbithigh_3/addsub1_0/aa dbithigh_3/addsub1_0/bb dbithigh_3/addsub1_0/a_n24_n59# 3 3 1477 799
p dbithigh_3/b dbithigh_3/addsub1_0/a_n24_n59# Vdd 3 3 1501 807
p dbithigh_4/c dbithigh_3/addsub1_0/a_n24_n59# Vdd 3 3 1490 799
p remainder_3 dbithigh_3/addsub1_0/a_n24_n59# Vdd 3 3 1513 795
n dbithigh_4/c dbithigh_3/addsub1_0/bb dbithigh_3/addsub1_0/a_n11_n78# 3 3 1490 780
n dbithigh_3/b dbithigh_3/addsub1_0/a_n11_n78# dbithigh_3/addsub1_0/a_0_n78# 3 3 1501 780
n remainder_3 dbithigh_3/addsub1_0/a_0_n78# GND 3 3 1513 780
n dbithigh_3/addsub1_0/aa dbithigh_3/addsub1_0/bb dbithigh_3/addsub1_0/a_n24_n86# 3 3 1477 772
n dbithigh_4/c dbithigh_3/addsub1_0/a_n24_n86# GND 3 3 1490 772
n dbithigh_3/b dbithigh_3/addsub1_0/a_n24_n86# GND 3 3 1501 764
n remainder_3 dbithigh_3/addsub1_0/a_n24_n86# GND 3 3 1513 756
p dbithigh_3/b dbithigh_3/addsub1_0/a_n24_n130# Vdd 3 3 1501 738
p dbithigh_3/a dbithigh_3/addsub1_0/cc dbithigh_3/addsub1_0/a_n24_n130# 3 3 1477 728
p dbithigh_4/c dbithigh_3/addsub1_0/a_n24_n130# Vdd 3 3 1490 728
p dbithigh_4/c dbithigh_3/addsub1_0/a_n24_n130# dbithigh_3/addsub1_0/a_n11_n139# 3 3 1490 719
p dbithigh_3/b dbithigh_3/addsub1_0/a_n11_n139# dbithigh_3/addsub1_0/cc 3 3 1501 719
n dbithigh_4/c dbithigh_3/addsub1_0/cc dbithigh_3/addsub1_0/a_n11_n153# 3 3 1490 705
n dbithigh_3/b dbithigh_3/addsub1_0/a_n11_n153# GND 3 3 1501 705
n dbithigh_3/a dbithigh_3/addsub1_0/cc dbithigh_3/addsub1_0/a_n24_n160# 3 3 1477 698
p dbithigh_3/addsub1_0/aa dbithigh_3/addsub1_0/a Vdd 3 3 1451 678
n dbithigh_4/c dbithigh_3/addsub1_0/a_n24_n160# GND 3 3 1490 698
n dbithigh_3/b dbithigh_3/addsub1_0/a_n24_n160# GND 3 3 1501 689
p dbithigh_3/addsub1_0/cc dbithigh_3/addsub1_0/c Vdd 3 3 1504 676
p dbithigh_3/addsub1_0/bb dbithigh_3/a Vdd 3 3 1475 669
n dbithigh_3/addsub1_0/cc dbithigh_3/addsub1_0/c GND 3 3 1504 656
n dbithigh_3/addsub1_0/bb dbithigh_3/a GND 3 3 1475 645
n dbithigh_3/addsub1_0/aa dbithigh_3/addsub1_0/a GND 3 3 1451 637
p dbithigh_3/reg1_0/a_4_n23# Vdd dbithigh_3/bb 4 4 1478 996
p rstb Vdd dbithigh_3/bb 2 4 1498 996
p dbithigh_3/bb Vdd dbithigh_3/b 2 4 1514 996
p dbithigh_3/out Vdd dbithigh_3/reg1_0/a_n3_n15# 2 4 1447 988
p clk dbithigh_3/reg1_0/a_n3_n15# dbithigh_3/reg1_0/a_n12_n51# 2 4 1454 988
p clk Vdd dbithigh_3/reg1_0/a_4_n23# 2 4 1454 980
n dbithigh_3/bb GND dbithigh_3/b 3 4 1513 966
n clk dbithigh_3/bb dbithigh_3/reg1_0/a_40_n51# 2 4 1494 962
n dbithigh_3/out dbithigh_3/reg1_0/a_n12_n51# GND 2 4 1445 952
n clk GND dbithigh_3/reg1_0/a_4_n51# 2 4 1454 952
n dbithigh_3/reg1_0/a_n12_n51# dbithigh_3/reg1_0/a_4_n51# dbithigh_3/reg1_0/a_4_n23# 4 4 1470 952
n dbithigh_3/reg1_0/a_4_n23# GND dbithigh_3/reg1_0/a_40_n51# 2 4 1490 952
p dbithigh_3/2to1mux_0/a_n2_n14# Vdd dbithigh_3/2to1mux_0/a_14_7# 2 4 1476 1064
p sel1 dbithigh_3/2to1mux_0/a_14_7# dbithigh_3/out 2 4 1487 1064
p test3 dbithigh_3/out dbithigh_3/2to1mux_0/a_33_7# 2 4 1495 1064
p dbithigh_3/bb dbithigh_3/2to1mux_0/a_33_7# Vdd 2 4 1503 1064
p divisorin_4 Vdd dbithigh_3/2to1mux_0/a_n2_n14# 2 4 1460 1057
n divisorin_4 GND dbithigh_3/2to1mux_0/a_n2_n14# 2 4 1460 1043
n dbithigh_3/2to1mux_0/a_n2_n14# dbithigh_3/2to1mux_0/a_10_n14# dbithigh_3/out 2 4 1479 1043
n sel1 dbithigh_3/out dbithigh_3/2to1mux_0/a_10_n14# 2 4 1487 1043
n test3 dbithigh_3/2to1mux_0/a_10_n14# GND 2 4 1495 1035
n dbithigh_3/bb GND dbithigh_3/2to1mux_0/a_10_n14# 2 4 1503 1035
p dbithigh_2/reg1_1/a_4_n23# Vdd dbithigh_2/reg1_1/Qb 4 4 1191 47
p rstb Vdd dbithigh_2/reg1_1/Qb 2 4 1211 47
p dbithigh_2/reg1_1/Qb Vdd remainder_4 2 4 1227 47
p dbithigh_2/reg1_1/D Vdd dbithigh_2/reg1_1/a_n3_n15# 2 4 1160 39
p clk dbithigh_2/reg1_1/a_n3_n15# dbithigh_2/reg1_1/a_n12_n51# 2 4 1167 39
p clk Vdd dbithigh_2/reg1_1/a_4_n23# 2 4 1167 31
n dbithigh_2/reg1_1/Qb GND remainder_4 3 4 1226 17
n clk dbithigh_2/reg1_1/Qb dbithigh_2/reg1_1/a_40_n51# 2 4 1207 13
n dbithigh_2/reg1_1/D dbithigh_2/reg1_1/a_n12_n51# GND 2 4 1158 3
n clk GND dbithigh_2/reg1_1/a_4_n51# 2 4 1167 3
n dbithigh_2/reg1_1/a_n12_n51# dbithigh_2/reg1_1/a_4_n51# dbithigh_2/reg1_1/a_4_n23# 4 4 1183 3
n dbithigh_2/reg1_1/a_4_n23# GND dbithigh_2/reg1_1/a_40_n51# 2 4 1203 3
p controller_0/shiftb dbithigh_3/mux1_0/O dbithigh_2/reg1_1/D 2 4 1221 113
n shift dbithigh_3/mux1_0/O dbithigh_2/reg1_1/D 2 4 1207 105
p shift dbithigh_2/mux1_0/O dbithigh_2/reg1_1/D 2 4 1194 150
n controller_0/shiftb dbithigh_2/mux1_0/O dbithigh_2/reg1_1/D 2 4 1180 142
p dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 2 4 1216 247
p controller_0/sel1b dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# dbithigh_2/mux1_0/O 2 4 1227 247
p sel0 dbithigh_2/mux1_0/O dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 2 4 1235 247
p dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# Vdd 2 4 1243 247
p dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/D Vdd dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 1200 240
n dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 1200 226
n dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# dbithigh_2/mux1_0/O 2 4 1219 226
n controller_0/sel1b dbithigh_2/mux1_0/O dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 1227 226
n sel0 dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# GND 2 4 1235 218
n dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 1243 218
p dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 2 4 1216 320
p controller_0/sel1b dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 1227 320
p sel0 dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 2 4 1235 320
p dbithigh_2/a dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# Vdd 2 4 1243 320
p dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/D Vdd dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 1200 313
n dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/D GND dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 1200 299
n dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 1219 299
n controller_0/sel1b dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 1227 299
n sel0 dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# GND 2 4 1235 291
n dbithigh_2/a GND dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 1243 291
p dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 1071 245
p test3 dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 1082 245
p sel1 dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/D dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 1090 245
p dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 1098 245
p dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/D Vdd dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 1055 238
n dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 1055 224
n dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 1074 224
n test3 dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/D dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 1082 224
n sel1 dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 1090 216
n dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 1098 216
p dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 1071 318
p test3 dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 1082 318
p sel1 dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 1090 318
p GND dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 1098 318
p remainder_4 Vdd dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 1055 311
n remainder_4 GND dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 1055 297
n dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 1074 297
n test3 dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 1082 297
n sel1 dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 1090 289
n GND GND dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 1098 289
p dbithigh_2/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_2/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 1153 501
p inbit dbithigh_2/real21mux_0/2to1muxfixed_1/a_14_7# dbithigh_2/c 2 4 1164 501
p dbithigh_7/add dbithigh_2/c dbithigh_2/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 1172 501
p dbithigh_2/real21mux_0/2to1muxfixed_0/D dbithigh_2/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 1180 501
p dbithigh_2/real21mux_0/2to1muxfixed_0/D Vdd dbithigh_2/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 1137 494
n dbithigh_2/real21mux_0/2to1muxfixed_0/D GND dbithigh_2/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 1137 480
n dbithigh_2/real21mux_0/2to1muxfixed_1/a_n2_n14# dbithigh_2/real21mux_0/2to1muxfixed_1/a_10_n14# dbithigh_2/c 2 4 1156 480
n inbit dbithigh_2/c dbithigh_2/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 1164 480
n dbithigh_7/add dbithigh_2/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 1172 472
n dbithigh_2/real21mux_0/2to1muxfixed_0/D GND dbithigh_2/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 1180 472
p dbithigh_2/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_2/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 1153 574
p inbit dbithigh_2/real21mux_0/2to1muxfixed_0/a_14_7# dbithigh_2/real21mux_0/2to1muxfixed_0/D 2 4 1164 574
p dbithigh_7/add dbithigh_2/real21mux_0/2to1muxfixed_0/D dbithigh_2/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 1172 574
p dbithigh_2/addsub1_0/c dbithigh_2/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 1180 574
p dbithigh_2/addsub1_0/a Vdd dbithigh_2/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 1137 567
n dbithigh_2/addsub1_0/a GND dbithigh_2/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 1137 553
n dbithigh_2/real21mux_0/2to1muxfixed_0/a_n2_n14# dbithigh_2/real21mux_0/2to1muxfixed_0/a_10_n14# dbithigh_2/real21mux_0/2to1muxfixed_0/D 2 4 1156 553
n inbit dbithigh_2/real21mux_0/2to1muxfixed_0/D dbithigh_2/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 1164 553
n dbithigh_7/add dbithigh_2/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 1172 545
n dbithigh_2/addsub1_0/c GND dbithigh_2/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 1180 545
p dbithigh_3/c dbithigh_2/addsub1_0/aa dbithigh_2/addsub1_0/a_n11_16# 3 3 1157 874
p remainder_4 dbithigh_2/addsub1_0/a_n11_16# Vdd 3 3 1178 874
p dbithigh_2/b dbithigh_2/addsub1_0/a_n11_16# Vdd 3 3 1168 867
p dbithigh_2/b dbithigh_2/addsub1_0/aa dbithigh_2/addsub1_0/a_0_1# 3 3 1168 859
p remainder_4 dbithigh_2/addsub1_0/a_0_1# Vdd 3 3 1178 859
n dbithigh_2/b dbithigh_2/addsub1_0/aa dbithigh_2/addsub1_0/a_0_n13# 3 3 1168 845
n remainder_4 dbithigh_2/addsub1_0/a_0_n13# GND 3 3 1178 845
n dbithigh_3/c dbithigh_2/addsub1_0/aa dbithigh_2/addsub1_0/a_n11_n21# 3 3 1157 837
n remainder_4 dbithigh_2/addsub1_0/a_n11_n21# GND 3 3 1178 837
n dbithigh_2/b dbithigh_2/addsub1_0/a_n11_n21# GND 3 3 1168 828
p dbithigh_3/c dbithigh_2/addsub1_0/bb dbithigh_2/addsub1_0/a_n11_n44# 3 3 1157 814
p dbithigh_2/b dbithigh_2/addsub1_0/a_n11_n44# dbithigh_2/addsub1_0/a_0_n44# 3 3 1168 814
p remainder_4 dbithigh_2/addsub1_0/a_0_n44# Vdd 3 3 1180 814
p dbithigh_2/addsub1_0/aa dbithigh_2/addsub1_0/bb dbithigh_2/addsub1_0/a_n24_n59# 3 3 1144 799
p dbithigh_2/b dbithigh_2/addsub1_0/a_n24_n59# Vdd 3 3 1168 807
p dbithigh_3/c dbithigh_2/addsub1_0/a_n24_n59# Vdd 3 3 1157 799
p remainder_4 dbithigh_2/addsub1_0/a_n24_n59# Vdd 3 3 1180 795
n dbithigh_3/c dbithigh_2/addsub1_0/bb dbithigh_2/addsub1_0/a_n11_n78# 3 3 1157 780
n dbithigh_2/b dbithigh_2/addsub1_0/a_n11_n78# dbithigh_2/addsub1_0/a_0_n78# 3 3 1168 780
n remainder_4 dbithigh_2/addsub1_0/a_0_n78# GND 3 3 1180 780
n dbithigh_2/addsub1_0/aa dbithigh_2/addsub1_0/bb dbithigh_2/addsub1_0/a_n24_n86# 3 3 1144 772
n dbithigh_3/c dbithigh_2/addsub1_0/a_n24_n86# GND 3 3 1157 772
n dbithigh_2/b dbithigh_2/addsub1_0/a_n24_n86# GND 3 3 1168 764
n remainder_4 dbithigh_2/addsub1_0/a_n24_n86# GND 3 3 1180 756
p dbithigh_2/b dbithigh_2/addsub1_0/a_n24_n130# Vdd 3 3 1168 738
p dbithigh_2/a dbithigh_2/addsub1_0/cc dbithigh_2/addsub1_0/a_n24_n130# 3 3 1144 728
p dbithigh_3/c dbithigh_2/addsub1_0/a_n24_n130# Vdd 3 3 1157 728
p dbithigh_3/c dbithigh_2/addsub1_0/a_n24_n130# dbithigh_2/addsub1_0/a_n11_n139# 3 3 1157 719
p dbithigh_2/b dbithigh_2/addsub1_0/a_n11_n139# dbithigh_2/addsub1_0/cc 3 3 1168 719
n dbithigh_3/c dbithigh_2/addsub1_0/cc dbithigh_2/addsub1_0/a_n11_n153# 3 3 1157 705
n dbithigh_2/b dbithigh_2/addsub1_0/a_n11_n153# GND 3 3 1168 705
n dbithigh_2/a dbithigh_2/addsub1_0/cc dbithigh_2/addsub1_0/a_n24_n160# 3 3 1144 698
p dbithigh_2/addsub1_0/aa dbithigh_2/addsub1_0/a Vdd 3 3 1118 678
n dbithigh_3/c dbithigh_2/addsub1_0/a_n24_n160# GND 3 3 1157 698
n dbithigh_2/b dbithigh_2/addsub1_0/a_n24_n160# GND 3 3 1168 689
p dbithigh_2/addsub1_0/cc dbithigh_2/addsub1_0/c Vdd 3 3 1171 676
p dbithigh_2/addsub1_0/bb dbithigh_2/a Vdd 3 3 1142 669
n dbithigh_2/addsub1_0/cc dbithigh_2/addsub1_0/c GND 3 3 1171 656
n dbithigh_2/addsub1_0/bb dbithigh_2/a GND 3 3 1142 645
n dbithigh_2/addsub1_0/aa dbithigh_2/addsub1_0/a GND 3 3 1118 637
p dbithigh_2/reg1_0/a_4_n23# Vdd dbithigh_2/bb 4 4 1145 996
p rstb Vdd dbithigh_2/bb 2 4 1165 996
p dbithigh_2/bb Vdd dbithigh_2/b 2 4 1181 996
p dbithigh_2/out Vdd dbithigh_2/reg1_0/a_n3_n15# 2 4 1114 988
p clk dbithigh_2/reg1_0/a_n3_n15# dbithigh_2/reg1_0/a_n12_n51# 2 4 1121 988
p clk Vdd dbithigh_2/reg1_0/a_4_n23# 2 4 1121 980
n dbithigh_2/bb GND dbithigh_2/b 3 4 1180 966
n clk dbithigh_2/bb dbithigh_2/reg1_0/a_40_n51# 2 4 1161 962
n dbithigh_2/out dbithigh_2/reg1_0/a_n12_n51# GND 2 4 1112 952
n clk GND dbithigh_2/reg1_0/a_4_n51# 2 4 1121 952
n dbithigh_2/reg1_0/a_n12_n51# dbithigh_2/reg1_0/a_4_n51# dbithigh_2/reg1_0/a_4_n23# 4 4 1137 952
n dbithigh_2/reg1_0/a_4_n23# GND dbithigh_2/reg1_0/a_40_n51# 2 4 1157 952
p dbithigh_2/2to1mux_0/a_n2_n14# Vdd dbithigh_2/2to1mux_0/a_14_7# 2 4 1143 1064
p sel1 dbithigh_2/2to1mux_0/a_14_7# dbithigh_2/out 2 4 1154 1064
p test3 dbithigh_2/out dbithigh_2/2to1mux_0/a_33_7# 2 4 1162 1064
p dbithigh_2/bb dbithigh_2/2to1mux_0/a_33_7# Vdd 2 4 1170 1064
p divisorin_5 Vdd dbithigh_2/2to1mux_0/a_n2_n14# 2 4 1127 1057
n divisorin_5 GND dbithigh_2/2to1mux_0/a_n2_n14# 2 4 1127 1043
n dbithigh_2/2to1mux_0/a_n2_n14# dbithigh_2/2to1mux_0/a_10_n14# dbithigh_2/out 2 4 1146 1043
n sel1 dbithigh_2/out dbithigh_2/2to1mux_0/a_10_n14# 2 4 1154 1043
n test3 dbithigh_2/2to1mux_0/a_10_n14# GND 2 4 1162 1035
n dbithigh_2/bb GND dbithigh_2/2to1mux_0/a_10_n14# 2 4 1170 1035
p dbithigh_1/reg1_1/a_4_n23# Vdd dbithigh_1/reg1_1/Qb 4 4 859 47
p rstb Vdd dbithigh_1/reg1_1/Qb 2 4 879 47
p dbithigh_1/reg1_1/Qb Vdd remainder_5 2 4 895 47
p dbithigh_1/reg1_1/D Vdd dbithigh_1/reg1_1/a_n3_n15# 2 4 828 39
p clk dbithigh_1/reg1_1/a_n3_n15# dbithigh_1/reg1_1/a_n12_n51# 2 4 835 39
p clk Vdd dbithigh_1/reg1_1/a_4_n23# 2 4 835 31
n dbithigh_1/reg1_1/Qb GND remainder_5 3 4 894 17
n clk dbithigh_1/reg1_1/Qb dbithigh_1/reg1_1/a_40_n51# 2 4 875 13
n dbithigh_1/reg1_1/D dbithigh_1/reg1_1/a_n12_n51# GND 2 4 826 3
n clk GND dbithigh_1/reg1_1/a_4_n51# 2 4 835 3
n dbithigh_1/reg1_1/a_n12_n51# dbithigh_1/reg1_1/a_4_n51# dbithigh_1/reg1_1/a_4_n23# 4 4 851 3
n dbithigh_1/reg1_1/a_4_n23# GND dbithigh_1/reg1_1/a_40_n51# 2 4 871 3
p controller_0/shiftb dbithigh_2/mux1_0/O dbithigh_1/reg1_1/D 2 4 889 113
n shift dbithigh_2/mux1_0/O dbithigh_1/reg1_1/D 2 4 875 105
p shift dbithigh_1/mux1_0/O dbithigh_1/reg1_1/D 2 4 862 150
n controller_0/shiftb dbithigh_1/mux1_0/O dbithigh_1/reg1_1/D 2 4 848 142
p dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 2 4 884 247
p controller_0/sel1b dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# dbithigh_1/mux1_0/O 2 4 895 247
p sel0 dbithigh_1/mux1_0/O dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 2 4 903 247
p dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# Vdd 2 4 911 247
p dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/D Vdd dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 868 240
n dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 868 226
n dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# dbithigh_1/mux1_0/O 2 4 887 226
n controller_0/sel1b dbithigh_1/mux1_0/O dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 895 226
n sel0 dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# GND 2 4 903 218
n dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 911 218
p dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 2 4 884 320
p controller_0/sel1b dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 895 320
p sel0 dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 2 4 903 320
p dbithigh_1/a dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# Vdd 2 4 911 320
p dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/D Vdd dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 868 313
n dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/D GND dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 868 299
n dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 887 299
n controller_0/sel1b dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 895 299
n sel0 dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# GND 2 4 903 291
n dbithigh_1/a GND dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 911 291
p dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 739 245
p test3 dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 750 245
p sel1 dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/D dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 758 245
p dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 766 245
p dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/D Vdd dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 723 238
n dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 723 224
n dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 742 224
n test3 dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/D dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 750 224
n sel1 dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 758 216
n dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 766 216
p dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 739 318
p test3 dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 750 318
p sel1 dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 758 318
p GND dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 766 318
p remainder_5 Vdd dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 723 311
n remainder_5 GND dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 723 297
n dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 742 297
n test3 dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 750 297
n sel1 dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 758 289
n GND GND dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 766 289
p dbithigh_1/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_1/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 821 501
p inbit dbithigh_1/real21mux_0/2to1muxfixed_1/a_14_7# dbithigh_1/c 2 4 832 501
p dbithigh_7/add dbithigh_1/c dbithigh_1/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 840 501
p dbithigh_1/real21mux_0/2to1muxfixed_0/D dbithigh_1/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 848 501
p dbithigh_1/real21mux_0/2to1muxfixed_0/D Vdd dbithigh_1/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 805 494
n dbithigh_1/real21mux_0/2to1muxfixed_0/D GND dbithigh_1/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 805 480
n dbithigh_1/real21mux_0/2to1muxfixed_1/a_n2_n14# dbithigh_1/real21mux_0/2to1muxfixed_1/a_10_n14# dbithigh_1/c 2 4 824 480
n inbit dbithigh_1/c dbithigh_1/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 832 480
n dbithigh_7/add dbithigh_1/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 840 472
n dbithigh_1/real21mux_0/2to1muxfixed_0/D GND dbithigh_1/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 848 472
p dbithigh_1/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_1/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 821 574
p inbit dbithigh_1/real21mux_0/2to1muxfixed_0/a_14_7# dbithigh_1/real21mux_0/2to1muxfixed_0/D 2 4 832 574
p dbithigh_7/add dbithigh_1/real21mux_0/2to1muxfixed_0/D dbithigh_1/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 840 574
p dbithigh_1/addsub1_0/c dbithigh_1/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 848 574
p dbithigh_1/addsub1_0/a Vdd dbithigh_1/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 805 567
n dbithigh_1/addsub1_0/a GND dbithigh_1/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 805 553
n dbithigh_1/real21mux_0/2to1muxfixed_0/a_n2_n14# dbithigh_1/real21mux_0/2to1muxfixed_0/a_10_n14# dbithigh_1/real21mux_0/2to1muxfixed_0/D 2 4 824 553
n inbit dbithigh_1/real21mux_0/2to1muxfixed_0/D dbithigh_1/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 832 553
n dbithigh_7/add dbithigh_1/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 840 545
n dbithigh_1/addsub1_0/c GND dbithigh_1/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 848 545
p dbithigh_2/c dbithigh_1/addsub1_0/aa dbithigh_1/addsub1_0/a_n11_16# 3 3 825 874
p remainder_5 dbithigh_1/addsub1_0/a_n11_16# Vdd 3 3 846 874
p dbithigh_1/b dbithigh_1/addsub1_0/a_n11_16# Vdd 3 3 836 867
p dbithigh_1/b dbithigh_1/addsub1_0/aa dbithigh_1/addsub1_0/a_0_1# 3 3 836 859
p remainder_5 dbithigh_1/addsub1_0/a_0_1# Vdd 3 3 846 859
n dbithigh_1/b dbithigh_1/addsub1_0/aa dbithigh_1/addsub1_0/a_0_n13# 3 3 836 845
n remainder_5 dbithigh_1/addsub1_0/a_0_n13# GND 3 3 846 845
n dbithigh_2/c dbithigh_1/addsub1_0/aa dbithigh_1/addsub1_0/a_n11_n21# 3 3 825 837
n remainder_5 dbithigh_1/addsub1_0/a_n11_n21# GND 3 3 846 837
n dbithigh_1/b dbithigh_1/addsub1_0/a_n11_n21# GND 3 3 836 828
p dbithigh_2/c dbithigh_1/addsub1_0/bb dbithigh_1/addsub1_0/a_n11_n44# 3 3 825 814
p dbithigh_1/b dbithigh_1/addsub1_0/a_n11_n44# dbithigh_1/addsub1_0/a_0_n44# 3 3 836 814
p remainder_5 dbithigh_1/addsub1_0/a_0_n44# Vdd 3 3 848 814
p dbithigh_1/addsub1_0/aa dbithigh_1/addsub1_0/bb dbithigh_1/addsub1_0/a_n24_n59# 3 3 812 799
p dbithigh_1/b dbithigh_1/addsub1_0/a_n24_n59# Vdd 3 3 836 807
p dbithigh_2/c dbithigh_1/addsub1_0/a_n24_n59# Vdd 3 3 825 799
p remainder_5 dbithigh_1/addsub1_0/a_n24_n59# Vdd 3 3 848 795
n dbithigh_2/c dbithigh_1/addsub1_0/bb dbithigh_1/addsub1_0/a_n11_n78# 3 3 825 780
n dbithigh_1/b dbithigh_1/addsub1_0/a_n11_n78# dbithigh_1/addsub1_0/a_0_n78# 3 3 836 780
n remainder_5 dbithigh_1/addsub1_0/a_0_n78# GND 3 3 848 780
n dbithigh_1/addsub1_0/aa dbithigh_1/addsub1_0/bb dbithigh_1/addsub1_0/a_n24_n86# 3 3 812 772
n dbithigh_2/c dbithigh_1/addsub1_0/a_n24_n86# GND 3 3 825 772
n dbithigh_1/b dbithigh_1/addsub1_0/a_n24_n86# GND 3 3 836 764
n remainder_5 dbithigh_1/addsub1_0/a_n24_n86# GND 3 3 848 756
p dbithigh_1/b dbithigh_1/addsub1_0/a_n24_n130# Vdd 3 3 836 738
p dbithigh_1/a dbithigh_1/addsub1_0/cc dbithigh_1/addsub1_0/a_n24_n130# 3 3 812 728
p dbithigh_2/c dbithigh_1/addsub1_0/a_n24_n130# Vdd 3 3 825 728
p dbithigh_2/c dbithigh_1/addsub1_0/a_n24_n130# dbithigh_1/addsub1_0/a_n11_n139# 3 3 825 719
p dbithigh_1/b dbithigh_1/addsub1_0/a_n11_n139# dbithigh_1/addsub1_0/cc 3 3 836 719
n dbithigh_2/c dbithigh_1/addsub1_0/cc dbithigh_1/addsub1_0/a_n11_n153# 3 3 825 705
n dbithigh_1/b dbithigh_1/addsub1_0/a_n11_n153# GND 3 3 836 705
n dbithigh_1/a dbithigh_1/addsub1_0/cc dbithigh_1/addsub1_0/a_n24_n160# 3 3 812 698
p dbithigh_1/addsub1_0/aa dbithigh_1/addsub1_0/a Vdd 3 3 786 678
n dbithigh_2/c dbithigh_1/addsub1_0/a_n24_n160# GND 3 3 825 698
n dbithigh_1/b dbithigh_1/addsub1_0/a_n24_n160# GND 3 3 836 689
p dbithigh_1/addsub1_0/cc dbithigh_1/addsub1_0/c Vdd 3 3 839 676
p dbithigh_1/addsub1_0/bb dbithigh_1/a Vdd 3 3 810 669
n dbithigh_1/addsub1_0/cc dbithigh_1/addsub1_0/c GND 3 3 839 656
n dbithigh_1/addsub1_0/bb dbithigh_1/a GND 3 3 810 645
n dbithigh_1/addsub1_0/aa dbithigh_1/addsub1_0/a GND 3 3 786 637
p dbithigh_1/reg1_0/a_4_n23# Vdd dbithigh_1/bb 4 4 813 996
p rstb Vdd dbithigh_1/bb 2 4 833 996
p dbithigh_1/bb Vdd dbithigh_1/b 2 4 849 996
p dbithigh_1/out Vdd dbithigh_1/reg1_0/a_n3_n15# 2 4 782 988
p clk dbithigh_1/reg1_0/a_n3_n15# dbithigh_1/reg1_0/a_n12_n51# 2 4 789 988
p clk Vdd dbithigh_1/reg1_0/a_4_n23# 2 4 789 980
n dbithigh_1/bb GND dbithigh_1/b 3 4 848 966
n clk dbithigh_1/bb dbithigh_1/reg1_0/a_40_n51# 2 4 829 962
n dbithigh_1/out dbithigh_1/reg1_0/a_n12_n51# GND 2 4 780 952
n clk GND dbithigh_1/reg1_0/a_4_n51# 2 4 789 952
n dbithigh_1/reg1_0/a_n12_n51# dbithigh_1/reg1_0/a_4_n51# dbithigh_1/reg1_0/a_4_n23# 4 4 805 952
n dbithigh_1/reg1_0/a_4_n23# GND dbithigh_1/reg1_0/a_40_n51# 2 4 825 952
p dbithigh_1/2to1mux_0/a_n2_n14# Vdd dbithigh_1/2to1mux_0/a_14_7# 2 4 811 1064
p sel1 dbithigh_1/2to1mux_0/a_14_7# dbithigh_1/out 2 4 822 1064
p test3 dbithigh_1/out dbithigh_1/2to1mux_0/a_33_7# 2 4 830 1064
p dbithigh_1/bb dbithigh_1/2to1mux_0/a_33_7# Vdd 2 4 838 1064
p divisorin_6 Vdd dbithigh_1/2to1mux_0/a_n2_n14# 2 4 795 1057
n divisorin_6 GND dbithigh_1/2to1mux_0/a_n2_n14# 2 4 795 1043
n dbithigh_1/2to1mux_0/a_n2_n14# dbithigh_1/2to1mux_0/a_10_n14# dbithigh_1/out 2 4 814 1043
n sel1 dbithigh_1/out dbithigh_1/2to1mux_0/a_10_n14# 2 4 822 1043
n test3 dbithigh_1/2to1mux_0/a_10_n14# GND 2 4 830 1035
n dbithigh_1/bb GND dbithigh_1/2to1mux_0/a_10_n14# 2 4 838 1035
p dbithigh_0/reg1_1/a_4_n23# Vdd dbithigh_0/reg1_1/Qb 4 4 504 48
p rstb Vdd dbithigh_0/reg1_1/Qb 2 4 524 48
p dbithigh_0/reg1_1/Qb Vdd remainder_6 2 4 540 48
p dbithigh_0/reg1_1/D Vdd dbithigh_0/reg1_1/a_n3_n15# 2 4 473 40
p clk dbithigh_0/reg1_1/a_n3_n15# dbithigh_0/reg1_1/a_n12_n51# 2 4 480 40
p clk Vdd dbithigh_0/reg1_1/a_4_n23# 2 4 480 32
n dbithigh_0/reg1_1/Qb GND remainder_6 3 4 539 18
n clk dbithigh_0/reg1_1/Qb dbithigh_0/reg1_1/a_40_n51# 2 4 520 14
n dbithigh_0/reg1_1/D dbithigh_0/reg1_1/a_n12_n51# GND 2 4 471 4
n clk GND dbithigh_0/reg1_1/a_4_n51# 2 4 480 4
n dbithigh_0/reg1_1/a_n12_n51# dbithigh_0/reg1_1/a_4_n51# dbithigh_0/reg1_1/a_4_n23# 4 4 496 4
n dbithigh_0/reg1_1/a_4_n23# GND dbithigh_0/reg1_1/a_40_n51# 2 4 516 4
p controller_0/shiftb dbithigh_1/mux1_0/O dbithigh_0/reg1_1/D 2 4 534 114
n shift dbithigh_1/mux1_0/O dbithigh_0/reg1_1/D 2 4 520 106
p shift dbithigh_0/mux1_0/O dbithigh_0/reg1_1/D 2 4 507 151
n controller_0/shiftb dbithigh_0/mux1_0/O dbithigh_0/reg1_1/D 2 4 493 143
p dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 2 4 529 248
p controller_0/sel1b dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# dbithigh_0/mux1_0/O 2 4 540 248
p sel0 dbithigh_0/mux1_0/O dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 2 4 548 248
p dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# Vdd 2 4 556 248
p dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/D Vdd dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 513 241
n dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2 4 513 227
n dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# dbithigh_0/mux1_0/O 2 4 532 227
n controller_0/sel1b dbithigh_0/mux1_0/O dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 540 227
n sel0 dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# GND 2 4 548 219
n dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/D GND dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 2 4 556 219
p dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 2 4 529 321
p controller_0/sel1b dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 540 321
p sel0 dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 2 4 548 321
p dbithigh_0/a dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# Vdd 2 4 556 321
p dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/D Vdd dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 513 314
n dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/D GND dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2 4 513 300
n dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/D 2 4 532 300
n controller_0/sel1b dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/D dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 540 300
n sel0 dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# GND 2 4 548 292
n dbithigh_0/a GND dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 2 4 556 292
p dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 384 246
p test3 dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 395 246
p sel1 dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/D dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 403 246
p dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 411 246
p dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/D Vdd dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 368 239
n dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 368 225
n dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/D 2 4 387 225
n test3 dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/D dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 395 225
n sel1 dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 403 217
n dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/D GND dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 411 217
p dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 384 319
p test3 dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 395 319
p sel1 dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 403 319
p GND dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 411 319
p remainder_6 Vdd dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 368 312
n remainder_6 GND dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 368 298
n dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/D 2 4 387 298
n test3 dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/D dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 395 298
n sel1 dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 403 290
n GND GND dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 411 290
p dbithigh_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd dbithigh_0/real21mux_0/2to1muxfixed_1/a_14_7# 2 4 466 502
p inbit dbithigh_0/real21mux_0/2to1muxfixed_1/a_14_7# dbithigh_0/c 2 4 477 502
p dbithigh_7/add dbithigh_0/c dbithigh_0/real21mux_0/2to1muxfixed_1/a_33_7# 2 4 485 502
p dbithigh_0/real21mux_0/2to1muxfixed_0/D dbithigh_0/real21mux_0/2to1muxfixed_1/a_33_7# Vdd 2 4 493 502
p dbithigh_0/real21mux_0/2to1muxfixed_0/D Vdd dbithigh_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 450 495
n dbithigh_0/real21mux_0/2to1muxfixed_0/D GND dbithigh_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2 4 450 481
n dbithigh_0/real21mux_0/2to1muxfixed_1/a_n2_n14# dbithigh_0/real21mux_0/2to1muxfixed_1/a_10_n14# dbithigh_0/c 2 4 469 481
n inbit dbithigh_0/c dbithigh_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 477 481
n dbithigh_7/add dbithigh_0/real21mux_0/2to1muxfixed_1/a_10_n14# GND 2 4 485 473
n dbithigh_0/real21mux_0/2to1muxfixed_0/D GND dbithigh_0/real21mux_0/2to1muxfixed_1/a_10_n14# 2 4 493 473
p dbithigh_0/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd dbithigh_0/real21mux_0/2to1muxfixed_0/a_14_7# 2 4 466 575
p inbit dbithigh_0/real21mux_0/2to1muxfixed_0/a_14_7# dbithigh_0/real21mux_0/2to1muxfixed_0/D 2 4 477 575
p dbithigh_7/add dbithigh_0/real21mux_0/2to1muxfixed_0/D dbithigh_0/real21mux_0/2to1muxfixed_0/a_33_7# 2 4 485 575
p dbithigh_0/addsub1_0/c dbithigh_0/real21mux_0/2to1muxfixed_0/a_33_7# Vdd 2 4 493 575
p dbithigh_0/addsub1_0/a Vdd dbithigh_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 450 568
n dbithigh_0/addsub1_0/a GND dbithigh_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2 4 450 554
n dbithigh_0/real21mux_0/2to1muxfixed_0/a_n2_n14# dbithigh_0/real21mux_0/2to1muxfixed_0/a_10_n14# dbithigh_0/real21mux_0/2to1muxfixed_0/D 2 4 469 554
n inbit dbithigh_0/real21mux_0/2to1muxfixed_0/D dbithigh_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 477 554
n dbithigh_7/add dbithigh_0/real21mux_0/2to1muxfixed_0/a_10_n14# GND 2 4 485 546
n dbithigh_0/addsub1_0/c GND dbithigh_0/real21mux_0/2to1muxfixed_0/a_10_n14# 2 4 493 546
p dbithigh_1/c dbithigh_0/addsub1_0/aa dbithigh_0/addsub1_0/a_n11_16# 3 3 470 875
p remainder_6 dbithigh_0/addsub1_0/a_n11_16# Vdd 3 3 491 875
p dbithigh_0/b dbithigh_0/addsub1_0/a_n11_16# Vdd 3 3 481 868
p dbithigh_0/b dbithigh_0/addsub1_0/aa dbithigh_0/addsub1_0/a_0_1# 3 3 481 860
p remainder_6 dbithigh_0/addsub1_0/a_0_1# Vdd 3 3 491 860
n dbithigh_0/b dbithigh_0/addsub1_0/aa dbithigh_0/addsub1_0/a_0_n13# 3 3 481 846
n remainder_6 dbithigh_0/addsub1_0/a_0_n13# GND 3 3 491 846
n dbithigh_1/c dbithigh_0/addsub1_0/aa dbithigh_0/addsub1_0/a_n11_n21# 3 3 470 838
n remainder_6 dbithigh_0/addsub1_0/a_n11_n21# GND 3 3 491 838
n dbithigh_0/b dbithigh_0/addsub1_0/a_n11_n21# GND 3 3 481 829
p dbithigh_1/c dbithigh_0/addsub1_0/bb dbithigh_0/addsub1_0/a_n11_n44# 3 3 470 815
p dbithigh_0/b dbithigh_0/addsub1_0/a_n11_n44# dbithigh_0/addsub1_0/a_0_n44# 3 3 481 815
p remainder_6 dbithigh_0/addsub1_0/a_0_n44# Vdd 3 3 493 815
p dbithigh_0/addsub1_0/aa dbithigh_0/addsub1_0/bb dbithigh_0/addsub1_0/a_n24_n59# 3 3 457 800
p dbithigh_0/b dbithigh_0/addsub1_0/a_n24_n59# Vdd 3 3 481 808
p dbithigh_1/c dbithigh_0/addsub1_0/a_n24_n59# Vdd 3 3 470 800
p remainder_6 dbithigh_0/addsub1_0/a_n24_n59# Vdd 3 3 493 796
n dbithigh_1/c dbithigh_0/addsub1_0/bb dbithigh_0/addsub1_0/a_n11_n78# 3 3 470 781
n dbithigh_0/b dbithigh_0/addsub1_0/a_n11_n78# dbithigh_0/addsub1_0/a_0_n78# 3 3 481 781
n remainder_6 dbithigh_0/addsub1_0/a_0_n78# GND 3 3 493 781
n dbithigh_0/addsub1_0/aa dbithigh_0/addsub1_0/bb dbithigh_0/addsub1_0/a_n24_n86# 3 3 457 773
n dbithigh_1/c dbithigh_0/addsub1_0/a_n24_n86# GND 3 3 470 773
n dbithigh_0/b dbithigh_0/addsub1_0/a_n24_n86# GND 3 3 481 765
n remainder_6 dbithigh_0/addsub1_0/a_n24_n86# GND 3 3 493 757
p dbithigh_0/b dbithigh_0/addsub1_0/a_n24_n130# Vdd 3 3 481 739
p dbithigh_0/a dbithigh_0/addsub1_0/cc dbithigh_0/addsub1_0/a_n24_n130# 3 3 457 729
p dbithigh_1/c dbithigh_0/addsub1_0/a_n24_n130# Vdd 3 3 470 729
p dbithigh_1/c dbithigh_0/addsub1_0/a_n24_n130# dbithigh_0/addsub1_0/a_n11_n139# 3 3 470 720
p dbithigh_0/b dbithigh_0/addsub1_0/a_n11_n139# dbithigh_0/addsub1_0/cc 3 3 481 720
n dbithigh_1/c dbithigh_0/addsub1_0/cc dbithigh_0/addsub1_0/a_n11_n153# 3 3 470 706
n dbithigh_0/b dbithigh_0/addsub1_0/a_n11_n153# GND 3 3 481 706
n dbithigh_0/a dbithigh_0/addsub1_0/cc dbithigh_0/addsub1_0/a_n24_n160# 3 3 457 699
p dbithigh_0/addsub1_0/aa dbithigh_0/addsub1_0/a Vdd 3 3 431 679
n dbithigh_1/c dbithigh_0/addsub1_0/a_n24_n160# GND 3 3 470 699
n dbithigh_0/b dbithigh_0/addsub1_0/a_n24_n160# GND 3 3 481 690
p dbithigh_0/addsub1_0/cc dbithigh_0/addsub1_0/c Vdd 3 3 484 677
p dbithigh_0/addsub1_0/bb dbithigh_0/a Vdd 3 3 455 670
n dbithigh_0/addsub1_0/cc dbithigh_0/addsub1_0/c GND 3 3 484 657
n dbithigh_0/addsub1_0/bb dbithigh_0/a GND 3 3 455 646
n dbithigh_0/addsub1_0/aa dbithigh_0/addsub1_0/a GND 3 3 431 638
p dbithigh_0/reg1_0/a_4_n23# Vdd dbithigh_0/bb 4 4 458 997
p rstb Vdd dbithigh_0/bb 2 4 478 997
p dbithigh_0/bb Vdd dbithigh_0/b 2 4 494 997
p dbithigh_0/out Vdd dbithigh_0/reg1_0/a_n3_n15# 2 4 427 989
p clk dbithigh_0/reg1_0/a_n3_n15# dbithigh_0/reg1_0/a_n12_n51# 2 4 434 989
p clk Vdd dbithigh_0/reg1_0/a_4_n23# 2 4 434 981
n dbithigh_0/bb GND dbithigh_0/b 3 4 493 967
n clk dbithigh_0/bb dbithigh_0/reg1_0/a_40_n51# 2 4 474 963
n dbithigh_0/out dbithigh_0/reg1_0/a_n12_n51# GND 2 4 425 953
n clk GND dbithigh_0/reg1_0/a_4_n51# 2 4 434 953
n dbithigh_0/reg1_0/a_n12_n51# dbithigh_0/reg1_0/a_4_n51# dbithigh_0/reg1_0/a_4_n23# 4 4 450 953
n dbithigh_0/reg1_0/a_4_n23# GND dbithigh_0/reg1_0/a_40_n51# 2 4 470 953
p dbithigh_0/2to1mux_0/a_n2_n14# Vdd dbithigh_0/2to1mux_0/a_14_7# 2 4 456 1065
p sel1 dbithigh_0/2to1mux_0/a_14_7# dbithigh_0/out 2 4 467 1065
p test3 dbithigh_0/out dbithigh_0/2to1mux_0/a_33_7# 2 4 475 1065
p dbithigh_0/bb dbithigh_0/2to1mux_0/a_33_7# Vdd 2 4 483 1065
p GND Vdd dbithigh_0/2to1mux_0/a_n2_n14# 2 4 440 1058
n GND GND dbithigh_0/2to1mux_0/a_n2_n14# 2 4 440 1044
n dbithigh_0/2to1mux_0/a_n2_n14# dbithigh_0/2to1mux_0/a_10_n14# dbithigh_0/out 2 4 459 1044
n sel1 dbithigh_0/out dbithigh_0/2to1mux_0/a_10_n14# 2 4 467 1044
n test3 dbithigh_0/2to1mux_0/a_10_n14# GND 2 4 475 1036
n dbithigh_0/bb GND dbithigh_0/2to1mux_0/a_10_n14# 2 4 483 1036
C clk dbithigh_7/aa 2.2
C GND value_0/reg1_0/a_n12_n51# 10.6
C Vdd dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/D 18.5
C value_0/reg1_9/a_4_n23# Vdd 12.9
C Vdd dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 7.3
C dbitlow_5/reg1_0/a_n12_n51# Vdd 2.4
C shift dbithigh_7/aa 2.9
C GND dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C Vdd dbithigh_3/mux1_0/O 3.4
C dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/D test3 2.2
C clk inbit 3.6
C Vdd quotient_4 21.4
C Vdd remainder_5 34.6
C Vdd dbithigh_7/real21mux_0/2to1muxfixed_0/a_n2_n14# 7.3
C dbithigh_0/reg1_0/a_n12_n51# GND 10.6
C GND value_0/reg1_3/a_n12_n51# 10.6
C GND dbithigh_2/c 30.9
C dbitlow_5/shift1_0/transgate_1/w_n10_n18# dbitlow_5/mux1_0/O 2.8
C value_0/reg1_12/a_4_n23# Vdd 12.9
C dividendin_0 Vdd 10.5
C quotient_6 test3 2.2
C inbit shift 5.7
C Vdd dbithigh_7/2to1mux_0/a_n2_n14# 7.3
C rstb remainder_0 2.2
C dbitlow_3/shift1_0/transgate_0/w_n10_n3# controller_0/shiftb 3.3
C dbithigh_7/add dbithigh_1/real21mux_0/2to1muxfixed_0/a_n2_n14# 2.0
C Vdd dbithigh_2/bb 23.6
C dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/D test3 2.2
C dbitlow_7/reg1_0/D Vdd 10.6
C Vdd dbithigh_5/addsub1_0/a 8.8
C Vdd dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 7.3
C GND value_0/reg1_6/a_n12_n51# 10.6
C dbitlow_6/reg1_0/Qb Vdd 18.1
C Vdd dbithigh_3/addsub1_0/cc 11.7
C Vdd dbithigh_6/addsub1_0/a_n24_n59# 6.1
C dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/D controller_0/sel1b 2.2
C Vdd dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/D 18.5
C Vdd dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/D 11.4
C value_0/reg1_15/a_4_n23# Vdd 12.9
C GND dbithigh_7/real21mux_0/2to1muxfixed_0/a_10_n14# 7.0
C Vdd dbithigh_5/real21mux_0/2to1muxfixed_1/a_n2_n14# 7.3
C dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/D sel0 2.8
C Vdd dbithigh_0/reg1_1/a_4_n23# 12.9
C quotient_4 test3 2.2
C rstb dbithigh_7/bb 2.3
C Vdd divisorin_2 7.1
C test3 remainder_5 3.1
C GND dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 7.0
C GND dbithigh_6/reg1_1/D 5.5
C Vdd dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 7.3
C Vdd dbithigh_3/out 13.1
C Vdd dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 7.3
C GND dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C GND dbithigh_7/2to1mux_0/a_10_n14# 7.0
C GND value_0/reg1_9/a_n12_n51# 10.6
C GND dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/D 14.0
C dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/D Vdd 18.5
C dividendin_0 test3 2.3
C dbithigh_7/2to1mux_0/a_n2_n14# test3 2.0
C rstb dbithigh_5/reg1_1/a_4_n23# 3.1
C GND dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/D controller_0/sel1b 2.2
C GND dbithigh_5/addsub1_0/c 12.3
C dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# sel1 2.0
C Vdd dbitlow_0/mux1_0/O 3.8
C dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/D sel1 2.8
C dbitlow_3/shift1_0/transgate_1/w_n10_n3# shift 3.3
C GND dbithigh_2/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C Vdd dbithigh_4/b 28.5
C test3 dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/D 2.2
C GND value_0/reg1_12/a_n12_n51# 10.6
C Vdd dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 7.3
C dbitlow_0/shift1_0/transgate_1/w_n10_n18# controller_0/shiftb 3.3
C GND dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 7.0
C start controller_0/yout 4.1
C sel1 dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2.0
C GND dbitlow_0/reg1_0/a_n12_n51# 10.6
C GND value_0/reg1_1/D 12.0
C dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd 7.3
C Vdd controller_0/yin 10.6
C GND dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 5.4
C GND dbithigh_4/addsub1_0/a_n24_n86# 4.9
C dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/D test3 2.2
C GND dbithigh_7/addsub1_0/bb 20.3
C GND dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 5.4
C GND dbithigh_1/real21mux_0/2to1muxfixed_0/D 14.0
C rstb controller_0/transgate_3/w_n10_n3# 2.8
C Vdd dbitlow_2/mux1_0/O 3.8
C GND value_0/reg1_15/a_n12_n51# 10.6
C dbitlow_2/shift1_0/transgate_1/w_n10_n18# controller_0/shiftb 3.3
C Vdd dbithigh_7/reg1_1/a_n12_n51# 2.4
C GND dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 7.0
C GND value_0/reg1_4/D 12.0
C sel1 remainder_0 4.2
C GND dbitlow_2/reg1_0/a_n12_n51# 10.6
C Vdd controller_0/x 26.7
C Vdd dbithigh_3/c 30.1
C GND dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 7.0
C GND dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 5.4
C GND dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/D 14.0
C GND dbithigh_1/mux1_0/O 4.5
C dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# Vdd 7.3
C GND value_0/reg1_7/D 12.0
C GND dbithigh_7/reg1_1/a_4_n23# 8.8
C Vdd quotient_7 21.4
C GND dividendin_3 9.2
C dbitlow_5/reg1_0/a_4_n23# rstb 3.1
C GND dbithigh_5/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C dbithigh_0/a remainder_4 4.0
C dbithigh_0/b Vdd 28.5
C rstb dbithigh_2/reg1_0/a_4_n23# 3.1
C Vdd dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/D 18.5
C GND dbithigh_5/2to1mux_0/a_n2_n14# 5.4
C dbitlow_4/reg1_0/a_n12_n51# Vdd 2.4
C controller_0/sel1b dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/D 2.2
C dbitlow_0/shift1_0/transgate_0/w_n10_n3# controller_0/shiftb 3.3
C GND value_0/reg1_9/Q 12.0
C GND dbithigh_0/bb 16.0
C Vdd quotient_5 21.4
C dbithigh_6/shift1_0/transgate_1/w_n10_n3# dbithigh_6/reg1_1/D 2.8
C GND dbithigh_3/addsub1_0/a 6.0
C GND dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C GND dbithigh_1/addsub1_0/cc 7.5
C dbitlow_0/mux1_0/O dbithigh_7/shift1_0/transgate_0/w_n10_n18# 2.8
C dbithigh_7/shift1_0/transgate_1/w_n10_n18# controller_0/shiftb 3.3
C Vdd dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 7.3
C GND dbithigh_3/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C dividendin_1 Vdd 10.5
C dbithigh_7/add dbithigh_7/real21mux_0/2to1muxfixed_0/D 2.8
C Vdd dbithigh_6/addsub1_0/c 10.3
C quotient_7 test3 2.2
C GND divisorin_4 2.9
C value_0/reg1_1/Qb Vdd 18.1
C dbitlow_3/shift1_0/transgate_1/w_n10_n3# dbitlow_3/reg1_0/D 2.8
C dbithigh_2/shift1_0/transgate_0/w_n10_n3# dbithigh_2/reg1_1/D 2.8
C GND value_0/reg1_13/D 12.0
C dbitlow_2/shift1_0/transgate_0/w_n10_n3# controller_0/shiftb 3.3
C GND dbithigh_1/out 8.5
C controller_0/shiftb dbithigh_4/shift1_0/transgate_0/w_n10_n3# 3.3
C shift dbithigh_0/shift1_0/transgate_0/w_n10_n18# 3.3
C dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/D test3 2.2
C Vdd dbithigh_0/reg1_1/Qb 18.1
C GND controller_0/a_413_n15# 9.7
C value_0/reg1_4/Qb Vdd 18.1
C dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/D sel0 2.8
C quotient_5 test3 2.2
C GND value_0/reg1_16/D 12.0
C GND dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 9.0
C GND dbithigh_6/reg1_0/a_4_n23# 8.8
C rstb dbithigh_5/reg1_1/Qb 2.3
C dbitlow_0/shift1_0/transgate_1/w_n10_n3# shift 3.3
C Vdd dbithigh_2/real21mux_0/2to1muxfixed_0/D 18.5
C GND dbithigh_2/b 31.1
C sel0 dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/D 2.8
C GND dbithigh_6/addsub1_0/aa 39.5
C Vdd dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 7.3
C GND dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C quotient_0 controller_0/sel1b 2.3
C sel0 dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2.0
C dividendin_1 test3 2.3
C GND dbithigh_7/a 22.6
C dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# sel1 2.0
C value_0/reg1_7/Qb Vdd 18.1
C dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# sel1 2.0
C clk remainder_0 2.2
C GND dbitlow_4/reg1_0/a_4_n23# 8.8
C dbitlow_2/shift1_0/transgate_1/w_n10_n3# shift 3.3
C dbitlow_7/reg1_0/a_4_n23# rstb 3.1
C GND controller_0/reg1_1/a_n12_n51# 10.6
C Vdd dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 7.3
C Vdd dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 7.3
C Vdd dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/D 18.5
C GND dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C shift remainder_0 2.9
C value_0/reg1_10/Qb Vdd 18.1
C GND dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 7.0
C Vdd remainder_6 29.9
C dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd 7.3
C Vdd dbithigh_6/real21mux_0/2to1muxfixed_0/a_n2_n14# 7.3
C GND dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 5.4
C GND dbithigh_1/c 30.9
C Vdd dbithigh_6/2to1mux_0/a_n2_n14# 7.3
C dbitlow_1/shift1_0/transgate_1/w_n10_n18# controller_0/shiftb 3.3
C rstb remainder_1 2.2
C value_0/reg1_13/Qb Vdd 18.1
C dbithigh_7/add dbithigh_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2.0
C GND dividendin_6 9.2
C dbithigh_1/mux1_0/O dbithigh_1/shift1_0/transgate_1/w_n10_n18# 2.8
C GND controller_0/sel1b 98.8
C Vdd dbithigh_1/bb 23.6
C GND dbitlow_6/reg1_0/D 5.5
C GND dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 7.0
C Vdd dbithigh_4/addsub1_0/a 8.8
C Vdd dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 7.3
C GND dbitlow_1/reg1_0/a_n12_n51# 10.6
C Vdd dbithigh_7/reg1_1/Qb 18.1
C Vdd dbithigh_2/addsub1_0/cc 11.7
C Vdd dbithigh_5/addsub1_0/a_n24_n59# 6.1
C dbitlow_7/reg1_0/Qb rstb 2.3
C Vdd dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/D 18.5
C Vdd dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/D 11.4
C GND dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 7.0
C GND dbithigh_6/real21mux_0/2to1muxfixed_0/a_10_n14# 7.0
C Vdd dbithigh_4/real21mux_0/2to1muxfixed_1/a_n2_n14# 7.3
C test3 remainder_6 3.1
C Vdd divisorin_3 7.1
C rstb dbithigh_6/bb 2.3
C value_0/reg1_16/Qb Vdd 18.1
C dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# Vdd 7.3
C GND dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 7.0
C GND dbithigh_5/reg1_1/D 5.5
C value_0/reg1_1/a_4_n23# rstb 3.1
C GND dbitlow_5/reg1_0/Qb 7.7
C Vdd dbithigh_2/out 13.1
C GND dividendin_4 9.4
C GND dbithigh_6/2to1mux_0/a_10_n14# 7.0
C dbitlow_6/reg1_0/a_4_n23# rstb 3.1
C dbithigh_6/2to1mux_0/a_n2_n14# test3 2.0
C rstb dbithigh_4/reg1_1/a_4_n23# 3.1
C GND dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C GND dbithigh_4/addsub1_0/c 12.3
C dbitlow_3/reg1_0/a_n12_n51# Vdd 2.4
C value_0/reg1_4/a_4_n23# rstb 3.1
C Vdd dbithigh_7/reg1_0/a_4_n23# 12.9
C GND dbithigh_1/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C test3 dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/D 2.2
C Vdd dbithigh_7/addsub1_0/aa 29.6
C Vdd dbithigh_3/b 28.5
C dbitlow_4/shift1_0/transgate_1/w_n10_n18# dbitlow_4/mux1_0/O 2.8
C dividendin_2 Vdd 10.8
C dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/D sel0 2.8
C GND dbithigh_3/addsub1_0/a_n24_n86# 4.9
C value_0/reg1_7/a_4_n23# rstb 3.1
C GND dbithigh_6/addsub1_0/bb 20.3
C dbitlow_1/shift1_0/transgate_0/w_n10_n3# controller_0/shiftb 3.3
C GND dbithigh_0/real21mux_0/2to1muxfixed_0/D 14.0
C dbithigh_3/c remainder_4 2.7
C value_0/reg1_0/a_n12_n51# Vdd 2.4
C GND dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C dbithigh_5/mux1_0/O dbithigh_4/shift1_0/transgate_0/w_n10_n18# 2.8
C sel1 remainder_1 4.2
C dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/D sel0 2.8
C value_0/reg1_10/a_4_n23# rstb 3.1
C dbithigh_0/reg1_0/a_n12_n51# Vdd 2.4
C value_0/reg1_3/a_n12_n51# Vdd 2.4
C quotient_0 rstb 2.2
C Vdd dbithigh_2/c 30.3
C GND dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C GND dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 5.4
C GND dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/D 14.0
C dividendin_2 test3 2.5
C GND dbithigh_0/mux1_0/O 3.8
C GND dbithigh_7/add 109.7
C GND dbithigh_7/reg1_0/a_n12_n51# 10.6
C value_0/reg1_13/a_4_n23# rstb 3.1
C dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# sel1 2.0
C GND dbithigh_4/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C dbithigh_0/a remainder_5 4.0
C GND dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 5.4
C GND dbithigh_6/mux1_0/O 4.5
C rstb dbithigh_1/reg1_0/a_4_n23# 3.1
C value_0/reg1_6/a_n12_n51# Vdd 2.4
C GND dbitlow_3/reg1_0/a_4_n23# 8.8
C sel1 dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/D 2.8
C dbitlow_1/shift1_0/transgate_1/w_n10_n3# shift 3.3
C dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/D controller_0/sel1b 2.2
C GND dbithigh_4/2to1mux_0/a_n2_n14# 5.4
C dividendin_0 dbithigh_0/a 2.5
C Vdd dbithigh_6/reg1_1/D 10.6
C value_0/reg1_16/a_4_n23# rstb 3.1
C GND dbithigh_2/addsub1_0/a 6.0
C dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd 7.3
C GND dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C value_0/reg1_9/a_n12_n51# Vdd 2.4
C Vdd dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/D 18.5
C GND dbithigh_0/addsub1_0/cc 7.5
C GND dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 5.4
C Vdd dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 7.3
C GND dbithigh_2/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C dbithigh_7/add dbithigh_6/real21mux_0/2to1muxfixed_0/D 2.8
C sel0 dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2.0
C Vdd dbithigh_5/addsub1_0/c 10.3
C GND divisorin_5 2.9
C GND rstb 47.5
C dbithigh_7/add controller_0/shiftb 2.5
C GND dbithigh_0/out 8.5
C GND dividendin_7 9.2
C GND dbitlow_5/reg1_0/D 5.5
C controller_0/shiftb dbithigh_3/shift1_0/transgate_0/w_n10_n3# 3.3
C value_0/reg1_12/a_n12_n51# Vdd 2.4
C dbitlow_4/shift1_0/transgate_0/w_n10_n18# dbitlow_5/mux1_0/O 2.8
C dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# sel1 2.0
C dbithigh_6/shift1_0/transgate_1/w_n10_n18# controller_0/shiftb 3.3
C GND dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 7.0
C dbitlow_0/shift1_0/transgate_1/w_n10_n3# dbitlow_0/reg1_0/D 2.8
C Vdd dbitlow_0/reg1_0/a_n12_n51# 2.4
C value_0/reg1_1/D Vdd 14.5
C GND controller_0/reg1_0/a_4_n23# 8.8
C Vdd dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 7.3
C Vdd dbithigh_7/addsub1_0/bb 19.7
C GND dbitlow_7/reg1_0/a_n12_n51# 10.6
C dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# Vdd 7.3
C GND dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 9.0
C GND dbithigh_5/reg1_0/a_4_n23# 8.8
C rstb dbithigh_4/reg1_1/Qb 2.3
C Vdd dbithigh_1/real21mux_0/2to1muxfixed_0/D 18.5
C dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/D controller_0/sel1b 2.2
C GND dbithigh_5/addsub1_0/aa 39.5
C GND dbithigh_1/b 31.1
C sel0 dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/D 2.8
C GND dbitlow_4/reg1_0/Qb 7.7
C value_0/reg1_15/a_n12_n51# Vdd 2.4
C GND dividendin_5 9.2
C sel0 dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2.0
C GND testt 22.6
C dbithigh_0/shift1_0/transgate_1/w_n10_n3# dbithigh_0/reg1_1/D 2.8
C quotient_0 sel1 2.4
C GND value_0/reg1_2/a_4_n23# 8.8
C value_0/reg1_4/D Vdd 14.5
C clk remainder_1 2.2
C Vdd dbitlow_2/reg1_0/a_n12_n51# 2.4
C Vdd dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 7.3
C Vdd dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/D 18.5
C dbitlow_7/mux1_0/O dbitlow_6/shift1_0/transgate_0/w_n10_n18# 2.8
C shift remainder_1 2.9
C GND value_0/reg1_5/a_4_n23# 8.8
C Vdd dbithigh_1/mux1_0/O 3.5
C value_0/reg1_7/D Vdd 14.5
C Vdd dbithigh_7/reg1_1/a_4_n23# 12.9
C dbitlow_7/reg1_0/D dbitlow_7/shift1_0/transgate_1/w_n10_n3# 2.8
C dividendin_3 Vdd 10.5
C GND controller_0/a_278_n10# 8.3
C Vdd dbithigh_5/real21mux_0/2to1muxfixed_0/a_n2_n14# 7.3
C dbitlow_2/shift1_0/transgate_1/w_n10_n3# dbitlow_2/reg1_0/D 2.8
C GND dbithigh_0/c 6.9
C GND dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C Vdd dbithigh_5/2to1mux_0/a_n2_n14# 7.3
C GND value_0/reg1_8/a_4_n23# 8.8
C rstb remainder_2 2.2
C quotient_0 sel0 3.1
C value_0/reg1_9/Q Vdd 14.5
C Vdd dbithigh_0/bb 23.6
C dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# sel1 2.0
C GND sel1 210.3
C dbitlow_5/shift1_0/transgate_0/w_n10_n18# shift 3.3
C Vdd dbithigh_3/addsub1_0/a 8.8
C GND dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 7.0
C Vdd dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 7.3
C Vdd dbithigh_1/addsub1_0/cc 11.7
C Vdd dbithigh_4/addsub1_0/a_n24_n59# 6.1
C GND dbithigh_5/real21mux_0/2to1muxfixed_0/a_10_n14# 7.0
C GND dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C Vdd dbithigh_3/real21mux_0/2to1muxfixed_1/a_n2_n14# 7.3
C GND value_0/reg1_11/a_4_n23# 8.8
C dividendin_3 test3 2.3
C rstb dbithigh_5/bb 2.3
C Vdd divisorin_4 7.1
C GND dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 7.0
C value_0/reg1_13/D Vdd 14.5
C GND dbithigh_4/reg1_1/D 5.5
C Vdd dbithigh_1/out 13.1
C dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# sel1 2.0
C GND dbithigh_5/2to1mux_0/a_10_n14# 7.0
C value_0/reg1_2/Qb rstb 2.3
C dbithigh_5/2to1mux_0/a_n2_n14# test3 2.0
C GND dbitlow_2/reg1_0/a_4_n23# 8.8
C rstb dbithigh_3/reg1_1/a_4_n23# 3.1
C GND dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C GND dbithigh_3/addsub1_0/c 12.3
C GND value_0/reg1_14/a_4_n23# 8.8
C dividendin_1 dbithigh_0/a 2.5
C value_0/reg1_16/D Vdd 14.5
C dbitlow_7/shift1_0/transgate_0/w_n10_n3# dbitlow_7/reg1_0/D 2.8
C Vdd dbithigh_6/reg1_0/a_4_n23# 12.9
C GND dbithigh_0/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C Vdd dbithigh_6/addsub1_0/aa 29.6
C Vdd dbithigh_2/b 28.5
C value_0/reg1_5/Qb rstb 2.3
C dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# Vdd 7.3
C GND sel0 171.1
C Vdd dbithigh_7/a 21.8
C quotient_0 clk 2.2
C GND dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 5.4
C dbitlow_7/shift1_0/transgate_1/w_n10_n18# controller_0/shiftb 3.3
C GND dbithigh_2/addsub1_0/a_n24_n86# 4.9
C GND dbithigh_5/addsub1_0/bb 20.3
C quotient_0 shift 2.9
C dbitlow_4/reg1_0/a_4_n23# Vdd 12.9
C GND dbitlow_4/reg1_0/D 5.5
C GND dbithigh_6/reg1_1/a_n12_n51# 10.6
C value_0/reg1_8/Qb rstb 2.3
C Vdd controller_0/reg1_1/a_n12_n51# 2.4
C GND controller_0/yout 2.1
C GND dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 7.0
C sel1 remainder_2 4.2
C dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# Vdd 7.3
C Vdd dbithigh_1/c 30.3
C value_0/reg1_11/Qb rstb 2.3
C GND dbitlow_3/reg1_0/Qb 7.7
C quotient_1 controller_0/sel1b 2.3
C GND dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 5.4
C GND dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/D 14.0
C GND dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/D 14.0
C dbitlow_7/mux1_0/O dbitlow_7/shift1_0/transgate_1/w_n10_n18# 2.8
C GND dbithigh_6/reg1_0/a_n12_n51# 10.6
C Vdd dividendin_6 10.5
C Vdd controller_0/sel1b 405.8
C dbitlow_6/reg1_0/D Vdd 10.6
C GND dbithigh_3/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C GND clk 630.1
C dbithigh_0/a remainder_6 4.8
C rstb dbithigh_0/reg1_0/a_4_n23# 3.1
C Vdd dbitlow_1/reg1_0/a_n12_n51# 2.4
C value_0/reg1_14/Qb rstb 2.3
C sel1 dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/D 2.8
C dbitlow_7/shift1_0/transgate_0/w_n10_n18# shift 3.3
C inbit dbithigh_7/real21mux_0/2to1muxfixed_0/D 2.2
C GND dbithigh_3/2to1mux_0/a_n2_n14# 5.4
C GND shift 64.5
C Vdd dbithigh_5/reg1_1/D 10.6
C dbitlow_3/shift1_0/transgate_1/w_n10_n18# dbitlow_3/mux1_0/O 2.8
C dbitlow_5/reg1_0/Qb Vdd 18.1
C Vdd dividendin_4 10.8
C dbithigh_5/shift1_0/transgate_1/w_n10_n3# dbithigh_5/reg1_1/D 2.8
C GND dbithigh_1/addsub1_0/a 6.0
C GND dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C value_0/reg1_17/Qb rstb 2.3
C Vdd dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 7.3
C dbithigh_1/shift1_0/transgate_0/w_n10_n18# dbithigh_2/mux1_0/O 2.8
C GND dbithigh_1/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C dbithigh_7/add dbithigh_5/real21mux_0/2to1muxfixed_0/D 2.8
C dividendin_6 test3 2.3
C Vdd dbithigh_4/addsub1_0/c 10.3
C controller_0/sel1b test3 13.0
C GND divisorin_6 2.9
C dbithigh_1/shift1_0/transgate_0/w_n10_n3# dbithigh_1/reg1_1/D 2.8
C controller_0/shiftb dbithigh_2/shift1_0/transgate_0/w_n10_n3# 3.3
C GND controller_0/reg1_1/a_4_n23# 8.8
C controller_0/shiftb dbithigh_5/shift1_0/transgate_1/w_n10_n18# 3.3
C dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/D sel1 2.8
C dividendin_4 test3 2.5
C GND value_0/reg1_0/Qb 7.7
C dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/D sel0 2.8
C Vdd dbithigh_6/addsub1_0/bb 19.7
C GND dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 9.0
C GND dbithigh_4/reg1_0/a_4_n23# 8.8
C rstb dbithigh_3/reg1_1/Qb 2.3
C Vdd dbithigh_0/real21mux_0/2to1muxfixed_0/D 18.5
C GND dbithigh_4/addsub1_0/aa 39.5
C Vdd dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 7.3
C dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# sel1 2.0
C sel0 dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2.0
C GND dbithigh_5/a 22.6
C value_0/reg1_17/a_4_n23# rstb 3.1
C GND dbitlow_1/reg1_0/a_4_n23# 8.8
C dividendin_2 dbithigh_0/a 2.5
C GND value_0/reg1_3/Qb 7.7
C clk remainder_2 2.2
C Vdd dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 7.3
C Vdd dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 7.3
C Vdd dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/D 18.5
C shift remainder_2 2.9
C Vdd dbithigh_0/mux1_0/O 3.4
C Vdd dbithigh_7/add 153.8
C GND dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 7.0
C Vdd dbithigh_7/reg1_0/a_n12_n51# 2.4
C GND value_0/reg1_6/Qb 7.7
C controller_0/transgate_2/w_n10_n18# reset 2.8
C Vdd dbithigh_4/real21mux_0/2to1muxfixed_0/a_n2_n14# 7.3
C dbithigh_7/add dbithigh_7/real21mux_0/2to1muxfixed_1/a_n2_n14# 2.0
C GND dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 5.4
C Vdd dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 7.3
C Vdd dbithigh_6/mux1_0/O 3.4
C dbitlow_3/reg1_0/a_4_n23# Vdd 12.9
C GND dbitlow_0/reg1_0/Qb 7.7
C GND dbitlow_3/reg1_0/D 5.5
C dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/D sel0 2.8
C dbitlow_3/shift1_0/transgate_0/w_n10_n18# dbitlow_4/mux1_0/O 2.8
C Vdd dbithigh_4/2to1mux_0/a_n2_n14# 7.3
C rstb remainder_3 2.2
C shift dbithigh_6/shift1_0/transgate_1/w_n10_n3# 3.3
C dbithigh_0/mux1_0/O dbithigh_0/shift1_0/transgate_1/w_n10_n18# 2.8
C GND dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 7.0
C GND value_0/reg1_9/Qb 7.7
C Vdd dbithigh_2/addsub1_0/a 8.8
C Vdd dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 7.3
C Vdd dbithigh_0/addsub1_0/cc 11.7
C rstb quotient_1 2.2
C Vdd dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 7.3
C Vdd dbithigh_3/addsub1_0/a_n24_n59# 6.1
C quotient_2 controller_0/sel1b 2.3
C GND dbitlow_2/reg1_0/Qb 7.7
C GND dbithigh_4/real21mux_0/2to1muxfixed_0/a_10_n14# 7.0
C Vdd dbithigh_2/real21mux_0/2to1muxfixed_1/a_n2_n14# 7.3
C rstb dbithigh_4/bb 2.3
C Vdd divisorin_5 7.1
C rstb Vdd 467.4
C GND dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 7.0
C GND dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/D 14.0
C GND dbithigh_3/reg1_1/D 5.5
C GND value_0/reg1_12/Qb 7.7
C Vdd dbithigh_0/out 13.1
C Vdd dividendin_7 10.5
C dbitlow_5/reg1_0/D Vdd 10.6
C GND dbithigh_4/2to1mux_0/a_10_n14# 7.0
C test3 dbithigh_4/2to1mux_0/a_n2_n14# 2.0
C rstb dbithigh_2/reg1_1/a_4_n23# 3.1
C GND dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C GND dbithigh_2/addsub1_0/c 12.3
C inbit dbithigh_7/c 2.3
C Vdd controller_0/reg1_0/a_4_n23# 12.9
C GND value_0/reg1_15/Qb 7.7
C dbitlow_7/reg1_0/a_n12_n51# Vdd 2.4
C Vdd dbithigh_5/reg1_0/a_4_n23# 12.9
C Vdd dbithigh_1/b 28.5
C dbitlow_4/reg1_0/Qb Vdd 18.1
C Vdd dbithigh_5/addsub1_0/aa 29.6
C Vdd dividendin_5 10.5
C dbitlow_1/shift1_0/transgate_1/w_n10_n3# dbitlow_1/reg1_0/D 2.8
C Vdd testt 21.8
C GND dbithigh_7/aa 35.2
C value_0/reg1_2/a_4_n23# Vdd 12.9
C dividendin_7 test3 2.3
C GND dbithigh_1/addsub1_0/a_n24_n86# 4.9
C GND dbithigh_4/addsub1_0/bb 20.3
C dbithigh_2/c remainder_5 3.4
C GND dbithigh_5/reg1_1/a_n12_n51# 10.6
C dbitlow_7/shift1_0/transgate_0/w_n10_n18# inbit 2.8
C Vdd dbithigh_7/addsub1_0/a_n24_n130# 3.0
C GND inbit 92.8
C value_0/reg1_5/a_4_n23# Vdd 12.9
C dbithigh_4/mux1_0/O dbithigh_3/shift1_0/transgate_0/w_n10_n18# 2.8
C dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/D sel1 2.8
C sel1 remainder_3 4.2
C dividendin_5 test3 2.3
C rstb controller_0/reg1_0/Qb 2.3
C GND dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/D 8.5
C GND dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C Vdd dbithigh_0/c 4.7
C GND dbithigh_6/reg1_1/a_4_n23# 8.8
C Vdd dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 7.3
C quotient_1 sel1 2.4
C dbithigh_6/shift1_0/transgate_0/w_n10_n3# dbithigh_6/reg1_1/D 2.8
C GND dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/D 14.0
C value_0/reg1_8/a_4_n23# Vdd 12.9
C GND dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 5.4
C GND dbitlow_0/reg1_0/a_4_n23# 8.8
C GND dbithigh_5/reg1_0/a_n12_n51# 10.6
C GND dbithigh_2/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C Vdd sel1 389.4
C dbithigh_7/aa controller_0/shiftb 2.9
C dividendin_3 dbithigh_0/a 2.5
C GND dbitlow_0/reg1_0/D 5.5
C GND value_0/reg1_2/a_n12_n51# 10.6
C sel1 dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/D 2.8
C Vdd dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 7.3
C inbit dbithigh_6/real21mux_0/2to1muxfixed_0/D 2.2
C GND dbithigh_2/2to1mux_0/a_n2_n14# 5.4
C value_0/reg1_11/a_4_n23# Vdd 12.9
C sel0 dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2.0
C Vdd dbithigh_4/reg1_1/D 10.6
C GND dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 7.0
C inbit controller_0/shiftb 5.8
C GND dbithigh_0/addsub1_0/a 6.0
C GND dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C GND value_0/reg1_5/a_n12_n51# 10.6
C dbitlow_2/reg1_0/a_4_n23# Vdd 12.9
C GND controller_0/reg1_1/Qb 7.7
C Vdd dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 7.3
C GND dbithigh_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C GND dbitlow_2/reg1_0/D 5.5
C dbithigh_7/add dbithigh_4/real21mux_0/2to1muxfixed_0/D 2.8
C value_0/reg1_14/a_4_n23# Vdd 12.9
C Vdd dbithigh_3/addsub1_0/c 10.3
C quotient_1 sel0 3.1
C sel1 test3 69.3
C dbitlow_0/shift1_0/transgate_1/w_n10_n18# dbitlow_0/mux1_0/O 2.8
C GND dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 7.0
C controller_0/shiftb dbithigh_1/shift1_0/transgate_0/w_n10_n3# 3.3
C Vdd sel0 273.7
C rstb quotient_2 2.2
C GND value_0/reg1_8/a_n12_n51# 10.6
C Vdd dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 7.3
C controller_0/shiftb dbithigh_4/shift1_0/transgate_1/w_n10_n18# 3.3
C GND dbitlow_1/reg1_0/Qb 7.7
C quotient_3 controller_0/sel1b 2.3
C rstb controller_0/transgate_0/w_n10_n18# 2.8
C dbitlow_6/shift1_0/transgate_0/w_n10_n3# dbitlow_6/reg1_0/D 2.8
C GND dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 7.0
C Vdd dbithigh_5/addsub1_0/bb 19.7
C GND dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 9.0
C GND dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/D 14.0
C GND dbithigh_3/reg1_0/a_4_n23# 8.8
C rstb dbithigh_2/reg1_1/Qb 2.3
C dbitlow_1/shift1_0/transgate_1/w_n10_n18# dbitlow_1/mux1_0/O 2.8
C GND dbithigh_3/addsub1_0/aa 39.5
C dbitlow_4/reg1_0/D Vdd 10.6
C Vdd dbithigh_6/reg1_1/a_n12_n51# 2.4
C Vdd controller_0/yout 15.0
C sel0 dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2.0
C GND dbithigh_4/a 22.6
C GND value_0/reg1_11/a_n12_n51# 10.6
C dbithigh_5/mux1_0/O dbithigh_5/shift1_0/transgate_1/w_n10_n18# 2.8
C clk remainder_3 2.2
C GND start 35.0
C sel0 test3 13.7
C dbitlow_2/shift1_0/transgate_1/w_n10_n18# dbitlow_2/mux1_0/O 2.8
C dbitlow_3/reg1_0/Qb Vdd 18.1
C GND value_0/reg1_14/a_n12_n51# 10.6
C Vdd dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 7.3
C clk quotient_1 2.2
C Vdd dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/D 18.5
C shift remainder_3 2.9
C dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/D Vdd 18.5
C Vdd dbithigh_6/reg1_0/a_n12_n51# 2.4
C Vdd dbithigh_3/real21mux_0/2to1muxfixed_0/a_n2_n14# 7.3
C clk Vdd 256.6
C GND value_0/reg1_3/D 12.0
C dbithigh_7/add dbithigh_6/real21mux_0/2to1muxfixed_1/a_n2_n14# 2.0
C dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# sel0 2.0
C quotient_1 shift 2.9
C GND value_0/reg1_17/a_n12_n51# 10.6
C Vdd dbithigh_3/2to1mux_0/a_n2_n14# 7.3
C rstb remainder_4 2.2
C Vdd shift 49.3
C dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/D sel1 2.8
C shift dbithigh_5/shift1_0/transgate_1/w_n10_n3# 3.3
C dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/D sel1 2.8
C GND dbithigh_6/reg1_1/Qb 7.7
C dividendin_6 dbithigh_0/a 2.5
C Vdd dbithigh_1/addsub1_0/a 8.8
C GND value_0/reg1_6/D 12.0
C Vdd dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 7.3
C Vdd dbithigh_2/addsub1_0/a_n24_n59# 6.1
C GND dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# sel1 2.0
C GND dbithigh_3/real21mux_0/2to1muxfixed_0/a_10_n14# 7.0
C Vdd dbithigh_1/real21mux_0/2to1muxfixed_1/a_n2_n14# 7.3
C quotient_2 sel1 2.4
C Vdd divisorin_6 7.1
C GND dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/D 14.0
C rstb dbithigh_3/bb 2.3
C dbithigh_7/c remainder_0 4.0
C GND dbithigh_2/reg1_1/D 5.5
C GND value_0/reg1_9/D 12.0
C GND dbithigh_3/2to1mux_0/a_10_n14# 7.0
C dividendin_4 dbithigh_0/a 2.5
C test3 dbithigh_3/2to1mux_0/a_n2_n14# 2.0
C Vdd controller_0/reg1_1/a_4_n23# 12.9
C rstb dbithigh_1/reg1_1/a_4_n23# 3.1
C GND dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C GND dbithigh_1/addsub1_0/c 12.3
C GND controller_0/xin 5.5
C inbit dbithigh_6/c 2.3
C value_0/reg1_0/Qb Vdd 18.1
C Vdd dbithigh_4/reg1_0/a_4_n23# 12.9
C GND value_0/reg1_12/D 12.0
C Vdd dbithigh_4/addsub1_0/aa 29.6
C Vdd dbithigh_5/a 21.8
C dbitlow_1/reg1_0/a_4_n23# Vdd 12.9
C GND remainder_0 33.4
C quotient_6 controller_0/sel1b 2.3
C GND dbitlow_1/reg1_0/D 5.5
C dbitlow_2/shift1_0/transgate_0/w_n10_n18# dbitlow_3/mux1_0/O 2.8
C GND dbithigh_0/addsub1_0/a_n24_n86# 4.9
C quotient_2 sel0 3.1
C value_0/reg1_3/Qb Vdd 18.1
C GND dbithigh_3/addsub1_0/bb 20.3
C GND value_0/reg1_15/D 12.0
C GND dbithigh_4/reg1_1/a_n12_n51# 10.6
C Vdd dbithigh_6/addsub1_0/a_n24_n130# 3.0
C rstb quotient_3 2.2
C GND dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 7.0
C GND dbithigh_7/bb 16.0
C quotient_4 controller_0/sel1b 2.3
C sel1 remainder_4 4.2
C value_0/reg1_6/Qb Vdd 18.1
C dbithigh_7/shift1_0/transgate_0/w_n10_n18# shift 3.3
C GND dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/D 8.5
C dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# Vdd 7.3
C GND dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/D 14.0
C Vdd dbitlow_0/reg1_0/Qb 18.1
C GND dbithigh_5/reg1_1/a_4_n23# 8.8
C dbitlow_3/reg1_0/D Vdd 10.6
C GND dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/D 14.0
C GND dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 5.4
C GND dbithigh_4/reg1_0/a_n12_n51# 10.6
C value_0/reg1_9/Qb Vdd 18.1
C GND dbithigh_1/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C remainder_0 controller_0/shiftb 2.9
C dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# sel1 2.0
C sel1 dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/D 2.8
C Vdd dbitlow_2/reg1_0/Qb 18.1
C inbit dbithigh_5/real21mux_0/2to1muxfixed_0/D 2.2
C clk quotient_2 2.2
C GND dbithigh_1/2to1mux_0/a_n2_n14# 5.4
C sel0 dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2.0
C dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/D Vdd 18.5
C Vdd dbithigh_3/reg1_1/D 10.6
C value_0/reg1_12/Qb Vdd 18.1
C GND controller_0/transgate_3/w_n10_n3# 2.8
C dbithigh_4/shift1_0/transgate_1/w_n10_n3# dbithigh_4/reg1_1/D 2.8
C dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# sel0 2.0
C quotient_2 shift 2.9
C Vdd dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 7.3
C dbithigh_7/add dbithigh_3/real21mux_0/2to1muxfixed_0/D 2.8
C Vdd dbithigh_2/addsub1_0/c 10.3
C dbithigh_0/shift1_0/transgate_0/w_n10_n3# dbithigh_0/reg1_1/D 2.8
C value_0/reg1_15/Qb Vdd 18.1
C dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/D sel1 2.8
C controller_0/shiftb dbithigh_0/shift1_0/transgate_0/w_n10_n3# 3.3
C value_0/reg1_0/a_4_n23# rstb 3.1
C dividendin_7 dbithigh_0/a 2.5
C GND dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C GND dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C controller_0/shiftb dbithigh_3/shift1_0/transgate_1/w_n10_n18# 3.3
C GND dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C reset controller_0/transgate_0/w_n10_n3# 2.8
C Vdd dbithigh_7/aa 32.4
C quotient_3 sel1 2.4
C GND dbithigh_7/mux1_0/O 4.5
C GND dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 7.0
C GND dbitlow_5/reg1_0/a_4_n23# 8.8
C Vdd dbithigh_4/addsub1_0/bb 19.7
C GND dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 9.0
C GND dbithigh_2/reg1_0/a_4_n23# 8.8
C rstb dbithigh_1/reg1_1/Qb 2.3
C GND dbithigh_2/addsub1_0/aa 39.5
C value_0/reg1_3/a_4_n23# rstb 3.1
C Vdd dbithigh_5/reg1_1/a_n12_n51# 2.4
C sel0 dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2.0
C dividendin_5 dbithigh_0/a 2.5
C GND dbithigh_3/a 22.6
C dbithigh_7/add dbithigh_7/real21mux_0/2to1muxfixed_0/a_n2_n14# 2.0
C Vdd inbit 243.0
C clk remainder_4 2.2
C Vdd dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/D 11.4
C value_0/reg1_6/a_4_n23# rstb 3.1
C dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd 7.3
C Vdd dbithigh_6/reg1_1/a_4_n23# 12.9
C dbithigh_7/aa test3 3.1
C Vdd dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/D 18.5
C rstb quotient_6 2.2
C shift remainder_4 2.9
C Vdd dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 7.3
C Vdd dbitlow_0/reg1_0/a_4_n23# 12.9
C quotient_7 controller_0/sel1b 2.3
C Vdd dbithigh_5/reg1_0/a_n12_n51# 2.4
C Vdd dbithigh_2/real21mux_0/2to1muxfixed_0/a_n2_n14# 7.3
C quotient_3 sel0 3.1
C dbithigh_7/add dbithigh_5/real21mux_0/2to1muxfixed_1/a_n2_n14# 2.0
C GND dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/D 14.0
C value_0/reg1_9/a_4_n23# rstb 3.1
C inbit test3 2.8
C value_0/reg1_2/a_n12_n51# Vdd 2.4
C Vdd dbitlow_0/reg1_0/D 10.6
C Vdd dbithigh_2/2to1mux_0/a_n2_n14# 7.3
C rstb quotient_4 2.2
C rstb remainder_5 2.2
C GND dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 7.0
C shift dbithigh_4/shift1_0/transgate_1/w_n10_n3# 3.3
C quotient_5 controller_0/sel1b 2.3
C GND dbithigh_5/reg1_1/Qb 7.7
C dbitlow_5/shift1_0/transgate_0/w_n10_n3# dbitlow_5/reg1_0/D 2.8
C Vdd dbithigh_0/addsub1_0/a 8.8
C Vdd dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 7.3
C dbithigh_0/a sel1 3.1
C value_0/reg1_12/a_4_n23# rstb 3.1
C GND dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/D 14.0
C Vdd dbithigh_1/addsub1_0/a_n24_n59# 6.1
C value_0/reg1_5/a_n12_n51# Vdd 2.4
C dbithigh_2/shift1_0/transgate_1/w_n10_n18# dbithigh_2/mux1_0/O 2.8
C Vdd controller_0/reg1_1/Qb 18.1
C sel1 dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2.0
C GND dbithigh_2/real21mux_0/2to1muxfixed_0/a_10_n14# 7.0
C Vdd dbitlow_2/reg1_0/D 10.6
C Vdd dbithigh_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 7.3
C rstb dbithigh_2/bb 2.3
C GND dbithigh_7/real21mux_0/2to1muxfixed_0/D 14.0
C GND dbithigh_1/reg1_1/D 5.5
C dbitlow_6/reg1_0/Qb rstb 2.3
C GND dbithigh_2/2to1mux_0/a_10_n14# 7.0
C GND dbitlow_7/reg1_0/a_4_n23# 8.8
C value_0/reg1_15/a_4_n23# rstb 3.1
C test3 dbithigh_2/2to1mux_0/a_n2_n14# 2.0
C value_0/reg1_8/a_n12_n51# Vdd 2.4
C rstb dbithigh_0/reg1_1/a_4_n23# 3.1
C GND dbithigh_0/addsub1_0/c 12.3
C Vdd dbitlow_1/reg1_0/Qb 18.1
C clk quotient_3 2.2
C inbit dbithigh_5/c 2.3
C dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/D Vdd 18.5
C dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/D sel1 2.8
C Vdd dbithigh_3/reg1_0/a_4_n23# 12.9
C Vdd dbithigh_3/addsub1_0/aa 29.6
C Vdd dbithigh_4/a 21.8
C value_0/reg1_11/a_n12_n51# Vdd 2.4
C dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# sel0 2.0
C quotient_3 shift 2.9
C sel0 dbithigh_0/a 3.9
C GND remainder_1 33.4
C dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# sel0 2.0
C quotient_6 sel1 2.4
C GND dbithigh_2/addsub1_0/bb 20.3
C GND dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 5.4
C start Vdd 44.1
C dbithigh_1/c remainder_6 3.4
C GND dbitlow_7/reg1_0/Qb 7.7
C dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/D sel1 2.8
C GND dbithigh_3/reg1_1/a_n12_n51# 10.6
C controller_0/sel1b dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/D 2.2
C value_0/reg1_14/a_n12_n51# Vdd 2.4
C Vdd dbithigh_5/addsub1_0/a_n24_n130# 3.0
C GND dbithigh_6/bb 16.0
C GND dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C dbithigh_3/mux1_0/O dbithigh_2/shift1_0/transgate_0/w_n10_n18# 2.8
C GND value_0/reg1_1/a_4_n23# 8.8
C quotient_4 sel1 2.4
C GND dbithigh_7/addsub1_0/cc 7.7
C sel1 remainder_5 4.2
C GND dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/D 14.0
C value_0/reg1_3/D Vdd 14.5
C GND dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/D 8.5
C dbithigh_5/shift1_0/transgate_0/w_n10_n18# dbithigh_6/mux1_0/O 2.8
C GND dbitlow_6/reg1_0/a_4_n23# 8.8
C GND dbithigh_4/reg1_1/a_4_n23# 8.8
C value_0/reg1_17/a_n12_n51# Vdd 2.4
C dividendin_0 sel1 3.1
C dbithigh_5/shift1_0/transgate_0/w_n10_n3# dbithigh_5/reg1_1/D 2.8
C GND dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/D 14.0
C GND dbithigh_7/out 8.5
C GND dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 5.4
C shift dbithigh_6/shift1_0/transgate_0/w_n10_n18# 3.3
C GND dbithigh_3/reg1_0/a_n12_n51# 10.6
C GND value_0/reg1_4/a_4_n23# 8.8
C Vdd dbithigh_6/reg1_1/Qb 18.1
C GND dbithigh_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C dbitlow_0/shift1_0/transgate_0/w_n10_n18# dbitlow_1/mux1_0/O 2.8
C rstb controller_0/x 2.9
C controller_0/shiftb remainder_1 2.9
C quotient_6 sel0 3.1
C value_0/reg1_6/D Vdd 14.5
C GND dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/D 8.5
C sel1 dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2.0
C GND dbithigh_2/mux1_0/O 4.5
C clk dbithigh_0/a 3.5
C dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd 7.3
C sel1 dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/D 2.8
C inbit dbithigh_4/real21mux_0/2to1muxfixed_0/D 2.2
C rstb quotient_7 2.2
C Vdd dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/D 18.5
C sel0 dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2.0
C shift dbithigh_0/a 2.5
C GND value_0/reg1_7/a_4_n23# 8.8
C Vdd dbithigh_2/reg1_1/D 10.6
C value_0/reg1_9/D Vdd 14.5
C GND dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C dbitlow_1/shift1_0/transgate_0/w_n10_n18# dbitlow_2/mux1_0/O 2.8
C dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/D sel1 2.8
C quotient_4 sel0 3.1
C Vdd dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 7.3
C dbithigh_7/add dbithigh_2/real21mux_0/2to1muxfixed_0/D 2.8
C Vdd dbithigh_1/addsub1_0/c 10.3
C Vdd controller_0/xin 10.6
C rstb quotient_5 2.2
C GND value_0/reg1_10/a_4_n23# 8.8
C GND dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 7.0
C value_0/reg1_12/D Vdd 14.5
C GND quotient_0 19.2
C GND dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/D test3 2.2
C controller_0/shiftb dbithigh_2/shift1_0/transgate_1/w_n10_n18# 3.3
C value_0/reg1_1/Qb rstb 2.3
C GND dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/D 8.5
C Vdd remainder_0 29.9
C Vdd dbitlow_1/reg1_0/D 10.6
C clk quotient_6 2.2
C GND dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 7.0
C dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# sel1 2.0
C GND value_0/reg1_13/a_4_n23# 8.8
C rstb controller_0/transgate_2/w_n10_n3# 2.8
C GND dbithigh_7/c 31.3
C Vdd dbithigh_3/addsub1_0/bb 19.7
C GND dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 9.0
C GND dbithigh_1/reg1_0/a_4_n23# 8.8
C rstb dbithigh_0/reg1_1/Qb 2.3
C value_0/reg1_15/D Vdd 14.5
C GND dbithigh_1/addsub1_0/aa 39.5
C Vdd dbithigh_4/reg1_1/a_n12_n51# 2.4
C sel0 dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2.0
C GND dbithigh_2/a 22.6
C dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# sel0 2.0
C quotient_6 shift 2.9
C value_0/reg1_4/Qb rstb 2.3
C dbithigh_7/add dbithigh_6/real21mux_0/2to1muxfixed_0/a_n2_n14# 2.0
C dbithigh_4/mux1_0/O dbithigh_4/shift1_0/transgate_1/w_n10_n18# 2.8
C Vdd dbithigh_7/bb 23.6
C GND value_0/reg1_16/a_4_n23# 8.8
C clk quotient_4 2.2
C clk remainder_5 2.2
C Vdd dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/D 11.4
C dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/D Vdd 18.5
C remainder_0 test3 3.1
C Vdd dbithigh_5/reg1_1/a_4_n23# 12.9
C dbithigh_7/shift1_0/transgate_1/w_n10_n3# shift 3.3
C value_0/reg1_7/Qb rstb 2.3
C Vdd dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/D 18.5
C quotient_0 controller_0/shiftb 2.9
C dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# sel0 2.0
C quotient_4 shift 2.9
C shift remainder_5 2.9
C dbitlow_7/shift1_0/transgate_1/w_n10_n3# shift 3.3
C GND dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C Vdd dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 7.3
C Vdd dbithigh_4/reg1_0/a_n12_n51# 2.4
C quotient_7 sel1 2.4
C Vdd dbithigh_1/real21mux_0/2to1muxfixed_0/a_n2_n14# 7.3
C dbithigh_7/add dbithigh_4/real21mux_0/2to1muxfixed_1/a_n2_n14# 2.0
C dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/D sel1 2.8
C value_0/reg1_10/Qb rstb 2.3
C Vdd dbithigh_1/2to1mux_0/a_n2_n14# 7.3
C rstb remainder_6 2.2
C GND dbithigh_7/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C GND dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C shift dbithigh_3/shift1_0/transgate_1/w_n10_n3# 3.3
C GND dbithigh_4/reg1_1/Qb 7.7
C quotient_5 sel1 2.4
C controller_0/sel1b dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/D 2.2
C GND dbithigh_7/reg1_1/D 5.5
C Vdd dbithigh_0/addsub1_0/a_n24_n59# 6.1
C sel1 dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2.0
C GND dbithigh_1/real21mux_0/2to1muxfixed_0/a_10_n14# 7.0
C value_0/reg1_13/Qb rstb 2.3
C dividendin_1 sel1 3.1
C rstb dbithigh_1/bb 2.3
C GND dbithigh_6/real21mux_0/2to1muxfixed_0/D 14.0
C dbithigh_6/c remainder_1 4.0
C GND dbithigh_0/reg1_1/D 5.5
C rstb dbithigh_7/reg1_1/Qb 2.3
C dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# sel0 2.0
C GND reset 5.3
C GND dbithigh_1/2to1mux_0/a_10_n14# 7.0
C GND controller_0/shiftb 53.0
C quotient_7 sel0 3.1
C test3 dbithigh_1/2to1mux_0/a_n2_n14# 2.0
C Vdd dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 7.3
C dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd 7.3
C value_0/reg1_16/Qb rstb 2.3
C inbit controller_0/a_208_n18# 2.2
C Vdd dbithigh_7/mux1_0/O 3.4
C inbit dbithigh_4/c 2.3
C dbitlow_5/reg1_0/a_4_n23# Vdd 12.9
C GND dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 7.0
C Vdd dbithigh_2/reg1_0/a_4_n23# 12.9
C Vdd dbithigh_2/addsub1_0/aa 29.6
C quotient_5 sel0 3.1
C Vdd dbithigh_3/a 21.8
C controller_0/transgate_0/w_n10_n3# controller_0/xout 2.8
C controller_0/transgate_0/w_n10_n18# controller_0/xin 2.8
C GND remainder_2 33.4
C dbithigh_0/a dbithigh_7/aa 5.0
C rstb dbithigh_7/reg1_0/a_4_n23# 3.1
C GND dbithigh_1/addsub1_0/bb 20.3
C GND dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 7.0
C GND dbithigh_2/reg1_1/a_n12_n51# 10.6
C GND dbitlow_7/mux1_0/O 4.1
C dbitlow_4/shift1_0/transgate_0/w_n10_n3# dbitlow_4/reg1_0/D 2.8
C controller_0/sel1b dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/D 2.2
C Vdd dbithigh_4/addsub1_0/a_n24_n130# 3.0
C controller_0/transgate_3/w_n10_n18# controller_0/xin 2.8
C controller_0/transgate_1/w_n10_n3# controller_0/yout 2.8
C controller_0/transgate_1/w_n10_n18# controller_0/yin 2.8
C GND dbithigh_5/bb 16.0
C inbit dbithigh_0/a 3.9
C GND dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/D 8.5
C sel1 remainder_6 4.2
C clk quotient_7 2.2
C GND dbithigh_6/addsub1_0/cc 7.5
C dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# sel1 2.0
C GND dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/D 14.0
C GND dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/D 8.5
C Vdd dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/D 18.5
C GND value_0/reg1_2/Qb 7.7
C GND dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/D 14.0
C GND dbithigh_3/reg1_1/a_4_n23# 8.8
C controller_0/transgate_2/w_n10_n18# controller_0/yin 2.8
C dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# sel0 2.0
C quotient_7 shift 2.9
C GND dbithigh_6/out 8.5
C GND dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 5.4
C shift dbithigh_5/shift1_0/transgate_0/w_n10_n18# 3.3
C GND dbithigh_2/reg1_0/a_n12_n51# 10.6
C Vdd dbithigh_5/reg1_1/Qb 18.1
C controller_0/shiftb remainder_2 2.9
C clk quotient_5 2.2
C sel1 dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2.0
C GND value_0/reg1_5/Qb 7.7
C Vdd dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/D 18.5
C sel1 dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/D 2.8
C inbit dbithigh_3/real21mux_0/2to1muxfixed_0/D 2.2
C dbitlow_5/shift1_0/transgate_0/w_n10_n18# dbitlow_6/mux1_0/O 2.8
C dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# sel0 2.0
C quotient_5 shift 2.9
C Vdd dbithigh_7/real21mux_0/2to1muxfixed_0/D 18.5
C sel0 dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2.0
C GND dbithigh_7/b 31.1
C sel0 dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/D 2.8
C Vdd dbithigh_1/reg1_1/D 10.6
C dbithigh_3/shift1_0/transgate_1/w_n10_n3# dbithigh_3/reg1_1/D 2.8
C GND value_0/reg1_8/Qb 7.7
C dbitlow_7/reg1_0/a_4_n23# Vdd 12.9
C GND dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/D 14.0
C dbithigh_7/add dbithigh_1/real21mux_0/2to1muxfixed_0/D 2.8
C Vdd dbithigh_0/addsub1_0/c 10.3
C GND dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/D 14.0
C GND dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C GND value_0/reg1_11/Qb 7.7
C GND dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C controller_0/shiftb dbithigh_1/shift1_0/transgate_1/w_n10_n18# 3.3
C Vdd remainder_1 29.9
C dividendin_2 sel1 3.3
C GND dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 7.0
C GND dbithigh_6/c 31.3
C Vdd dbithigh_2/addsub1_0/bb 19.7
C Vdd dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 7.3
C GND dbithigh_0/reg1_0/a_4_n23# 8.8
C dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# sel0 2.0
C GND dbithigh_0/addsub1_0/aa 39.5
C GND value_0/reg1_14/Qb 7.7
C dbitlow_7/reg1_0/Qb Vdd 18.1
C Vdd dbithigh_3/reg1_1/a_n12_n51# 2.4
C GND dbithigh_1/a 22.6
C dbithigh_7/add dbithigh_5/real21mux_0/2to1muxfixed_0/a_n2_n14# 2.0
C Vdd dbithigh_6/bb 23.6
C dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd 7.3
C value_0/reg1_1/a_4_n23# Vdd 12.9
C Vdd dbithigh_7/addsub1_0/cc 11.7
C clk remainder_6 2.2
C GND dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 7.0
C Vdd dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/D 18.5
C Vdd dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/D 11.4
C GND value_0/reg1_17/Qb 7.7
C dbitlow_6/reg1_0/a_4_n23# Vdd 12.9
C remainder_1 test3 3.1
C Vdd dbithigh_4/reg1_1/a_4_n23# 12.9
C Vdd dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/D 18.5
C GND dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 7.0
C shift remainder_6 2.9
C Vdd dbithigh_7/out 13.1
C Vdd dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 7.3
C Vdd dbithigh_3/reg1_0/a_n12_n51# 2.4
C value_0/reg1_4/a_4_n23# Vdd 12.9
C Vdd dbithigh_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 7.3
C dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/D Vdd 11.4
C dbithigh_7/add dbithigh_3/real21mux_0/2to1muxfixed_1/a_n2_n14# 2.0
C Vdd dbithigh_2/mux1_0/O 3.4
C GND dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 7.0
C rstb dbithigh_7/reg1_1/a_4_n23# 3.1
C GND dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C GND dbithigh_6/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/D test3 2.2
C value_0/reg1_7/a_4_n23# Vdd 12.9
C GND dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/D 8.5
C shift dbithigh_2/shift1_0/transgate_1/w_n10_n3# 3.3
C GND dbithigh_3/reg1_1/Qb 7.7
C dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# Vdd 7.3
C dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# sel1 2.0
C GND dbitlow_6/mux1_0/O 4.1
C GND value_0/reg1_17/a_4_n23# 8.8
C sel1 dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2.0
C GND dbithigh_0/real21mux_0/2to1muxfixed_0/a_10_n14# 7.0
C GND value_0/reg1_1/a_n12_n51# 10.6
C rstb dbithigh_0/bb 2.3
C GND dbithigh_5/real21mux_0/2to1muxfixed_0/D 14.0
C value_0/reg1_10/a_4_n23# Vdd 12.9
C quotient_0 Vdd 21.4
C dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/D Vdd 11.4
C GND value_0/reg1_4/a_n12_n51# 10.6
C inbit controller_0/x 2.9
C inbit dbithigh_3/c 2.3
C value_0/reg1_13/a_4_n23# Vdd 12.9
C Vdd dbithigh_7/c 30.6
C Vdd dbithigh_1/reg1_0/a_4_n23# 12.9
C GND dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 5.4
C Vdd dbithigh_1/addsub1_0/aa 29.6
C GND dbithigh_5/mux1_0/O 4.5
C Vdd dbithigh_2/a 21.8
C GND dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/D 14.0
C sel0 dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/D 2.8
C GND remainder_3 33.4
C GND value_0/reg1_7/a_n12_n51# 10.6
C dbithigh_0/a remainder_0 4.0
C rstb dbithigh_6/reg1_0/a_4_n23# 3.1
C quotient_0 test3 2.2
C value_0/reg1_16/a_4_n23# Vdd 12.9
C GND dbithigh_0/addsub1_0/bb 20.3
C GND quotient_1 19.2
C GND dbithigh_1/reg1_1/a_n12_n51# 10.6
C dbitlow_4/shift1_0/transgate_0/w_n10_n18# shift 3.3
C controller_0/sel1b dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/D 2.2
C Vdd dbithigh_3/addsub1_0/a_n24_n130# 3.0
C GND dbithigh_4/bb 16.0
C Vdd dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 7.3
C GND value_0/reg1_10/a_n12_n51# 10.6
C GND Vdd 880.9
C GND dbithigh_7/addsub1_0/a 6.0
C rstb dbitlow_4/reg1_0/a_4_n23# 3.1
C dividendin_3 sel1 3.1
C GND dbithigh_5/addsub1_0/cc 7.5
C GND dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/D 14.0
C GND dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/D 8.5
C sel0 dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2.0
C GND dbithigh_7/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# sel0 2.0
C GND divisorin_0 2.9
C GND dbithigh_2/reg1_1/a_4_n23# 8.8
C dbithigh_4/shift1_0/transgate_0/w_n10_n3# dbithigh_4/reg1_1/D 2.8
C GND value_0/reg1_13/a_n12_n51# 10.6
C GND dbithigh_5/out 8.5
C GND dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 5.4
C shift dbithigh_4/shift1_0/transgate_0/w_n10_n18# 3.3
C Vdd dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 7.3
C GND dbithigh_1/reg1_0/a_n12_n51# 10.6
C Vdd dbithigh_4/reg1_1/Qb 18.1
C controller_0/shiftb remainder_3 2.9
C sel1 dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2.0
C Vdd dbithigh_7/reg1_1/D 10.6
C GND value_0/reg1_2/D 12.0
C GND test3 157.0
C dbitlow_6/shift1_0/transgate_1/w_n10_n3# dbitlow_6/reg1_0/D 2.8
C quotient_1 controller_0/shiftb 2.9
C inbit dbithigh_2/real21mux_0/2to1muxfixed_0/D 2.2
C GND value_0/reg1_16/a_n12_n51# 10.6
C Vdd dbithigh_6/real21mux_0/2to1muxfixed_0/D 18.5
C sel0 dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2.0
C GND dbithigh_6/b 31.1
C sel0 dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/D 2.8
C GND dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/D 8.5
C Vdd dbithigh_0/reg1_1/D 10.6
C Vdd reset 7.7
C Vdd controller_0/shiftb 42.5
C GND value_0/reg1_5/D 12.0
C GND dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 5.4
C dbithigh_7/add dbithigh_0/real21mux_0/2to1muxfixed_0/D 2.8
C dbitlow_3/shift1_0/transgate_0/w_n10_n3# dbitlow_3/reg1_0/D 2.8
C rstb dbitlow_5/reg1_0/Qb 2.3
C dbithigh_7/mux1_0/O dbithigh_6/shift1_0/transgate_0/w_n10_n18# 2.8
C GND dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C GND controller_0/reg1_0/Qb 7.7
C GND dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/D 8.5
C GND controller_0/xout 5.9
C GND dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# sel1 2.0
C GND value_0/reg1_8/D 12.0
C GND dbitlow_5/mux1_0/O 4.1
C controller_0/shiftb dbithigh_0/shift1_0/transgate_1/w_n10_n18# 3.3
C Vdd remainder_2 29.9
C GND dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 7.0
C GND dbithigh_5/c 30.4
C Vdd dbithigh_1/addsub1_0/bb 19.7
C Vdd dbithigh_2/reg1_1/a_n12_n51# 2.4
C GND value_0/reg1_11/D 12.0
C dbitlow_7/mux1_0/O Vdd 3.8
C dbithigh_7/add dbithigh_4/real21mux_0/2to1muxfixed_0/a_n2_n14# 2.0
C dbithigh_3/mux1_0/O dbithigh_3/shift1_0/transgate_1/w_n10_n18# 2.8
C Vdd dbithigh_5/bb 23.6
C dbithigh_0/2to1mux_0/a_n2_n14# GND 5.4
C dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/D Vdd 11.4
C Vdd dbithigh_6/addsub1_0/cc 11.7
C Vdd dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/D 18.5
C Vdd dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/D 11.4
C dbithigh_6/shift1_0/transgate_1/w_n10_n18# dbithigh_6/mux1_0/O 2.8
C value_0/reg1_2/Qb Vdd 18.1
C GND value_0/reg1_14/D 12.0
C dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/D Vdd 18.5
C Vdd dbithigh_3/reg1_1/a_4_n23# 12.9
C test3 remainder_2 3.1
C GND dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/D 14.0
C GND dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 7.0
C GND dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/D 14.0
C Vdd dbithigh_6/out 13.1
C Vdd dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 7.3
C Vdd dbithigh_2/reg1_0/a_n12_n51# 2.4
C dividendin_6 sel1 3.1
C controller_0/sel1b sel1 13.0
C dbithigh_7/add dbithigh_2/real21mux_0/2to1muxfixed_1/a_n2_n14# 2.0
C GND dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C value_0/reg1_5/Qb Vdd 18.1
C GND quotient_2 19.2
C GND value_0/reg1_17/D 12.0
C dbitlow_3/shift1_0/transgate_0/w_n10_n18# shift 3.3
C GND dbithigh_5/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C GND controller_0/a_397_n23# 3.9
C Vdd dbithigh_7/b 28.5
C dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/D test3 2.2
C shift dbithigh_1/shift1_0/transgate_1/w_n10_n3# 3.3
C GND dbithigh_2/reg1_1/Qb 7.7
C rstb dbitlow_3/reg1_0/a_4_n23# 3.1
C dividendin_4 sel1 3.3
C value_0/reg1_8/Qb Vdd 18.1
C dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/D Vdd 18.5
C dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# sel0 2.0
C sel1 dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2.0
C GND dbithigh_7/addsub1_0/a_n24_n86# 5.5
C GND dbithigh_4/real21mux_0/2to1muxfixed_0/D 14.0
C dbithigh_5/c remainder_2 2.7
C Vdd dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/D 18.5
C Vdd dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 7.3
C value_0/reg1_11/Qb Vdd 18.1
C sel0 controller_0/sel1b 58.9
C quotient_2 controller_0/shiftb 2.9
C inbit dbithigh_2/c 2.3
C Vdd dbithigh_6/c 30.6
C GND dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/D 8.5
C Vdd dbithigh_0/reg1_0/a_4_n23# 12.9
C dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/D test3 2.2
C GND dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 5.4
C Vdd dbithigh_0/addsub1_0/aa 29.6
C value_0/reg1_14/Qb Vdd 18.1
C dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# sel1 2.0
C GND dbithigh_4/mux1_0/O 4.5
C Vdd dbithigh_1/a 21.8
C GND remainder_4 33.4
C GND dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 5.4
C rstb controller_0/reg1_0/a_4_n23# 3.1
C dbithigh_0/a remainder_1 4.0
C rstb dbithigh_5/reg1_0/a_4_n23# 3.1
C controller_0/transgate_3/w_n10_n18# reset 2.8
C rstb dbitlow_4/reg1_0/Qb 2.3
C GND dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C GND dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/D 8.5
C value_0/reg1_17/Qb Vdd 18.1
C GND dbithigh_0/reg1_1/a_n12_n51# 10.6
C controller_0/sel1b dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/D 2.2
C value_0/reg1_2/a_4_n23# rstb 3.1
C dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# sel1 2.0
C Vdd dbithigh_2/addsub1_0/a_n24_n130# 3.0
C dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/D controller_0/sel1b 2.2
C GND dbitlow_4/mux1_0/O 4.1
C GND dbithigh_3/bb 16.0
C GND dbithigh_6/addsub1_0/a 6.0
C GND dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C GND dbithigh_4/addsub1_0/cc 7.5
C GND dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/D 14.0
C GND dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/D 8.5
C GND dbithigh_6/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C GND divisorin_1 2.9
C GND dbithigh_1/reg1_1/a_4_n23# 8.8
C value_0/reg1_5/a_4_n23# rstb 3.1
C GND dbithigh_4/out 8.5
C GND dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 5.4
C shift dbithigh_3/shift1_0/transgate_0/w_n10_n18# 3.3
C dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/D Vdd 11.4
C Vdd dbithigh_3/reg1_1/Qb 18.1
C controller_0/shiftb remainder_4 2.9
C sel1 dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2.0
C dbitlow_6/mux1_0/O Vdd 3.8
C value_0/reg1_17/a_4_n23# Vdd 12.9
C value_0/reg1_8/a_4_n23# rstb 3.1
C inbit dbithigh_1/real21mux_0/2to1muxfixed_0/D 2.2
C value_0/reg1_1/a_n12_n51# Vdd 2.4
C dbitlow_6/shift1_0/transgate_1/w_n10_n18# controller_0/shiftb 3.3
C GND dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/D 14.0
C Vdd dbithigh_5/real21mux_0/2to1muxfixed_0/D 18.5
C sel0 dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2.0
C GND dbithigh_5/b 31.1
C sel0 dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/D 2.8
C GND dbitlow_6/reg1_0/a_n12_n51# 10.6
C dividendin_7 sel1 3.1
C dbithigh_2/shift1_0/transgate_1/w_n10_n3# dbithigh_2/reg1_1/D 2.8
C dbithigh_7/shift1_0/transgate_0/w_n10_n3# dbithigh_7/reg1_1/D 2.8
C value_0/reg1_11/a_4_n23# rstb 3.1
C dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# sel0 2.0
C GND quotient_3 19.2
C dbitlow_2/shift1_0/transgate_0/w_n10_n18# shift 3.3
C value_0/reg1_4/a_n12_n51# Vdd 2.4
C Vdd dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 7.3
C dividendin_5 sel1 3.1
C rstb dbitlow_2/reg1_0/a_4_n23# 3.1
C GND dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C Vdd dbithigh_5/mux1_0/O 3.4
C dbithigh_7/shift1_0/transgate_0/w_n10_n3# controller_0/shiftb 3.3
C value_0/reg1_14/a_4_n23# rstb 3.1
C dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/D Vdd 18.5
C GND dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# sel0 2.0
C dbitlow_0/shift1_0/transgate_0/w_n10_n3# dbitlow_0/reg1_0/D 2.8
C Vdd remainder_3 29.9
C value_0/reg1_7/a_n12_n51# Vdd 2.4
C GND dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 7.0
C GND controller_0/a_208_n18# 18.9
C GND dbithigh_4/c 30.4
C Vdd dbithigh_0/addsub1_0/bb 19.7
C quotient_1 Vdd 21.4
C Vdd dbithigh_1/reg1_1/a_n12_n51# 2.4
C dbithigh_7/add dbithigh_3/real21mux_0/2to1muxfixed_0/a_n2_n14# 2.0
C Vdd dbithigh_4/bb 23.6
C value_0/reg1_10/a_n12_n51# Vdd 2.4
C Vdd dbithigh_7/addsub1_0/a 8.8
C dbitlow_5/shift1_0/transgate_1/w_n10_n3# dbitlow_5/reg1_0/D 2.8
C quotient_3 controller_0/shiftb 2.9
C Vdd dbithigh_5/addsub1_0/cc 11.7
C dbitlow_6/shift1_0/transgate_0/w_n10_n3# controller_0/shiftb 3.3
C GND dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C Vdd dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/D 18.5
C Vdd dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/D 11.4
C dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/D test3 2.2
C Vdd dbithigh_7/real21mux_0/2to1muxfixed_1/a_n2_n14# 7.3
C Vdd divisorin_0 7.1
C test3 remainder_3 3.1
C Vdd dbithigh_2/reg1_1/a_4_n23# 12.9
C dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# sel1 2.0
C GND dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 7.0
C GND dbitlow_1/mux1_0/O 4.1
C dbitlow_6/shift1_0/transgate_0/w_n10_n18# shift 3.3
C value_0/reg1_13/a_n12_n51# Vdd 2.4
C Vdd dbithigh_5/out 13.1
C Vdd dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 7.3
C GND dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 5.4
C Vdd dbithigh_1/reg1_0/a_n12_n51# 2.4
C quotient_1 test3 2.2
C GND dbithigh_0/a 72.2
C dbitlow_2/shift1_0/transgate_0/w_n10_n3# dbitlow_2/reg1_0/D 2.8
C GND dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 5.4
C GND value_0/reg1_0/a_4_n23# 8.8
C rstb dbitlow_3/reg1_0/Qb 2.3
C dbithigh_7/add dbithigh_1/real21mux_0/2to1muxfixed_1/a_n2_n14# 2.0
C GND dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C GND dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C value_0/reg1_2/D Vdd 14.5
C GND dbithigh_7/addsub1_0/c 12.3
C Vdd test3 508.2
C dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# sel1 2.0
C value_0/reg1_16/a_n12_n51# Vdd 2.4
C GND dbitlow_3/mux1_0/O 4.1
C dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/D controller_0/sel1b 2.2
C GND dbithigh_4/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C clk rstb 3.2
C Vdd dbithigh_6/b 28.5
C test3 dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/D 2.2
C Vdd dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/D 11.4
C shift dbithigh_0/shift1_0/transgate_1/w_n10_n3# 3.3
C GND dbithigh_1/reg1_1/Qb 7.7
C GND value_0/reg1_3/a_4_n23# 8.8
C value_0/reg1_5/D Vdd 14.5
C GND dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 7.0
C dbitlow_6/shift1_0/transgate_1/w_n10_n3# shift 3.3
C GND value 6.6
C dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# Vdd 7.3
C sel1 dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2.0
C GND dbithigh_6/addsub1_0/a_n24_n86# 4.9
C GND dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/D 14.0
C GND dbithigh_3/real21mux_0/2to1muxfixed_0/D 14.0
C GND controller_0/reg1_0/a_n12_n51# 10.6
C Vdd controller_0/reg1_0/Qb 18.1
C Vdd dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/D 11.4
C GND value_0/reg1_6/a_4_n23# 8.8
C Vdd controller_0/xout 3.9
C value_0/reg1_8/D Vdd 14.5
C sel0 sel1 13.0
C dbitlow_5/mux1_0/O Vdd 3.8
C GND quotient_6 19.2
C rstb controller_0/transgate_1/w_n10_n18# 2.8
C dbitlow_5/shift1_0/transgate_1/w_n10_n18# controller_0/shiftb 3.3
C inbit dbithigh_1/c 2.3
C GND dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/D 14.0
C Vdd dbithigh_5/c 30.1
C GND dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 7.0
C GND value_0/reg1_9/a_4_n23# 8.8
C GND dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 5.4
C GND dbitlow_5/reg1_0/a_n12_n51# 10.6
C rstb controller_0/reg1_1/a_4_n23# 3.1
C GND dbithigh_3/mux1_0/O 4.5
C value_0/reg1_11/D Vdd 14.5
C GND quotient_4 19.2
C GND remainder_5 36.2
C dbithigh_0/2to1mux_0/a_n2_n14# Vdd 7.3
C GND dbithigh_7/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C rstb value_0/reg1_0/Qb 2.3
C dbitlow_1/shift1_0/transgate_0/w_n10_n18# shift 3.3
C dbithigh_0/a remainder_2 4.0
C rstb dbithigh_4/reg1_0/a_4_n23# 3.1
C GND value_0/reg1_12/a_4_n23# 8.8
C GND dividendin_0 9.2
C GND dbithigh_7/2to1mux_0/a_n2_n14# 5.4
C value_0/reg1_14/D Vdd 14.5
C rstb dbitlow_1/reg1_0/a_4_n23# 3.1
C controller_0/sel1b dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/D 2.2
C Vdd dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/D 18.5
C Vdd dbithigh_1/addsub1_0/a_n24_n130# 3.0
C dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/D Vdd 18.5
C GND dbithigh_2/bb 16.0
C GND dbitlow_7/reg1_0/D 5.5
C dbithigh_1/mux1_0/O dbithigh_0/shift1_0/transgate_0/w_n10_n18# 2.8
C value_0/reg1_3/Qb rstb 2.3
C dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# sel0 2.0
C GND dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C GND dbithigh_5/addsub1_0/a 6.0
C GND dbitlow_6/reg1_0/Qb 7.7
C quotient_6 controller_0/shiftb 2.9
C dbithigh_7/shift1_0/transgate_1/w_n10_n3# dbithigh_7/reg1_1/D 2.8
C GND dbithigh_3/addsub1_0/cc 7.5
C GND dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/D 14.0
C GND dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/D 8.5
C GND value_0/reg1_15/a_4_n23# 8.8
C GND dbithigh_0/2to1mux_0/a_10_n14# 7.0
C Vdd dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 7.3
C GND dbithigh_5/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C quotient_2 Vdd 21.4
C value_0/reg1_17/D Vdd 14.5
C GND dbithigh_0/reg1_1/a_4_n23# 8.8
C GND divisorin_2 2.9
C dbithigh_0/2to1mux_0/a_n2_n14# test3 2.0
C dbithigh_3/shift1_0/transgate_0/w_n10_n3# dbithigh_3/reg1_1/D 2.8
C GND dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 5.4
C dbitlow_6/shift1_0/transgate_1/w_n10_n18# dbitlow_6/mux1_0/O 2.8
C GND dbithigh_3/out 8.5
C value_0/reg1_6/Qb rstb 2.3
C dbithigh_6/shift1_0/transgate_0/w_n10_n3# controller_0/shiftb 3.3
C GND dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 5.4
C shift dbithigh_2/shift1_0/transgate_0/w_n10_n18# 3.3
C GND dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/D 14.0
C Vdd dbithigh_2/reg1_1/Qb 18.1
C quotient_4 controller_0/shiftb 2.9
C controller_0/shiftb remainder_5 2.9
C rstb dbitlow_0/reg1_0/Qb 2.3
C sel1 dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2.0
C dbitlow_5/shift1_0/transgate_0/w_n10_n3# controller_0/shiftb 3.3
C GND dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/D test3 2.2
C dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/D test3 2.2
C inbit dbithigh_0/real21mux_0/2to1muxfixed_0/D 2.2
C GND dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 9.0
C GND dbitlow_0/mux1_0/O 4.9
C Vdd dbithigh_4/real21mux_0/2to1muxfixed_0/D 18.5
C value_0/reg1_9/Qb rstb 2.3
C sel0 dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 2.0
C GND dbithigh_4/b 31.1
C sel0 dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/D 2.8
C GND dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 5.4
C dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/D sel0 2.8
C quotient_2 test3 2.2
C rstb dbitlow_2/reg1_0/Qb 2.3
C GND dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C GND dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C GND controller_0/yin 5.5
C value_0/reg1_12/Qb rstb 2.3
C GND dbitlow_2/mux1_0/O 4.1
C dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/D controller_0/sel1b 2.2
C Vdd dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/D 11.4
C inbit dbithigh_7/add 24.8
C Vdd dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 7.3
C GND dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C Vdd dbithigh_4/mux1_0/O 3.4
C GND dbithigh_7/reg1_1/a_n12_n51# 10.6
C dbitlow_5/shift1_0/transgate_1/w_n10_n3# shift 3.3
C Vdd remainder_4 29.9
C dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# Vdd 7.3
C GND dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 7.0
C value_0/reg1_15/Qb rstb 2.3
C GND controller_0/x 20.4
C GND dbithigh_3/c 30.4
C dbitlow_7/shift1_0/transgate_0/w_n10_n3# controller_0/shiftb 3.3
C Vdd dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/D 11.4
C Vdd dbithigh_0/reg1_1/a_n12_n51# 2.4
C GND dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 5.4
C rstb dbithigh_7/aa 2.2
C GND dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 7.0
C dbithigh_7/add dbithigh_2/real21mux_0/2to1muxfixed_0/a_n2_n14# 2.0
C dbitlow_4/mux1_0/O Vdd 3.8
C GND quotient_7 19.2
C Vdd dbithigh_3/bb 23.6
C Vdd dbithigh_6/addsub1_0/a 8.8
C Vdd dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 7.3
C dbithigh_0/b GND 31.1
C dbitlow_4/shift1_0/transgate_1/w_n10_n18# controller_0/shiftb 3.3
C Vdd dbithigh_4/addsub1_0/cc 11.7
C reset controller_0/yin 2.9
C Vdd dbithigh_7/addsub1_0/a_n24_n59# 6.1
C GND dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/D 14.0
C Vdd dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/D 18.5
C Vdd dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/D 11.4
C GND dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 7.0
C Vdd dbithigh_6/real21mux_0/2to1muxfixed_1/a_n2_n14# 7.3
C GND dbitlow_4/reg1_0/a_n12_n51# 10.6
C rstb inbit 2.2
C Vdd divisorin_1 7.1
C test3 remainder_4 3.1
C Vdd dbithigh_1/reg1_1/a_4_n23# 12.9
C GND dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 7.0
C Vdd dbithigh_4/out 13.1
C Vdd dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 7.3
C GND quotient_5 19.2
C dbitlow_0/shift1_0/transgate_0/w_n10_n18# shift 3.3
C dbithigh_7/add dbithigh_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2.0
C rstb dbithigh_6/reg1_1/a_4_n23# 3.1
C GND dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C GND dividendin_1 9.2
C GND dbithigh_6/addsub1_0/c 12.3
C GND value_0/reg1_1/Qb 7.7
C rstb dbitlow_0/reg1_0/a_4_n23# 3.1
C dbithigh_7/shift1_0/transgate_1/w_n10_n18# dbithigh_7/mux1_0/O 2.8
C dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/D Vdd 18.5
C GND dbithigh_3/real21mux_0/2to1muxfixed_1/a_10_n14# 7.0
C GND controller_0/transgate_2/w_n10_n3# 2.8
C test3 dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/D 2.2
C Vdd dbithigh_5/b 28.5
C GND dbithigh_0/reg1_1/Qb 7.7
C quotient_7 controller_0/shiftb 2.9
C dbitlow_6/reg1_0/a_n12_n51# Vdd 2.4
C GND value_0/reg1_4/Qb 7.7
C dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# sel0 2.0
C quotient_3 Vdd 21.4
C sel1 dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 2.0
C GND dbithigh_5/addsub1_0/a_n24_n86# 4.9
C GND dbithigh_2/real21mux_0/2to1muxfixed_0/D 14.0
C dbithigh_4/c remainder_3 2.7
C GND dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 5.4
C dbitlow_4/shift1_0/transgate_1/w_n10_n3# dbitlow_4/reg1_0/D 2.8
C quotient_5 controller_0/shiftb 2.9
C rstb controller_0/reg1_1/Qb 2.5
C dbitlow_4/shift1_0/transgate_0/w_n10_n3# controller_0/shiftb 3.3
C controller_0/transgate_1/w_n10_n3# reset 2.8
C GND value_0/reg1_7/Qb 7.7
C dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/D test3 2.2
C inbit controller_0/a_278_n10# 2.2
C dbithigh_7/aa sel1 4.2
C inbit dbithigh_0/c 2.3
C Vdd controller_0/a_208_n18# 28.1
C Vdd dbithigh_4/c 30.1
C GND dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 5.4
C GND dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 5.4
C dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/D sel0 2.8
C GND dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/D 14.0
C quotient_3 test3 2.2
C dbitlow_1/shift1_0/transgate_0/w_n10_n3# dbitlow_1/reg1_0/D 2.8
C rstb dbitlow_1/reg1_0/Qb 2.3
C GND value_0/reg1_10/Qb 7.7
C inbit sel1 3.2
C GND remainder_6 33.4
C GND dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C GND dbithigh_6/real21mux_0/2to1muxfixed_0/a_n2_n14# 5.4
C dbithigh_0/a remainder_3 4.0
C rstb dbithigh_3/reg1_0/a_4_n23# 3.1
C dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/D controller_0/sel1b 2.2
C dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# sel1 2.0
C GND dbithigh_6/2to1mux_0/a_n2_n14# 5.4
C controller_0/sel1b dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/D 2.2
C GND value_0/reg1_13/Qb 7.7
C Vdd dbithigh_0/addsub1_0/a_n24_n130# 3.0
C Vdd dbitlow_1/mux1_0/O 3.8
C GND dbithigh_1/bb 16.0
C dbitlow_4/shift1_0/transgate_1/w_n10_n3# shift 3.3
C GND dbithigh_4/addsub1_0/a 6.0
C GND dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# Vdd 7.3
C GND dbithigh_7/reg1_1/Qb 7.7
C Vdd dbithigh_0/a 45.1
C GND dbithigh_2/addsub1_0/cc 7.5
C dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# Vdd 7.3
C GND dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/D 14.0
C value_0/reg1_0/a_4_n23# Vdd 12.9
C GND dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/D 8.5
C Vdd dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 7.3
C GND dbithigh_4/real21mux_0/2to1muxfixed_1/a_n2_n14# 5.4
C Vdd dbithigh_7/addsub1_0/c 10.3
C GND divisorin_3 2.9
C GND value_0/reg1_16/Qb 7.7
C GND dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 5.4
C GND dbithigh_2/out 8.5
C dbitlow_3/mux1_0/O Vdd 3.8
C dbithigh_5/shift1_0/transgate_0/w_n10_n3# controller_0/shiftb 3.3
C shift dbithigh_1/shift1_0/transgate_0/w_n10_n18# 3.3
C inbit sel0 3.4
C Vdd dbithigh_1/reg1_1/Qb 18.1
C controller_0/shiftb remainder_6 2.9
C value_0/reg1_3/a_4_n23# Vdd 12.9
C dbitlow_3/shift1_0/transgate_1/w_n10_n18# controller_0/shiftb 3.3
C sel1 dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 2.0
C GND dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 7.0
C value Vdd 3.9
C GND dbitlow_3/reg1_0/a_n12_n51# 10.6
C dbithigh_0/a test3 2.7
C GND dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 9.0
C Vdd dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/D 18.5
C GND dbithigh_7/reg1_0/a_4_n23# 8.8
C rstb dbithigh_6/reg1_1/Qb 2.3
C Vdd dbithigh_3/real21mux_0/2to1muxfixed_0/D 18.5
C Vdd controller_0/reg1_0/a_n12_n51# 2.4
C GND dbithigh_7/addsub1_0/aa 40.1
C GND dbithigh_3/b 31.1
C sel0 dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/D 2.8
C sel0 dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 2.0
C value_0/reg1_6/a_4_n23# Vdd 12.9
C dbithigh_1/shift1_0/transgate_1/w_n10_n3# dbithigh_1/reg1_1/D 2.8
C GND dividendin_2 9.4
C Vdd quotient_6 21.4
R dbithigh_0/2to1mux_0/a_10_n14# 378
C GND GND 7608.3
R GND 138307
R dbithigh_0/2to1mux_0/a_33_7# 89
R dbithigh_0/2to1mux_0/a_14_7# 134
R dbithigh_0/2to1mux_0/a_n2_n14# 597
R dbithigh_0/reg1_0/a_4_n51# 93
R dbithigh_0/reg1_0/a_40_n51# 194
R dbithigh_0/reg1_0/a_n12_n51# 335
R dbithigh_0/reg1_0/a_n3_n15# 74
C dbithigh_0/b GND 11.5
R dbithigh_0/b 1679
R dbithigh_0/out 726
C dbithigh_0/bb GND 5.5
R dbithigh_0/bb 1518
R dbithigh_0/reg1_0/a_4_n23# 657
R dbithigh_0/addsub1_0/a_n24_n160# 338
R dbithigh_0/addsub1_0/a_n11_n153# 71
R dbithigh_0/addsub1_0/a_n11_n139# 159
C dbithigh_0/addsub1_0/cc GND 11.7
R dbithigh_0/addsub1_0/cc 1093
R dbithigh_0/addsub1_0/a_n24_n130# 723
R dbithigh_0/addsub1_0/a_n24_n86# 365
R dbithigh_0/addsub1_0/a_0_n78# 80
R dbithigh_0/addsub1_0/a_n11_n78# 71
R dbithigh_0/addsub1_0/a_n24_n59# 742
R dbithigh_0/addsub1_0/a_0_n44# 179
R dbithigh_0/addsub1_0/a_n11_n44# 159
C dbithigh_0/addsub1_0/bb GND 3.1
R dbithigh_0/addsub1_0/bb 1154
R dbithigh_0/addsub1_0/a_n11_n21# 308
R dbithigh_0/addsub1_0/a_0_n13# 62
R dbithigh_0/addsub1_0/a_0_1# 139
C remainder_6 GND 280.2
R remainder_6 1405
R dbithigh_0/addsub1_0/a_n11_16# 688
C dbithigh_0/addsub1_0/aa GND 8.0
R dbithigh_0/addsub1_0/aa 1848
R dbithigh_0/real21mux_0/2to1muxfixed_0/a_10_n14# 378
C dbithigh_0/addsub1_0/a GND 22.2
R dbithigh_0/addsub1_0/a 474
R dbithigh_0/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbithigh_0/real21mux_0/2to1muxfixed_0/a_14_7# 134
C dbithigh_0/addsub1_0/c GND 12.5
R dbithigh_0/addsub1_0/c 732
R dbithigh_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_0/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbithigh_0/real21mux_0/2to1muxfixed_1/a_33_7# 89
C dbithigh_0/c GND 84.0
R dbithigh_0/c 133
R dbithigh_0/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbithigh_0/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbithigh_0/real21mux_0/2to1muxfixed_0/D 904
R dbithigh_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 378
R dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 134
R dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 89
R dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_0/D 904
R dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 378
C dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/D GND 32.8
R dbithigh_0/mux1_0/real21mux_0/2to1muxfixed_1/D 393
R dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 89
R dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 134
R dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 378
R dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 89
C dbithigh_0/mux1_0/O GND 53.4
R dbithigh_0/mux1_0/O 525
R dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 134
C dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/D GND 15.5
R dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_0/D 904
R dbithigh_0/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_0/shift1_0/transgate_1/w_n10_n3# 4678
C dbithigh_0/reg1_1/D GND 17.3
R dbithigh_0/reg1_1/D 1109
R dbithigh_0/shift1_0/transgate_0/w_n10_n3# 4678
R dbithigh_0/reg1_1/a_4_n51# 93
R dbithigh_0/reg1_1/a_40_n51# 194
R dbithigh_0/reg1_1/a_n12_n51# 335
R dbithigh_0/reg1_1/a_n3_n15# 74
R dbithigh_0/reg1_1/Qb 1014
R dbithigh_0/reg1_1/a_4_n23# 657
R dbithigh_1/2to1mux_0/a_10_n14# 378
C divisorin_6 GND 11.6
R divisorin_6 263
R dbithigh_1/2to1mux_0/a_33_7# 89
R dbithigh_1/2to1mux_0/a_14_7# 134
R dbithigh_1/2to1mux_0/a_n2_n14# 597
R dbithigh_1/reg1_0/a_4_n51# 93
R dbithigh_1/reg1_0/a_40_n51# 194
R dbithigh_1/reg1_0/a_n12_n51# 335
R dbithigh_1/reg1_0/a_n3_n15# 74
C dbithigh_1/b GND 11.5
R dbithigh_1/b 1679
R dbithigh_1/out 726
C dbithigh_1/bb GND 5.5
R dbithigh_1/bb 1518
R dbithigh_1/reg1_0/a_4_n23# 657
R dbithigh_1/addsub1_0/a_n24_n160# 338
R dbithigh_1/addsub1_0/a_n11_n153# 71
R dbithigh_1/addsub1_0/a_n11_n139# 159
C dbithigh_1/addsub1_0/cc GND 11.7
R dbithigh_1/addsub1_0/cc 1093
R dbithigh_1/addsub1_0/a_n24_n130# 723
C dbithigh_1/a GND 52.8
R dbithigh_1/a 1140
R dbithigh_1/addsub1_0/a_n24_n86# 365
R dbithigh_1/addsub1_0/a_0_n78# 80
R dbithigh_1/addsub1_0/a_n11_n78# 71
R dbithigh_1/addsub1_0/a_n24_n59# 742
R dbithigh_1/addsub1_0/a_0_n44# 179
R dbithigh_1/addsub1_0/a_n11_n44# 159
C dbithigh_1/addsub1_0/bb GND 3.1
R dbithigh_1/addsub1_0/bb 1154
R dbithigh_1/addsub1_0/a_n11_n21# 308
R dbithigh_1/addsub1_0/a_0_n13# 62
R dbithigh_1/addsub1_0/a_0_1# 139
C remainder_5 GND 280.1
R remainder_5 1405
R dbithigh_1/addsub1_0/a_n11_16# 688
C dbithigh_1/addsub1_0/aa GND 8.0
R dbithigh_1/addsub1_0/aa 1848
R dbithigh_1/real21mux_0/2to1muxfixed_0/a_10_n14# 378
C dbithigh_1/addsub1_0/a GND 22.2
R dbithigh_1/addsub1_0/a 474
R dbithigh_1/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbithigh_1/real21mux_0/2to1muxfixed_0/a_14_7# 134
C dbithigh_1/addsub1_0/c GND 12.5
R dbithigh_1/addsub1_0/c 732
R dbithigh_1/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_1/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbithigh_1/real21mux_0/2to1muxfixed_1/a_33_7# 89
C dbithigh_1/c GND 110.6
R dbithigh_1/c 1650
R dbithigh_1/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbithigh_1/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbithigh_1/real21mux_0/2to1muxfixed_0/D 904
R dbithigh_1/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 378
R dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 134
R dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 89
R dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_0/D 904
R dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 378
C dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/D GND 32.8
R dbithigh_1/mux1_0/real21mux_0/2to1muxfixed_1/D 393
R dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 89
R dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 134
R dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 378
R dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 89
C dbithigh_1/mux1_0/O GND 88.3
R dbithigh_1/mux1_0/O 882
R dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 134
C dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/D GND 15.5
R dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_0/D 904
R dbithigh_1/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_1/shift1_0/transgate_1/w_n10_n3# 4678
C dbithigh_1/reg1_1/D GND 17.3
R dbithigh_1/reg1_1/D 1109
C dbithigh_2/mux1_0/O GND 83.1
R dbithigh_2/mux1_0/O 881
R dbithigh_1/shift1_0/transgate_0/w_n10_n3# 4678
R dbithigh_1/reg1_1/a_4_n51# 93
R dbithigh_1/reg1_1/a_40_n51# 194
R dbithigh_1/reg1_1/a_n12_n51# 335
R dbithigh_1/reg1_1/a_n3_n15# 74
R dbithigh_1/reg1_1/Qb 1014
R dbithigh_1/reg1_1/a_4_n23# 657
R dbithigh_2/2to1mux_0/a_10_n14# 378
C divisorin_5 GND 11.6
R divisorin_5 263
R dbithigh_2/2to1mux_0/a_33_7# 89
R dbithigh_2/2to1mux_0/a_14_7# 134
R dbithigh_2/2to1mux_0/a_n2_n14# 597
R dbithigh_2/reg1_0/a_4_n51# 93
R dbithigh_2/reg1_0/a_40_n51# 194
R dbithigh_2/reg1_0/a_n12_n51# 335
R dbithigh_2/reg1_0/a_n3_n15# 74
C dbithigh_2/b GND 11.5
R dbithigh_2/b 1679
R dbithigh_2/out 726
C dbithigh_2/bb GND 5.5
R dbithigh_2/bb 1518
R dbithigh_2/reg1_0/a_4_n23# 657
R dbithigh_2/addsub1_0/a_n24_n160# 338
R dbithigh_2/addsub1_0/a_n11_n153# 71
R dbithigh_2/addsub1_0/a_n11_n139# 159
C dbithigh_2/addsub1_0/cc GND 11.7
R dbithigh_2/addsub1_0/cc 1093
R dbithigh_2/addsub1_0/a_n24_n130# 723
C dbithigh_2/a GND 52.8
R dbithigh_2/a 1140
R dbithigh_2/addsub1_0/a_n24_n86# 365
R dbithigh_2/addsub1_0/a_0_n78# 80
R dbithigh_2/addsub1_0/a_n11_n78# 71
R dbithigh_2/addsub1_0/a_n24_n59# 742
R dbithigh_2/addsub1_0/a_0_n44# 179
R dbithigh_2/addsub1_0/a_n11_n44# 159
C dbithigh_2/addsub1_0/bb GND 3.1
R dbithigh_2/addsub1_0/bb 1154
R dbithigh_2/addsub1_0/a_n11_n21# 308
R dbithigh_2/addsub1_0/a_0_n13# 62
R dbithigh_2/addsub1_0/a_0_1# 139
C remainder_4 GND 280.2
R remainder_4 1405
R dbithigh_2/addsub1_0/a_n11_16# 688
C dbithigh_2/addsub1_0/aa GND 8.0
R dbithigh_2/addsub1_0/aa 1848
R dbithigh_2/real21mux_0/2to1muxfixed_0/a_10_n14# 378
C dbithigh_2/addsub1_0/a GND 22.2
R dbithigh_2/addsub1_0/a 474
R dbithigh_2/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbithigh_2/real21mux_0/2to1muxfixed_0/a_14_7# 134
C dbithigh_2/addsub1_0/c GND 12.5
R dbithigh_2/addsub1_0/c 732
R dbithigh_2/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_2/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbithigh_2/real21mux_0/2to1muxfixed_1/a_33_7# 89
C dbithigh_2/c GND 121.8
R dbithigh_2/c 1650
R dbithigh_2/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbithigh_2/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbithigh_2/real21mux_0/2to1muxfixed_0/D 904
R dbithigh_2/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 378
R dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 134
R dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 89
R dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_0/D 904
R dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 378
C dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/D GND 32.8
R dbithigh_2/mux1_0/real21mux_0/2to1muxfixed_1/D 393
R dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 89
R dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 134
R dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 378
R dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 89
R dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 134
C dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/D GND 15.5
R dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_0/D 904
R dbithigh_2/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_2/shift1_0/transgate_1/w_n10_n3# 4678
C dbithigh_2/reg1_1/D GND 17.3
R dbithigh_2/reg1_1/D 1109
R dbithigh_2/shift1_0/transgate_0/w_n10_n3# 4678
R dbithigh_2/reg1_1/a_4_n51# 93
R dbithigh_2/reg1_1/a_40_n51# 194
R dbithigh_2/reg1_1/a_n12_n51# 335
R dbithigh_2/reg1_1/a_n3_n15# 74
R dbithigh_2/reg1_1/Qb 1014
R dbithigh_2/reg1_1/a_4_n23# 657
R dbithigh_3/2to1mux_0/a_10_n14# 378
C divisorin_4 GND 11.6
R divisorin_4 263
R dbithigh_3/2to1mux_0/a_33_7# 89
R dbithigh_3/2to1mux_0/a_14_7# 134
R dbithigh_3/2to1mux_0/a_n2_n14# 597
R dbithigh_3/reg1_0/a_4_n51# 93
R dbithigh_3/reg1_0/a_40_n51# 194
R dbithigh_3/reg1_0/a_n12_n51# 335
R dbithigh_3/reg1_0/a_n3_n15# 74
C dbithigh_3/b GND 11.5
R dbithigh_3/b 1679
R dbithigh_3/out 726
C dbithigh_3/bb GND 5.5
R dbithigh_3/bb 1518
R dbithigh_3/reg1_0/a_4_n23# 657
R dbithigh_3/addsub1_0/a_n24_n160# 338
R dbithigh_3/addsub1_0/a_n11_n153# 71
R dbithigh_3/addsub1_0/a_n11_n139# 159
C dbithigh_3/addsub1_0/cc GND 11.7
R dbithigh_3/addsub1_0/cc 1093
R dbithigh_3/addsub1_0/a_n24_n130# 723
C dbithigh_3/a GND 52.8
R dbithigh_3/a 1140
R dbithigh_3/addsub1_0/a_n24_n86# 365
R dbithigh_3/addsub1_0/a_0_n78# 80
R dbithigh_3/addsub1_0/a_n11_n78# 71
R dbithigh_3/addsub1_0/a_n24_n59# 742
R dbithigh_3/addsub1_0/a_0_n44# 179
R dbithigh_3/addsub1_0/a_n11_n44# 159
C dbithigh_3/addsub1_0/bb GND 3.1
R dbithigh_3/addsub1_0/bb 1154
R dbithigh_3/addsub1_0/a_n11_n21# 308
R dbithigh_3/addsub1_0/a_0_n13# 62
R dbithigh_3/addsub1_0/a_0_1# 139
C remainder_3 GND 280.2
R remainder_3 1405
R dbithigh_3/addsub1_0/a_n11_16# 688
C dbithigh_3/addsub1_0/aa GND 8.0
R dbithigh_3/addsub1_0/aa 1848
R dbithigh_3/real21mux_0/2to1muxfixed_0/a_10_n14# 378
C dbithigh_3/addsub1_0/a GND 22.2
R dbithigh_3/addsub1_0/a 474
R dbithigh_3/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbithigh_3/real21mux_0/2to1muxfixed_0/a_14_7# 134
C dbithigh_3/addsub1_0/c GND 12.5
R dbithigh_3/addsub1_0/c 732
R dbithigh_3/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_3/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbithigh_3/real21mux_0/2to1muxfixed_1/a_33_7# 89
C dbithigh_3/c GND 110.6
R dbithigh_3/c 1650
R dbithigh_3/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbithigh_3/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbithigh_3/real21mux_0/2to1muxfixed_0/D 904
R dbithigh_3/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 378
R dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 134
R dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 89
R dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_0/D 904
R dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 378
C dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/D GND 32.8
R dbithigh_3/mux1_0/real21mux_0/2to1muxfixed_1/D 393
R dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 89
R dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 134
R dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 378
R dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 89
C dbithigh_3/mux1_0/O GND 83.3
R dbithigh_3/mux1_0/O 882
R dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 134
C dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/D GND 15.5
R dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_0/D 904
R dbithigh_3/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_3/shift1_0/transgate_1/w_n10_n3# 4678
C dbithigh_3/reg1_1/D GND 17.3
R dbithigh_3/reg1_1/D 1109
R dbithigh_3/shift1_0/transgate_0/w_n10_n3# 4678
R dbithigh_3/reg1_1/a_4_n51# 93
R dbithigh_3/reg1_1/a_40_n51# 194
R dbithigh_3/reg1_1/a_n12_n51# 335
R dbithigh_3/reg1_1/a_n3_n15# 74
R dbithigh_3/reg1_1/Qb 1014
R dbithigh_3/reg1_1/a_4_n23# 657
R dbithigh_4/2to1mux_0/a_10_n14# 378
C divisorin_3 GND 11.6
R divisorin_3 263
R dbithigh_4/2to1mux_0/a_33_7# 89
R dbithigh_4/2to1mux_0/a_14_7# 134
R dbithigh_4/2to1mux_0/a_n2_n14# 597
R dbithigh_4/reg1_0/a_4_n51# 93
R dbithigh_4/reg1_0/a_40_n51# 194
R dbithigh_4/reg1_0/a_n12_n51# 335
R dbithigh_4/reg1_0/a_n3_n15# 74
C dbithigh_4/b GND 11.5
R dbithigh_4/b 1679
R dbithigh_4/out 726
C dbithigh_4/bb GND 5.5
R dbithigh_4/bb 1518
R dbithigh_4/reg1_0/a_4_n23# 657
R dbithigh_4/addsub1_0/a_n24_n160# 338
R dbithigh_4/addsub1_0/a_n11_n153# 71
R dbithigh_4/addsub1_0/a_n11_n139# 159
C dbithigh_4/addsub1_0/cc GND 11.7
R dbithigh_4/addsub1_0/cc 1093
R dbithigh_4/addsub1_0/a_n24_n130# 723
C dbithigh_4/a GND 52.8
R dbithigh_4/a 1140
R dbithigh_4/addsub1_0/a_n24_n86# 365
R dbithigh_4/addsub1_0/a_0_n78# 80
R dbithigh_4/addsub1_0/a_n11_n78# 71
R dbithigh_4/addsub1_0/a_n24_n59# 742
R dbithigh_4/addsub1_0/a_0_n44# 179
R dbithigh_4/addsub1_0/a_n11_n44# 159
C dbithigh_4/addsub1_0/bb GND 3.1
R dbithigh_4/addsub1_0/bb 1154
R dbithigh_4/addsub1_0/a_n11_n21# 308
R dbithigh_4/addsub1_0/a_0_n13# 62
R dbithigh_4/addsub1_0/a_0_1# 139
C remainder_2 GND 280.2
R remainder_2 1405
R dbithigh_4/addsub1_0/a_n11_16# 688
C dbithigh_4/addsub1_0/aa GND 8.0
R dbithigh_4/addsub1_0/aa 1848
R dbithigh_4/real21mux_0/2to1muxfixed_0/a_10_n14# 378
C dbithigh_4/addsub1_0/a GND 22.2
R dbithigh_4/addsub1_0/a 474
R dbithigh_4/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbithigh_4/real21mux_0/2to1muxfixed_0/a_14_7# 134
C dbithigh_4/addsub1_0/c GND 12.5
R dbithigh_4/addsub1_0/c 732
R dbithigh_4/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_4/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbithigh_4/real21mux_0/2to1muxfixed_1/a_33_7# 89
C dbithigh_4/c GND 102.7
R dbithigh_4/c 1650
R dbithigh_4/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbithigh_4/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbithigh_4/real21mux_0/2to1muxfixed_0/D 904
R dbithigh_4/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 378
R dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 134
R dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 89
R dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_0/D 904
R dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 378
C dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/D GND 32.8
R dbithigh_4/mux1_0/real21mux_0/2to1muxfixed_1/D 393
R dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 89
R dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 134
R dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 378
R dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 89
C dbithigh_4/mux1_0/O GND 86.5
R dbithigh_4/mux1_0/O 882
R dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 134
C dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/D GND 15.5
R dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_0/D 904
R dbithigh_4/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_4/shift1_0/transgate_1/w_n10_n3# 4678
C dbithigh_4/reg1_1/D GND 17.3
R dbithigh_4/reg1_1/D 1109
R dbithigh_4/shift1_0/transgate_0/w_n10_n3# 4678
R dbithigh_4/reg1_1/a_4_n51# 93
R dbithigh_4/reg1_1/a_40_n51# 194
R dbithigh_4/reg1_1/a_n12_n51# 335
R dbithigh_4/reg1_1/a_n3_n15# 74
R dbithigh_4/reg1_1/Qb 1014
R dbithigh_4/reg1_1/a_4_n23# 657
R dbithigh_5/2to1mux_0/a_10_n14# 378
C divisorin_2 GND 11.6
R divisorin_2 263
R dbithigh_5/2to1mux_0/a_33_7# 89
R dbithigh_5/2to1mux_0/a_14_7# 134
C test3 GND 2714.7
R test3 17393
R dbithigh_5/2to1mux_0/a_n2_n14# 597
R dbithigh_5/reg1_0/a_4_n51# 93
R dbithigh_5/reg1_0/a_40_n51# 194
R dbithigh_5/reg1_0/a_n12_n51# 335
R dbithigh_5/reg1_0/a_n3_n15# 74
C dbithigh_5/b GND 11.5
R dbithigh_5/b 1679
R dbithigh_5/out 726
C dbithigh_5/bb GND 5.5
R dbithigh_5/bb 1518
R dbithigh_5/reg1_0/a_4_n23# 657
R dbithigh_5/addsub1_0/a_n24_n160# 338
R dbithigh_5/addsub1_0/a_n11_n153# 71
R dbithigh_5/addsub1_0/a_n11_n139# 159
C dbithigh_5/addsub1_0/cc GND 11.7
R dbithigh_5/addsub1_0/cc 1093
R dbithigh_5/addsub1_0/a_n24_n130# 723
C dbithigh_5/a GND 52.8
R dbithigh_5/a 1140
R dbithigh_5/addsub1_0/a_n24_n86# 365
R dbithigh_5/addsub1_0/a_0_n78# 80
R dbithigh_5/addsub1_0/a_n11_n78# 71
R dbithigh_5/addsub1_0/a_n24_n59# 742
R dbithigh_5/addsub1_0/a_0_n44# 179
R dbithigh_5/addsub1_0/a_n11_n44# 159
C dbithigh_5/addsub1_0/bb GND 3.1
R dbithigh_5/addsub1_0/bb 1154
R dbithigh_5/addsub1_0/a_n11_n21# 308
R dbithigh_5/addsub1_0/a_0_n13# 62
R dbithigh_5/addsub1_0/a_0_1# 139
C remainder_1 GND 280.0
R remainder_1 1405
R dbithigh_5/addsub1_0/a_n11_16# 688
C dbithigh_5/addsub1_0/aa GND 8.0
R dbithigh_5/addsub1_0/aa 1848
R dbithigh_5/real21mux_0/2to1muxfixed_0/a_10_n14# 378
C dbithigh_5/addsub1_0/a GND 22.2
R dbithigh_5/addsub1_0/a 474
R dbithigh_5/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbithigh_5/real21mux_0/2to1muxfixed_0/a_14_7# 134
C dbithigh_5/addsub1_0/c GND 12.5
R dbithigh_5/addsub1_0/c 732
R dbithigh_5/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_5/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbithigh_5/real21mux_0/2to1muxfixed_1/a_33_7# 89
C dbithigh_5/c GND 111.9
R dbithigh_5/c 1651
R dbithigh_5/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbithigh_5/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbithigh_5/real21mux_0/2to1muxfixed_0/D 904
R dbithigh_5/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 378
R dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 134
R dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 89
R dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_0/D 904
R dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 378
C dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/D GND 32.8
R dbithigh_5/mux1_0/real21mux_0/2to1muxfixed_1/D 393
R dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 89
R dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 134
R dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 378
R dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 89
C dbithigh_5/mux1_0/O GND 88.4
R dbithigh_5/mux1_0/O 882
R dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 134
C dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/D GND 15.5
R dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_0/D 904
R dbithigh_5/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_5/shift1_0/transgate_1/w_n10_n3# 4678
C dbithigh_5/reg1_1/D GND 17.3
R dbithigh_5/reg1_1/D 1109
C dbithigh_6/mux1_0/O GND 86.2
R dbithigh_6/mux1_0/O 882
C controller_0/shiftb GND 2104.0
R controller_0/shiftb 6703
R dbithigh_5/shift1_0/transgate_0/w_n10_n3# 4678
R dbithigh_5/reg1_1/a_4_n51# 93
R dbithigh_5/reg1_1/a_40_n51# 194
R dbithigh_5/reg1_1/a_n12_n51# 335
R dbithigh_5/reg1_1/a_n3_n15# 74
R dbithigh_5/reg1_1/Qb 1014
R dbithigh_5/reg1_1/a_4_n23# 657
R dbithigh_6/2to1mux_0/a_10_n14# 378
C divisorin_1 GND 11.6
R divisorin_1 263
R dbithigh_6/2to1mux_0/a_33_7# 89
R dbithigh_6/2to1mux_0/a_14_7# 134
R dbithigh_6/2to1mux_0/a_n2_n14# 597
R dbithigh_6/reg1_0/a_4_n51# 93
R dbithigh_6/reg1_0/a_40_n51# 194
R dbithigh_6/reg1_0/a_n12_n51# 335
R dbithigh_6/reg1_0/a_n3_n15# 74
C dbithigh_6/b GND 11.0
R dbithigh_6/b 1679
R dbithigh_6/out 726
C dbithigh_6/bb GND 5.5
R dbithigh_6/bb 1518
R dbithigh_6/reg1_0/a_4_n23# 657
R dbithigh_6/addsub1_0/a_n24_n160# 338
R dbithigh_6/addsub1_0/a_n11_n153# 71
R dbithigh_6/addsub1_0/a_n11_n139# 159
C dbithigh_6/addsub1_0/cc GND 11.7
R dbithigh_6/addsub1_0/cc 1093
R dbithigh_6/addsub1_0/a_n24_n130# 723
C testt GND 52.8
R testt 1140
R dbithigh_6/addsub1_0/a_n24_n86# 365
R dbithigh_6/addsub1_0/a_0_n78# 80
R dbithigh_6/addsub1_0/a_n11_n78# 71
R dbithigh_6/addsub1_0/a_n24_n59# 742
R dbithigh_6/addsub1_0/a_0_n44# 179
R dbithigh_6/addsub1_0/a_n11_n44# 159
C dbithigh_6/addsub1_0/bb GND 3.1
R dbithigh_6/addsub1_0/bb 1154
R dbithigh_6/addsub1_0/a_n11_n21# 308
R dbithigh_6/addsub1_0/a_0_n13# 62
R dbithigh_6/addsub1_0/a_0_1# 139
C remainder_0 GND 280.0
R remainder_0 1405
R dbithigh_6/addsub1_0/a_n11_16# 688
C dbithigh_6/addsub1_0/aa GND 8.0
R dbithigh_6/addsub1_0/aa 1848
R dbithigh_6/real21mux_0/2to1muxfixed_0/a_10_n14# 378
C dbithigh_6/addsub1_0/a GND 22.2
R dbithigh_6/addsub1_0/a 474
R dbithigh_6/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbithigh_6/real21mux_0/2to1muxfixed_0/a_14_7# 134
C dbithigh_6/addsub1_0/c GND 12.5
R dbithigh_6/addsub1_0/c 732
R dbithigh_6/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_6/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbithigh_6/real21mux_0/2to1muxfixed_1/a_33_7# 89
C dbithigh_6/c GND 103.7
R dbithigh_6/c 1650
R dbithigh_6/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbithigh_6/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbithigh_6/real21mux_0/2to1muxfixed_0/D 904
R dbithigh_6/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 378
R dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 134
R dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 89
R dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_0/D 904
R dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 378
C dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/D GND 32.8
R dbithigh_6/mux1_0/real21mux_0/2to1muxfixed_1/D 393
R dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 89
R dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 134
R dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 378
R dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 89
R dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 134
C dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/D GND 15.5
R dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_0/D 904
R dbithigh_6/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_6/shift1_0/transgate_1/w_n10_n3# 4678
C dbithigh_6/reg1_1/D GND 17.3
R dbithigh_6/reg1_1/D 1109
R dbithigh_6/shift1_0/transgate_0/w_n10_n3# 4678
R dbithigh_6/reg1_1/a_4_n51# 93
R dbithigh_6/reg1_1/a_40_n51# 194
R dbithigh_6/reg1_1/a_n12_n51# 335
R dbithigh_6/reg1_1/a_n3_n15# 74
R dbithigh_6/reg1_1/Qb 1014
R dbithigh_6/reg1_1/a_4_n23# 657
R dbithigh_7/2to1mux_0/a_10_n14# 378
C divisorin_0 GND 11.6
R divisorin_0 263
R dbithigh_7/2to1mux_0/a_33_7# 89
R dbithigh_7/2to1mux_0/a_14_7# 134
C sel1 GND 2891.1
R sel1 19546
R dbithigh_7/2to1mux_0/a_n2_n14# 597
R dbithigh_7/reg1_0/a_4_n51# 93
R dbithigh_7/reg1_0/a_40_n51# 194
R dbithigh_7/reg1_0/a_n12_n51# 335
R dbithigh_7/reg1_0/a_n3_n15# 74
C dbithigh_7/b GND 11.5
R dbithigh_7/b 1679
R dbithigh_7/out 726
C dbithigh_7/bb GND 5.5
R dbithigh_7/bb 1518
R dbithigh_7/reg1_0/a_4_n23# 657
R dbithigh_7/addsub1_0/a_n24_n160# 338
R dbithigh_7/addsub1_0/a_n11_n153# 71
R dbithigh_7/addsub1_0/a_n11_n139# 159
C dbithigh_7/addsub1_0/cc GND 11.7
R dbithigh_7/addsub1_0/cc 1093
R dbithigh_7/addsub1_0/a_n24_n130# 723
C dbithigh_7/a GND 52.8
R dbithigh_7/a 1140
R dbithigh_7/addsub1_0/a_n24_n86# 365
R dbithigh_7/addsub1_0/a_0_n78# 80
R dbithigh_7/addsub1_0/a_n11_n78# 71
R dbithigh_7/addsub1_0/a_n24_n59# 742
R dbithigh_7/addsub1_0/a_0_n44# 179
R dbithigh_7/addsub1_0/a_n11_n44# 159
C dbithigh_7/addsub1_0/bb GND 3.1
R dbithigh_7/addsub1_0/bb 1154
R dbithigh_7/addsub1_0/a_n11_n21# 308
R dbithigh_7/addsub1_0/a_0_n13# 62
R dbithigh_7/addsub1_0/a_0_1# 139
C dbithigh_7/aa GND 280.6
R dbithigh_7/aa 1405
R dbithigh_7/addsub1_0/a_n11_16# 688
C dbithigh_7/addsub1_0/aa GND 8.0
R dbithigh_7/addsub1_0/aa 1848
R dbithigh_7/real21mux_0/2to1muxfixed_0/a_10_n14# 378
C dbithigh_7/addsub1_0/a GND 22.2
R dbithigh_7/addsub1_0/a 474
R dbithigh_7/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbithigh_7/real21mux_0/2to1muxfixed_0/a_14_7# 134
C dbithigh_7/addsub1_0/c GND 12.5
R dbithigh_7/addsub1_0/c 732
R dbithigh_7/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_7/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbithigh_7/real21mux_0/2to1muxfixed_1/a_33_7# 89
C dbithigh_7/c GND 118.0
R dbithigh_7/c 1650
R dbithigh_7/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbithigh_7/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbithigh_7/real21mux_0/2to1muxfixed_0/D 904
R dbithigh_7/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 378
R dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 134
R dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 89
R dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_0/D 904
R dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 378
C dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/D GND 32.8
R dbithigh_7/mux1_0/real21mux_0/2to1muxfixed_1/D 393
R dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 89
R dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 134
R dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 597
R dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 378
R dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 89
C dbithigh_7/mux1_0/O GND 87.8
R dbithigh_7/mux1_0/O 882
R dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 134
C dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/D GND 15.5
R dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_0/D 904
R dbithigh_7/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 597
R dbithigh_7/shift1_0/transgate_1/w_n10_n3# 4678
C dbithigh_7/reg1_1/D GND 17.3
R dbithigh_7/reg1_1/D 1109
R dbithigh_7/shift1_0/transgate_0/w_n10_n3# 4678
R dbithigh_7/reg1_1/a_4_n51# 93
R dbithigh_7/reg1_1/a_40_n51# 194
R dbithigh_7/reg1_1/a_n12_n51# 335
R dbithigh_7/reg1_1/a_n3_n15# 74
R dbithigh_7/reg1_1/Qb 1014
R dbithigh_7/reg1_1/a_4_n23# 657
R controller_0/a_413_n15# 272
R controller_0/a_397_n23# 271
R controller_0/a_325_n18# 40
C controller_0/sel1b GND 1451.3
R controller_0/sel1b 12849
R controller_0/a_430_14# 164
R controller_0/a_409_14# 119
R controller_0/a_397_14# 119
R controller_0/a_373_14# 89
R controller_0/a_365_14# 89
C dbithigh_0/a GND 1595.7
R dbithigh_0/a 1809
R controller_0/a_278_n10# 269
R controller_0/a_301_14# 89
C sel0 GND 1437.1
R sel0 16639
R controller_0/a_245_14# 74
C shift GND 2147.5
R shift 7240
C dbithigh_7/add GND 1186.1
R dbithigh_7/add 9111
C controller_0/a_208_n18# GND 45.8
R controller_0/a_208_n18# 1849
C controller_0/xout GND 33.2
R controller_0/xout 628
C controller_0/xin GND 61.7
R controller_0/xin 1113
R controller_0/transgate_0/w_n10_n3# 4678
C controller_0/yout GND 42.7
R controller_0/yout 1277
C controller_0/yin GND 60.5
R controller_0/yin 1113
C reset GND 91.5
R reset 1297
R controller_0/transgate_1/w_n10_n3# 4678
R controller_0/transgate_3/w_n10_n3# 4678
R controller_0/transgate_2/w_n10_n3# 4678
R controller_0/reg1_0/a_4_n51# 93
R controller_0/reg1_0/a_40_n51# 194
R controller_0/reg1_0/a_n12_n51# 335
R controller_0/reg1_0/a_n3_n15# 74
C controller_0/x GND 61.8
R controller_0/x 1971
R controller_0/reg1_0/Qb 1014
R controller_0/reg1_0/a_4_n23# 657
R controller_0/reg1_1/a_4_n51# 93
R controller_0/reg1_1/a_40_n51# 194
R controller_0/reg1_1/a_n12_n51# 335
R controller_0/reg1_1/a_n3_n15# 74
C inbit GND 1492.6
R inbit 9133
R controller_0/reg1_1/Qb 1014
R controller_0/reg1_1/a_4_n23# 657
R dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 378
R dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 134
C dividendin_7 GND 79.1
R dividendin_7 465
R dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 89
R dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_0/D 904
R dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 378
C dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/D GND 32.8
R dbitlow_0/mux1_0/real21mux_0/2to1muxfixed_1/D 393
R dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 89
R dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 134
C quotient_7 GND 171.1
R quotient_7 888
R dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 597
R dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 378
R dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 89
C dbitlow_0/mux1_0/O GND 101.0
R dbitlow_0/mux1_0/O 883
R dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 134
C dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/D GND 15.5
R dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_0/D 904
R dbitlow_0/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 597
R dbitlow_0/shift1_0/transgate_1/w_n10_n3# 4678
C dbitlow_0/reg1_0/D GND 19.8
R dbitlow_0/reg1_0/D 1110
R dbitlow_0/shift1_0/transgate_0/w_n10_n3# 4678
R dbitlow_0/reg1_0/a_4_n51# 93
R dbitlow_0/reg1_0/a_40_n51# 194
R dbitlow_0/reg1_0/a_n12_n51# 335
R dbitlow_0/reg1_0/a_n3_n15# 74
R dbitlow_0/reg1_0/Qb 1014
R dbitlow_0/reg1_0/a_4_n23# 657
R dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 378
R dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 134
C dividendin_6 GND 79.1
R dividendin_6 465
R dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 89
R dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_0/D 904
R dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 378
C dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/D GND 32.8
R dbitlow_1/mux1_0/real21mux_0/2to1muxfixed_1/D 393
R dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 89
R dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 134
C quotient_6 GND 171.1
R quotient_6 888
R dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 597
R dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 378
R dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 89
C dbitlow_1/mux1_0/O GND 83.5
R dbitlow_1/mux1_0/O 882
R dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 134
C dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/D GND 15.5
R dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_0/D 904
R dbitlow_1/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 597
R dbitlow_1/shift1_0/transgate_1/w_n10_n3# 4678
C dbitlow_1/reg1_0/D GND 19.8
R dbitlow_1/reg1_0/D 1110
R dbitlow_1/shift1_0/transgate_0/w_n10_n3# 4678
R dbitlow_1/reg1_0/a_4_n51# 93
R dbitlow_1/reg1_0/a_40_n51# 194
R dbitlow_1/reg1_0/a_n12_n51# 335
R dbitlow_1/reg1_0/a_n3_n15# 74
R dbitlow_1/reg1_0/Qb 1014
R dbitlow_1/reg1_0/a_4_n23# 657
R dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 378
R dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 134
C dividendin_5 GND 79.1
R dividendin_5 465
R dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 89
R dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_0/D 904
R dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 378
C dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/D GND 32.8
R dbitlow_2/mux1_0/real21mux_0/2to1muxfixed_1/D 393
R dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 89
R dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 134
C quotient_5 GND 171.1
R quotient_5 888
R dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 597
R dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 378
R dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 89
C dbitlow_2/mux1_0/O GND 83.5
R dbitlow_2/mux1_0/O 882
R dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 134
C dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/D GND 15.5
R dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_0/D 904
R dbitlow_2/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 597
R dbitlow_2/shift1_0/transgate_1/w_n10_n3# 4678
C dbitlow_2/reg1_0/D GND 19.8
R dbitlow_2/reg1_0/D 1110
R dbitlow_2/shift1_0/transgate_0/w_n10_n3# 4678
R dbitlow_2/reg1_0/a_4_n51# 93
R dbitlow_2/reg1_0/a_40_n51# 194
R dbitlow_2/reg1_0/a_n12_n51# 335
R dbitlow_2/reg1_0/a_n3_n15# 74
R dbitlow_2/reg1_0/Qb 1014
R dbitlow_2/reg1_0/a_4_n23# 657
R dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 378
R dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 134
C dividendin_4 GND 90.3
R dividendin_4 464
R dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 89
R dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_0/D 904
R dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 378
C dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/D GND 32.8
R dbitlow_3/mux1_0/real21mux_0/2to1muxfixed_1/D 393
R dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 89
R dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 134
C quotient_4 GND 171.1
R quotient_4 888
R dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 597
C Vdd GND 5967.9
R dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 378
R dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 89
C dbitlow_3/mux1_0/O GND 83.5
R dbitlow_3/mux1_0/O 882
R dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 134
C dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/D GND 15.5
R dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_0/D 904
R dbitlow_3/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 597
R dbitlow_3/shift1_0/transgate_1/w_n10_n3# 4678
C dbitlow_3/reg1_0/D GND 19.8
R dbitlow_3/reg1_0/D 1110
R dbitlow_3/shift1_0/transgate_0/w_n10_n3# 4678
R dbitlow_3/reg1_0/a_4_n51# 93
R dbitlow_3/reg1_0/a_40_n51# 194
R dbitlow_3/reg1_0/a_n12_n51# 335
R dbitlow_3/reg1_0/a_n3_n15# 74
R dbitlow_3/reg1_0/Qb 1014
R dbitlow_3/reg1_0/a_4_n23# 657
R dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 378
R dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 134
C dividendin_3 GND 79.2
R dividendin_3 465
R dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 89
R dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_0/D 904
R dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 378
C dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/D GND 32.8
R dbitlow_4/mux1_0/real21mux_0/2to1muxfixed_1/D 393
R dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 89
R dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 134
C quotient_3 GND 171.0
R quotient_3 888
R dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 597
R dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 378
R dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 89
C dbitlow_4/mux1_0/O GND 83.4
R dbitlow_4/mux1_0/O 882
R dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 134
C dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/D GND 15.5
R dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_0/D 904
R dbitlow_4/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 597
R dbitlow_4/shift1_0/transgate_1/w_n10_n3# 4678
C dbitlow_4/reg1_0/D GND 19.8
R dbitlow_4/reg1_0/D 1110
R dbitlow_4/shift1_0/transgate_0/w_n10_n3# 4678
R dbitlow_4/reg1_0/a_4_n51# 93
R dbitlow_4/reg1_0/a_40_n51# 194
R dbitlow_4/reg1_0/a_n12_n51# 335
R dbitlow_4/reg1_0/a_n3_n15# 74
R dbitlow_4/reg1_0/Qb 1014
R dbitlow_4/reg1_0/a_4_n23# 657
R dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 378
R dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 134
C dividendin_2 GND 90.5
R dividendin_2 464
R dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 89
R dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_0/D 904
R dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 378
C dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/D GND 32.8
R dbitlow_5/mux1_0/real21mux_0/2to1muxfixed_1/D 393
R dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 89
R dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 134
C quotient_2 GND 171.0
R quotient_2 888
R dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 597
R dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 378
R dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 89
C dbitlow_5/mux1_0/O GND 83.7
R dbitlow_5/mux1_0/O 882
R dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 134
C dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/D GND 15.5
R dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_0/D 904
R dbitlow_5/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 597
R dbitlow_5/shift1_0/transgate_1/w_n10_n3# 4678
C dbitlow_5/reg1_0/D GND 19.8
R dbitlow_5/reg1_0/D 1110
R dbitlow_5/shift1_0/transgate_0/w_n10_n3# 4678
R dbitlow_5/reg1_0/a_4_n51# 93
R dbitlow_5/reg1_0/a_40_n51# 194
R dbitlow_5/reg1_0/a_n12_n51# 335
R dbitlow_5/reg1_0/a_n3_n15# 74
R dbitlow_5/reg1_0/Qb 1014
R dbitlow_5/reg1_0/a_4_n23# 657
R dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 378
R dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 134
C dividendin_1 GND 79.3
R dividendin_1 465
R dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 89
R dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_0/D 904
R dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 378
C dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/D GND 32.8
R dbitlow_6/mux1_0/real21mux_0/2to1muxfixed_1/D 393
R dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 89
R dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 134
C quotient_1 GND 170.9
R quotient_1 888
R dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 597
R dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 378
R dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 89
C dbitlow_6/mux1_0/O GND 83.2
R dbitlow_6/mux1_0/O 882
R dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 134
C dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/D GND 15.5
R dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_0/D 904
R dbitlow_6/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 597
R dbitlow_6/shift1_0/transgate_1/w_n10_n3# 4678
C dbitlow_6/reg1_0/D GND 19.8
R dbitlow_6/reg1_0/D 1110
R dbitlow_6/shift1_0/transgate_0/w_n10_n3# 4678
R dbitlow_6/reg1_0/a_4_n51# 93
R dbitlow_6/reg1_0/a_40_n51# 194
R dbitlow_6/reg1_0/a_n12_n51# 335
R dbitlow_6/reg1_0/a_n3_n15# 74
R dbitlow_6/reg1_0/Qb 1014
R dbitlow_6/reg1_0/a_4_n23# 657
R dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/a_10_n14# 378
R dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/a_33_7# 89
R dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/a_14_7# 134
C dividendin_0 GND 79.3
R dividendin_0 465
R dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/a_n2_n14# 597
R dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/a_10_n14# 378
R dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/a_33_7# 89
R dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/a_14_7# 134
C dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/D GND 15.5
R dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_0/D 904
R dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/a_n2_n14# 597
R dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/a_10_n14# 378
C dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/D GND 32.8
R dbitlow_7/mux1_0/real21mux_0/2to1muxfixed_1/D 393
R dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/a_33_7# 89
R dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/a_14_7# 134
C quotient_0 GND 170.9
R quotient_0 888
R dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/a_n2_n14# 597
R dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_1/a_10_n14# 378
R dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_1/a_33_7# 89
C dbitlow_7/mux1_0/O GND 83.1
R dbitlow_7/mux1_0/O 882
R dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_1/a_14_7# 134
C dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/D GND 15.5
R dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_0/D 904
R dbitlow_7/mux1_0/real21mux_1/2to1muxfixed_1/a_n2_n14# 597
R dbitlow_7/shift1_0/transgate_1/w_n10_n3# 4678
C dbitlow_7/reg1_0/D GND 19.8
R dbitlow_7/reg1_0/D 1110
R dbitlow_7/shift1_0/transgate_0/w_n10_n3# 4678
R dbitlow_7/reg1_0/a_4_n51# 93
R dbitlow_7/reg1_0/a_40_n51# 194
R dbitlow_7/reg1_0/a_n12_n51# 335
R dbitlow_7/reg1_0/a_n3_n15# 74
R dbitlow_7/reg1_0/Qb 1014
R dbitlow_7/reg1_0/a_4_n23# 657
R value_0/reg1_0/a_4_n51# 93
R value_0/reg1_0/a_40_n51# 194
R value_0/reg1_0/a_n12_n51# 335
R value_0/reg1_0/a_n3_n15# 74
C start GND 205.0
R start 3194
R value_0/reg1_0/Qb 1014
C rstb GND 2327.4
R rstb 11566
R value_0/reg1_0/a_4_n23# 657
R value_0/reg1_1/a_4_n51# 93
R value_0/reg1_1/a_40_n51# 194
R value_0/reg1_1/a_n12_n51# 335
R value_0/reg1_1/a_n3_n15# 74
C clk GND 2405.0
R clk 33344
R value_0/reg1_1/D 705
R value_0/reg1_1/Qb 1014
R value_0/reg1_1/a_4_n23# 657
R value_0/reg1_2/a_4_n51# 93
R value_0/reg1_2/a_40_n51# 194
R value_0/reg1_2/a_n12_n51# 335
R value_0/reg1_2/a_n3_n15# 74
R value_0/reg1_2/D 705
R value_0/reg1_2/Qb 1014
R value_0/reg1_2/a_4_n23# 657
R value_0/reg1_3/a_4_n51# 93
R value_0/reg1_3/a_40_n51# 194
R value_0/reg1_3/a_n12_n51# 335
R value_0/reg1_3/a_n3_n15# 74
R value_0/reg1_3/D 705
R value_0/reg1_3/Qb 1014
R value_0/reg1_3/a_4_n23# 657
R value_0/reg1_4/a_4_n51# 93
R value_0/reg1_4/a_40_n51# 194
R value_0/reg1_4/a_n12_n51# 335
R value_0/reg1_4/a_n3_n15# 74
R value_0/reg1_4/D 705
R value_0/reg1_4/Qb 1014
R value_0/reg1_4/a_4_n23# 657
R value_0/reg1_5/a_4_n51# 93
R value_0/reg1_5/a_40_n51# 194
R value_0/reg1_5/a_n12_n51# 335
R value_0/reg1_5/a_n3_n15# 74
R value_0/reg1_5/D 705
R value_0/reg1_5/Qb 1014
R value_0/reg1_5/a_4_n23# 657
R value_0/reg1_6/a_4_n51# 93
R value_0/reg1_6/a_40_n51# 194
R value_0/reg1_6/a_n12_n51# 335
R value_0/reg1_6/a_n3_n15# 74
R value_0/reg1_6/D 705
R value_0/reg1_6/Qb 1014
R value_0/reg1_6/a_4_n23# 657
R value_0/reg1_7/a_4_n51# 93
R value_0/reg1_7/a_40_n51# 194
R value_0/reg1_7/a_n12_n51# 335
R value_0/reg1_7/a_n3_n15# 74
R value_0/reg1_7/D 705
R value_0/reg1_7/Qb 1014
R value_0/reg1_7/a_4_n23# 657
R value_0/reg1_8/a_4_n51# 93
R value_0/reg1_8/a_40_n51# 194
R value_0/reg1_8/a_n12_n51# 335
R value_0/reg1_8/a_n3_n15# 74
R value_0/reg1_8/D 705
R value_0/reg1_8/Qb 1014
R value_0/reg1_8/a_4_n23# 657
R value_0/reg1_9/a_4_n51# 93
R value_0/reg1_9/a_40_n51# 194
R value_0/reg1_9/a_n12_n51# 335
R value_0/reg1_9/a_n3_n15# 74
R value_0/reg1_9/D 705
R value_0/reg1_9/Qb 1014
R value_0/reg1_9/a_4_n23# 657
R value_0/reg1_10/a_4_n51# 93
R value_0/reg1_10/a_40_n51# 194
R value_0/reg1_10/a_n12_n51# 335
R value_0/reg1_10/a_n3_n15# 74
R value_0/reg1_9/Q 705
R value_0/reg1_10/Qb 1014
R value_0/reg1_10/a_4_n23# 657
R value_0/reg1_11/a_4_n51# 93
R value_0/reg1_11/a_40_n51# 194
R value_0/reg1_11/a_n12_n51# 335
R value_0/reg1_11/a_n3_n15# 74
R value_0/reg1_11/D 705
R value_0/reg1_11/Qb 1014
R value_0/reg1_11/a_4_n23# 657
R value_0/reg1_12/a_4_n51# 93
R value_0/reg1_12/a_40_n51# 194
R value_0/reg1_12/a_n12_n51# 335
R value_0/reg1_12/a_n3_n15# 74
R value_0/reg1_12/D 705
R value_0/reg1_12/Qb 1014
R value_0/reg1_12/a_4_n23# 657
R value_0/reg1_13/a_4_n51# 93
R value_0/reg1_13/a_40_n51# 194
R value_0/reg1_13/a_n12_n51# 335
R value_0/reg1_13/a_n3_n15# 74
R value_0/reg1_13/D 705
R value_0/reg1_13/Qb 1014
R value_0/reg1_13/a_4_n23# 657
R value_0/reg1_14/a_4_n51# 93
R value_0/reg1_14/a_40_n51# 194
R value_0/reg1_14/a_n12_n51# 335
R value_0/reg1_14/a_n3_n15# 74
R value_0/reg1_14/D 705
R value_0/reg1_14/Qb 1014
R value_0/reg1_14/a_4_n23# 657
R value_0/reg1_15/a_4_n51# 93
R value_0/reg1_15/a_40_n51# 194
R value_0/reg1_15/a_n12_n51# 335
R value_0/reg1_15/a_n3_n15# 74
R value_0/reg1_15/D 705
R value_0/reg1_15/Qb 1014
R value_0/reg1_15/a_4_n23# 657
R value_0/reg1_16/a_4_n51# 93
R value_0/reg1_16/a_40_n51# 194
R value_0/reg1_16/a_n12_n51# 335
R value_0/reg1_16/a_n3_n15# 74
R value_0/reg1_16/D 705
R value_0/reg1_16/Qb 1014
R value_0/reg1_16/a_4_n23# 657
R value_0/reg1_17/a_4_n51# 93
R value_0/reg1_17/a_40_n51# 194
R value_0/reg1_17/a_n12_n51# 335
R value_0/reg1_17/a_n3_n15# 74
R value 109
R value_0/reg1_17/D 705
R value_0/reg1_17/Qb 1014
R value_0/reg1_17/a_4_n23# 657
