12:41:26 INFO  : Launching XSDB server: xsdb -n /media/imranqureshi/40edadaa-013a-44ac-bdd0-e7787032b2e2/xilinx/SDK/2015.3/scripts/xsdb/xsdb/xsdb-server.tcl
12:41:31 INFO  : XSDB server has started successfully.
12:41:44 INFO  : Processing command line option -hwspec /home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper.hdf.
12:52:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
12:52:27 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper_hw_platform_0/z_system_wrapper.bit"
12:53:06 INFO  : ps7_init is completed.
12:53:06 INFO  : ps7_post_config is completed.
12:53:06 INFO  : Processor reset is completed for ps7_cortexa9_0
12:57:19 INFO  : Processor reset is completed for ps7_cortexa9_0
12:57:52 INFO  : Processor reset is completed for ps7_cortexa9_0
12:59:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
12:59:15 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12.bit"
12:59:21 INFO  : Processor reset is completed for ps7_cortexa9_0
12:59:38 INFO  : Processor reset is completed for ps7_cortexa9_0
13:02:33 INFO  : Processor reset is completed for ps7_cortexa9_0
13:18:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1463041069000,  Project:1463038725000
13:18:06 INFO  : Project z_system_wrapper_hw_platform_0's source hardware specification located at /home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:18:09 INFO  : Copied contents of /home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper.hdf into /z_system_wrapper_hw_platform_0/system.hdf.
13:18:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:18:29 INFO  : 
13:18:30 INFO  : Updating hardware inferred compiler options for Timer_testing.
13:18:30 INFO  : Clearing existing target manager status.
13:18:30 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
13:18:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:18:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:19:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
13:19:17 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w11.bit"
13:19:37 INFO  : Processor reset is completed for ps7_cortexa9_0
14:14:20 INFO  : Launching XSDB server: xsdb -n /media/imranqureshi/40edadaa-013a-44ac-bdd0-e7787032b2e2/xilinx/SDK/2015.3/scripts/xsdb/xsdb/xsdb-server.tcl
14:14:24 INFO  : XSDB server has started successfully.
14:14:38 INFO  : Processing command line option -hwspec /home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper.hdf.
14:14:39 INFO  : Checking for hwspec changes in the project z_system_wrapper_hw_platform_0.
14:23:02 INFO  : Launching XSDB server: xsdb -n /media/imranqureshi/40edadaa-013a-44ac-bdd0-e7787032b2e2/xilinx/SDK/2015.3/scripts/xsdb/xsdb/xsdb-server.tcl
14:23:04 INFO  : XSDB server has started successfully.
14:23:04 INFO  : Processing command line option -hwspec /home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper.hdf.
14:23:05 INFO  : Checking for hwspec changes in the project z_system_wrapper_hw_platform_0.
14:23:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
14:23:58 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_JA10bit.bit"
14:24:15 INFO  : ps7_init is completed.
14:24:15 INFO  : ps7_post_config is completed.
14:24:15 INFO  : Processor reset is completed for ps7_cortexa9_0
14:53:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
14:53:21 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_SW0.bit"
14:53:36 INFO  : Processor reset is completed for ps7_cortexa9_0
14:55:32 INFO  : Processor reset is completed for ps7_cortexa9_0
14:55:45 INFO  : Processor reset is completed for ps7_cortexa9_0
14:56:14 INFO  : Processor reset is completed for ps7_cortexa9_0
14:57:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
14:57:33 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_SW0.bit"
14:57:43 INFO  : Processor reset is completed for ps7_cortexa9_0
14:58:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
14:58:54 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_SW0.bit"
14:59:08 INFO  : Processor reset is completed for ps7_cortexa9_0
15:01:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
15:01:17 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_SW0.bit"
15:01:21 INFO  : Processor reset is completed for ps7_cortexa9_0
15:01:21 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download ELF file


    Cannot access DDR: the controller is held in reset

	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:686)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:609)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:01:30 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:02:11 INFO  : Launching XSDB server: xsdb -n /media/imranqureshi/40edadaa-013a-44ac-bdd0-e7787032b2e2/xilinx/SDK/2015.3/scripts/xsdb/xsdb/xsdb-server.tcl
15:02:17 INFO  : XSDB server has started successfully.
15:02:23 INFO  : Processing command line option -hwspec /home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper.hdf.
15:02:24 INFO  : Checking for hwspec changes in the project z_system_wrapper_hw_platform_0.
15:03:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
15:03:26 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_SW0.bit"
15:03:41 INFO  : ps7_init is completed.
15:03:42 INFO  : ps7_post_config is completed.
15:03:42 INFO  : Processor reset is completed for ps7_cortexa9_0
15:07:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
15:07:52 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_JA10bit.bit"
15:08:01 INFO  : Processor reset is completed for ps7_cortexa9_0
15:08:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
15:08:58 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_JA10bit.bit"
15:09:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
15:09:42 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_SW0.bit"
15:12:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
15:12:22 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_JA10bit.bit"
10:28:14 INFO  : Launching XSDB server: xsdb -n /media/imranqureshi/40edadaa-013a-44ac-bdd0-e7787032b2e2/xilinx/SDK/2015.3/scripts/xsdb/xsdb/xsdb-server.tcl
10:28:19 INFO  : XSDB server has started successfully.
10:28:29 INFO  : Processing command line option -hwspec /home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper.hdf.
10:28:30 INFO  : Checking for hwspec changes in the project z_system_wrapper_hw_platform_0.
10:32:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
10:33:03 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12_pulldown.bit"
10:33:39 INFO  : ps7_init is completed.
10:33:39 INFO  : ps7_post_config is completed.
10:33:39 INFO  : Processor reset is completed for ps7_cortexa9_0
10:40:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1463117440000,  Project:1463041069000
10:40:38 INFO  : Project z_system_wrapper_hw_platform_0's source hardware specification located at /home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:40:41 INFO  : Copied contents of /home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper.hdf into /z_system_wrapper_hw_platform_0/system.hdf.
10:40:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:40:55 INFO  : 
10:40:56 INFO  : Updating hardware inferred compiler options for Timer_testing.
10:40:56 INFO  : Clearing existing target manager status.
11:07:21 INFO  : Processor reset is completed for ps7_cortexa9_0
11:09:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
11:09:50 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12_pulldown.bit"
11:25:46 INFO  : Processor reset is completed for ps7_cortexa9_0
11:28:28 INFO  : Processor reset is completed for ps7_cortexa9_0
11:29:27 INFO  : Processor reset is completed for ps7_cortexa9_0
11:30:45 INFO  : Processor reset is completed for ps7_cortexa9_0
11:31:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
11:31:37 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12_pulldown.bit"
11:32:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
11:32:42 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12_pulldown_led.bit"
11:33:47 INFO  : ps7_init is completed.
11:33:48 INFO  : ps7_post_config is completed.
11:33:48 INFO  : Processor reset is completed for ps7_cortexa9_0
11:34:43 INFO  : Processor reset is completed for ps7_cortexa9_0
11:35:06 INFO  : Processor reset is completed for ps7_cortexa9_0
11:36:03 INFO  : Processor reset is completed for ps7_cortexa9_0
11:42:37 INFO  : Processor reset is completed for ps7_cortexa9_0
11:44:15 INFO  : Processor reset is completed for ps7_cortexa9_0
11:44:46 INFO  : Processor reset is completed for ps7_cortexa9_0
11:46:25 INFO  : Processor reset is completed for ps7_cortexa9_0
11:46:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
11:46:47 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12_pulldown_led.bit"
11:46:54 INFO  : Processor reset is completed for ps7_cortexa9_0
11:48:11 INFO  : Processor reset is completed for ps7_cortexa9_0
11:49:02 INFO  : Processor reset is completed for ps7_cortexa9_0
11:49:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
11:49:16 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12_pulldown_led.bit"
11:49:23 INFO  : Processor reset is completed for ps7_cortexa9_0
11:55:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
11:55:14 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12_pulldown_led.bit"
11:55:27 INFO  : ps7_init is completed.
11:55:27 INFO  : ps7_post_config is completed.
11:55:27 INFO  : Processor reset is completed for ps7_cortexa9_0
11:55:54 INFO  : Processor reset is completed for ps7_cortexa9_0
11:57:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
11:57:42 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12_pulldown_led.bit"
11:58:00 INFO  : Processor reset is completed for ps7_cortexa9_0
11:58:36 INFO  : Processor reset is completed for ps7_cortexa9_0
12:06:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
12:06:41 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12_pulldown_led.bit"
12:06:46 INFO  : Processor reset is completed for ps7_cortexa9_0
12:08:22 INFO  : Processor reset is completed for ps7_cortexa9_0
12:08:42 INFO  : Processor reset is completed for ps7_cortexa9_0
12:13:28 INFO  : Processor reset is completed for ps7_cortexa9_0
12:13:47 INFO  : Processor reset is completed for ps7_cortexa9_0
12:16:40 INFO  : Processor reset is completed for ps7_cortexa9_0
12:16:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
12:16:57 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12_pulldown_led.bit"
12:17:04 INFO  : Processor reset is completed for ps7_cortexa9_0
12:17:45 INFO  : Processor reset is completed for ps7_cortexa9_0
12:18:15 INFO  : Processor reset is completed for ps7_cortexa9_0
12:19:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:20:03 INFO  : Processor reset is completed for ps7_cortexa9_0
12:21:40 INFO  : Processor reset is completed for ps7_cortexa9_0
12:22:53 INFO  : Processor reset is completed for ps7_cortexa9_0
12:26:17 INFO  : Processor reset is completed for ps7_cortexa9_0
12:27:33 INFO  : Processor reset is completed for ps7_cortexa9_0
12:28:17 INFO  : Processor reset is completed for ps7_cortexa9_0
12:28:39 INFO  : Processor reset is completed for ps7_cortexa9_0
12:29:02 INFO  : Processor reset is completed for ps7_cortexa9_0
12:30:45 INFO  : Processor reset is completed for ps7_cortexa9_0
12:31:20 INFO  : Processor reset is completed for ps7_cortexa9_0
12:31:44 INFO  : Processor reset is completed for ps7_cortexa9_0
12:32:18 INFO  : Processor reset is completed for ps7_cortexa9_0
12:34:15 INFO  : Processor reset is completed for ps7_cortexa9_0
12:35:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
12:35:30 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12_pulldown_led.bit"
12:35:43 INFO  : Processor reset is completed for ps7_cortexa9_0
12:35:43 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download ELF file


    Cannot access DDR: the controller is held in reset

	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:686)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:609)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:35:56 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:36:31 INFO  : Launching XSDB server: xsdb -n /media/imranqureshi/40edadaa-013a-44ac-bdd0-e7787032b2e2/xilinx/SDK/2015.3/scripts/xsdb/xsdb/xsdb-server.tcl
12:36:36 INFO  : XSDB server has started successfully.
12:36:48 INFO  : Processing command line option -hwspec /home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper.hdf.
12:36:49 INFO  : Checking for hwspec changes in the project z_system_wrapper_hw_platform_0.
12:37:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
12:37:31 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12_pulldown_led.bit"
12:37:42 INFO  : ps7_init is completed.
12:37:42 INFO  : ps7_post_config is completed.
12:37:43 INFO  : Processor reset is completed for ps7_cortexa9_0
12:40:30 INFO  : Processor reset is completed for ps7_cortexa9_0
12:40:56 INFO  : Processor reset is completed for ps7_cortexa9_0
12:41:14 INFO  : Processor reset is completed for ps7_cortexa9_0
12:43:14 INFO  : Processor reset is completed for ps7_cortexa9_0
12:45:19 INFO  : Processor reset is completed for ps7_cortexa9_0
12:45:56 INFO  : Processor reset is completed for ps7_cortexa9_0
12:53:34 INFO  : Processor reset is completed for ps7_cortexa9_0
12:54:45 INFO  : Processor reset is completed for ps7_cortexa9_0
12:55:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
12:55:03 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12_pulldown_led.bit"
12:55:14 INFO  : Processor reset is completed for ps7_cortexa9_0
13:10:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
13:10:35 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12_pulldown_led.bit"
13:11:26 INFO  : Processor reset is completed for ps7_cortexa9_0
13:13:07 INFO  : Processor reset is completed for ps7_cortexa9_0
13:14:23 INFO  : Processor reset is completed for ps7_cortexa9_0
13:15:14 INFO  : Processor reset is completed for ps7_cortexa9_0
13:16:34 INFO  : Processor reset is completed for ps7_cortexa9_0
13:16:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
13:16:49 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12_pulldown_led.bit"
13:16:58 INFO  : Processor reset is completed for ps7_cortexa9_0
13:19:45 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:19:59 INFO  : Launching XSDB server: xsdb -n /media/imranqureshi/40edadaa-013a-44ac-bdd0-e7787032b2e2/xilinx/SDK/2015.3/scripts/xsdb/xsdb/xsdb-server.tcl
13:20:00 INFO  : XSDB server has started successfully.
13:20:00 INFO  : Processing command line option -hwspec /home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper.hdf.
13:20:05 INFO  : Checking for hwspec changes in the project z_system_wrapper_hw_platform_0.
13:20:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
13:20:10 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12_pulldown_led.bit"
13:20:30 INFO  : ps7_init is completed.
13:20:30 INFO  : ps7_post_config is completed.
13:20:31 INFO  : Processor reset is completed for ps7_cortexa9_0
14:15:50 INFO  : Processor reset is completed for ps7_cortexa9_0
14:17:07 INFO  : Processor reset is completed for ps7_cortexa9_0
14:17:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
14:17:33 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12_pulldown_led.bit"
14:17:41 INFO  : Processor reset is completed for ps7_cortexa9_0
14:21:46 INFO  : Processor reset is completed for ps7_cortexa9_0
14:22:22 INFO  : Processor reset is completed for ps7_cortexa9_0
14:24:32 INFO  : Processor reset is completed for ps7_cortexa9_0
14:24:59 INFO  : Processor reset is completed for ps7_cortexa9_0
14:25:33 INFO  : Processor reset is completed for ps7_cortexa9_0
14:25:36 INFO  : Processor reset is completed for ps7_cortexa9_0
14:25:50 INFO  : Processor reset is completed for ps7_cortexa9_0
14:28:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
14:28:54 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12_pulldown_led.bit"
14:29:01 INFO  : Processor reset is completed for ps7_cortexa9_0
14:31:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
14:31:13 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12_pulldown_led.bit"
