/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  reg [7:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire [20:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = ~((celloutsig_1_4z | in_data[127]) & celloutsig_1_6z[8]);
  assign celloutsig_1_18z = ~((celloutsig_1_4z | celloutsig_1_17z[3]) & celloutsig_1_8z[3]);
  assign celloutsig_0_31z = ~((celloutsig_0_7z[11] | celloutsig_0_30z) & celloutsig_0_20z[2]);
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 8'h00;
    else _00_ <= celloutsig_0_6z[10:3];
  assign celloutsig_1_1z = ! { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_1z = ! { in_data[95:93], celloutsig_0_0z };
  assign celloutsig_0_22z = ! { celloutsig_0_10z[12], celloutsig_0_5z };
  assign celloutsig_0_30z = ! { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_1_8z = { in_data[188:185], celloutsig_1_1z, celloutsig_1_3z } % { 1'h1, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_9z = { celloutsig_1_8z[5], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z } % { 1'h1, celloutsig_1_8z[4:1], celloutsig_1_5z[2:1], in_data[96] };
  assign celloutsig_0_14z = { celloutsig_0_11z[4:1], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_12z } % { 1'h1, celloutsig_0_4z[0], celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_1_5z = - { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_10z = - { celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_13z = - celloutsig_0_6z[6:2];
  assign celloutsig_0_20z = - { celloutsig_0_10z[13:10], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_4z = in_data[120:117] !== in_data[191:188];
  assign celloutsig_0_17z = { celloutsig_0_12z, celloutsig_0_3z } !== { in_data[85:83], celloutsig_0_2z };
  assign celloutsig_0_21z = { celloutsig_0_13z[2], celloutsig_0_15z } !== { celloutsig_0_14z[7], celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_6z[7:1], celloutsig_0_22z } !== { in_data[81:79], celloutsig_0_13z };
  assign celloutsig_0_24z = celloutsig_0_10z[12:10] !== celloutsig_0_6z[5:3];
  assign celloutsig_0_27z = { celloutsig_0_3z, celloutsig_0_11z } !== celloutsig_0_25z[7:1];
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } !== { in_data[14:12], celloutsig_0_2z };
  assign celloutsig_0_5z = celloutsig_0_4z | in_data[2:0];
  assign celloutsig_0_6z = in_data[70:58] | { in_data[40:29], celloutsig_0_0z };
  assign celloutsig_0_11z = celloutsig_0_6z[7:2] | { celloutsig_0_10z[8:4], celloutsig_0_9z };
  assign celloutsig_0_25z = { celloutsig_0_5z[2], celloutsig_0_24z, celloutsig_0_20z } | { _00_[5:1], celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_21z };
  assign celloutsig_0_0z = & in_data[21:16];
  assign celloutsig_0_8z = & { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, in_data[21:16] };
  assign celloutsig_0_9z = & { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, in_data[58:26], in_data[21:16] };
  assign celloutsig_0_33z = | { celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_17z };
  assign celloutsig_0_35z = | { celloutsig_0_20z[7:3], celloutsig_0_2z, celloutsig_0_31z };
  assign celloutsig_1_0z = in_data[124] & in_data[112];
  assign celloutsig_1_3z = celloutsig_1_0z & celloutsig_1_1z;
  assign celloutsig_1_7z = celloutsig_1_5z[1] & celloutsig_1_3z;
  assign celloutsig_0_15z = celloutsig_0_8z & in_data[68];
  assign celloutsig_0_2z = celloutsig_0_1z & celloutsig_0_0z;
  assign celloutsig_1_16z = { celloutsig_1_8z[5:1], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z } >> celloutsig_1_6z[8:1];
  assign celloutsig_1_17z = { in_data[142], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_15z } >> celloutsig_1_9z[7:4];
  assign celloutsig_1_19z = { celloutsig_1_8z[4:3], celloutsig_1_4z } >> celloutsig_1_16z[7:5];
  assign celloutsig_0_12z = celloutsig_0_7z[9:7] >> { in_data[66], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_4z = in_data[77:75] << { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_6z = { in_data[148:141], celloutsig_1_4z, celloutsig_1_1z } << { in_data[189:182], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_7z = in_data[88:68] << { celloutsig_0_4z[1:0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_16z = { celloutsig_0_10z[1:0], celloutsig_0_1z } << celloutsig_0_13z[4:2];
  always_latch
    if (clkin_data[32]) celloutsig_0_34z = 8'h00;
    else if (celloutsig_1_18z) celloutsig_0_34z = { celloutsig_0_7z[11:9], celloutsig_0_15z, celloutsig_0_33z, celloutsig_0_4z };
  assign { out_data[128], out_data[98:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
