$date
	Sun Jun 14 23:11:51 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 8 ! s0 [7:0] $end
$var reg 8 " word [7:0] $end
$scope module rcon $end
$var wire 8 # in [7:0] $end
$var wire 8 $ out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#100
b1 !
b1 $
b1 "
b1 #
#200
b10 !
b10 $
b10 "
b10 #
#300
b100 !
b100 $
b11 "
b11 #
#400
b1000 !
b1000 $
b100 "
b100 #
#500
b10000 !
b10000 $
b101 "
b101 #
#600
b100000 !
b100000 $
b110 "
b110 #
#700
b1000000 !
b1000000 $
b111 "
b111 #
#800
b10000000 !
b10000000 $
b1000 "
b1000 #
#900
b11011 !
b11011 $
b1001 "
b1001 #
#1000
b110110 !
b110110 $
b1010 "
b1010 #
#1100
