Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: MultTop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MultTop.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MultTop"
Output Format                      : NGC
Target Device                      : XC9500 CPLDs

---- Source Options
Top Module Name                    : MultTop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/ECE3561Proj3/Controller.vhd" in Library work.
Architecture behavioral of Entity controller is up to date.
Compiling vhdl file "/home/ise/ECE3561Proj3/AdderN.vhd" in Library work.
Architecture behavioral of Entity addern is up to date.
Compiling vhdl file "/home/ise/ECE3561Proj3/RegN.vhd" in Library work.
Architecture behavioral of Entity regn is up to date.
Compiling vhdl file "/home/ise/ECE3561Proj3/mult_components.vhd" in Library work.
Architecture mult_components of Entity mult_components is up to date.
Compiling vhdl file "/home/ise/ECE3561Proj3/MultTop.vhd" in Library work.
Entity <multtop> compiled.
Entity <multtop> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MultTop> in library <work> (architecture <behavioral>).
"/home/ise/ECE3561Proj3/MultTop.vhd" line 40: In entity <MultTop>
ERROR:Xst:2587 - Port <Din> of instance <ACC> has different type in definition <RegN>.
ERROR:Xst:2587 - Port <Dout> of instance <ACC> has different type in definition <RegN>.
component <RegN> with generics:
  N: from generic/parameter on component : integer (-2147483648 to 2147483647) := 9
--> 


Total memory usage is 591048 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

