Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Feb 14 17:08:45 2024
| Host         : LAPTOP-FAPVF9RS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file molt_booth_timing_summary_routed.rpt -pb molt_booth_timing_summary_routed.pb -rpx molt_booth_timing_summary_routed.rpx -warn_on_violation
| Design       : molt_booth
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.448        0.000                      0                  199        0.156        0.000                      0                  199        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.448        0.000                      0                  199        0.156        0.000                      0                  199        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 UO/SHFREG/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/SHFREG/temp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.182ns (26.092%)  route 3.348ns (73.908%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.628     5.180    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  UO/SHFREG/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  UO/SHFREG/temp_reg[1]/Q
                         net (fo=12, routed)          1.688     7.324    UO/SHFREG/temp_reg[16]_0[0]
    SLICE_X2Y15          LUT5 (Prop_lut5_I1_O)        0.150     7.474 r  UO/SHFREG/temp[10]_i_2/O
                         net (fo=3, routed)           0.656     8.130    UO/SHFREG/ADDR/RA/temp_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.328     8.458 r  UO/SHFREG/temp[16]_i_7/O
                         net (fo=1, routed)           0.714     9.172    UO/SHFREG/temp[16]_i_7_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     9.296 r  UO/SHFREG/temp[16]_i_6/O
                         net (fo=1, routed)           0.290     9.586    UO/SHFREG/ADDR/RA/temp_5
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.124     9.710 r  UO/SHFREG/temp[16]_i_2/O
                         net (fo=1, routed)           0.000     9.710    UO/SHFREG/p_1_in[16]
    SLICE_X1Y12          FDRE                                         r  UO/SHFREG/temp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.518    14.890    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  UO/SHFREG/temp_reg[16]/C
                         clock pessimism              0.273    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)        0.031    15.158    UO/SHFREG/temp_reg[16]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 deb/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.952ns (23.401%)  route 3.116ns (76.599%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.632     5.184    deb/clock_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  deb/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  deb/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.452    deb/deb.count_reg_n_0_[4]
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.576 f  deb/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.633     7.209    deb/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.333 f  deb/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.782     8.115    deb/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.239 f  deb/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.161     8.400    deb/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y17          LUT2 (Prop_lut2_I1_O)        0.124     8.524 r  deb/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.728     9.252    deb/deb.count[31]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  deb/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.515    14.887    deb/clock_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  deb/deb.count_reg[1]/C
                         clock pessimism              0.297    15.184    
                         clock uncertainty           -0.035    15.148    
    SLICE_X4Y13          FDRE (Setup_fdre_C_R)       -0.429    14.719    deb/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.467    

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 deb/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.952ns (23.401%)  route 3.116ns (76.599%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.632     5.184    deb/clock_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  deb/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  deb/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.452    deb/deb.count_reg_n_0_[4]
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.576 f  deb/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.633     7.209    deb/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.333 f  deb/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.782     8.115    deb/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.239 f  deb/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.161     8.400    deb/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y17          LUT2 (Prop_lut2_I1_O)        0.124     8.524 r  deb/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.728     9.252    deb/deb.count[31]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  deb/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.515    14.887    deb/clock_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  deb/deb.count_reg[2]/C
                         clock pessimism              0.297    15.184    
                         clock uncertainty           -0.035    15.148    
    SLICE_X4Y13          FDRE (Setup_fdre_C_R)       -0.429    14.719    deb/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.467    

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 deb/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb/deb.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.952ns (23.401%)  route 3.116ns (76.599%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.632     5.184    deb/clock_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  deb/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  deb/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.452    deb/deb.count_reg_n_0_[4]
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.576 f  deb/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.633     7.209    deb/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.333 f  deb/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.782     8.115    deb/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.239 f  deb/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.161     8.400    deb/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y17          LUT2 (Prop_lut2_I1_O)        0.124     8.524 r  deb/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.728     9.252    deb/deb.count[31]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  deb/deb.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.515    14.887    deb/clock_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  deb/deb.count_reg[3]/C
                         clock pessimism              0.297    15.184    
                         clock uncertainty           -0.035    15.148    
    SLICE_X4Y13          FDRE (Setup_fdre_C_R)       -0.429    14.719    deb/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.467    

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 deb/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb/deb.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.952ns (23.401%)  route 3.116ns (76.599%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.632     5.184    deb/clock_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  deb/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  deb/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.452    deb/deb.count_reg_n_0_[4]
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.576 f  deb/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.633     7.209    deb/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.333 f  deb/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.782     8.115    deb/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.239 f  deb/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.161     8.400    deb/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y17          LUT2 (Prop_lut2_I1_O)        0.124     8.524 r  deb/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.728     9.252    deb/deb.count[31]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  deb/deb.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.515    14.887    deb/clock_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  deb/deb.count_reg[4]/C
                         clock pessimism              0.297    15.184    
                         clock uncertainty           -0.035    15.148    
    SLICE_X4Y13          FDRE (Setup_fdre_C_R)       -0.429    14.719    deb/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.467    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 UO/SHFREG/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/SHFREG/temp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.182ns (26.326%)  route 3.308ns (73.674%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.628     5.180    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  UO/SHFREG/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  UO/SHFREG/temp_reg[1]/Q
                         net (fo=12, routed)          1.688     7.324    UO/SHFREG/temp_reg[16]_0[0]
    SLICE_X2Y15          LUT5 (Prop_lut5_I1_O)        0.150     7.474 r  UO/SHFREG/temp[10]_i_2/O
                         net (fo=3, routed)           0.663     8.137    UO/SHFREG/ADDR/RA/temp_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.328     8.465 r  UO/SHFREG/temp[12]_i_2/O
                         net (fo=2, routed)           0.653     9.117    UO/SHFREG/ADDR/RA/temp_2
    SLICE_X0Y13          LUT6 (Prop_lut6_I0_O)        0.124     9.241 r  UO/SHFREG/temp[15]_i_4/O
                         net (fo=2, routed)           0.304     9.546    UO/SHFREG/ADDR/RA/temp_4
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.124     9.670 r  UO/SHFREG/temp[14]_i_1/O
                         net (fo=1, routed)           0.000     9.670    UO/SHFREG/p_1_in[14]
    SLICE_X1Y12          FDRE                                         r  UO/SHFREG/temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.518    14.890    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  UO/SHFREG/temp_reg[14]/C
                         clock pessimism              0.273    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)        0.029    15.156    UO/SHFREG/temp_reg[14]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 deb/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb/deb.count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.952ns (23.697%)  route 3.065ns (76.303%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.632     5.184    deb/clock_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  deb/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  deb/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.452    deb/deb.count_reg_n_0_[4]
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.576 f  deb/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.633     7.209    deb/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.333 f  deb/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.782     8.115    deb/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.239 f  deb/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.161     8.400    deb/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y17          LUT2 (Prop_lut2_I1_O)        0.124     8.524 r  deb/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.677     9.201    deb/deb.count[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  deb/deb.count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.512    14.884    deb/clock_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  deb/deb.count_reg[17]/C
                         clock pessimism              0.272    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    14.691    deb/deb.count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 deb/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb/deb.count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.952ns (23.697%)  route 3.065ns (76.303%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.632     5.184    deb/clock_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  deb/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  deb/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.452    deb/deb.count_reg_n_0_[4]
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.576 f  deb/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.633     7.209    deb/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.333 f  deb/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.782     8.115    deb/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.239 f  deb/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.161     8.400    deb/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y17          LUT2 (Prop_lut2_I1_O)        0.124     8.524 r  deb/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.677     9.201    deb/deb.count[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  deb/deb.count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.512    14.884    deb/clock_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  deb/deb.count_reg[18]/C
                         clock pessimism              0.272    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    14.691    deb/deb.count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 deb/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb/deb.count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.952ns (23.697%)  route 3.065ns (76.303%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.632     5.184    deb/clock_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  deb/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  deb/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.452    deb/deb.count_reg_n_0_[4]
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.576 f  deb/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.633     7.209    deb/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.333 f  deb/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.782     8.115    deb/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.239 f  deb/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.161     8.400    deb/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y17          LUT2 (Prop_lut2_I1_O)        0.124     8.524 r  deb/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.677     9.201    deb/deb.count[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  deb/deb.count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.512    14.884    deb/clock_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  deb/deb.count_reg[19]/C
                         clock pessimism              0.272    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    14.691    deb/deb.count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 deb/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb/deb.count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.952ns (23.697%)  route 3.065ns (76.303%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.632     5.184    deb/clock_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  deb/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  deb/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.452    deb/deb.count_reg_n_0_[4]
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.576 f  deb/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.633     7.209    deb/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.333 f  deb/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.782     8.115    deb/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.239 f  deb/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.161     8.400    deb/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y17          LUT2 (Prop_lut2_I1_O)        0.124     8.524 r  deb/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.677     9.201    deb/deb.count[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  deb/deb.count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.512    14.884    deb/clock_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  deb/deb.count_reg[20]/C
                         clock pessimism              0.272    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    14.691    deb/deb.count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 UC/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/SHFREG/temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.210%)  route 0.075ns (28.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.506    UC/clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  UC/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  UC/FSM_onehot_current_state_reg[5]/Q
                         net (fo=4, routed)           0.075     1.723    UO/SHFREG/temp_reg[9]_0[4]
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.045     1.768 r  UO/SHFREG/temp[9]_i_1/O
                         net (fo=1, routed)           0.000     1.768    UO/SHFREG/p_1_in[9]
    SLICE_X1Y15          FDRE                                         r  UO/SHFREG/temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     2.020    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  UO/SHFREG/temp_reg[9]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.092     1.611    UO/SHFREG/temp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 deb/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.469%)  route 0.112ns (37.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.591     1.504    deb/clock_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  deb/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  deb/CLEARED_BTN_reg/Q
                         net (fo=3, routed)           0.112     1.757    UC/CLEARED_BTN
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.045     1.802 r  UC/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    UC/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  UC/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.860     2.018    UC/clock_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  UC/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.120     1.637    UC/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UO/M/m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/SHFREG/temp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.507    UO/M/clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  UO/M/m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  UO/M/m_reg_reg[5]/Q
                         net (fo=2, routed)           0.098     1.746    UO/SHFREG/Q[5]
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.045     1.791 r  UO/SHFREG/temp[14]_i_1/O
                         net (fo=1, routed)           0.000     1.791    UO/SHFREG/p_1_in[14]
    SLICE_X1Y12          FDRE                                         r  UO/SHFREG/temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     2.022    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  UO/SHFREG/temp_reg[14]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.091     1.611    UO/SHFREG/temp_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 UO/SHFREG/temp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/SHFREG/temp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.885%)  route 0.147ns (44.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.506    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  UO/SHFREG/temp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  UO/SHFREG/temp_reg[13]/Q
                         net (fo=5, routed)           0.147     1.794    UO/SHFREG/temp_reg[16]_0[12]
    SLICE_X0Y13          LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  UO/SHFREG/temp[12]_i_1/O
                         net (fo=1, routed)           0.000     1.839    UO/SHFREG/p_1_in[12]
    SLICE_X0Y13          FDRE                                         r  UO/SHFREG/temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     2.021    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  UO/SHFREG/temp_reg[12]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.091     1.612    UO/SHFREG/temp_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 UO/M/m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/SHFREG/temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.485%)  route 0.162ns (46.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.592     1.505    UO/M/clock_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  UO/M/m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  UO/M/m_reg_reg[2]/Q
                         net (fo=4, routed)           0.162     1.808    UO/SHFREG/Q[2]
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.853 r  UO/SHFREG/temp[11]_i_1/O
                         net (fo=1, routed)           0.000     1.853    UO/SHFREG/p_1_in[11]
    SLICE_X1Y15          FDRE                                         r  UO/SHFREG/temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     2.020    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  UO/SHFREG/temp_reg[11]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.091     1.611    UO/SHFREG/temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 UO/CNT/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_onehot_current_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.189ns (51.928%)  route 0.175ns (48.072%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.506    UO/CNT/clock_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  UO/CNT/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  UO/CNT/c_reg[0]/Q
                         net (fo=5, routed)           0.175     1.822    UO/CNT/c[0]
    SLICE_X0Y15          LUT4 (Prop_lut4_I3_O)        0.048     1.870 r  UO/CNT/FSM_onehot_current_state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.870    UC/FSM_onehot_current_state_reg[8]_1[1]
    SLICE_X0Y15          FDRE                                         r  UC/FSM_onehot_current_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     2.020    UC/clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  UC/FSM_onehot_current_state_reg[8]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.107     1.627    UC/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 UO/CNT/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.528%)  route 0.175ns (48.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.506    UO/CNT/clock_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  UO/CNT/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  UO/CNT/c_reg[0]/Q
                         net (fo=5, routed)           0.175     1.822    UO/CNT/c[0]
    SLICE_X0Y15          LUT5 (Prop_lut5_I1_O)        0.045     1.867 r  UO/CNT/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.867    UC/FSM_onehot_current_state_reg[8]_1[0]
    SLICE_X0Y15          FDRE                                         r  UC/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     2.020    UC/clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  UC/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.091     1.611    UC/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 UC/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.922%)  route 0.195ns (58.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.506    UC/clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  UC/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  UC/FSM_onehot_current_state_reg[5]/Q
                         net (fo=4, routed)           0.195     1.843    UC/FSM_onehot_current_state_reg[8]_0[4]
    SLICE_X0Y15          FDRE                                         r  UC/FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     2.020    UC/clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  UC/FSM_onehot_current_state_reg[6]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.070     1.576    UC/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 UO/SHFREG/temp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/SHFREG/temp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.138%)  route 0.193ns (50.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.507    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  UO/SHFREG/temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  UO/SHFREG/temp_reg[14]/Q
                         net (fo=5, routed)           0.193     1.841    UO/SHFREG/temp_reg[16]_0[13]
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.886 r  UO/SHFREG/temp[13]_i_1/O
                         net (fo=1, routed)           0.000     1.886    UO/SHFREG/p_1_in[13]
    SLICE_X1Y14          FDRE                                         r  UO/SHFREG/temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     2.021    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  UO/SHFREG/temp_reg[13]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.091     1.612    UO/SHFREG/temp_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 deb/deb.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb/deb.count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.586     1.499    deb/clock_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  deb/deb.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  deb/deb.count_reg[31]/Q
                         net (fo=2, routed)           0.133     1.773    deb/deb.count_reg_n_0_[31]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  deb/deb.count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.884    deb/data0[31]
    SLICE_X4Y20          FDRE                                         r  deb/deb.count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.855     2.013    deb/clock_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  deb/deb.count_reg[31]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.105     1.604    deb/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17     UC/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17     UC/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19     UC/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17     UC/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15     UC/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15     UC/FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15     UC/FSM_onehot_current_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15     UC/FSM_onehot_current_state_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15     UC/FSM_onehot_current_state_reg[8]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17     UC/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17     UC/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17     UC/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17     UC/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19     UC/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19     UC/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17     UC/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17     UC/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15     UC/FSM_onehot_current_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15     UC/FSM_onehot_current_state_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17     UC/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17     UC/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17     UC/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17     UC/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19     UC/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19     UC/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17     UC/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17     UC/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15     UC/FSM_onehot_current_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15     UC/FSM_onehot_current_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            stop_cu
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.803ns  (logic 5.106ns (58.007%)  route 3.696ns (41.993%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=11, routed)          1.599     3.064    UC/SR[0]
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.124     3.188 r  UC/stop_cu_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.097     5.285    stop_cu_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.518     8.803 r  stop_cu_OBUF_inst/O
                         net (fo=0)                   0.000     8.803    stop_cu
    M16                                                               r  stop_cu (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            stop_cu
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.654ns  (logic 1.496ns (56.382%)  route 1.157ns (43.618%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  reset_IBUF_inst/O
                         net (fo=11, routed)          0.637     0.870    UC/SR[0]
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.045     0.915 r  UC/stop_cu_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.520     1.435    stop_cu_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.219     2.654 r  stop_cu_OBUF_inst/O
                         net (fo=0)                   0.000     2.654    stop_cu
    M16                                                               r  stop_cu (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UO/SHFREG/temp_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.106ns  (logic 3.989ns (56.136%)  route 3.117ns (43.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.622     5.174    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  UO/SHFREG/temp_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  UO/SHFREG/temp_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.117     8.747    lopt_2
    J13                  OBUF (Prop_obuf_I_O)         3.533    12.280 r  P_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.280    P[2]
    J13                                                               r  P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/FSM_onehot_current_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_cu
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.965ns  (logic 4.160ns (59.722%)  route 2.806ns (40.278%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.631     5.183    UC/clock_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  UC/FSM_onehot_current_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.701 r  UC/FSM_onehot_current_state_reg[9]/Q
                         net (fo=2, routed)           0.708     6.409    UC/tmp_stop_cu
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.124     6.533 r  UC/stop_cu_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.097     8.630    stop_cu_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.518    12.148 r  stop_cu_OBUF_inst/O
                         net (fo=0)                   0.000    12.148    stop_cu
    M16                                                               r  stop_cu (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SHFREG/temp_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.822ns  (logic 3.980ns (58.344%)  route 2.842ns (41.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.626     5.178    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  UO/SHFREG/temp_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  UO/SHFREG/temp_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.842     8.475    lopt
    H17                  OBUF (Prop_obuf_I_O)         3.524    12.000 r  P_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.000    P[0]
    H17                                                               r  P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SHFREG/temp_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.432ns  (logic 3.999ns (62.174%)  route 2.433ns (37.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.622     5.174    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  UO/SHFREG/temp_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  UO/SHFREG/temp_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.433     8.063    lopt_1
    K15                  OBUF (Prop_obuf_I_O)         3.543    11.606 r  P_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.606    P[1]
    K15                                                               r  P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SHFREG/temp_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.295ns  (logic 4.062ns (64.531%)  route 2.233ns (35.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.622     5.174    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  UO/SHFREG/temp_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  UO/SHFREG/temp_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.233     7.925    lopt_4
    R18                  OBUF (Prop_obuf_I_O)         3.544    11.469 r  P_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.469    P[4]
    R18                                                               r  P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SHFREG/temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.122ns  (logic 4.002ns (65.373%)  route 2.120ns (34.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.633     5.185    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  UO/SHFREG/temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  UO/SHFREG/temp_reg[9]/Q
                         net (fo=5, routed)           2.120     7.761    P_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.546    11.307 r  P_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.307    P[8]
    V16                                                               r  P[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SHFREG/temp_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.126ns  (logic 4.044ns (66.015%)  route 2.082ns (33.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.622     5.174    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  UO/SHFREG/temp_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  UO/SHFREG/temp_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.082     7.774    lopt_3
    N14                  OBUF (Prop_obuf_I_O)         3.526    11.300 r  P_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.300    P[3]
    N14                                                               r  P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SHFREG/temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.073ns  (logic 3.991ns (65.712%)  route 2.082ns (34.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.633     5.185    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  UO/SHFREG/temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  UO/SHFREG/temp_reg[11]/Q
                         net (fo=6, routed)           2.082     7.723    P_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.535    11.258 r  P_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.258    P[10]
    U14                                                               r  P[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SHFREG/temp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.913ns  (logic 3.990ns (67.479%)  route 1.923ns (32.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.636     5.188    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  UO/SHFREG/temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  UO/SHFREG/temp_reg[14]/Q
                         net (fo=5, routed)           1.923     7.567    P_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.534    11.101 r  P_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.101    P[13]
    V14                                                               r  P[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SHFREG/temp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 4.004ns (67.926%)  route 1.891ns (32.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.636     5.188    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  UO/SHFREG/temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  UO/SHFREG/temp_reg[16]/Q
                         net (fo=3, routed)           1.891     7.534    P_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.548    11.082 r  P_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.082    P[15]
    V11                                                               r  P[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UO/SHFREG/temp_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.707ns  (logic 1.381ns (80.907%)  route 0.326ns (19.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.506    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  UO/SHFREG/temp_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  UO/SHFREG/temp_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.326     1.973    lopt_6
    U17                  OBUF (Prop_obuf_I_O)         1.240     3.214 r  P_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.214    P[6]
    U17                                                               r  P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SHFREG/temp_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.377ns (79.098%)  route 0.364ns (20.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.589     1.502    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  UO/SHFREG/temp_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  UO/SHFREG/temp_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.364     2.007    lopt_5
    V17                  OBUF (Prop_obuf_I_O)         1.236     3.243 r  P_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.243    P[5]
    V17                                                               r  P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SHFREG/temp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.389ns (79.223%)  route 0.364ns (20.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.506    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  UO/SHFREG/temp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  UO/SHFREG/temp_reg[13]/Q
                         net (fo=5, routed)           0.364     2.012    P_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.248     3.260 r  P_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.260    P[12]
    V15                                                               r  P[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SHFREG/temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.378ns (78.558%)  route 0.376ns (21.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.506    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  UO/SHFREG/temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  UO/SHFREG/temp_reg[10]/Q
                         net (fo=6, routed)           0.376     2.024    P_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.237     3.261 r  P_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.261    P[9]
    T15                                                               r  P[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SHFREG/temp_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.379ns (78.605%)  route 0.375ns (21.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.506    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  UO/SHFREG/temp_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  UO/SHFREG/temp_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.375     2.023    lopt_7
    U16                  OBUF (Prop_obuf_I_O)         1.238     3.261 r  P_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.261    P[7]
    U16                                                               r  P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SHFREG/temp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.794ns  (logic 1.403ns (78.168%)  route 0.392ns (21.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.507    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  UO/SHFREG/temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  UO/SHFREG/temp_reg[15]/Q
                         net (fo=4, routed)           0.392     2.040    P_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.262     3.302 r  P_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.302    P[14]
    V12                                                               r  P[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SHFREG/temp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.375ns (75.334%)  route 0.450ns (24.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.506    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  UO/SHFREG/temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  UO/SHFREG/temp_reg[12]/Q
                         net (fo=7, routed)           0.450     2.098    P_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.234     3.332 r  P_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.332    P[11]
    T16                                                               r  P[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SHFREG/temp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.389ns (75.927%)  route 0.441ns (24.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.507    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  UO/SHFREG/temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  UO/SHFREG/temp_reg[16]/Q
                         net (fo=3, routed)           0.441     2.089    P_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.248     3.337 r  P_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.337    P[15]
    V11                                                               r  P[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SHFREG/temp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 1.376ns (74.539%)  route 0.470ns (25.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.507    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  UO/SHFREG/temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  UO/SHFREG/temp_reg[14]/Q
                         net (fo=5, routed)           0.470     2.118    P_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.235     3.354 r  P_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.354    P[13]
    V14                                                               r  P[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SHFREG/temp_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.391ns (73.289%)  route 0.507ns (26.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.498    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  UO/SHFREG/temp_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  UO/SHFREG/temp_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.507     2.169    lopt_3
    N14                  OBUF (Prop_obuf_I_O)         1.227     3.397 r  P_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.397    P[3]
    N14                                                               r  P[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y[4]
                            (input port)
  Destination:            UO/M/m_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.270ns  (logic 1.467ns (27.844%)  route 3.803ns (72.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  Y[4] (IN)
                         net (fo=0)                   0.000     0.000    Y[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Y_IBUF[4]_inst/O
                         net (fo=1, routed)           3.803     5.270    UO/M/m_reg_reg[7]_0[4]
    SLICE_X2Y14          FDRE                                         r  UO/M/m_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.517     4.889    UO/M/clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  UO/M/m_reg_reg[4]/C

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            UO/SHFREG/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.309ns  (logic 1.615ns (37.480%)  route 2.694ns (62.520%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  X_IBUF[0]_inst/O
                         net (fo=1, routed)           2.205     3.696    UC/X_IBUF[0]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124     3.820 r  UC/temp[1]_i_1/O
                         net (fo=2, routed)           0.489     4.309    UO/SHFREG/D[0]
    SLICE_X1Y19          FDRE                                         r  UO/SHFREG/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.511     4.883    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  UO/SHFREG/temp_reg[1]/C

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            UO/SHFREG/temp_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.308ns  (logic 1.615ns (37.489%)  route 2.693ns (62.511%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  X_IBUF[0]_inst/O
                         net (fo=1, routed)           2.205     3.696    UC/X_IBUF[0]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124     3.820 r  UC/temp[1]_i_1/O
                         net (fo=2, routed)           0.488     4.308    UO/SHFREG/D[0]
    SLICE_X1Y21          FDRE                                         r  UO/SHFREG/temp_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510     4.882    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  UO/SHFREG/temp_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 X[7]
                            (input port)
  Destination:            UO/SHFREG/temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.197ns  (logic 1.609ns (38.339%)  route 2.588ns (61.661%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  X[7] (IN)
                         net (fo=0)                   0.000     0.000    X[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  X_IBUF[7]_inst/O
                         net (fo=1, routed)           2.059     3.544    UC/X_IBUF[7]
    SLICE_X2Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.668 r  UC/temp[8]_i_2/O
                         net (fo=2, routed)           0.529     4.197    UO/SHFREG/D[7]
    SLICE_X3Y15          FDRE                                         r  UO/SHFREG/temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.516     4.888    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  UO/SHFREG/temp_reg[8]/C

Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            UO/M/m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 0.944ns (22.528%)  route 3.247ns (77.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  Y_IBUF[1]_inst/O
                         net (fo=1, routed)           3.247     4.191    UO/M/m_reg_reg[7]_0[1]
    SLICE_X1Y13          FDRE                                         r  UO/M/m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.517     4.889    UO/M/clock_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  UO/M/m_reg_reg[1]/C

Slack:                    inf
  Source:                 Y[0]
                            (input port)
  Destination:            UO/M/m_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.110ns  (logic 0.952ns (23.164%)  route 3.158ns (76.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Y[0] (IN)
                         net (fo=0)                   0.000     0.000    Y[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  Y_IBUF[0]_inst/O
                         net (fo=1, routed)           3.158     4.110    UO/M/m_reg_reg[7]_0[0]
    SLICE_X2Y13          FDRE                                         r  UO/M/m_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.517     4.889    UO/M/clock_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  UO/M/m_reg_reg[0]/C

Slack:                    inf
  Source:                 X[7]
                            (input port)
  Destination:            UO/SHFREG/temp_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.008ns  (logic 1.609ns (40.149%)  route 2.399ns (59.851%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  X[7] (IN)
                         net (fo=0)                   0.000     0.000    X[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  X_IBUF[7]_inst/O
                         net (fo=1, routed)           2.059     3.544    UC/X_IBUF[7]
    SLICE_X2Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.668 r  UC/temp[8]_i_2/O
                         net (fo=2, routed)           0.340     4.008    UO/SHFREG/D[7]
    SLICE_X3Y15          FDRE                                         r  UO/SHFREG/temp_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.516     4.888    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  UO/SHFREG/temp_reg[8]_lopt_replica/C

Slack:                    inf
  Source:                 X[1]
                            (input port)
  Destination:            UO/SHFREG/temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.621ns  (logic 1.608ns (44.409%)  route 2.013ns (55.591%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  X[1] (IN)
                         net (fo=0)                   0.000     0.000    X[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  X_IBUF[1]_inst/O
                         net (fo=1, routed)           1.668     3.152    UC/X_IBUF[1]
    SLICE_X2Y23          LUT4 (Prop_lut4_I0_O)        0.124     3.276 r  UC/temp[2]_i_1/O
                         net (fo=2, routed)           0.346     3.621    UO/SHFREG/D[1]
    SLICE_X2Y21          FDRE                                         r  UO/SHFREG/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510     4.882    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  UO/SHFREG/temp_reg[2]/C

Slack:                    inf
  Source:                 X[3]
                            (input port)
  Destination:            UO/SHFREG/temp_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.607ns  (logic 1.593ns (44.152%)  route 2.015ns (55.848%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  X_IBUF[3]_inst/O
                         net (fo=1, routed)           1.393     2.861    UC/X_IBUF[3]
    SLICE_X2Y23          LUT4 (Prop_lut4_I0_O)        0.124     2.985 r  UC/temp[4]_i_1/O
                         net (fo=2, routed)           0.622     3.607    UO/SHFREG/D[3]
    SLICE_X2Y23          FDRE                                         r  UO/SHFREG/temp_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.507     4.879    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  UO/SHFREG/temp_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 X[3]
                            (input port)
  Destination:            UO/SHFREG/temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.605ns  (logic 1.593ns (44.177%)  route 2.013ns (55.823%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  X_IBUF[3]_inst/O
                         net (fo=1, routed)           1.393     2.861    UC/X_IBUF[3]
    SLICE_X2Y23          LUT4 (Prop_lut4_I0_O)        0.124     2.985 r  UC/temp[4]_i_1/O
                         net (fo=2, routed)           0.620     3.605    UO/SHFREG/D[3]
    SLICE_X3Y23          FDRE                                         r  UO/SHFREG/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.507     4.879    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  UO/SHFREG/temp_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y[6]
                            (input port)
  Destination:            UO/M/m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.247ns (45.201%)  route 0.300ns (54.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  Y[6] (IN)
                         net (fo=0)                   0.000     0.000    Y[6]
    U11                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  Y_IBUF[6]_inst/O
                         net (fo=1, routed)           0.300     0.547    UO/M/m_reg_reg[7]_0[6]
    SLICE_X0Y11          FDRE                                         r  UO/M/m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.866     2.024    UO/M/clock_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  UO/M/m_reg_reg[6]/C

Slack:                    inf
  Source:                 Y[7]
                            (input port)
  Destination:            UO/M/m_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.262ns (41.544%)  route 0.369ns (58.456%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Y[7] (IN)
                         net (fo=0)                   0.000     0.000    Y[7]
    V10                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  Y_IBUF[7]_inst/O
                         net (fo=1, routed)           0.369     0.631    UO/M/m_reg_reg[7]_0[7]
    SLICE_X1Y11          FDRE                                         r  UO/M/m_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.866     2.024    UO/M/clock_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  UO/M/m_reg_reg[7]/C

Slack:                    inf
  Source:                 Y[5]
                            (input port)
  Destination:            UO/M/m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.277ns (43.498%)  route 0.360ns (56.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Y[5] (IN)
                         net (fo=0)                   0.000     0.000    Y[5]
    U12                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  Y_IBUF[5]_inst/O
                         net (fo=1, routed)           0.360     0.637    UO/M/m_reg_reg[7]_0[5]
    SLICE_X0Y12          FDRE                                         r  UO/M/m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     2.022    UO/M/clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  UO/M/m_reg_reg[5]/C

Slack:                    inf
  Source:                 Y[2]
                            (input port)
  Destination:            UO/M/m_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.244ns (36.116%)  route 0.432ns (63.884%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  Y[2] (IN)
                         net (fo=0)                   0.000     0.000    Y[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  Y_IBUF[2]_inst/O
                         net (fo=1, routed)           0.432     0.676    UO/M/m_reg_reg[7]_0[2]
    SLICE_X0Y16          FDRE                                         r  UO/M/m_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.861     2.019    UO/M/clock_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  UO/M/m_reg_reg[2]/C

Slack:                    inf
  Source:                 Y[3]
                            (input port)
  Destination:            UO/M/m_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.249ns (32.330%)  route 0.521ns (67.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  Y[3] (IN)
                         net (fo=0)                   0.000     0.000    Y[3]
    T13                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  Y_IBUF[3]_inst/O
                         net (fo=1, routed)           0.521     0.770    UO/M/m_reg_reg[7]_0[3]
    SLICE_X1Y13          FDRE                                         r  UO/M/m_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     2.021    UO/M/clock_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  UO/M/m_reg_reg[3]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            deb/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.291ns (33.519%)  route 0.578ns (66.481%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  start_IBUF_inst/O
                         net (fo=3, routed)           0.578     0.824    deb/start_IBUF
    SLICE_X3Y17          LUT5 (Prop_lut5_I2_O)        0.045     0.869 r  deb/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     0.869    deb/CLEARED_BTN_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  deb/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.860     2.018    deb/clock_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  deb/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            deb/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.292ns (33.595%)  route 0.578ns (66.405%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  start_IBUF_inst/O
                         net (fo=3, routed)           0.578     0.824    deb/start_IBUF
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.046     0.870 r  deb/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.870    deb/BTN_state__0[0]
    SLICE_X3Y17          FDRE                                         r  deb/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.860     2.018    deb/clock_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  deb/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 X[4]
                            (input port)
  Destination:            UO/SHFREG/temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.287ns (32.758%)  route 0.589ns (67.242%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  X[4] (IN)
                         net (fo=0)                   0.000     0.000    X[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  X_IBUF[4]_inst/O
                         net (fo=1, routed)           0.477     0.719    UC/X_IBUF[4]
    SLICE_X2Y23          LUT4 (Prop_lut4_I0_O)        0.045     0.764 r  UC/temp[5]_i_1/O
                         net (fo=2, routed)           0.112     0.876    UO/SHFREG/D[4]
    SLICE_X2Y23          FDRE                                         r  UO/SHFREG/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     2.011    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  UO/SHFREG/temp_reg[5]/C

Slack:                    inf
  Source:                 X[6]
                            (input port)
  Destination:            UO/SHFREG/temp_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.294ns (33.225%)  route 0.592ns (66.775%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  X[6] (IN)
                         net (fo=0)                   0.000     0.000    X[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  X_IBUF[6]_inst/O
                         net (fo=1, routed)           0.464     0.713    UC/X_IBUF[6]
    SLICE_X3Y15          LUT4 (Prop_lut4_I0_O)        0.045     0.758 r  UC/temp[7]_i_1/O
                         net (fo=2, routed)           0.128     0.886    UO/SHFREG/D[6]
    SLICE_X3Y15          FDRE                                         r  UO/SHFREG/temp_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     2.020    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  UO/SHFREG/temp_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 X[2]
                            (input port)
  Destination:            UO/SHFREG/temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.283ns (31.366%)  route 0.619ns (68.634%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  X_IBUF[2]_inst/O
                         net (fo=1, routed)           0.563     0.801    UC/X_IBUF[2]
    SLICE_X2Y23          LUT4 (Prop_lut4_I0_O)        0.045     0.846 r  UC/temp[3]_i_1/O
                         net (fo=2, routed)           0.056     0.902    UO/SHFREG/D[2]
    SLICE_X3Y23          FDRE                                         r  UO/SHFREG/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     2.011    UO/SHFREG/clock_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  UO/SHFREG/temp_reg[3]/C





