-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Full Version"

-- DATE "02/08/2016 10:59:24"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	TOP_D5M_IP IS
    PORT (
	CLOCK_50 : IN std_logic;
	CCD_FVAL : IN std_logic;
	CCD_LVAL : IN std_logic;
	CCD_PIXCLK : IN std_logic;
	I2C_SCLK : INOUT std_logic;
	I2C_SDAT : INOUT std_logic;
	CCD_DATA : IN std_logic_vector(11 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	CCD_MCCLK : OUT std_logic;
	TRIGGER : OUT std_logic;
	RESETn : OUT std_logic;
	VGA_VS : OUT std_logic;
	VGA_HS : OUT std_logic;
	LEDG : OUT std_logic_vector(7 DOWNTO 0);
	VGA_B : OUT std_logic_vector(7 DOWNTO 0);
	VGA_G : OUT std_logic_vector(7 DOWNTO 0);
	VGA_R : OUT std_logic_vector(7 DOWNTO 0);
	VGA_CLK : OUT std_logic;
	VGA_BLANK_N : OUT std_logic;
	VGA_SYNC_N : OUT std_logic
	);
END TOP_D5M_IP;

-- Design Ports Information
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_MCCLK	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TRIGGER	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RESETn	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[0]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[1]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[2]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[3]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[4]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[5]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[6]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[7]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2C_SCLK	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2C_SDAT	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_PIXCLK	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_FVAL	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_LVAL	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[5]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[4]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[3]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[2]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[1]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[0]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[6]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[7]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[8]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[9]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[10]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[11]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF TOP_D5M_IP IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_CCD_FVAL : std_logic;
SIGNAL ww_CCD_LVAL : std_logic;
SIGNAL ww_CCD_PIXCLK : std_logic;
SIGNAL ww_CCD_DATA : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_CCD_MCCLK : std_logic;
SIGNAL ww_TRIGGER : std_logic;
SIGNAL ww_RESETn : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_LEDG : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_R : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_BLANK_N : std_logic;
SIGNAL ww_VGA_SYNC_N : std_logic;
SIGNAL \b2v_inst9|altpll_component|pll_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \b2v_inst9|altpll_component|pll_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst9|altpll_component|_clk0~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|rClk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst9|altpll_component|pll~CLK1\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|pll~CLK2\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|pll~CLK3\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|pll~CLK4\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \I2C_SCLK~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[0]~16_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \b2v_inst|u2|Equal0~4_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[1]~31_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \b2v_inst|u2|Equal0~9_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Equal0~10_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Equal0~3_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Equal0~5_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Equal0~6_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Equal0~7_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Equal0~2_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Equal0~8_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Equal0~11_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[0]~93_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[1]~32\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[2]~33_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[2]~34\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[3]~35_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[3]~36\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[4]~37_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[4]~38\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[5]~39_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[5]~40\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[6]~41_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[6]~42\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[7]~43_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[7]~44\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[8]~45_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[8]~46\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[9]~47_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[9]~48\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[10]~49_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[10]~50\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[11]~51_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[11]~52\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[12]~53_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[12]~54\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[13]~55_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[13]~56\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[14]~57_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[14]~58\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[15]~59_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[15]~60\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[16]~61_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[16]~62\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[17]~63_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[17]~64\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[18]~65_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[18]~66\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[19]~67_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[19]~68\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[20]~69_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[20]~70\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[21]~71_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[21]~72\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[22]~73_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[22]~74\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[23]~75_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[23]~76\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[24]~77_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[24]~78\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[25]~79_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[25]~80\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[26]~81_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[26]~82\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[27]~83_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[27]~84\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[28]~85_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[28]~86\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[29]~87_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[29]~88\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[30]~89_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[30]~90\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[31]~91_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Equal0~0_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Equal0~1_combout\ : std_logic;
SIGNAL \b2v_inst|u2|LessThan2~0_combout\ : std_logic;
SIGNAL \b2v_inst|u2|oRST_2~0_combout\ : std_logic;
SIGNAL \b2v_inst|u2|oRST_2~q\ : std_logic;
SIGNAL \b2v_inst|u8|i2c_reset~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[0]~25_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[0]~26\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[1]~27_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[1]~28\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[2]~29_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[2]~30\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[3]~31_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Equal4~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[3]~32\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[4]~33_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[4]~34\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[5]~35_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[5]~36\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[6]~37_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[6]~38\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[7]~39_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Equal4~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[7]~40\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[8]~41_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[8]~42\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[9]~43_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[9]~44\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[10]~45_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[10]~46\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[11]~47_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Equal4~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[11]~48\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[12]~49_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[12]~50\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[13]~51_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[13]~52\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[14]~53_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[14]~54\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[15]~55_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Equal4~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Equal4~4_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[15]~56\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[16]~57_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[16]~58\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[17]~59_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[17]~60\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[18]~61_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[18]~62\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[19]~63_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[19]~64\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[20]~65_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[20]~66\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[21]~67_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[21]~68\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[22]~69_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[22]~70\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[23]~71_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[23]~72\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[24]~73_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Equal4~6_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Equal4~5_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Equal4~7_combout\ : std_logic;
SIGNAL \b2v_inst|u8|i2c_reset~combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[0]~17\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[1]~18_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[1]~19\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[2]~20_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[2]~21\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[3]~22_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[3]~23\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[4]~24_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[4]~25\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[5]~26_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LessThan2~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[5]~27\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[6]~28_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[6]~29\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[7]~30_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[7]~31\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[8]~32_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LessThan2~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[8]~33\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[9]~34_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[9]~35\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[10]~36_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[10]~37\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[11]~38_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[11]~39\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[12]~40_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[12]~41\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[13]~42_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[13]~43\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[14]~44_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[14]~45\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV[15]~46_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LessThan2~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LessThan2~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LessThan2~4_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CTRL_CLK~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CTRL_CLK~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CTRL_CLK~q\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\ : std_logic;
SIGNAL \I2C_SDAT~input_o\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER~7_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER[0]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~1\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER~6_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~3\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~5\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~6_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~7\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~8_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~9\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~10_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~11\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~12_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|LessThan2~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|LessThan2~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER~5_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER[5]~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK4~4_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK4~10_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK4~9_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK4~q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Selector3~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK3~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK3~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK3~q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK1~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK1~4_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK1~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK1~q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~17_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK2~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK2~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD[23]~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK2~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK2~q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Selector0~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Selector0~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|END~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|END~q\ : std_logic;
SIGNAL \b2v_inst|u8|Selector1~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LUT_INDEX[1]~5_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LUT_INDEX[1]~6\ : std_logic;
SIGNAL \b2v_inst|u8|LUT_INDEX[2]~9_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LUT_INDEX[2]~10\ : std_logic;
SIGNAL \b2v_inst|u8|LUT_INDEX[3]~11_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LUT_INDEX[3]~12\ : std_logic;
SIGNAL \b2v_inst|u8|LUT_INDEX[4]~13_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LUT_INDEX[4]~14\ : std_logic;
SIGNAL \b2v_inst|u8|LUT_INDEX[5]~15_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LUT_INDEX[5]~7_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LUT_INDEX[0]~8_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LessThan3~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LessThan3~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mSetup_ST.0000~q\ : std_logic;
SIGNAL \b2v_inst|u8|Selector2~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mSetup_ST.0001~q\ : std_logic;
SIGNAL \b2v_inst|u8|mSetup_ST~12_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mSetup_ST.0010~q\ : std_logic;
SIGNAL \b2v_inst|u8|Selector0~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_GO~q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~4_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER~4_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|I2C_SCLK~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SCLK~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SCLK~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Selector0~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SCLK~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SCLK~4_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SCLK~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SCLK~5_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SCLK~q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|I2C_SCLK~1_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[2]~14_combout\ : std_logic;
SIGNAL \SW[0]~_wirecell_combout\ : std_logic;
SIGNAL \b2v_inst|u8|always1~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[8]~27\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[9]~35_combout\ : std_logic;
SIGNAL \b2v_inst|u8|always1~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[9]~36\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[10]~37_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[10]~38\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[11]~39_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[11]~40\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[12]~41_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[12]~42\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[13]~43_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[13]~44\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[14]~45_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[14]~46\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[15]~47_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[11]~31_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[11]~32_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[11]~33_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[11]~29_combout\ : std_logic;
SIGNAL \b2v_inst|u8|always1~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[11]~28_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[11]~30_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[11]~34_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[2]~15\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[3]~16_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[3]~17\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[4]~18_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[4]~19\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[5]~20_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[5]~21\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[6]~22_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[6]~23\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[7]~24_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[7]~25\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[8]~26_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux15~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux15~1_combout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \b2v_inst|u8|Mux14~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux15~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux15~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_DATA[23]~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_DATA[23]~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD[23]~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD[23]~5_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD[23]~4_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux8~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux10~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_DATA[15]~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux8~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux1~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux16~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux16~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux16~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD[7]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~5_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~4_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux17~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux17~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux10~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD[13]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux9~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~6_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~7_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux13~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux13~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD[10]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux14~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux14~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux7~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux7~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux7~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD[16]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux6~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux6~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux11~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux11~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux11~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD[12]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~23_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~24_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux5~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux5~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD[18]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux4~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux1~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux4~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~4_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~5_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~8_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~18_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~19_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD[22]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux3~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~20_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux0~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux2~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux2~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~16_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~21_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~13_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~14_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux20~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux20~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux20~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~6_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~10_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~11_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~7_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~8_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~9_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux19~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux19~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD[4]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux18~4_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux18~5_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux18~6_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~9_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~10_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~14_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~12_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~13_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux21~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux21~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~15_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[0]~49_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~16_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~17_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_DATA[1]~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~18_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~19_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~21_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~22_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux12~20_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux23~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux23~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~11_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~12_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~15_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~22_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~23_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SDO~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SDO~q\ : std_logic;
SIGNAL \b2v_inst|rClk[0]~0_combout\ : std_logic;
SIGNAL \b2v_inst|rClk[0]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u2|oRST_1~0_combout\ : std_logic;
SIGNAL \b2v_inst|u2|oRST_1~1_combout\ : std_logic;
SIGNAL \b2v_inst|u2|oRST_1~2_combout\ : std_logic;
SIGNAL \b2v_inst|u2|oRST_1~q\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|pll~FBOUT\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|_clk0\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\ : std_logic;
SIGNAL \b2v_inst2|comptY[0]~10_combout\ : std_logic;
SIGNAL \b2v_inst2|LessThan7~0_combout\ : std_logic;
SIGNAL \b2v_inst2|process_0~0_combout\ : std_logic;
SIGNAL \b2v_inst2|process_0~1_combout\ : std_logic;
SIGNAL \b2v_inst2|process_0~2_combout\ : std_logic;
SIGNAL \b2v_inst2|comptX[0]~10_combout\ : std_logic;
SIGNAL \b2v_inst2|comptX[5]~21\ : std_logic;
SIGNAL \b2v_inst2|comptX[6]~22_combout\ : std_logic;
SIGNAL \b2v_inst2|comptX[6]~23\ : std_logic;
SIGNAL \b2v_inst2|comptX[7]~24_combout\ : std_logic;
SIGNAL \b2v_inst2|comptX[7]~25\ : std_logic;
SIGNAL \b2v_inst2|comptX[8]~26_combout\ : std_logic;
SIGNAL \b2v_inst2|process_0~3_combout\ : std_logic;
SIGNAL \b2v_inst2|comptX[8]~27\ : std_logic;
SIGNAL \b2v_inst2|comptX[9]~28_combout\ : std_logic;
SIGNAL \b2v_inst2|process_0~4_combout\ : std_logic;
SIGNAL \b2v_inst2|comptX[0]~11\ : std_logic;
SIGNAL \b2v_inst2|comptX[1]~12_combout\ : std_logic;
SIGNAL \b2v_inst2|comptX[1]~13\ : std_logic;
SIGNAL \b2v_inst2|comptX[2]~14_combout\ : std_logic;
SIGNAL \b2v_inst2|comptX[2]~15\ : std_logic;
SIGNAL \b2v_inst2|comptX[3]~16_combout\ : std_logic;
SIGNAL \b2v_inst2|comptX[3]~17\ : std_logic;
SIGNAL \b2v_inst2|comptX[4]~18_combout\ : std_logic;
SIGNAL \b2v_inst2|comptX[4]~19\ : std_logic;
SIGNAL \b2v_inst2|comptX[5]~20_combout\ : std_logic;
SIGNAL \b2v_inst2|Equal0~1_combout\ : std_logic;
SIGNAL \b2v_inst2|Equal0~0_combout\ : std_logic;
SIGNAL \b2v_inst2|Equal0~2_combout\ : std_logic;
SIGNAL \b2v_inst2|comptY[0]~11\ : std_logic;
SIGNAL \b2v_inst2|comptY[1]~12_combout\ : std_logic;
SIGNAL \b2v_inst2|comptY[1]~13\ : std_logic;
SIGNAL \b2v_inst2|comptY[2]~14_combout\ : std_logic;
SIGNAL \b2v_inst2|comptY[2]~15\ : std_logic;
SIGNAL \b2v_inst2|comptY[3]~16_combout\ : std_logic;
SIGNAL \b2v_inst2|comptY[3]~17\ : std_logic;
SIGNAL \b2v_inst2|comptY[4]~18_combout\ : std_logic;
SIGNAL \b2v_inst2|comptY[4]~19\ : std_logic;
SIGNAL \b2v_inst2|comptY[5]~20_combout\ : std_logic;
SIGNAL \b2v_inst2|comptY[5]~21\ : std_logic;
SIGNAL \b2v_inst2|comptY[6]~22_combout\ : std_logic;
SIGNAL \b2v_inst2|comptY[6]~23\ : std_logic;
SIGNAL \b2v_inst2|comptY[7]~24_combout\ : std_logic;
SIGNAL \b2v_inst2|comptY[7]~25\ : std_logic;
SIGNAL \b2v_inst2|comptY[8]~26_combout\ : std_logic;
SIGNAL \b2v_inst2|comptY[8]~27\ : std_logic;
SIGNAL \b2v_inst2|comptY[9]~28_combout\ : std_logic;
SIGNAL \b2v_inst2|LessThan6~0_combout\ : std_logic;
SIGNAL \b2v_inst2|LessThan6~1_combout\ : std_logic;
SIGNAL \b2v_inst2|VSYNC~q\ : std_logic;
SIGNAL \b2v_inst2|LessThan2~1_combout\ : std_logic;
SIGNAL \b2v_inst2|LessThan2~0_combout\ : std_logic;
SIGNAL \b2v_inst2|LessThan2~2_combout\ : std_logic;
SIGNAL \b2v_inst2|HSYNC~0_combout\ : std_logic;
SIGNAL \b2v_inst2|HSYNC~q\ : std_logic;
SIGNAL \CCD_PIXCLK~input_o\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[0]~10_combout\ : std_logic;
SIGNAL \CCD_FVAL~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_FVAL~q\ : std_logic;
SIGNAL \b2v_inst|u3|Pre_FVAL~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u3|Pre_FVAL~q\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \b2v_inst|u3|mSTART~0_combout\ : std_logic;
SIGNAL \b2v_inst|u3|mSTART~q\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_FVAL~0_combout\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_FVAL~q\ : std_logic;
SIGNAL \CCD_LVAL~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_LVAL~q\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_LVAL~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_LVAL~q\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[0]~16_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[14]~40_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[14]~41_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[0]~17\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[1]~18_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[1]~19\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[2]~20_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[2]~21\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[3]~22_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[3]~23\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[4]~24_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[4]~25\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[5]~26_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[5]~27\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[6]~28_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[6]~29\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[7]~30_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[7]~31\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[8]~32_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[8]~33\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[9]~34_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[9]~35\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[10]~36_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[10]~37\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[11]~38_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[11]~39\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[12]~42_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[12]~43\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[13]~44_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[13]~45\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[14]~46_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[14]~47\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[15]~48_combout\ : std_logic;
SIGNAL \b2v_inst|u3|LessThan0~0_combout\ : std_logic;
SIGNAL \b2v_inst|u3|LessThan0~2_combout\ : std_logic;
SIGNAL \b2v_inst|u3|LessThan0~1_combout\ : std_logic;
SIGNAL \b2v_inst|u3|LessThan0~3_combout\ : std_logic;
SIGNAL \b2v_inst|u3|LessThan0~4_combout\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[0]~12_combout\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[0]~11\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[1]~13_combout\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[1]~14\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[2]~15_combout\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[2]~16\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[3]~17_combout\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[3]~18\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[4]~19_combout\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[4]~20\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[5]~21_combout\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[5]~22\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[6]~23_combout\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[6]~24\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[7]~25_combout\ : std_logic;
SIGNAL \b2v_inst3|state~q\ : std_logic;
SIGNAL \b2v_inst2|IMGX~0_combout\ : std_logic;
SIGNAL \b2v_inst2|LessThan5~0_combout\ : std_logic;
SIGNAL \b2v_inst2|IMGX~1_combout\ : std_logic;
SIGNAL \b2v_inst2|IMGX~combout\ : std_logic;
SIGNAL \b2v_inst2|LessThan8~0_combout\ : std_logic;
SIGNAL \b2v_inst2|Y[0]~14_combout\ : std_logic;
SIGNAL \b2v_inst2|IMGY~0_combout\ : std_logic;
SIGNAL \b2v_inst2|IMGY~1_combout\ : std_logic;
SIGNAL \b2v_inst2|IMGY~combout\ : std_logic;
SIGNAL \b2v_inst3|b_out~0_combout\ : std_logic;
SIGNAL \b2v_inst2|Add2~1\ : std_logic;
SIGNAL \b2v_inst2|Add2~3\ : std_logic;
SIGNAL \b2v_inst2|Add2~5\ : std_logic;
SIGNAL \b2v_inst2|Add2~7\ : std_logic;
SIGNAL \b2v_inst2|Add2~9\ : std_logic;
SIGNAL \b2v_inst2|Add2~11\ : std_logic;
SIGNAL \b2v_inst2|Add2~12_combout\ : std_logic;
SIGNAL \b2v_inst2|Add2~10_combout\ : std_logic;
SIGNAL \b2v_inst2|Add2~8_combout\ : std_logic;
SIGNAL \b2v_inst2|Add2~6_combout\ : std_logic;
SIGNAL \b2v_inst2|Add2~4_combout\ : std_logic;
SIGNAL \b2v_inst2|Add2~2_combout\ : std_logic;
SIGNAL \b2v_inst2|Add3~1\ : std_logic;
SIGNAL \b2v_inst2|Add3~3\ : std_logic;
SIGNAL \b2v_inst2|Add3~5\ : std_logic;
SIGNAL \b2v_inst2|Add3~7\ : std_logic;
SIGNAL \b2v_inst2|Add3~9\ : std_logic;
SIGNAL \b2v_inst2|Add3~10_combout\ : std_logic;
SIGNAL \b2v_inst2|Add3~8_combout\ : std_logic;
SIGNAL \b2v_inst2|Add2~13\ : std_logic;
SIGNAL \b2v_inst2|Add2~14_combout\ : std_logic;
SIGNAL \b2v_inst2|Add3~11\ : std_logic;
SIGNAL \b2v_inst2|Add3~12_combout\ : std_logic;
SIGNAL \b2v_inst2|LessThan5~1_combout\ : std_logic;
SIGNAL \b2v_inst2|X[7]~0_combout\ : std_logic;
SIGNAL \b2v_inst2|Add6~1\ : std_logic;
SIGNAL \b2v_inst2|Add6~3\ : std_logic;
SIGNAL \b2v_inst2|Add6~5\ : std_logic;
SIGNAL \b2v_inst2|Add6~7\ : std_logic;
SIGNAL \b2v_inst2|Add6~9\ : std_logic;
SIGNAL \b2v_inst2|Add6~11\ : std_logic;
SIGNAL \b2v_inst2|Add6~13\ : std_logic;
SIGNAL \b2v_inst2|Add6~15\ : std_logic;
SIGNAL \b2v_inst2|Add6~16_combout\ : std_logic;
SIGNAL \b2v_inst2|Y[8]~15_combout\ : std_logic;
SIGNAL \b2v_inst2|Add6~10_combout\ : std_logic;
SIGNAL \b2v_inst2|Add6~12_combout\ : std_logic;
SIGNAL \b2v_inst2|Add6~14_combout\ : std_logic;
SIGNAL \b2v_inst2|Add6~6_combout\ : std_logic;
SIGNAL \b2v_inst2|Add6~8_combout\ : std_logic;
SIGNAL \b2v_inst2|Add6~4_combout\ : std_logic;
SIGNAL \b2v_inst2|Add6~2_combout\ : std_logic;
SIGNAL \b2v_inst2|Add6~0_combout\ : std_logic;
SIGNAL \b2v_inst3|LessThan4~0_combout\ : std_logic;
SIGNAL \b2v_inst3|LessThan4~1_combout\ : std_logic;
SIGNAL \b2v_inst3|LessThan4~2_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~3_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~4_combout\ : std_logic;
SIGNAL \b2v_inst2|Add3~6_combout\ : std_logic;
SIGNAL \b2v_inst2|Add3~4_combout\ : std_logic;
SIGNAL \b2v_inst2|Add2~0_combout\ : std_logic;
SIGNAL \b2v_inst2|Add3~0_combout\ : std_logic;
SIGNAL \b2v_inst3|LessThan9~0_combout\ : std_logic;
SIGNAL \b2v_inst2|Add3~2_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~5_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~6_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~7_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~8_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~9_combout\ : std_logic;
SIGNAL \b2v_inst3|LessThan4~3_combout\ : std_logic;
SIGNAL \b2v_inst3|LessThan0~0_combout\ : std_logic;
SIGNAL \b2v_inst2|X[0]~2_combout\ : std_logic;
SIGNAL \b2v_inst2|X[3]~1_combout\ : std_logic;
SIGNAL \b2v_inst3|LessThan1~0_combout\ : std_logic;
SIGNAL \b2v_inst3|LessThan1~1_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~10_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~11_combout\ : std_logic;
SIGNAL \b2v_inst2|X[4]~3_combout\ : std_logic;
SIGNAL \b2v_inst3|nri[7]~0_combout\ : std_logic;
SIGNAL \b2v_inst3|nri[7]~1_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~1_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~0_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~2_combout\ : std_logic;
SIGNAL \b2v_inst3|nbi[1]~2_combout\ : std_logic;
SIGNAL \b2v_inst3|b_out~1_combout\ : std_logic;
SIGNAL \b2v_inst|u4|always1~0_combout\ : std_logic;
SIGNAL \b2v_inst|u4|mwrite_DPRAM~q\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[7]~26\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[8]~27_combout\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[8]~28\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[9]~29_combout\ : std_logic;
SIGNAL \b2v_inst|rClk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \b2v_inst2|Y[4]~24_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\ : std_logic;
SIGNAL \b2v_inst2|Y[8]~23_combout\ : std_logic;
SIGNAL \b2v_inst|u3|oDVAL~combout\ : std_logic;
SIGNAL \CCD_DATA[4]~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_DATA[4]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_DATA~1_combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~0_combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\ : std_logic;
SIGNAL \CCD_DATA[5]~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_DATA[5]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_DATA~0_combout\ : std_logic;
SIGNAL \b2v_inst|u4|mDATAd_0[5]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~0_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~1_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~2_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~3_combout\ : std_logic;
SIGNAL \CCD_DATA[2]~input_o\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_DATA~3_combout\ : std_logic;
SIGNAL \CCD_DATA[3]~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_DATA[3]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_DATA~2_combout\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_DATA[3]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u4|mDATAd_0[3]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~4_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~5_combout\ : std_logic;
SIGNAL \b2v_inst|u4|mDATAd_0[2]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~6_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~7_combout\ : std_logic;
SIGNAL \CCD_DATA[0]~input_o\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_DATA~5_combout\ : std_logic;
SIGNAL \CCD_DATA[1]~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_DATA[1]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_DATA~4_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~9_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~8_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~10_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~11_combout\ : std_logic;
SIGNAL \b2v_inst|u4|mCCD_G[5]~9_cout\ : std_logic;
SIGNAL \b2v_inst|u4|mCCD_G[5]~11_cout\ : std_logic;
SIGNAL \b2v_inst|u4|mCCD_G[5]~13_cout\ : std_logic;
SIGNAL \b2v_inst|u4|mCCD_G[5]~15_cout\ : std_logic;
SIGNAL \b2v_inst|u4|mCCD_G[5]~17_cout\ : std_logic;
SIGNAL \b2v_inst|u4|mCCD_G[5]~18_combout\ : std_logic;
SIGNAL \b2v_inst2|X[1]~4_combout\ : std_logic;
SIGNAL \b2v_inst2|X[2]~5_combout\ : std_logic;
SIGNAL \b2v_inst2|X[5]~6_combout\ : std_logic;
SIGNAL \b2v_inst2|X[6]~7_combout\ : std_logic;
SIGNAL \b2v_inst2|X[8]~8_combout\ : std_logic;
SIGNAL \b2v_inst2|Y[0]~16_combout\ : std_logic;
SIGNAL \b2v_inst2|Y[1]~17_combout\ : std_logic;
SIGNAL \b2v_inst2|Y[2]~20_combout\ : std_logic;
SIGNAL \b2v_inst2|Y[3]~21_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208~portbdataout\ : std_logic;
SIGNAL \b2v_inst2|Y[5]~19_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~8_combout\ : std_logic;
SIGNAL \b2v_inst2|Y[6]~18_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst2|Y[7]~22_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3]~0_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~10_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~9_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~11_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~12_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~13_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[4]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2741w[2]~0_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~4_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~5_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~6_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~7_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~14_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3]~0_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3]~1_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~2_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~3_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~1_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~0_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~1_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~0_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~1_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~2_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~3_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~4_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~5_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~6_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~7_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~15_combout\ : std_logic;
SIGNAL \b2v_inst3|b_out~2_combout\ : std_logic;
SIGNAL \b2v_inst3|b_out~3_combout\ : std_logic;
SIGNAL \b2v_inst3|b_out~4_combout\ : std_logic;
SIGNAL \CCD_DATA[6]~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_DATA[6]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_DATA~6_combout\ : std_logic;
SIGNAL \CCD_DATA[7]~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_DATA[7]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_DATA~7_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~13_combout\ : std_logic;
SIGNAL \b2v_inst|u4|mDATAd_0[6]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~12_combout\ : std_logic;
SIGNAL \b2v_inst|u4|mCCD_G[5]~19\ : std_logic;
SIGNAL \b2v_inst|u4|mCCD_G[6]~20_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~27_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~28_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~29_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~24_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~25_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~26_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~30_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~20_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~18_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~17_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~19_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~21_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~22_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~10_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~11_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~8_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~9_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~16_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~23_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~12_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~13_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~14_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~15_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~31_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~32_combout\ : std_logic;
SIGNAL \b2v_inst3|b_out~5_combout\ : std_logic;
SIGNAL \b2v_inst|u4|mDATAd_0[7]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~14_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~15_combout\ : std_logic;
SIGNAL \b2v_inst|u4|mCCD_G[6]~21\ : std_logic;
SIGNAL \b2v_inst|u4|mCCD_G[7]~22_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~33_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~34_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~36_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~35_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~37_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~38_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~18_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~19_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~16_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~17_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~39_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~42_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~43_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~41_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~44_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~40_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~45_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~22_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~23_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~20_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~21_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~46_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~47_combout\ : std_logic;
SIGNAL \b2v_inst3|b_out~6_combout\ : std_logic;
SIGNAL \CCD_DATA[8]~input_o\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_DATA~8_combout\ : std_logic;
SIGNAL \CCD_DATA[9]~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_DATA[9]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_DATA~9_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~16_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~17_combout\ : std_logic;
SIGNAL \b2v_inst|u4|mCCD_G[7]~23\ : std_logic;
SIGNAL \b2v_inst|u4|mCCD_G[8]~24_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~58_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~59_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~56_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~57_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~60_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~30_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~31_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~28_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~29_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~61_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~50_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~49_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~51_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~53_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~52_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~54_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~24_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~25_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~26_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~27_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~48_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~55_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~62_combout\ : std_logic;
SIGNAL \b2v_inst3|b_out~7_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~19_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~18_combout\ : std_logic;
SIGNAL \b2v_inst|u4|mCCD_G[8]~25\ : std_logic;
SIGNAL \b2v_inst|u4|mCCD_G[9]~26_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~68_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~64_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~65_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~66_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~67_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~69_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~34_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~35_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~32_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~33_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~63_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~70_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~71_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~72_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~73_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~74_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~75_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~38_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~39_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~36_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~37_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~76_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~77_combout\ : std_logic;
SIGNAL \b2v_inst3|b_out~8_combout\ : std_logic;
SIGNAL \CCD_DATA[10]~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_DATA[10]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_DATA~10_combout\ : std_logic;
SIGNAL \CCD_DATA[11]~input_o\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_DATA~11_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~21_combout\ : std_logic;
SIGNAL \b2v_inst|u4|mDATAd_0[10]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~20_combout\ : std_logic;
SIGNAL \b2v_inst|u4|mCCD_G[9]~27\ : std_logic;
SIGNAL \b2v_inst|u4|mCCD_G[10]~28_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~80_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~79_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~81_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~83_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~82_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~84_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~40_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~41_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~42_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~43_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~78_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~85_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~86_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~88_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~89_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~87_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~90_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~91_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~46_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~47_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~44_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~45_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~92_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~93_combout\ : std_logic;
SIGNAL \b2v_inst3|b_out~9_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~23_combout\ : std_logic;
SIGNAL \b2v_inst|u4|mDATAd_0[11]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~22_combout\ : std_logic;
SIGNAL \b2v_inst|u4|mCCD_G[10]~29\ : std_logic;
SIGNAL \b2v_inst|u4|mCCD_G[11]~30_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~98_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~99_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~95_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~96_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~97_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~100_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~48_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~49_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~50_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~51_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~94_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~54_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~55_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~52_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~53_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~101_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~102_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~103_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~104_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~105_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~106_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~107_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~108_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~109_combout\ : std_logic;
SIGNAL \b2v_inst3|b_out~10_combout\ : std_logic;
SIGNAL \b2v_inst|u4|mCCD_G[11]~31\ : std_logic;
SIGNAL \b2v_inst|u4|mCCD_G[12]~32_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~60_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~61_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~62_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~63_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~124_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~58_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~59_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~56_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|mux3|_~57_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~110_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~114_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~112_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~111_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~113_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~115_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~116_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~117_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~119_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~121_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~120_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~122_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~118_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~123_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~125_combout\ : std_logic;
SIGNAL \b2v_inst3|b_out~11_combout\ : std_logic;
SIGNAL \b2v_inst2|IMG~combout\ : std_logic;
SIGNAL \b2v_inst3|ngi[5]~0_combout\ : std_logic;
SIGNAL \b2v_inst3|g_out~0_combout\ : std_logic;
SIGNAL \b2v_inst3|g_out~1_combout\ : std_logic;
SIGNAL \b2v_inst3|g_out~2_combout\ : std_logic;
SIGNAL \b2v_inst3|g_out~3_combout\ : std_logic;
SIGNAL \b2v_inst3|g_out~4_combout\ : std_logic;
SIGNAL \b2v_inst3|g_out~5_combout\ : std_logic;
SIGNAL \b2v_inst3|g_out~6_combout\ : std_logic;
SIGNAL \b2v_inst3|g_out~7_combout\ : std_logic;
SIGNAL \b2v_inst3|nri[7]~2_combout\ : std_logic;
SIGNAL \b2v_inst3|r_out~0_combout\ : std_logic;
SIGNAL \b2v_inst3|r_out~1_combout\ : std_logic;
SIGNAL \b2v_inst3|r_out~2_combout\ : std_logic;
SIGNAL \b2v_inst3|r_out~3_combout\ : std_logic;
SIGNAL \b2v_inst3|r_out~4_combout\ : std_logic;
SIGNAL \b2v_inst3|r_out~5_combout\ : std_logic;
SIGNAL \b2v_inst3|r_out~6_combout\ : std_logic;
SIGNAL \b2v_inst3|r_out~7_combout\ : std_logic;
SIGNAL \b2v_inst3|r_out~8_combout\ : std_logic;
SIGNAL \b2v_inst3|r_out~9_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u2|Cont\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \b2v_inst|u3|Y_Cont\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u3|X_Cont\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u8|combo_cnt\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \b2v_inst|u8|u0|SD_COUNTER\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \b2v_inst|u4|mCCD_G\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst2|comptY\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst3|b_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst3|g_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2362w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \b2v_inst3|r_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst2|comptX\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst3|gi\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|rClk\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u8|LUT_INDEX\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u8|mI2C_DATA\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u8|senosr_exposure\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2260w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2544w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2453w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u8|iexposure_adj_delay\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u8|u0|SD\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \b2v_inst|u4|mDATAd_1\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \b2v_inst|u4|mDATAd_0\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \b2v_inst|u3|mCCD_DATA\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \b2v_inst|rCCD_DATA\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_i2c_reset~combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_SDO~q\ : std_logic;
SIGNAL \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_CCD_FVAL <= CCD_FVAL;
ww_CCD_LVAL <= CCD_LVAL;
ww_CCD_PIXCLK <= CCD_PIXCLK;
ww_CCD_DATA <= CCD_DATA;
ww_KEY <= KEY;
ww_SW <= SW;
CCD_MCCLK <= ww_CCD_MCCLK;
TRIGGER <= ww_TRIGGER;
RESETn <= ww_RESETn;
VGA_VS <= ww_VGA_VS;
VGA_HS <= ww_VGA_HS;
LEDG <= ww_LEDG;
VGA_B <= ww_VGA_B;
VGA_G <= ww_VGA_G;
VGA_R <= ww_VGA_R;
VGA_CLK <= ww_VGA_CLK;
VGA_BLANK_N <= ww_VGA_BLANK_N;
VGA_SYNC_N <= ww_VGA_SYNC_N;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\b2v_inst9|altpll_component|pll_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\b2v_inst9|altpll_component|_clk0\ <= \b2v_inst9|altpll_component|pll_CLK_bus\(0);
\b2v_inst9|altpll_component|pll~CLK1\ <= \b2v_inst9|altpll_component|pll_CLK_bus\(1);
\b2v_inst9|altpll_component|pll~CLK2\ <= \b2v_inst9|altpll_component|pll_CLK_bus\(2);
\b2v_inst9|altpll_component|pll~CLK3\ <= \b2v_inst9|altpll_component|pll_CLK_bus\(3);
\b2v_inst9|altpll_component|pll~CLK4\ <= \b2v_inst9|altpll_component|pll_CLK_bus\(4);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a112~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a96~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a120~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a104~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a208~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a192~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a216~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a200~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a240~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a224~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a248~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a232~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a168~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a176~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a160~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a184~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a136~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a144~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a128~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a152~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a113~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a97~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a121~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a105~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a209~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a193~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a217~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a201~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a249~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a233~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a241~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a225~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a169~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a177~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a161~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a185~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a137~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a145~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a129~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a153~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a170~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a178~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a162~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a186~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a138~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a146~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a130~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a154~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a210~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a194~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a218~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a202~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a242~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a226~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a250~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a234~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a114~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a98~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a122~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a106~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a115~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a99~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a123~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a107~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a243~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a227~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a251~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a235~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a211~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a219~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a195~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a203~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a171~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a179~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a163~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a187~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a139~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a147~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a131~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a155~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a116~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a100~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a124~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a108~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a252~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a236~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a244~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a228~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a212~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a220~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a196~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a204~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a172~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a180~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a164~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a188~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a140~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a148~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a132~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a156~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a125~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a109~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a117~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a101~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a213~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a197~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a221~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a205~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a245~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a229~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a253~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a237~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a173~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a181~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a165~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a189~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a141~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a149~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a133~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a157~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a118~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a102~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a126~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a110~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a174~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a182~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a166~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a190~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a142~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a150~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a134~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a158~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a214~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a198~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a222~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a206~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a246~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a230~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a254~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a238~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a119~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a103~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a127~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a111~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a215~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a199~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a223~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a207~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a247~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a231~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a255~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a239~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a175~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a183~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a167~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a191~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a143~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a151~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a135~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont\(8) & 
\b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~21_combout\ & \b2v_inst2|Y[2]~20_combout\ & \b2v_inst2|Y[1]~17_combout\ & \b2v_inst2|Y[0]~16_combout\ & \b2v_inst2|X[8]~8_combout\ & 
\b2v_inst3|LessThan0~0_combout\ & \b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~1_combout\ & \b2v_inst2|X[2]~5_combout\ & \b2v_inst2|X[1]~4_combout\ & \b2v_inst2|X[0]~2_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a159~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus\(0);

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTADATAIN_bus\ <= (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(5) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(4) & \b2v_inst|u3|mCCD_DATA\(5) & \b2v_inst|u3|mCCD_DATA\(4));

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTAADDR_bus\ <= (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(10) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(8) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(7) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(6) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(4) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(3) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(2) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(1) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBADDR_bus\ <= (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(10) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(8) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(7) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(6) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(4) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(3) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(2) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(1) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(4) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus\(0);
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(5) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus\(1);
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(16) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus\(2);
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(17) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus\(3);

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTADATAIN_bus\ <= (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(3) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(2) & \b2v_inst|u3|mCCD_DATA\(3) & \b2v_inst|u3|mCCD_DATA\(2));

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTAADDR_bus\ <= (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(10) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(8) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(7) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(6) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(4) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(3) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(2) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(1) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBADDR_bus\ <= (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(10) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(8) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(7) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(6) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(4) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(3) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(2) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(1) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(2) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus\(0);
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(3) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus\(1);
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(14) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus\(2);
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(15) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus\(3);

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(1) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(0) & \b2v_inst|u3|mCCD_DATA\(1) & \b2v_inst|u3|mCCD_DATA\(0));

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(10) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(8) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(7) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(6) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(4) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(3) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(2) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(1) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(10) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(8) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(7) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(6) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(4) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(3) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(2) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(1) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(0) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(1) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(12) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(13) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6_PORTADATAIN_bus\ <= (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(7) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(6) & \b2v_inst|u3|mCCD_DATA\(7) & \b2v_inst|u3|mCCD_DATA\(6));

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6_PORTAADDR_bus\ <= (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(10) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(8) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(7) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(6) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(4) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(3) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(2) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(1) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6_PORTBADDR_bus\ <= (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(10) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(8) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(7) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(6) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(4) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(3) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(2) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(1) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(6) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6_PORTBDATAOUT_bus\(0);
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(7) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6_PORTBDATAOUT_bus\(1);
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(18) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6_PORTBDATAOUT_bus\(2);
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(19) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6_PORTBDATAOUT_bus\(3);

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTADATAIN_bus\ <= (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(9) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(8) & \b2v_inst|u3|mCCD_DATA\(9) & \b2v_inst|u3|mCCD_DATA\(8));

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTAADDR_bus\ <= (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(10) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(8) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(7) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(6) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(4) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(3) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(2) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(1) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBADDR_bus\ <= (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(10) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(8) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(7) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(6) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(4) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(3) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(2) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(1) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(8) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\(0);
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(9) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\(1);
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(20) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\(2);
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(21) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\(3);

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTADATAIN_bus\ <= (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(11) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(10) & \b2v_inst|u3|mCCD_DATA\(11) & \b2v_inst|u3|mCCD_DATA\(10));

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTAADDR_bus\ <= (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(10) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(8) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(7) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(6) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(4) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(3) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(2) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(1) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBADDR_bus\ <= (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(10) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(8) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(7) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(6) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(4) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(3) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(2) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(1) & 
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(10) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBDATAOUT_bus\(0);
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(11) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBDATAOUT_bus\(1);
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(22) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBDATAOUT_bus\(2);
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(23) <= \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBDATAOUT_bus\(3);

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\b2v_inst9|altpll_component|_clk0~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \b2v_inst9|altpll_component|_clk0\);

\b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \b2v_inst|u8|mI2C_CTRL_CLK~q\);

\b2v_inst|rClk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \b2v_inst|rClk\(0));
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\b2v_inst|u8|ALT_INV_i2c_reset~combout\ <= NOT \b2v_inst|u8|i2c_reset~combout\;
\b2v_inst|u8|u0|ALT_INV_SDO~q\ <= NOT \b2v_inst|u8|u0|SDO~q\;
\b2v_inst|u3|ALT_INV_mCCD_FVAL~q\ <= NOT \b2v_inst|u3|mCCD_FVAL~q\;

-- Location: IOOBUF_X83_Y0_N2
\CCD_MCCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|rClk\(0),
	devoe => ww_devoe,
	o => ww_CCD_MCCLK);

-- Location: IOOBUF_X87_Y0_N23
\TRIGGER~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_TRIGGER);

-- Location: IOOBUF_X109_Y0_N2
\RESETn~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u2|oRST_1~q\,
	devoe => ww_devoe,
	o => ww_RESETn);

-- Location: IOOBUF_X54_Y73_N2
\VGA_VS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst2|VSYNC~q\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X38_Y73_N16
\VGA_HS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst2|HSYNC~q\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X74_Y73_N23
\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u3|Y_Cont\(0),
	devoe => ww_devoe,
	o => ww_LEDG(0));

-- Location: IOOBUF_X72_Y73_N23
\LEDG[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u3|Y_Cont\(1),
	devoe => ww_devoe,
	o => ww_LEDG(1));

-- Location: IOOBUF_X74_Y73_N16
\LEDG[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u3|Y_Cont\(2),
	devoe => ww_devoe,
	o => ww_LEDG(2));

-- Location: IOOBUF_X72_Y73_N16
\LEDG[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u3|Y_Cont\(3),
	devoe => ww_devoe,
	o => ww_LEDG(3));

-- Location: IOOBUF_X85_Y73_N23
\LEDG[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u3|Y_Cont\(4),
	devoe => ww_devoe,
	o => ww_LEDG(4));

-- Location: IOOBUF_X83_Y73_N2
\LEDG[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u3|Y_Cont\(5),
	devoe => ww_devoe,
	o => ww_LEDG(5));

-- Location: IOOBUF_X111_Y73_N9
\LEDG[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u3|Y_Cont\(6),
	devoe => ww_devoe,
	o => ww_LEDG(6));

-- Location: IOOBUF_X107_Y73_N9
\LEDG[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u3|Y_Cont\(7),
	devoe => ww_devoe,
	o => ww_LEDG(7));

-- Location: IOOBUF_X38_Y73_N9
\VGA_B[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|b_out\(0),
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X38_Y73_N2
\VGA_B[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|b_out\(1),
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X23_Y73_N2
\VGA_B[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|b_out\(2),
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X42_Y73_N9
\VGA_B[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|b_out\(3),
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X42_Y73_N2
\VGA_B[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|b_out\(4),
	devoe => ww_devoe,
	o => ww_VGA_B(4));

-- Location: IOOBUF_X52_Y73_N16
\VGA_B[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|b_out\(5),
	devoe => ww_devoe,
	o => ww_VGA_B(5));

-- Location: IOOBUF_X23_Y73_N9
\VGA_B[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|b_out\(6),
	devoe => ww_devoe,
	o => ww_VGA_B(6));

-- Location: IOOBUF_X52_Y73_N23
\VGA_B[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|b_out\(7),
	devoe => ww_devoe,
	o => ww_VGA_B(7));

-- Location: IOOBUF_X11_Y73_N16
\VGA_G[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|g_out\(0),
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X25_Y73_N16
\VGA_G[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|g_out\(1),
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X11_Y73_N9
\VGA_G[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|g_out\(2),
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X25_Y73_N23
\VGA_G[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|g_out\(3),
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X16_Y73_N9
\VGA_G[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|g_out\(4),
	devoe => ww_devoe,
	o => ww_VGA_G(4));

-- Location: IOOBUF_X16_Y73_N2
\VGA_G[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|g_out\(5),
	devoe => ww_devoe,
	o => ww_VGA_G(5));

-- Location: IOOBUF_X20_Y73_N2
\VGA_G[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|g_out\(6),
	devoe => ww_devoe,
	o => ww_VGA_G(6));

-- Location: IOOBUF_X23_Y73_N16
\VGA_G[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|g_out\(7),
	devoe => ww_devoe,
	o => ww_VGA_G(7));

-- Location: IOOBUF_X33_Y73_N2
\VGA_R[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|r_out\(0),
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X31_Y73_N2
\VGA_R[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|r_out\(1),
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X35_Y73_N23
\VGA_R[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|r_out\(2),
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X33_Y73_N9
\VGA_R[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|r_out\(3),
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X20_Y73_N9
\VGA_R[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|r_out\(4),
	devoe => ww_devoe,
	o => ww_VGA_R(4));

-- Location: IOOBUF_X40_Y73_N9
\VGA_R[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|r_out\(5),
	devoe => ww_devoe,
	o => ww_VGA_R(5));

-- Location: IOOBUF_X11_Y73_N23
\VGA_R[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|r_out\(6),
	devoe => ww_devoe,
	o => ww_VGA_R(6));

-- Location: IOOBUF_X20_Y73_N16
\VGA_R[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|r_out\(7),
	devoe => ww_devoe,
	o => ww_VGA_R(7));

-- Location: IOOBUF_X47_Y73_N2
\VGA_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_VGA_CLK);

-- Location: IOOBUF_X31_Y73_N9
\VGA_BLANK_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst2|IMG~combout\,
	devoe => ww_devoe,
	o => ww_VGA_BLANK_N);

-- Location: IOOBUF_X35_Y73_N16
\VGA_SYNC_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_VGA_SYNC_N);

-- Location: IOOBUF_X91_Y0_N16
\I2C_SCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u8|u0|I2C_SCLK~1_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => I2C_SCLK);

-- Location: IOOBUF_X100_Y0_N23
\I2C_SDAT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u8|u0|ALT_INV_SDO~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => I2C_SDAT);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X100_Y28_N0
\b2v_inst|u8|mI2C_CLK_DIV[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_CLK_DIV[0]~16_combout\ = \b2v_inst|u8|mI2C_CLK_DIV\(0) $ (VCC)
-- \b2v_inst|u8|mI2C_CLK_DIV[0]~17\ = CARRY(\b2v_inst|u8|mI2C_CLK_DIV\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|mI2C_CLK_DIV\(0),
	datad => VCC,
	combout => \b2v_inst|u8|mI2C_CLK_DIV[0]~16_combout\,
	cout => \b2v_inst|u8|mI2C_CLK_DIV[0]~17\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LCCOMB_X96_Y17_N12
\b2v_inst|u2|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Equal0~4_combout\ = (\b2v_inst|u2|Cont\(6) & \b2v_inst|u2|Cont\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u2|Cont\(6),
	datad => \b2v_inst|u2|Cont\(7),
	combout => \b2v_inst|u2|Equal0~4_combout\);

-- Location: LCCOMB_X97_Y17_N2
\b2v_inst|u2|Cont[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[1]~31_combout\ = (\b2v_inst|u2|Cont\(0) & (\b2v_inst|u2|Cont\(1) $ (VCC))) # (!\b2v_inst|u2|Cont\(0) & (\b2v_inst|u2|Cont\(1) & VCC))
-- \b2v_inst|u2|Cont[1]~32\ = CARRY((\b2v_inst|u2|Cont\(0) & \b2v_inst|u2|Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(0),
	datab => \b2v_inst|u2|Cont\(1),
	datad => VCC,
	combout => \b2v_inst|u2|Cont[1]~31_combout\,
	cout => \b2v_inst|u2|Cont[1]~32\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X96_Y17_N10
\b2v_inst|u2|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Equal0~9_combout\ = (!\b2v_inst|u2|Cont\(23) & (!\b2v_inst|u2|Cont\(21) & (\b2v_inst|u2|Cont\(24) & !\b2v_inst|u2|Cont\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(23),
	datab => \b2v_inst|u2|Cont\(21),
	datac => \b2v_inst|u2|Cont\(24),
	datad => \b2v_inst|u2|Cont\(22),
	combout => \b2v_inst|u2|Equal0~9_combout\);

-- Location: LCCOMB_X96_Y17_N4
\b2v_inst|u2|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Equal0~10_combout\ = (((!\b2v_inst|u2|Equal0~8_combout\) # (!\b2v_inst|u2|Cont\(20))) # (!\b2v_inst|u2|Equal0~1_combout\)) # (!\b2v_inst|u2|Equal0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Equal0~9_combout\,
	datab => \b2v_inst|u2|Equal0~1_combout\,
	datac => \b2v_inst|u2|Cont\(20),
	datad => \b2v_inst|u2|Equal0~8_combout\,
	combout => \b2v_inst|u2|Equal0~10_combout\);

-- Location: FF_X97_Y17_N3
\b2v_inst|u2|Cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[1]~31_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(1));

-- Location: LCCOMB_X97_Y17_N0
\b2v_inst|u2|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Equal0~3_combout\ = (\b2v_inst|u2|Cont\(3) & (\b2v_inst|u2|Cont\(2) & (\b2v_inst|u2|Cont\(0) & \b2v_inst|u2|Cont\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(3),
	datab => \b2v_inst|u2|Cont\(2),
	datac => \b2v_inst|u2|Cont\(0),
	datad => \b2v_inst|u2|Cont\(1),
	combout => \b2v_inst|u2|Equal0~3_combout\);

-- Location: LCCOMB_X96_Y17_N6
\b2v_inst|u2|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Equal0~5_combout\ = (\b2v_inst|u2|Equal0~4_combout\ & (\b2v_inst|u2|Cont\(4) & (\b2v_inst|u2|Equal0~3_combout\ & \b2v_inst|u2|Cont\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Equal0~4_combout\,
	datab => \b2v_inst|u2|Cont\(4),
	datac => \b2v_inst|u2|Equal0~3_combout\,
	datad => \b2v_inst|u2|Cont\(5),
	combout => \b2v_inst|u2|Equal0~5_combout\);

-- Location: LCCOMB_X96_Y17_N28
\b2v_inst|u2|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Equal0~6_combout\ = (\b2v_inst|u2|Cont\(8) & (\b2v_inst|u2|Cont\(9) & (\b2v_inst|u2|Cont\(10) & \b2v_inst|u2|Cont\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(8),
	datab => \b2v_inst|u2|Cont\(9),
	datac => \b2v_inst|u2|Cont\(10),
	datad => \b2v_inst|u2|Cont\(11),
	combout => \b2v_inst|u2|Equal0~6_combout\);

-- Location: LCCOMB_X96_Y17_N22
\b2v_inst|u2|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Equal0~7_combout\ = (\b2v_inst|u2|Cont\(13) & (\b2v_inst|u2|Cont\(14) & (\b2v_inst|u2|Cont\(15) & \b2v_inst|u2|Cont\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(13),
	datab => \b2v_inst|u2|Cont\(14),
	datac => \b2v_inst|u2|Cont\(15),
	datad => \b2v_inst|u2|Cont\(12),
	combout => \b2v_inst|u2|Equal0~7_combout\);

-- Location: LCCOMB_X96_Y16_N0
\b2v_inst|u2|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Equal0~2_combout\ = (\b2v_inst|u2|Cont\(17) & (\b2v_inst|u2|Cont\(19) & (\b2v_inst|u2|Cont\(16) & \b2v_inst|u2|Cont\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(17),
	datab => \b2v_inst|u2|Cont\(19),
	datac => \b2v_inst|u2|Cont\(16),
	datad => \b2v_inst|u2|Cont\(18),
	combout => \b2v_inst|u2|Equal0~2_combout\);

-- Location: LCCOMB_X96_Y17_N0
\b2v_inst|u2|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Equal0~8_combout\ = (\b2v_inst|u2|Equal0~5_combout\ & (\b2v_inst|u2|Equal0~6_combout\ & (\b2v_inst|u2|Equal0~7_combout\ & \b2v_inst|u2|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Equal0~5_combout\,
	datab => \b2v_inst|u2|Equal0~6_combout\,
	datac => \b2v_inst|u2|Equal0~7_combout\,
	datad => \b2v_inst|u2|Equal0~2_combout\,
	combout => \b2v_inst|u2|Equal0~8_combout\);

-- Location: LCCOMB_X96_Y17_N26
\b2v_inst|u2|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Equal0~11_combout\ = (\b2v_inst|u2|Cont\(20) & \b2v_inst|u2|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u2|Cont\(20),
	datad => \b2v_inst|u2|Equal0~8_combout\,
	combout => \b2v_inst|u2|Equal0~11_combout\);

-- Location: LCCOMB_X96_Y17_N16
\b2v_inst|u2|Cont[0]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[0]~93_combout\ = ((\b2v_inst|u2|Equal0~11_combout\ & (\b2v_inst|u2|Equal0~1_combout\ & \b2v_inst|u2|Equal0~9_combout\))) # (!\b2v_inst|u2|Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Equal0~11_combout\,
	datab => \b2v_inst|u2|Equal0~1_combout\,
	datac => \b2v_inst|u2|Cont\(0),
	datad => \b2v_inst|u2|Equal0~9_combout\,
	combout => \b2v_inst|u2|Cont[0]~93_combout\);

-- Location: FF_X97_Y17_N1
\b2v_inst|u2|Cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \b2v_inst|u2|Cont[0]~93_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(0));

-- Location: LCCOMB_X97_Y17_N4
\b2v_inst|u2|Cont[2]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[2]~33_combout\ = (\b2v_inst|u2|Cont\(2) & (!\b2v_inst|u2|Cont[1]~32\)) # (!\b2v_inst|u2|Cont\(2) & ((\b2v_inst|u2|Cont[1]~32\) # (GND)))
-- \b2v_inst|u2|Cont[2]~34\ = CARRY((!\b2v_inst|u2|Cont[1]~32\) # (!\b2v_inst|u2|Cont\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u2|Cont\(2),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[1]~32\,
	combout => \b2v_inst|u2|Cont[2]~33_combout\,
	cout => \b2v_inst|u2|Cont[2]~34\);

-- Location: FF_X97_Y17_N5
\b2v_inst|u2|Cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[2]~33_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(2));

-- Location: LCCOMB_X97_Y17_N6
\b2v_inst|u2|Cont[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[3]~35_combout\ = (\b2v_inst|u2|Cont\(3) & (\b2v_inst|u2|Cont[2]~34\ $ (GND))) # (!\b2v_inst|u2|Cont\(3) & (!\b2v_inst|u2|Cont[2]~34\ & VCC))
-- \b2v_inst|u2|Cont[3]~36\ = CARRY((\b2v_inst|u2|Cont\(3) & !\b2v_inst|u2|Cont[2]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(3),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[2]~34\,
	combout => \b2v_inst|u2|Cont[3]~35_combout\,
	cout => \b2v_inst|u2|Cont[3]~36\);

-- Location: FF_X97_Y17_N7
\b2v_inst|u2|Cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[3]~35_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(3));

-- Location: LCCOMB_X97_Y17_N8
\b2v_inst|u2|Cont[4]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[4]~37_combout\ = (\b2v_inst|u2|Cont\(4) & (!\b2v_inst|u2|Cont[3]~36\)) # (!\b2v_inst|u2|Cont\(4) & ((\b2v_inst|u2|Cont[3]~36\) # (GND)))
-- \b2v_inst|u2|Cont[4]~38\ = CARRY((!\b2v_inst|u2|Cont[3]~36\) # (!\b2v_inst|u2|Cont\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u2|Cont\(4),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[3]~36\,
	combout => \b2v_inst|u2|Cont[4]~37_combout\,
	cout => \b2v_inst|u2|Cont[4]~38\);

-- Location: FF_X97_Y17_N9
\b2v_inst|u2|Cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[4]~37_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(4));

-- Location: LCCOMB_X97_Y17_N10
\b2v_inst|u2|Cont[5]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[5]~39_combout\ = (\b2v_inst|u2|Cont\(5) & (\b2v_inst|u2|Cont[4]~38\ $ (GND))) # (!\b2v_inst|u2|Cont\(5) & (!\b2v_inst|u2|Cont[4]~38\ & VCC))
-- \b2v_inst|u2|Cont[5]~40\ = CARRY((\b2v_inst|u2|Cont\(5) & !\b2v_inst|u2|Cont[4]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(5),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[4]~38\,
	combout => \b2v_inst|u2|Cont[5]~39_combout\,
	cout => \b2v_inst|u2|Cont[5]~40\);

-- Location: FF_X97_Y17_N11
\b2v_inst|u2|Cont[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[5]~39_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(5));

-- Location: LCCOMB_X97_Y17_N12
\b2v_inst|u2|Cont[6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[6]~41_combout\ = (\b2v_inst|u2|Cont\(6) & (!\b2v_inst|u2|Cont[5]~40\)) # (!\b2v_inst|u2|Cont\(6) & ((\b2v_inst|u2|Cont[5]~40\) # (GND)))
-- \b2v_inst|u2|Cont[6]~42\ = CARRY((!\b2v_inst|u2|Cont[5]~40\) # (!\b2v_inst|u2|Cont\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(6),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[5]~40\,
	combout => \b2v_inst|u2|Cont[6]~41_combout\,
	cout => \b2v_inst|u2|Cont[6]~42\);

-- Location: FF_X97_Y17_N13
\b2v_inst|u2|Cont[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[6]~41_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(6));

-- Location: LCCOMB_X97_Y17_N14
\b2v_inst|u2|Cont[7]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[7]~43_combout\ = (\b2v_inst|u2|Cont\(7) & (\b2v_inst|u2|Cont[6]~42\ $ (GND))) # (!\b2v_inst|u2|Cont\(7) & (!\b2v_inst|u2|Cont[6]~42\ & VCC))
-- \b2v_inst|u2|Cont[7]~44\ = CARRY((\b2v_inst|u2|Cont\(7) & !\b2v_inst|u2|Cont[6]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u2|Cont\(7),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[6]~42\,
	combout => \b2v_inst|u2|Cont[7]~43_combout\,
	cout => \b2v_inst|u2|Cont[7]~44\);

-- Location: FF_X97_Y17_N15
\b2v_inst|u2|Cont[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[7]~43_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(7));

-- Location: LCCOMB_X97_Y17_N16
\b2v_inst|u2|Cont[8]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[8]~45_combout\ = (\b2v_inst|u2|Cont\(8) & (!\b2v_inst|u2|Cont[7]~44\)) # (!\b2v_inst|u2|Cont\(8) & ((\b2v_inst|u2|Cont[7]~44\) # (GND)))
-- \b2v_inst|u2|Cont[8]~46\ = CARRY((!\b2v_inst|u2|Cont[7]~44\) # (!\b2v_inst|u2|Cont\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u2|Cont\(8),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[7]~44\,
	combout => \b2v_inst|u2|Cont[8]~45_combout\,
	cout => \b2v_inst|u2|Cont[8]~46\);

-- Location: FF_X97_Y17_N17
\b2v_inst|u2|Cont[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[8]~45_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(8));

-- Location: LCCOMB_X97_Y17_N18
\b2v_inst|u2|Cont[9]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[9]~47_combout\ = (\b2v_inst|u2|Cont\(9) & (\b2v_inst|u2|Cont[8]~46\ $ (GND))) # (!\b2v_inst|u2|Cont\(9) & (!\b2v_inst|u2|Cont[8]~46\ & VCC))
-- \b2v_inst|u2|Cont[9]~48\ = CARRY((\b2v_inst|u2|Cont\(9) & !\b2v_inst|u2|Cont[8]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u2|Cont\(9),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[8]~46\,
	combout => \b2v_inst|u2|Cont[9]~47_combout\,
	cout => \b2v_inst|u2|Cont[9]~48\);

-- Location: FF_X97_Y17_N19
\b2v_inst|u2|Cont[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[9]~47_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(9));

-- Location: LCCOMB_X97_Y17_N20
\b2v_inst|u2|Cont[10]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[10]~49_combout\ = (\b2v_inst|u2|Cont\(10) & (!\b2v_inst|u2|Cont[9]~48\)) # (!\b2v_inst|u2|Cont\(10) & ((\b2v_inst|u2|Cont[9]~48\) # (GND)))
-- \b2v_inst|u2|Cont[10]~50\ = CARRY((!\b2v_inst|u2|Cont[9]~48\) # (!\b2v_inst|u2|Cont\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u2|Cont\(10),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[9]~48\,
	combout => \b2v_inst|u2|Cont[10]~49_combout\,
	cout => \b2v_inst|u2|Cont[10]~50\);

-- Location: FF_X97_Y17_N21
\b2v_inst|u2|Cont[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[10]~49_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(10));

-- Location: LCCOMB_X97_Y17_N22
\b2v_inst|u2|Cont[11]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[11]~51_combout\ = (\b2v_inst|u2|Cont\(11) & (\b2v_inst|u2|Cont[10]~50\ $ (GND))) # (!\b2v_inst|u2|Cont\(11) & (!\b2v_inst|u2|Cont[10]~50\ & VCC))
-- \b2v_inst|u2|Cont[11]~52\ = CARRY((\b2v_inst|u2|Cont\(11) & !\b2v_inst|u2|Cont[10]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(11),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[10]~50\,
	combout => \b2v_inst|u2|Cont[11]~51_combout\,
	cout => \b2v_inst|u2|Cont[11]~52\);

-- Location: FF_X97_Y17_N23
\b2v_inst|u2|Cont[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[11]~51_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(11));

-- Location: LCCOMB_X97_Y17_N24
\b2v_inst|u2|Cont[12]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[12]~53_combout\ = (\b2v_inst|u2|Cont\(12) & (!\b2v_inst|u2|Cont[11]~52\)) # (!\b2v_inst|u2|Cont\(12) & ((\b2v_inst|u2|Cont[11]~52\) # (GND)))
-- \b2v_inst|u2|Cont[12]~54\ = CARRY((!\b2v_inst|u2|Cont[11]~52\) # (!\b2v_inst|u2|Cont\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u2|Cont\(12),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[11]~52\,
	combout => \b2v_inst|u2|Cont[12]~53_combout\,
	cout => \b2v_inst|u2|Cont[12]~54\);

-- Location: FF_X97_Y17_N25
\b2v_inst|u2|Cont[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[12]~53_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(12));

-- Location: LCCOMB_X97_Y17_N26
\b2v_inst|u2|Cont[13]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[13]~55_combout\ = (\b2v_inst|u2|Cont\(13) & (\b2v_inst|u2|Cont[12]~54\ $ (GND))) # (!\b2v_inst|u2|Cont\(13) & (!\b2v_inst|u2|Cont[12]~54\ & VCC))
-- \b2v_inst|u2|Cont[13]~56\ = CARRY((\b2v_inst|u2|Cont\(13) & !\b2v_inst|u2|Cont[12]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(13),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[12]~54\,
	combout => \b2v_inst|u2|Cont[13]~55_combout\,
	cout => \b2v_inst|u2|Cont[13]~56\);

-- Location: FF_X97_Y17_N27
\b2v_inst|u2|Cont[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[13]~55_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(13));

-- Location: LCCOMB_X97_Y17_N28
\b2v_inst|u2|Cont[14]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[14]~57_combout\ = (\b2v_inst|u2|Cont\(14) & (!\b2v_inst|u2|Cont[13]~56\)) # (!\b2v_inst|u2|Cont\(14) & ((\b2v_inst|u2|Cont[13]~56\) # (GND)))
-- \b2v_inst|u2|Cont[14]~58\ = CARRY((!\b2v_inst|u2|Cont[13]~56\) # (!\b2v_inst|u2|Cont\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u2|Cont\(14),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[13]~56\,
	combout => \b2v_inst|u2|Cont[14]~57_combout\,
	cout => \b2v_inst|u2|Cont[14]~58\);

-- Location: FF_X97_Y17_N29
\b2v_inst|u2|Cont[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[14]~57_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(14));

-- Location: LCCOMB_X97_Y17_N30
\b2v_inst|u2|Cont[15]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[15]~59_combout\ = (\b2v_inst|u2|Cont\(15) & (\b2v_inst|u2|Cont[14]~58\ $ (GND))) # (!\b2v_inst|u2|Cont\(15) & (!\b2v_inst|u2|Cont[14]~58\ & VCC))
-- \b2v_inst|u2|Cont[15]~60\ = CARRY((\b2v_inst|u2|Cont\(15) & !\b2v_inst|u2|Cont[14]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(15),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[14]~58\,
	combout => \b2v_inst|u2|Cont[15]~59_combout\,
	cout => \b2v_inst|u2|Cont[15]~60\);

-- Location: FF_X97_Y17_N31
\b2v_inst|u2|Cont[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[15]~59_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(15));

-- Location: LCCOMB_X97_Y16_N0
\b2v_inst|u2|Cont[16]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[16]~61_combout\ = (\b2v_inst|u2|Cont\(16) & (!\b2v_inst|u2|Cont[15]~60\)) # (!\b2v_inst|u2|Cont\(16) & ((\b2v_inst|u2|Cont[15]~60\) # (GND)))
-- \b2v_inst|u2|Cont[16]~62\ = CARRY((!\b2v_inst|u2|Cont[15]~60\) # (!\b2v_inst|u2|Cont\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u2|Cont\(16),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[15]~60\,
	combout => \b2v_inst|u2|Cont[16]~61_combout\,
	cout => \b2v_inst|u2|Cont[16]~62\);

-- Location: FF_X97_Y16_N1
\b2v_inst|u2|Cont[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[16]~61_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(16));

-- Location: LCCOMB_X97_Y16_N2
\b2v_inst|u2|Cont[17]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[17]~63_combout\ = (\b2v_inst|u2|Cont\(17) & (\b2v_inst|u2|Cont[16]~62\ $ (GND))) # (!\b2v_inst|u2|Cont\(17) & (!\b2v_inst|u2|Cont[16]~62\ & VCC))
-- \b2v_inst|u2|Cont[17]~64\ = CARRY((\b2v_inst|u2|Cont\(17) & !\b2v_inst|u2|Cont[16]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u2|Cont\(17),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[16]~62\,
	combout => \b2v_inst|u2|Cont[17]~63_combout\,
	cout => \b2v_inst|u2|Cont[17]~64\);

-- Location: FF_X97_Y16_N3
\b2v_inst|u2|Cont[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[17]~63_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(17));

-- Location: LCCOMB_X97_Y16_N4
\b2v_inst|u2|Cont[18]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[18]~65_combout\ = (\b2v_inst|u2|Cont\(18) & (!\b2v_inst|u2|Cont[17]~64\)) # (!\b2v_inst|u2|Cont\(18) & ((\b2v_inst|u2|Cont[17]~64\) # (GND)))
-- \b2v_inst|u2|Cont[18]~66\ = CARRY((!\b2v_inst|u2|Cont[17]~64\) # (!\b2v_inst|u2|Cont\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u2|Cont\(18),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[17]~64\,
	combout => \b2v_inst|u2|Cont[18]~65_combout\,
	cout => \b2v_inst|u2|Cont[18]~66\);

-- Location: FF_X97_Y16_N5
\b2v_inst|u2|Cont[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[18]~65_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(18));

-- Location: LCCOMB_X97_Y16_N6
\b2v_inst|u2|Cont[19]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[19]~67_combout\ = (\b2v_inst|u2|Cont\(19) & (\b2v_inst|u2|Cont[18]~66\ $ (GND))) # (!\b2v_inst|u2|Cont\(19) & (!\b2v_inst|u2|Cont[18]~66\ & VCC))
-- \b2v_inst|u2|Cont[19]~68\ = CARRY((\b2v_inst|u2|Cont\(19) & !\b2v_inst|u2|Cont[18]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(19),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[18]~66\,
	combout => \b2v_inst|u2|Cont[19]~67_combout\,
	cout => \b2v_inst|u2|Cont[19]~68\);

-- Location: FF_X97_Y16_N7
\b2v_inst|u2|Cont[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[19]~67_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(19));

-- Location: LCCOMB_X97_Y16_N8
\b2v_inst|u2|Cont[20]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[20]~69_combout\ = (\b2v_inst|u2|Cont\(20) & (!\b2v_inst|u2|Cont[19]~68\)) # (!\b2v_inst|u2|Cont\(20) & ((\b2v_inst|u2|Cont[19]~68\) # (GND)))
-- \b2v_inst|u2|Cont[20]~70\ = CARRY((!\b2v_inst|u2|Cont[19]~68\) # (!\b2v_inst|u2|Cont\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u2|Cont\(20),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[19]~68\,
	combout => \b2v_inst|u2|Cont[20]~69_combout\,
	cout => \b2v_inst|u2|Cont[20]~70\);

-- Location: FF_X97_Y16_N9
\b2v_inst|u2|Cont[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[20]~69_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(20));

-- Location: LCCOMB_X97_Y16_N10
\b2v_inst|u2|Cont[21]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[21]~71_combout\ = (\b2v_inst|u2|Cont\(21) & (\b2v_inst|u2|Cont[20]~70\ $ (GND))) # (!\b2v_inst|u2|Cont\(21) & (!\b2v_inst|u2|Cont[20]~70\ & VCC))
-- \b2v_inst|u2|Cont[21]~72\ = CARRY((\b2v_inst|u2|Cont\(21) & !\b2v_inst|u2|Cont[20]~70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(21),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[20]~70\,
	combout => \b2v_inst|u2|Cont[21]~71_combout\,
	cout => \b2v_inst|u2|Cont[21]~72\);

-- Location: FF_X97_Y16_N11
\b2v_inst|u2|Cont[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[21]~71_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(21));

-- Location: LCCOMB_X97_Y16_N12
\b2v_inst|u2|Cont[22]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[22]~73_combout\ = (\b2v_inst|u2|Cont\(22) & (!\b2v_inst|u2|Cont[21]~72\)) # (!\b2v_inst|u2|Cont\(22) & ((\b2v_inst|u2|Cont[21]~72\) # (GND)))
-- \b2v_inst|u2|Cont[22]~74\ = CARRY((!\b2v_inst|u2|Cont[21]~72\) # (!\b2v_inst|u2|Cont\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(22),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[21]~72\,
	combout => \b2v_inst|u2|Cont[22]~73_combout\,
	cout => \b2v_inst|u2|Cont[22]~74\);

-- Location: FF_X97_Y16_N13
\b2v_inst|u2|Cont[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[22]~73_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(22));

-- Location: LCCOMB_X97_Y16_N14
\b2v_inst|u2|Cont[23]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[23]~75_combout\ = (\b2v_inst|u2|Cont\(23) & (\b2v_inst|u2|Cont[22]~74\ $ (GND))) # (!\b2v_inst|u2|Cont\(23) & (!\b2v_inst|u2|Cont[22]~74\ & VCC))
-- \b2v_inst|u2|Cont[23]~76\ = CARRY((\b2v_inst|u2|Cont\(23) & !\b2v_inst|u2|Cont[22]~74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u2|Cont\(23),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[22]~74\,
	combout => \b2v_inst|u2|Cont[23]~75_combout\,
	cout => \b2v_inst|u2|Cont[23]~76\);

-- Location: FF_X97_Y16_N15
\b2v_inst|u2|Cont[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[23]~75_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(23));

-- Location: LCCOMB_X97_Y16_N16
\b2v_inst|u2|Cont[24]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[24]~77_combout\ = (\b2v_inst|u2|Cont\(24) & (!\b2v_inst|u2|Cont[23]~76\)) # (!\b2v_inst|u2|Cont\(24) & ((\b2v_inst|u2|Cont[23]~76\) # (GND)))
-- \b2v_inst|u2|Cont[24]~78\ = CARRY((!\b2v_inst|u2|Cont[23]~76\) # (!\b2v_inst|u2|Cont\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u2|Cont\(24),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[23]~76\,
	combout => \b2v_inst|u2|Cont[24]~77_combout\,
	cout => \b2v_inst|u2|Cont[24]~78\);

-- Location: FF_X97_Y16_N17
\b2v_inst|u2|Cont[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[24]~77_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(24));

-- Location: LCCOMB_X97_Y16_N18
\b2v_inst|u2|Cont[25]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[25]~79_combout\ = (\b2v_inst|u2|Cont\(25) & (\b2v_inst|u2|Cont[24]~78\ $ (GND))) # (!\b2v_inst|u2|Cont\(25) & (!\b2v_inst|u2|Cont[24]~78\ & VCC))
-- \b2v_inst|u2|Cont[25]~80\ = CARRY((\b2v_inst|u2|Cont\(25) & !\b2v_inst|u2|Cont[24]~78\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u2|Cont\(25),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[24]~78\,
	combout => \b2v_inst|u2|Cont[25]~79_combout\,
	cout => \b2v_inst|u2|Cont[25]~80\);

-- Location: FF_X97_Y16_N19
\b2v_inst|u2|Cont[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[25]~79_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(25));

-- Location: LCCOMB_X97_Y16_N20
\b2v_inst|u2|Cont[26]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[26]~81_combout\ = (\b2v_inst|u2|Cont\(26) & (!\b2v_inst|u2|Cont[25]~80\)) # (!\b2v_inst|u2|Cont\(26) & ((\b2v_inst|u2|Cont[25]~80\) # (GND)))
-- \b2v_inst|u2|Cont[26]~82\ = CARRY((!\b2v_inst|u2|Cont[25]~80\) # (!\b2v_inst|u2|Cont\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u2|Cont\(26),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[25]~80\,
	combout => \b2v_inst|u2|Cont[26]~81_combout\,
	cout => \b2v_inst|u2|Cont[26]~82\);

-- Location: FF_X97_Y16_N21
\b2v_inst|u2|Cont[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[26]~81_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(26));

-- Location: LCCOMB_X97_Y16_N22
\b2v_inst|u2|Cont[27]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[27]~83_combout\ = (\b2v_inst|u2|Cont\(27) & (\b2v_inst|u2|Cont[26]~82\ $ (GND))) # (!\b2v_inst|u2|Cont\(27) & (!\b2v_inst|u2|Cont[26]~82\ & VCC))
-- \b2v_inst|u2|Cont[27]~84\ = CARRY((\b2v_inst|u2|Cont\(27) & !\b2v_inst|u2|Cont[26]~82\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(27),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[26]~82\,
	combout => \b2v_inst|u2|Cont[27]~83_combout\,
	cout => \b2v_inst|u2|Cont[27]~84\);

-- Location: FF_X97_Y16_N23
\b2v_inst|u2|Cont[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[27]~83_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(27));

-- Location: LCCOMB_X97_Y16_N24
\b2v_inst|u2|Cont[28]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[28]~85_combout\ = (\b2v_inst|u2|Cont\(28) & (!\b2v_inst|u2|Cont[27]~84\)) # (!\b2v_inst|u2|Cont\(28) & ((\b2v_inst|u2|Cont[27]~84\) # (GND)))
-- \b2v_inst|u2|Cont[28]~86\ = CARRY((!\b2v_inst|u2|Cont[27]~84\) # (!\b2v_inst|u2|Cont\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u2|Cont\(28),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[27]~84\,
	combout => \b2v_inst|u2|Cont[28]~85_combout\,
	cout => \b2v_inst|u2|Cont[28]~86\);

-- Location: FF_X97_Y16_N25
\b2v_inst|u2|Cont[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[28]~85_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(28));

-- Location: LCCOMB_X97_Y16_N26
\b2v_inst|u2|Cont[29]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[29]~87_combout\ = (\b2v_inst|u2|Cont\(29) & (\b2v_inst|u2|Cont[28]~86\ $ (GND))) # (!\b2v_inst|u2|Cont\(29) & (!\b2v_inst|u2|Cont[28]~86\ & VCC))
-- \b2v_inst|u2|Cont[29]~88\ = CARRY((\b2v_inst|u2|Cont\(29) & !\b2v_inst|u2|Cont[28]~86\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(29),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[28]~86\,
	combout => \b2v_inst|u2|Cont[29]~87_combout\,
	cout => \b2v_inst|u2|Cont[29]~88\);

-- Location: FF_X97_Y16_N27
\b2v_inst|u2|Cont[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[29]~87_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(29));

-- Location: LCCOMB_X97_Y16_N28
\b2v_inst|u2|Cont[30]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[30]~89_combout\ = (\b2v_inst|u2|Cont\(30) & (!\b2v_inst|u2|Cont[29]~88\)) # (!\b2v_inst|u2|Cont\(30) & ((\b2v_inst|u2|Cont[29]~88\) # (GND)))
-- \b2v_inst|u2|Cont[30]~90\ = CARRY((!\b2v_inst|u2|Cont[29]~88\) # (!\b2v_inst|u2|Cont\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u2|Cont\(30),
	datad => VCC,
	cin => \b2v_inst|u2|Cont[29]~88\,
	combout => \b2v_inst|u2|Cont[30]~89_combout\,
	cout => \b2v_inst|u2|Cont[30]~90\);

-- Location: FF_X97_Y16_N29
\b2v_inst|u2|Cont[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[30]~89_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(30));

-- Location: LCCOMB_X97_Y16_N30
\b2v_inst|u2|Cont[31]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[31]~91_combout\ = \b2v_inst|u2|Cont\(31) $ (!\b2v_inst|u2|Cont[30]~90\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(31),
	cin => \b2v_inst|u2|Cont[30]~90\,
	combout => \b2v_inst|u2|Cont[31]~91_combout\);

-- Location: FF_X97_Y16_N31
\b2v_inst|u2|Cont[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|Cont[31]~91_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(31));

-- Location: LCCOMB_X96_Y16_N28
\b2v_inst|u2|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Equal0~0_combout\ = (!\b2v_inst|u2|Cont\(28) & (!\b2v_inst|u2|Cont\(27) & (!\b2v_inst|u2|Cont\(26) & !\b2v_inst|u2|Cont\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(28),
	datab => \b2v_inst|u2|Cont\(27),
	datac => \b2v_inst|u2|Cont\(26),
	datad => \b2v_inst|u2|Cont\(25),
	combout => \b2v_inst|u2|Equal0~0_combout\);

-- Location: LCCOMB_X96_Y16_N2
\b2v_inst|u2|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Equal0~1_combout\ = (!\b2v_inst|u2|Cont\(29) & (!\b2v_inst|u2|Cont\(30) & (!\b2v_inst|u2|Cont\(31) & \b2v_inst|u2|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(29),
	datab => \b2v_inst|u2|Cont\(30),
	datac => \b2v_inst|u2|Cont\(31),
	datad => \b2v_inst|u2|Equal0~0_combout\,
	combout => \b2v_inst|u2|Equal0~1_combout\);

-- Location: LCCOMB_X96_Y17_N18
\b2v_inst|u2|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|LessThan2~0_combout\ = (!\b2v_inst|u2|Cont\(23) & (!\b2v_inst|u2|Cont\(21) & (!\b2v_inst|u2|Equal0~11_combout\ & !\b2v_inst|u2|Cont\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(23),
	datab => \b2v_inst|u2|Cont\(21),
	datac => \b2v_inst|u2|Equal0~11_combout\,
	datad => \b2v_inst|u2|Cont\(22),
	combout => \b2v_inst|u2|LessThan2~0_combout\);

-- Location: LCCOMB_X99_Y23_N4
\b2v_inst|u2|oRST_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|oRST_2~0_combout\ = ((\b2v_inst|u2|oRST_2~q\) # ((!\b2v_inst|u2|LessThan2~0_combout\ & \b2v_inst|u2|Cont\(24)))) # (!\b2v_inst|u2|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Equal0~1_combout\,
	datab => \b2v_inst|u2|LessThan2~0_combout\,
	datac => \b2v_inst|u2|oRST_2~q\,
	datad => \b2v_inst|u2|Cont\(24),
	combout => \b2v_inst|u2|oRST_2~0_combout\);

-- Location: FF_X99_Y23_N5
\b2v_inst|u2|oRST_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|oRST_2~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|oRST_2~q\);

-- Location: FF_X98_Y26_N15
\b2v_inst|u8|iexposure_adj_delay[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \KEY[1]~input_o\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|iexposure_adj_delay\(0));

-- Location: FF_X98_Y26_N1
\b2v_inst|u8|iexposure_adj_delay[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \b2v_inst|u8|iexposure_adj_delay\(0),
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|iexposure_adj_delay\(1));

-- Location: FF_X98_Y27_N15
\b2v_inst|u8|iexposure_adj_delay[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \b2v_inst|u8|iexposure_adj_delay\(1),
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|iexposure_adj_delay\(2));

-- Location: FF_X98_Y27_N5
\b2v_inst|u8|iexposure_adj_delay[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \b2v_inst|u8|iexposure_adj_delay\(2),
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|iexposure_adj_delay\(3));

-- Location: LCCOMB_X98_Y27_N8
\b2v_inst|u8|i2c_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|i2c_reset~0_combout\ = ((\b2v_inst|u8|iexposure_adj_delay\(3) & !\b2v_inst|u8|iexposure_adj_delay\(2))) # (!\b2v_inst|u2|oRST_2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|iexposure_adj_delay\(3),
	datab => \b2v_inst|u8|iexposure_adj_delay\(2),
	datad => \b2v_inst|u2|oRST_2~q\,
	combout => \b2v_inst|u8|i2c_reset~0_combout\);

-- Location: LCCOMB_X96_Y27_N8
\b2v_inst|u8|combo_cnt[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[0]~25_combout\ = \b2v_inst|u8|combo_cnt\(0) $ (VCC)
-- \b2v_inst|u8|combo_cnt[0]~26\ = CARRY(\b2v_inst|u8|combo_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|combo_cnt\(0),
	datad => VCC,
	combout => \b2v_inst|u8|combo_cnt[0]~25_combout\,
	cout => \b2v_inst|u8|combo_cnt[0]~26\);

-- Location: FF_X96_Y27_N9
\b2v_inst|u8|combo_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[0]~25_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(0));

-- Location: LCCOMB_X96_Y27_N10
\b2v_inst|u8|combo_cnt[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[1]~27_combout\ = (\b2v_inst|u8|combo_cnt\(1) & (!\b2v_inst|u8|combo_cnt[0]~26\)) # (!\b2v_inst|u8|combo_cnt\(1) & ((\b2v_inst|u8|combo_cnt[0]~26\) # (GND)))
-- \b2v_inst|u8|combo_cnt[1]~28\ = CARRY((!\b2v_inst|u8|combo_cnt[0]~26\) # (!\b2v_inst|u8|combo_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|combo_cnt\(1),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[0]~26\,
	combout => \b2v_inst|u8|combo_cnt[1]~27_combout\,
	cout => \b2v_inst|u8|combo_cnt[1]~28\);

-- Location: FF_X96_Y27_N11
\b2v_inst|u8|combo_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[1]~27_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(1));

-- Location: LCCOMB_X96_Y27_N12
\b2v_inst|u8|combo_cnt[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[2]~29_combout\ = (\b2v_inst|u8|combo_cnt\(2) & (\b2v_inst|u8|combo_cnt[1]~28\ $ (GND))) # (!\b2v_inst|u8|combo_cnt\(2) & (!\b2v_inst|u8|combo_cnt[1]~28\ & VCC))
-- \b2v_inst|u8|combo_cnt[2]~30\ = CARRY((\b2v_inst|u8|combo_cnt\(2) & !\b2v_inst|u8|combo_cnt[1]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|combo_cnt\(2),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[1]~28\,
	combout => \b2v_inst|u8|combo_cnt[2]~29_combout\,
	cout => \b2v_inst|u8|combo_cnt[2]~30\);

-- Location: FF_X96_Y27_N13
\b2v_inst|u8|combo_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[2]~29_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(2));

-- Location: LCCOMB_X96_Y27_N14
\b2v_inst|u8|combo_cnt[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[3]~31_combout\ = (\b2v_inst|u8|combo_cnt\(3) & (!\b2v_inst|u8|combo_cnt[2]~30\)) # (!\b2v_inst|u8|combo_cnt\(3) & ((\b2v_inst|u8|combo_cnt[2]~30\) # (GND)))
-- \b2v_inst|u8|combo_cnt[3]~32\ = CARRY((!\b2v_inst|u8|combo_cnt[2]~30\) # (!\b2v_inst|u8|combo_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|combo_cnt\(3),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[2]~30\,
	combout => \b2v_inst|u8|combo_cnt[3]~31_combout\,
	cout => \b2v_inst|u8|combo_cnt[3]~32\);

-- Location: FF_X96_Y27_N15
\b2v_inst|u8|combo_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[3]~31_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(3));

-- Location: LCCOMB_X96_Y27_N0
\b2v_inst|u8|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Equal4~0_combout\ = (\b2v_inst|u8|combo_cnt\(2) & (\b2v_inst|u8|combo_cnt\(3) & (\b2v_inst|u8|combo_cnt\(0) & \b2v_inst|u8|combo_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|combo_cnt\(2),
	datab => \b2v_inst|u8|combo_cnt\(3),
	datac => \b2v_inst|u8|combo_cnt\(0),
	datad => \b2v_inst|u8|combo_cnt\(1),
	combout => \b2v_inst|u8|Equal4~0_combout\);

-- Location: LCCOMB_X96_Y27_N16
\b2v_inst|u8|combo_cnt[4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[4]~33_combout\ = (\b2v_inst|u8|combo_cnt\(4) & (\b2v_inst|u8|combo_cnt[3]~32\ $ (GND))) # (!\b2v_inst|u8|combo_cnt\(4) & (!\b2v_inst|u8|combo_cnt[3]~32\ & VCC))
-- \b2v_inst|u8|combo_cnt[4]~34\ = CARRY((\b2v_inst|u8|combo_cnt\(4) & !\b2v_inst|u8|combo_cnt[3]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|combo_cnt\(4),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[3]~32\,
	combout => \b2v_inst|u8|combo_cnt[4]~33_combout\,
	cout => \b2v_inst|u8|combo_cnt[4]~34\);

-- Location: FF_X96_Y27_N17
\b2v_inst|u8|combo_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[4]~33_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(4));

-- Location: LCCOMB_X96_Y27_N18
\b2v_inst|u8|combo_cnt[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[5]~35_combout\ = (\b2v_inst|u8|combo_cnt\(5) & (!\b2v_inst|u8|combo_cnt[4]~34\)) # (!\b2v_inst|u8|combo_cnt\(5) & ((\b2v_inst|u8|combo_cnt[4]~34\) # (GND)))
-- \b2v_inst|u8|combo_cnt[5]~36\ = CARRY((!\b2v_inst|u8|combo_cnt[4]~34\) # (!\b2v_inst|u8|combo_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|combo_cnt\(5),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[4]~34\,
	combout => \b2v_inst|u8|combo_cnt[5]~35_combout\,
	cout => \b2v_inst|u8|combo_cnt[5]~36\);

-- Location: FF_X96_Y27_N19
\b2v_inst|u8|combo_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[5]~35_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(5));

-- Location: LCCOMB_X96_Y27_N20
\b2v_inst|u8|combo_cnt[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[6]~37_combout\ = (\b2v_inst|u8|combo_cnt\(6) & (\b2v_inst|u8|combo_cnt[5]~36\ $ (GND))) # (!\b2v_inst|u8|combo_cnt\(6) & (!\b2v_inst|u8|combo_cnt[5]~36\ & VCC))
-- \b2v_inst|u8|combo_cnt[6]~38\ = CARRY((\b2v_inst|u8|combo_cnt\(6) & !\b2v_inst|u8|combo_cnt[5]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|combo_cnt\(6),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[5]~36\,
	combout => \b2v_inst|u8|combo_cnt[6]~37_combout\,
	cout => \b2v_inst|u8|combo_cnt[6]~38\);

-- Location: FF_X96_Y27_N21
\b2v_inst|u8|combo_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[6]~37_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(6));

-- Location: LCCOMB_X96_Y27_N22
\b2v_inst|u8|combo_cnt[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[7]~39_combout\ = (\b2v_inst|u8|combo_cnt\(7) & (!\b2v_inst|u8|combo_cnt[6]~38\)) # (!\b2v_inst|u8|combo_cnt\(7) & ((\b2v_inst|u8|combo_cnt[6]~38\) # (GND)))
-- \b2v_inst|u8|combo_cnt[7]~40\ = CARRY((!\b2v_inst|u8|combo_cnt[6]~38\) # (!\b2v_inst|u8|combo_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|combo_cnt\(7),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[6]~38\,
	combout => \b2v_inst|u8|combo_cnt[7]~39_combout\,
	cout => \b2v_inst|u8|combo_cnt[7]~40\);

-- Location: FF_X96_Y27_N23
\b2v_inst|u8|combo_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[7]~39_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(7));

-- Location: LCCOMB_X96_Y27_N6
\b2v_inst|u8|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Equal4~1_combout\ = (\b2v_inst|u8|combo_cnt\(7) & (\b2v_inst|u8|combo_cnt\(5) & (\b2v_inst|u8|combo_cnt\(6) & \b2v_inst|u8|combo_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|combo_cnt\(7),
	datab => \b2v_inst|u8|combo_cnt\(5),
	datac => \b2v_inst|u8|combo_cnt\(6),
	datad => \b2v_inst|u8|combo_cnt\(4),
	combout => \b2v_inst|u8|Equal4~1_combout\);

-- Location: LCCOMB_X96_Y27_N24
\b2v_inst|u8|combo_cnt[8]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[8]~41_combout\ = (\b2v_inst|u8|combo_cnt\(8) & (\b2v_inst|u8|combo_cnt[7]~40\ $ (GND))) # (!\b2v_inst|u8|combo_cnt\(8) & (!\b2v_inst|u8|combo_cnt[7]~40\ & VCC))
-- \b2v_inst|u8|combo_cnt[8]~42\ = CARRY((\b2v_inst|u8|combo_cnt\(8) & !\b2v_inst|u8|combo_cnt[7]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|combo_cnt\(8),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[7]~40\,
	combout => \b2v_inst|u8|combo_cnt[8]~41_combout\,
	cout => \b2v_inst|u8|combo_cnt[8]~42\);

-- Location: FF_X96_Y27_N25
\b2v_inst|u8|combo_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[8]~41_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(8));

-- Location: LCCOMB_X96_Y27_N26
\b2v_inst|u8|combo_cnt[9]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[9]~43_combout\ = (\b2v_inst|u8|combo_cnt\(9) & (!\b2v_inst|u8|combo_cnt[8]~42\)) # (!\b2v_inst|u8|combo_cnt\(9) & ((\b2v_inst|u8|combo_cnt[8]~42\) # (GND)))
-- \b2v_inst|u8|combo_cnt[9]~44\ = CARRY((!\b2v_inst|u8|combo_cnt[8]~42\) # (!\b2v_inst|u8|combo_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|combo_cnt\(9),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[8]~42\,
	combout => \b2v_inst|u8|combo_cnt[9]~43_combout\,
	cout => \b2v_inst|u8|combo_cnt[9]~44\);

-- Location: FF_X96_Y27_N27
\b2v_inst|u8|combo_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[9]~43_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(9));

-- Location: LCCOMB_X96_Y27_N28
\b2v_inst|u8|combo_cnt[10]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[10]~45_combout\ = (\b2v_inst|u8|combo_cnt\(10) & (\b2v_inst|u8|combo_cnt[9]~44\ $ (GND))) # (!\b2v_inst|u8|combo_cnt\(10) & (!\b2v_inst|u8|combo_cnt[9]~44\ & VCC))
-- \b2v_inst|u8|combo_cnt[10]~46\ = CARRY((\b2v_inst|u8|combo_cnt\(10) & !\b2v_inst|u8|combo_cnt[9]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|combo_cnt\(10),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[9]~44\,
	combout => \b2v_inst|u8|combo_cnt[10]~45_combout\,
	cout => \b2v_inst|u8|combo_cnt[10]~46\);

-- Location: FF_X96_Y27_N29
\b2v_inst|u8|combo_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[10]~45_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(10));

-- Location: LCCOMB_X96_Y27_N30
\b2v_inst|u8|combo_cnt[11]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[11]~47_combout\ = (\b2v_inst|u8|combo_cnt\(11) & (!\b2v_inst|u8|combo_cnt[10]~46\)) # (!\b2v_inst|u8|combo_cnt\(11) & ((\b2v_inst|u8|combo_cnt[10]~46\) # (GND)))
-- \b2v_inst|u8|combo_cnt[11]~48\ = CARRY((!\b2v_inst|u8|combo_cnt[10]~46\) # (!\b2v_inst|u8|combo_cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|combo_cnt\(11),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[10]~46\,
	combout => \b2v_inst|u8|combo_cnt[11]~47_combout\,
	cout => \b2v_inst|u8|combo_cnt[11]~48\);

-- Location: FF_X96_Y27_N31
\b2v_inst|u8|combo_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[11]~47_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(11));

-- Location: LCCOMB_X96_Y27_N4
\b2v_inst|u8|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Equal4~2_combout\ = (\b2v_inst|u8|combo_cnt\(9) & (\b2v_inst|u8|combo_cnt\(8) & (\b2v_inst|u8|combo_cnt\(11) & \b2v_inst|u8|combo_cnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|combo_cnt\(9),
	datab => \b2v_inst|u8|combo_cnt\(8),
	datac => \b2v_inst|u8|combo_cnt\(11),
	datad => \b2v_inst|u8|combo_cnt\(10),
	combout => \b2v_inst|u8|Equal4~2_combout\);

-- Location: LCCOMB_X96_Y26_N0
\b2v_inst|u8|combo_cnt[12]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[12]~49_combout\ = (\b2v_inst|u8|combo_cnt\(12) & (\b2v_inst|u8|combo_cnt[11]~48\ $ (GND))) # (!\b2v_inst|u8|combo_cnt\(12) & (!\b2v_inst|u8|combo_cnt[11]~48\ & VCC))
-- \b2v_inst|u8|combo_cnt[12]~50\ = CARRY((\b2v_inst|u8|combo_cnt\(12) & !\b2v_inst|u8|combo_cnt[11]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|combo_cnt\(12),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[11]~48\,
	combout => \b2v_inst|u8|combo_cnt[12]~49_combout\,
	cout => \b2v_inst|u8|combo_cnt[12]~50\);

-- Location: FF_X96_Y26_N1
\b2v_inst|u8|combo_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[12]~49_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(12));

-- Location: LCCOMB_X96_Y26_N2
\b2v_inst|u8|combo_cnt[13]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[13]~51_combout\ = (\b2v_inst|u8|combo_cnt\(13) & (!\b2v_inst|u8|combo_cnt[12]~50\)) # (!\b2v_inst|u8|combo_cnt\(13) & ((\b2v_inst|u8|combo_cnt[12]~50\) # (GND)))
-- \b2v_inst|u8|combo_cnt[13]~52\ = CARRY((!\b2v_inst|u8|combo_cnt[12]~50\) # (!\b2v_inst|u8|combo_cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|combo_cnt\(13),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[12]~50\,
	combout => \b2v_inst|u8|combo_cnt[13]~51_combout\,
	cout => \b2v_inst|u8|combo_cnt[13]~52\);

-- Location: FF_X96_Y26_N3
\b2v_inst|u8|combo_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[13]~51_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(13));

-- Location: LCCOMB_X96_Y26_N4
\b2v_inst|u8|combo_cnt[14]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[14]~53_combout\ = (\b2v_inst|u8|combo_cnt\(14) & (\b2v_inst|u8|combo_cnt[13]~52\ $ (GND))) # (!\b2v_inst|u8|combo_cnt\(14) & (!\b2v_inst|u8|combo_cnt[13]~52\ & VCC))
-- \b2v_inst|u8|combo_cnt[14]~54\ = CARRY((\b2v_inst|u8|combo_cnt\(14) & !\b2v_inst|u8|combo_cnt[13]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|combo_cnt\(14),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[13]~52\,
	combout => \b2v_inst|u8|combo_cnt[14]~53_combout\,
	cout => \b2v_inst|u8|combo_cnt[14]~54\);

-- Location: FF_X96_Y26_N5
\b2v_inst|u8|combo_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[14]~53_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(14));

-- Location: LCCOMB_X96_Y26_N6
\b2v_inst|u8|combo_cnt[15]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[15]~55_combout\ = (\b2v_inst|u8|combo_cnt\(15) & (!\b2v_inst|u8|combo_cnt[14]~54\)) # (!\b2v_inst|u8|combo_cnt\(15) & ((\b2v_inst|u8|combo_cnt[14]~54\) # (GND)))
-- \b2v_inst|u8|combo_cnt[15]~56\ = CARRY((!\b2v_inst|u8|combo_cnt[14]~54\) # (!\b2v_inst|u8|combo_cnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|combo_cnt\(15),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[14]~54\,
	combout => \b2v_inst|u8|combo_cnt[15]~55_combout\,
	cout => \b2v_inst|u8|combo_cnt[15]~56\);

-- Location: FF_X96_Y26_N7
\b2v_inst|u8|combo_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[15]~55_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(15));

-- Location: LCCOMB_X96_Y26_N26
\b2v_inst|u8|Equal4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Equal4~3_combout\ = (\b2v_inst|u8|combo_cnt\(15) & (\b2v_inst|u8|combo_cnt\(13) & (\b2v_inst|u8|combo_cnt\(14) & \b2v_inst|u8|combo_cnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|combo_cnt\(15),
	datab => \b2v_inst|u8|combo_cnt\(13),
	datac => \b2v_inst|u8|combo_cnt\(14),
	datad => \b2v_inst|u8|combo_cnt\(12),
	combout => \b2v_inst|u8|Equal4~3_combout\);

-- Location: LCCOMB_X97_Y27_N30
\b2v_inst|u8|Equal4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Equal4~4_combout\ = (\b2v_inst|u8|Equal4~0_combout\ & (\b2v_inst|u8|Equal4~1_combout\ & (\b2v_inst|u8|Equal4~2_combout\ & \b2v_inst|u8|Equal4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|Equal4~0_combout\,
	datab => \b2v_inst|u8|Equal4~1_combout\,
	datac => \b2v_inst|u8|Equal4~2_combout\,
	datad => \b2v_inst|u8|Equal4~3_combout\,
	combout => \b2v_inst|u8|Equal4~4_combout\);

-- Location: LCCOMB_X96_Y26_N8
\b2v_inst|u8|combo_cnt[16]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[16]~57_combout\ = (\b2v_inst|u8|combo_cnt\(16) & (\b2v_inst|u8|combo_cnt[15]~56\ $ (GND))) # (!\b2v_inst|u8|combo_cnt\(16) & (!\b2v_inst|u8|combo_cnt[15]~56\ & VCC))
-- \b2v_inst|u8|combo_cnt[16]~58\ = CARRY((\b2v_inst|u8|combo_cnt\(16) & !\b2v_inst|u8|combo_cnt[15]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|combo_cnt\(16),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[15]~56\,
	combout => \b2v_inst|u8|combo_cnt[16]~57_combout\,
	cout => \b2v_inst|u8|combo_cnt[16]~58\);

-- Location: FF_X96_Y26_N9
\b2v_inst|u8|combo_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[16]~57_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(16));

-- Location: LCCOMB_X96_Y26_N10
\b2v_inst|u8|combo_cnt[17]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[17]~59_combout\ = (\b2v_inst|u8|combo_cnt\(17) & (!\b2v_inst|u8|combo_cnt[16]~58\)) # (!\b2v_inst|u8|combo_cnt\(17) & ((\b2v_inst|u8|combo_cnt[16]~58\) # (GND)))
-- \b2v_inst|u8|combo_cnt[17]~60\ = CARRY((!\b2v_inst|u8|combo_cnt[16]~58\) # (!\b2v_inst|u8|combo_cnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|combo_cnt\(17),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[16]~58\,
	combout => \b2v_inst|u8|combo_cnt[17]~59_combout\,
	cout => \b2v_inst|u8|combo_cnt[17]~60\);

-- Location: FF_X96_Y26_N11
\b2v_inst|u8|combo_cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[17]~59_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(17));

-- Location: LCCOMB_X96_Y26_N12
\b2v_inst|u8|combo_cnt[18]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[18]~61_combout\ = (\b2v_inst|u8|combo_cnt\(18) & (\b2v_inst|u8|combo_cnt[17]~60\ $ (GND))) # (!\b2v_inst|u8|combo_cnt\(18) & (!\b2v_inst|u8|combo_cnt[17]~60\ & VCC))
-- \b2v_inst|u8|combo_cnt[18]~62\ = CARRY((\b2v_inst|u8|combo_cnt\(18) & !\b2v_inst|u8|combo_cnt[17]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|combo_cnt\(18),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[17]~60\,
	combout => \b2v_inst|u8|combo_cnt[18]~61_combout\,
	cout => \b2v_inst|u8|combo_cnt[18]~62\);

-- Location: FF_X96_Y26_N13
\b2v_inst|u8|combo_cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[18]~61_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(18));

-- Location: LCCOMB_X96_Y26_N14
\b2v_inst|u8|combo_cnt[19]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[19]~63_combout\ = (\b2v_inst|u8|combo_cnt\(19) & (!\b2v_inst|u8|combo_cnt[18]~62\)) # (!\b2v_inst|u8|combo_cnt\(19) & ((\b2v_inst|u8|combo_cnt[18]~62\) # (GND)))
-- \b2v_inst|u8|combo_cnt[19]~64\ = CARRY((!\b2v_inst|u8|combo_cnt[18]~62\) # (!\b2v_inst|u8|combo_cnt\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|combo_cnt\(19),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[18]~62\,
	combout => \b2v_inst|u8|combo_cnt[19]~63_combout\,
	cout => \b2v_inst|u8|combo_cnt[19]~64\);

-- Location: FF_X96_Y26_N15
\b2v_inst|u8|combo_cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[19]~63_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(19));

-- Location: LCCOMB_X96_Y26_N16
\b2v_inst|u8|combo_cnt[20]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[20]~65_combout\ = (\b2v_inst|u8|combo_cnt\(20) & (\b2v_inst|u8|combo_cnt[19]~64\ $ (GND))) # (!\b2v_inst|u8|combo_cnt\(20) & (!\b2v_inst|u8|combo_cnt[19]~64\ & VCC))
-- \b2v_inst|u8|combo_cnt[20]~66\ = CARRY((\b2v_inst|u8|combo_cnt\(20) & !\b2v_inst|u8|combo_cnt[19]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|combo_cnt\(20),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[19]~64\,
	combout => \b2v_inst|u8|combo_cnt[20]~65_combout\,
	cout => \b2v_inst|u8|combo_cnt[20]~66\);

-- Location: FF_X96_Y26_N17
\b2v_inst|u8|combo_cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[20]~65_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(20));

-- Location: LCCOMB_X96_Y26_N18
\b2v_inst|u8|combo_cnt[21]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[21]~67_combout\ = (\b2v_inst|u8|combo_cnt\(21) & (!\b2v_inst|u8|combo_cnt[20]~66\)) # (!\b2v_inst|u8|combo_cnt\(21) & ((\b2v_inst|u8|combo_cnt[20]~66\) # (GND)))
-- \b2v_inst|u8|combo_cnt[21]~68\ = CARRY((!\b2v_inst|u8|combo_cnt[20]~66\) # (!\b2v_inst|u8|combo_cnt\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|combo_cnt\(21),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[20]~66\,
	combout => \b2v_inst|u8|combo_cnt[21]~67_combout\,
	cout => \b2v_inst|u8|combo_cnt[21]~68\);

-- Location: FF_X96_Y26_N19
\b2v_inst|u8|combo_cnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[21]~67_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(21));

-- Location: LCCOMB_X96_Y26_N20
\b2v_inst|u8|combo_cnt[22]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[22]~69_combout\ = (\b2v_inst|u8|combo_cnt\(22) & (\b2v_inst|u8|combo_cnt[21]~68\ $ (GND))) # (!\b2v_inst|u8|combo_cnt\(22) & (!\b2v_inst|u8|combo_cnt[21]~68\ & VCC))
-- \b2v_inst|u8|combo_cnt[22]~70\ = CARRY((\b2v_inst|u8|combo_cnt\(22) & !\b2v_inst|u8|combo_cnt[21]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|combo_cnt\(22),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[21]~68\,
	combout => \b2v_inst|u8|combo_cnt[22]~69_combout\,
	cout => \b2v_inst|u8|combo_cnt[22]~70\);

-- Location: FF_X96_Y26_N21
\b2v_inst|u8|combo_cnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[22]~69_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(22));

-- Location: LCCOMB_X96_Y26_N22
\b2v_inst|u8|combo_cnt[23]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[23]~71_combout\ = (\b2v_inst|u8|combo_cnt\(23) & (!\b2v_inst|u8|combo_cnt[22]~70\)) # (!\b2v_inst|u8|combo_cnt\(23) & ((\b2v_inst|u8|combo_cnt[22]~70\) # (GND)))
-- \b2v_inst|u8|combo_cnt[23]~72\ = CARRY((!\b2v_inst|u8|combo_cnt[22]~70\) # (!\b2v_inst|u8|combo_cnt\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|combo_cnt\(23),
	datad => VCC,
	cin => \b2v_inst|u8|combo_cnt[22]~70\,
	combout => \b2v_inst|u8|combo_cnt[23]~71_combout\,
	cout => \b2v_inst|u8|combo_cnt[23]~72\);

-- Location: FF_X96_Y26_N23
\b2v_inst|u8|combo_cnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[23]~71_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(23));

-- Location: LCCOMB_X96_Y26_N24
\b2v_inst|u8|combo_cnt[24]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[24]~73_combout\ = \b2v_inst|u8|combo_cnt[23]~72\ $ (!\b2v_inst|u8|combo_cnt\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|combo_cnt\(24),
	cin => \b2v_inst|u8|combo_cnt[23]~72\,
	combout => \b2v_inst|u8|combo_cnt[24]~73_combout\);

-- Location: FF_X96_Y26_N25
\b2v_inst|u8|combo_cnt[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|combo_cnt[24]~73_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(24));

-- Location: LCCOMB_X96_Y26_N30
\b2v_inst|u8|Equal4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Equal4~6_combout\ = (!\b2v_inst|u8|combo_cnt\(21) & (\b2v_inst|u8|combo_cnt\(20) & (!\b2v_inst|u8|combo_cnt\(23) & !\b2v_inst|u8|combo_cnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|combo_cnt\(21),
	datab => \b2v_inst|u8|combo_cnt\(20),
	datac => \b2v_inst|u8|combo_cnt\(23),
	datad => \b2v_inst|u8|combo_cnt\(22),
	combout => \b2v_inst|u8|Equal4~6_combout\);

-- Location: LCCOMB_X96_Y26_N28
\b2v_inst|u8|Equal4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Equal4~5_combout\ = (\b2v_inst|u8|combo_cnt\(17) & (\b2v_inst|u8|combo_cnt\(19) & (\b2v_inst|u8|combo_cnt\(16) & \b2v_inst|u8|combo_cnt\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|combo_cnt\(17),
	datab => \b2v_inst|u8|combo_cnt\(19),
	datac => \b2v_inst|u8|combo_cnt\(16),
	datad => \b2v_inst|u8|combo_cnt\(18),
	combout => \b2v_inst|u8|Equal4~5_combout\);

-- Location: LCCOMB_X97_Y27_N28
\b2v_inst|u8|Equal4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Equal4~7_combout\ = (!\b2v_inst|u8|combo_cnt\(24) & (\b2v_inst|u8|Equal4~6_combout\ & \b2v_inst|u8|Equal4~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|combo_cnt\(24),
	datac => \b2v_inst|u8|Equal4~6_combout\,
	datad => \b2v_inst|u8|Equal4~5_combout\,
	combout => \b2v_inst|u8|Equal4~7_combout\);

-- Location: LCCOMB_X97_Y27_N10
\b2v_inst|u8|i2c_reset\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|i2c_reset~combout\ = (\b2v_inst|u8|i2c_reset~0_combout\) # ((\b2v_inst|u8|Equal4~4_combout\ & \b2v_inst|u8|Equal4~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|i2c_reset~0_combout\,
	datac => \b2v_inst|u8|Equal4~4_combout\,
	datad => \b2v_inst|u8|Equal4~7_combout\,
	combout => \b2v_inst|u8|i2c_reset~combout\);

-- Location: FF_X100_Y28_N1
\b2v_inst|u8|mI2C_CLK_DIV[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|mI2C_CLK_DIV[0]~16_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(0));

-- Location: LCCOMB_X100_Y28_N2
\b2v_inst|u8|mI2C_CLK_DIV[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_CLK_DIV[1]~18_combout\ = (\b2v_inst|u8|mI2C_CLK_DIV\(1) & (!\b2v_inst|u8|mI2C_CLK_DIV[0]~17\)) # (!\b2v_inst|u8|mI2C_CLK_DIV\(1) & ((\b2v_inst|u8|mI2C_CLK_DIV[0]~17\) # (GND)))
-- \b2v_inst|u8|mI2C_CLK_DIV[1]~19\ = CARRY((!\b2v_inst|u8|mI2C_CLK_DIV[0]~17\) # (!\b2v_inst|u8|mI2C_CLK_DIV\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|mI2C_CLK_DIV\(1),
	datad => VCC,
	cin => \b2v_inst|u8|mI2C_CLK_DIV[0]~17\,
	combout => \b2v_inst|u8|mI2C_CLK_DIV[1]~18_combout\,
	cout => \b2v_inst|u8|mI2C_CLK_DIV[1]~19\);

-- Location: FF_X100_Y28_N3
\b2v_inst|u8|mI2C_CLK_DIV[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|mI2C_CLK_DIV[1]~18_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(1));

-- Location: LCCOMB_X100_Y28_N4
\b2v_inst|u8|mI2C_CLK_DIV[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_CLK_DIV[2]~20_combout\ = (\b2v_inst|u8|mI2C_CLK_DIV\(2) & (\b2v_inst|u8|mI2C_CLK_DIV[1]~19\ $ (GND))) # (!\b2v_inst|u8|mI2C_CLK_DIV\(2) & (!\b2v_inst|u8|mI2C_CLK_DIV[1]~19\ & VCC))
-- \b2v_inst|u8|mI2C_CLK_DIV[2]~21\ = CARRY((\b2v_inst|u8|mI2C_CLK_DIV\(2) & !\b2v_inst|u8|mI2C_CLK_DIV[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|mI2C_CLK_DIV\(2),
	datad => VCC,
	cin => \b2v_inst|u8|mI2C_CLK_DIV[1]~19\,
	combout => \b2v_inst|u8|mI2C_CLK_DIV[2]~20_combout\,
	cout => \b2v_inst|u8|mI2C_CLK_DIV[2]~21\);

-- Location: FF_X100_Y28_N5
\b2v_inst|u8|mI2C_CLK_DIV[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|mI2C_CLK_DIV[2]~20_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(2));

-- Location: LCCOMB_X100_Y28_N6
\b2v_inst|u8|mI2C_CLK_DIV[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_CLK_DIV[3]~22_combout\ = (\b2v_inst|u8|mI2C_CLK_DIV\(3) & (!\b2v_inst|u8|mI2C_CLK_DIV[2]~21\)) # (!\b2v_inst|u8|mI2C_CLK_DIV\(3) & ((\b2v_inst|u8|mI2C_CLK_DIV[2]~21\) # (GND)))
-- \b2v_inst|u8|mI2C_CLK_DIV[3]~23\ = CARRY((!\b2v_inst|u8|mI2C_CLK_DIV[2]~21\) # (!\b2v_inst|u8|mI2C_CLK_DIV\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|mI2C_CLK_DIV\(3),
	datad => VCC,
	cin => \b2v_inst|u8|mI2C_CLK_DIV[2]~21\,
	combout => \b2v_inst|u8|mI2C_CLK_DIV[3]~22_combout\,
	cout => \b2v_inst|u8|mI2C_CLK_DIV[3]~23\);

-- Location: FF_X100_Y28_N7
\b2v_inst|u8|mI2C_CLK_DIV[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|mI2C_CLK_DIV[3]~22_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(3));

-- Location: LCCOMB_X100_Y28_N8
\b2v_inst|u8|mI2C_CLK_DIV[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_CLK_DIV[4]~24_combout\ = (\b2v_inst|u8|mI2C_CLK_DIV\(4) & (\b2v_inst|u8|mI2C_CLK_DIV[3]~23\ $ (GND))) # (!\b2v_inst|u8|mI2C_CLK_DIV\(4) & (!\b2v_inst|u8|mI2C_CLK_DIV[3]~23\ & VCC))
-- \b2v_inst|u8|mI2C_CLK_DIV[4]~25\ = CARRY((\b2v_inst|u8|mI2C_CLK_DIV\(4) & !\b2v_inst|u8|mI2C_CLK_DIV[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|mI2C_CLK_DIV\(4),
	datad => VCC,
	cin => \b2v_inst|u8|mI2C_CLK_DIV[3]~23\,
	combout => \b2v_inst|u8|mI2C_CLK_DIV[4]~24_combout\,
	cout => \b2v_inst|u8|mI2C_CLK_DIV[4]~25\);

-- Location: FF_X100_Y28_N9
\b2v_inst|u8|mI2C_CLK_DIV[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|mI2C_CLK_DIV[4]~24_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(4));

-- Location: LCCOMB_X100_Y28_N10
\b2v_inst|u8|mI2C_CLK_DIV[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_CLK_DIV[5]~26_combout\ = (\b2v_inst|u8|mI2C_CLK_DIV\(5) & (!\b2v_inst|u8|mI2C_CLK_DIV[4]~25\)) # (!\b2v_inst|u8|mI2C_CLK_DIV\(5) & ((\b2v_inst|u8|mI2C_CLK_DIV[4]~25\) # (GND)))
-- \b2v_inst|u8|mI2C_CLK_DIV[5]~27\ = CARRY((!\b2v_inst|u8|mI2C_CLK_DIV[4]~25\) # (!\b2v_inst|u8|mI2C_CLK_DIV\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|mI2C_CLK_DIV\(5),
	datad => VCC,
	cin => \b2v_inst|u8|mI2C_CLK_DIV[4]~25\,
	combout => \b2v_inst|u8|mI2C_CLK_DIV[5]~26_combout\,
	cout => \b2v_inst|u8|mI2C_CLK_DIV[5]~27\);

-- Location: FF_X100_Y28_N11
\b2v_inst|u8|mI2C_CLK_DIV[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|mI2C_CLK_DIV[5]~26_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(5));

-- Location: LCCOMB_X99_Y28_N6
\b2v_inst|u8|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LessThan2~1_combout\ = (!\b2v_inst|u8|mI2C_CLK_DIV\(3) & (!\b2v_inst|u8|mI2C_CLK_DIV\(5) & (!\b2v_inst|u8|mI2C_CLK_DIV\(4) & !\b2v_inst|u8|mI2C_CLK_DIV\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|mI2C_CLK_DIV\(3),
	datab => \b2v_inst|u8|mI2C_CLK_DIV\(5),
	datac => \b2v_inst|u8|mI2C_CLK_DIV\(4),
	datad => \b2v_inst|u8|mI2C_CLK_DIV\(2),
	combout => \b2v_inst|u8|LessThan2~1_combout\);

-- Location: LCCOMB_X100_Y28_N12
\b2v_inst|u8|mI2C_CLK_DIV[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_CLK_DIV[6]~28_combout\ = (\b2v_inst|u8|mI2C_CLK_DIV\(6) & (\b2v_inst|u8|mI2C_CLK_DIV[5]~27\ $ (GND))) # (!\b2v_inst|u8|mI2C_CLK_DIV\(6) & (!\b2v_inst|u8|mI2C_CLK_DIV[5]~27\ & VCC))
-- \b2v_inst|u8|mI2C_CLK_DIV[6]~29\ = CARRY((\b2v_inst|u8|mI2C_CLK_DIV\(6) & !\b2v_inst|u8|mI2C_CLK_DIV[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|mI2C_CLK_DIV\(6),
	datad => VCC,
	cin => \b2v_inst|u8|mI2C_CLK_DIV[5]~27\,
	combout => \b2v_inst|u8|mI2C_CLK_DIV[6]~28_combout\,
	cout => \b2v_inst|u8|mI2C_CLK_DIV[6]~29\);

-- Location: FF_X100_Y28_N13
\b2v_inst|u8|mI2C_CLK_DIV[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|mI2C_CLK_DIV[6]~28_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(6));

-- Location: LCCOMB_X100_Y28_N14
\b2v_inst|u8|mI2C_CLK_DIV[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_CLK_DIV[7]~30_combout\ = (\b2v_inst|u8|mI2C_CLK_DIV\(7) & (!\b2v_inst|u8|mI2C_CLK_DIV[6]~29\)) # (!\b2v_inst|u8|mI2C_CLK_DIV\(7) & ((\b2v_inst|u8|mI2C_CLK_DIV[6]~29\) # (GND)))
-- \b2v_inst|u8|mI2C_CLK_DIV[7]~31\ = CARRY((!\b2v_inst|u8|mI2C_CLK_DIV[6]~29\) # (!\b2v_inst|u8|mI2C_CLK_DIV\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|mI2C_CLK_DIV\(7),
	datad => VCC,
	cin => \b2v_inst|u8|mI2C_CLK_DIV[6]~29\,
	combout => \b2v_inst|u8|mI2C_CLK_DIV[7]~30_combout\,
	cout => \b2v_inst|u8|mI2C_CLK_DIV[7]~31\);

-- Location: FF_X100_Y28_N15
\b2v_inst|u8|mI2C_CLK_DIV[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|mI2C_CLK_DIV[7]~30_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(7));

-- Location: LCCOMB_X100_Y28_N16
\b2v_inst|u8|mI2C_CLK_DIV[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_CLK_DIV[8]~32_combout\ = (\b2v_inst|u8|mI2C_CLK_DIV\(8) & (\b2v_inst|u8|mI2C_CLK_DIV[7]~31\ $ (GND))) # (!\b2v_inst|u8|mI2C_CLK_DIV\(8) & (!\b2v_inst|u8|mI2C_CLK_DIV[7]~31\ & VCC))
-- \b2v_inst|u8|mI2C_CLK_DIV[8]~33\ = CARRY((\b2v_inst|u8|mI2C_CLK_DIV\(8) & !\b2v_inst|u8|mI2C_CLK_DIV[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|mI2C_CLK_DIV\(8),
	datad => VCC,
	cin => \b2v_inst|u8|mI2C_CLK_DIV[7]~31\,
	combout => \b2v_inst|u8|mI2C_CLK_DIV[8]~32_combout\,
	cout => \b2v_inst|u8|mI2C_CLK_DIV[8]~33\);

-- Location: FF_X100_Y28_N17
\b2v_inst|u8|mI2C_CLK_DIV[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|mI2C_CLK_DIV[8]~32_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(8));

-- Location: LCCOMB_X99_Y28_N12
\b2v_inst|u8|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LessThan2~2_combout\ = (\b2v_inst|u8|LessThan2~1_combout\) # (((!\b2v_inst|u8|mI2C_CLK_DIV\(8)) # (!\b2v_inst|u8|mI2C_CLK_DIV\(6))) # (!\b2v_inst|u8|mI2C_CLK_DIV\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LessThan2~1_combout\,
	datab => \b2v_inst|u8|mI2C_CLK_DIV\(7),
	datac => \b2v_inst|u8|mI2C_CLK_DIV\(6),
	datad => \b2v_inst|u8|mI2C_CLK_DIV\(8),
	combout => \b2v_inst|u8|LessThan2~2_combout\);

-- Location: LCCOMB_X100_Y28_N18
\b2v_inst|u8|mI2C_CLK_DIV[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_CLK_DIV[9]~34_combout\ = (\b2v_inst|u8|mI2C_CLK_DIV\(9) & (!\b2v_inst|u8|mI2C_CLK_DIV[8]~33\)) # (!\b2v_inst|u8|mI2C_CLK_DIV\(9) & ((\b2v_inst|u8|mI2C_CLK_DIV[8]~33\) # (GND)))
-- \b2v_inst|u8|mI2C_CLK_DIV[9]~35\ = CARRY((!\b2v_inst|u8|mI2C_CLK_DIV[8]~33\) # (!\b2v_inst|u8|mI2C_CLK_DIV\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|mI2C_CLK_DIV\(9),
	datad => VCC,
	cin => \b2v_inst|u8|mI2C_CLK_DIV[8]~33\,
	combout => \b2v_inst|u8|mI2C_CLK_DIV[9]~34_combout\,
	cout => \b2v_inst|u8|mI2C_CLK_DIV[9]~35\);

-- Location: FF_X100_Y28_N19
\b2v_inst|u8|mI2C_CLK_DIV[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|mI2C_CLK_DIV[9]~34_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(9));

-- Location: LCCOMB_X100_Y28_N20
\b2v_inst|u8|mI2C_CLK_DIV[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_CLK_DIV[10]~36_combout\ = (\b2v_inst|u8|mI2C_CLK_DIV\(10) & (\b2v_inst|u8|mI2C_CLK_DIV[9]~35\ $ (GND))) # (!\b2v_inst|u8|mI2C_CLK_DIV\(10) & (!\b2v_inst|u8|mI2C_CLK_DIV[9]~35\ & VCC))
-- \b2v_inst|u8|mI2C_CLK_DIV[10]~37\ = CARRY((\b2v_inst|u8|mI2C_CLK_DIV\(10) & !\b2v_inst|u8|mI2C_CLK_DIV[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|mI2C_CLK_DIV\(10),
	datad => VCC,
	cin => \b2v_inst|u8|mI2C_CLK_DIV[9]~35\,
	combout => \b2v_inst|u8|mI2C_CLK_DIV[10]~36_combout\,
	cout => \b2v_inst|u8|mI2C_CLK_DIV[10]~37\);

-- Location: FF_X100_Y28_N21
\b2v_inst|u8|mI2C_CLK_DIV[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|mI2C_CLK_DIV[10]~36_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(10));

-- Location: LCCOMB_X100_Y28_N22
\b2v_inst|u8|mI2C_CLK_DIV[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_CLK_DIV[11]~38_combout\ = (\b2v_inst|u8|mI2C_CLK_DIV\(11) & (!\b2v_inst|u8|mI2C_CLK_DIV[10]~37\)) # (!\b2v_inst|u8|mI2C_CLK_DIV\(11) & ((\b2v_inst|u8|mI2C_CLK_DIV[10]~37\) # (GND)))
-- \b2v_inst|u8|mI2C_CLK_DIV[11]~39\ = CARRY((!\b2v_inst|u8|mI2C_CLK_DIV[10]~37\) # (!\b2v_inst|u8|mI2C_CLK_DIV\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|mI2C_CLK_DIV\(11),
	datad => VCC,
	cin => \b2v_inst|u8|mI2C_CLK_DIV[10]~37\,
	combout => \b2v_inst|u8|mI2C_CLK_DIV[11]~38_combout\,
	cout => \b2v_inst|u8|mI2C_CLK_DIV[11]~39\);

-- Location: FF_X100_Y28_N23
\b2v_inst|u8|mI2C_CLK_DIV[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|mI2C_CLK_DIV[11]~38_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(11));

-- Location: LCCOMB_X100_Y28_N24
\b2v_inst|u8|mI2C_CLK_DIV[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_CLK_DIV[12]~40_combout\ = (\b2v_inst|u8|mI2C_CLK_DIV\(12) & (\b2v_inst|u8|mI2C_CLK_DIV[11]~39\ $ (GND))) # (!\b2v_inst|u8|mI2C_CLK_DIV\(12) & (!\b2v_inst|u8|mI2C_CLK_DIV[11]~39\ & VCC))
-- \b2v_inst|u8|mI2C_CLK_DIV[12]~41\ = CARRY((\b2v_inst|u8|mI2C_CLK_DIV\(12) & !\b2v_inst|u8|mI2C_CLK_DIV[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|mI2C_CLK_DIV\(12),
	datad => VCC,
	cin => \b2v_inst|u8|mI2C_CLK_DIV[11]~39\,
	combout => \b2v_inst|u8|mI2C_CLK_DIV[12]~40_combout\,
	cout => \b2v_inst|u8|mI2C_CLK_DIV[12]~41\);

-- Location: FF_X100_Y28_N25
\b2v_inst|u8|mI2C_CLK_DIV[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|mI2C_CLK_DIV[12]~40_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(12));

-- Location: LCCOMB_X100_Y28_N26
\b2v_inst|u8|mI2C_CLK_DIV[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_CLK_DIV[13]~42_combout\ = (\b2v_inst|u8|mI2C_CLK_DIV\(13) & (!\b2v_inst|u8|mI2C_CLK_DIV[12]~41\)) # (!\b2v_inst|u8|mI2C_CLK_DIV\(13) & ((\b2v_inst|u8|mI2C_CLK_DIV[12]~41\) # (GND)))
-- \b2v_inst|u8|mI2C_CLK_DIV[13]~43\ = CARRY((!\b2v_inst|u8|mI2C_CLK_DIV[12]~41\) # (!\b2v_inst|u8|mI2C_CLK_DIV\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|mI2C_CLK_DIV\(13),
	datad => VCC,
	cin => \b2v_inst|u8|mI2C_CLK_DIV[12]~41\,
	combout => \b2v_inst|u8|mI2C_CLK_DIV[13]~42_combout\,
	cout => \b2v_inst|u8|mI2C_CLK_DIV[13]~43\);

-- Location: FF_X100_Y28_N27
\b2v_inst|u8|mI2C_CLK_DIV[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|mI2C_CLK_DIV[13]~42_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(13));

-- Location: LCCOMB_X100_Y28_N28
\b2v_inst|u8|mI2C_CLK_DIV[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_CLK_DIV[14]~44_combout\ = (\b2v_inst|u8|mI2C_CLK_DIV\(14) & (\b2v_inst|u8|mI2C_CLK_DIV[13]~43\ $ (GND))) # (!\b2v_inst|u8|mI2C_CLK_DIV\(14) & (!\b2v_inst|u8|mI2C_CLK_DIV[13]~43\ & VCC))
-- \b2v_inst|u8|mI2C_CLK_DIV[14]~45\ = CARRY((\b2v_inst|u8|mI2C_CLK_DIV\(14) & !\b2v_inst|u8|mI2C_CLK_DIV[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|mI2C_CLK_DIV\(14),
	datad => VCC,
	cin => \b2v_inst|u8|mI2C_CLK_DIV[13]~43\,
	combout => \b2v_inst|u8|mI2C_CLK_DIV[14]~44_combout\,
	cout => \b2v_inst|u8|mI2C_CLK_DIV[14]~45\);

-- Location: FF_X100_Y28_N29
\b2v_inst|u8|mI2C_CLK_DIV[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|mI2C_CLK_DIV[14]~44_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(14));

-- Location: LCCOMB_X100_Y28_N30
\b2v_inst|u8|mI2C_CLK_DIV[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_CLK_DIV[15]~46_combout\ = \b2v_inst|u8|mI2C_CLK_DIV\(15) $ (\b2v_inst|u8|mI2C_CLK_DIV[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|mI2C_CLK_DIV\(15),
	cin => \b2v_inst|u8|mI2C_CLK_DIV[14]~45\,
	combout => \b2v_inst|u8|mI2C_CLK_DIV[15]~46_combout\);

-- Location: FF_X100_Y28_N31
\b2v_inst|u8|mI2C_CLK_DIV[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|mI2C_CLK_DIV[15]~46_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(15));

-- Location: LCCOMB_X99_Y28_N28
\b2v_inst|u8|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LessThan2~0_combout\ = (!\b2v_inst|u8|mI2C_CLK_DIV\(13) & (!\b2v_inst|u8|mI2C_CLK_DIV\(14) & (!\b2v_inst|u8|mI2C_CLK_DIV\(15) & !\b2v_inst|u8|mI2C_CLK_DIV\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|mI2C_CLK_DIV\(13),
	datab => \b2v_inst|u8|mI2C_CLK_DIV\(14),
	datac => \b2v_inst|u8|mI2C_CLK_DIV\(15),
	datad => \b2v_inst|u8|mI2C_CLK_DIV\(12),
	combout => \b2v_inst|u8|LessThan2~0_combout\);

-- Location: LCCOMB_X99_Y28_N30
\b2v_inst|u8|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LessThan2~3_combout\ = (!\b2v_inst|u8|mI2C_CLK_DIV\(10) & !\b2v_inst|u8|mI2C_CLK_DIV\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|mI2C_CLK_DIV\(10),
	datad => \b2v_inst|u8|mI2C_CLK_DIV\(9),
	combout => \b2v_inst|u8|LessThan2~3_combout\);

-- Location: LCCOMB_X99_Y28_N4
\b2v_inst|u8|LessThan2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LessThan2~4_combout\ = ((\b2v_inst|u8|mI2C_CLK_DIV\(11) & ((!\b2v_inst|u8|LessThan2~3_combout\) # (!\b2v_inst|u8|LessThan2~2_combout\)))) # (!\b2v_inst|u8|LessThan2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LessThan2~2_combout\,
	datab => \b2v_inst|u8|LessThan2~0_combout\,
	datac => \b2v_inst|u8|LessThan2~3_combout\,
	datad => \b2v_inst|u8|mI2C_CLK_DIV\(11),
	combout => \b2v_inst|u8|LessThan2~4_combout\);

-- Location: LCCOMB_X98_Y31_N30
\b2v_inst|u8|mI2C_CTRL_CLK~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_CTRL_CLK~0_combout\ = \b2v_inst|u8|mI2C_CTRL_CLK~q\ $ (\b2v_inst|u8|LessThan2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	datad => \b2v_inst|u8|LessThan2~4_combout\,
	combout => \b2v_inst|u8|mI2C_CTRL_CLK~0_combout\);

-- Location: LCCOMB_X98_Y31_N22
\b2v_inst|u8|mI2C_CTRL_CLK~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_CTRL_CLK~feeder_combout\ = \b2v_inst|u8|mI2C_CTRL_CLK~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|mI2C_CTRL_CLK~0_combout\,
	combout => \b2v_inst|u8|mI2C_CTRL_CLK~feeder_combout\);

-- Location: FF_X98_Y31_N23
\b2v_inst|u8|mI2C_CTRL_CLK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|mI2C_CTRL_CLK~feeder_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CTRL_CLK~q\);

-- Location: CLKCTRL_G9
\b2v_inst|u8|mI2C_CTRL_CLK~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\);

-- Location: IOIBUF_X100_Y0_N22
\I2C_SDAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => I2C_SDAT,
	o => \I2C_SDAT~input_o\);

-- Location: LCCOMB_X102_Y27_N18
\b2v_inst|u8|u0|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Add0~0_combout\ = \b2v_inst|u8|u0|SD_COUNTER\(0) $ (GND)
-- \b2v_inst|u8|u0|Add0~1\ = CARRY(!\b2v_inst|u8|u0|SD_COUNTER\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(0),
	datad => VCC,
	combout => \b2v_inst|u8|u0|Add0~0_combout\,
	cout => \b2v_inst|u8|u0|Add0~1\);

-- Location: LCCOMB_X101_Y27_N28
\b2v_inst|u8|u0|SD_COUNTER~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD_COUNTER~7_combout\ = (!\b2v_inst|u8|u0|Add0~0_combout\) # (!\b2v_inst|u8|mI2C_GO~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|mI2C_GO~q\,
	datad => \b2v_inst|u8|u0|Add0~0_combout\,
	combout => \b2v_inst|u8|u0|SD_COUNTER~7_combout\);

-- Location: LCCOMB_X100_Y27_N22
\b2v_inst|u8|u0|SD_COUNTER[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD_COUNTER[0]~feeder_combout\ = \b2v_inst|u8|u0|SD_COUNTER~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|u0|SD_COUNTER~7_combout\,
	combout => \b2v_inst|u8|u0|SD_COUNTER[0]~feeder_combout\);

-- Location: LCCOMB_X102_Y27_N20
\b2v_inst|u8|u0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Add0~2_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(1) & ((\b2v_inst|u8|u0|Add0~1\) # (GND))) # (!\b2v_inst|u8|u0|SD_COUNTER\(1) & (!\b2v_inst|u8|u0|Add0~1\))
-- \b2v_inst|u8|u0|Add0~3\ = CARRY((\b2v_inst|u8|u0|SD_COUNTER\(1)) # (!\b2v_inst|u8|u0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(1),
	datad => VCC,
	cin => \b2v_inst|u8|u0|Add0~1\,
	combout => \b2v_inst|u8|u0|Add0~2_combout\,
	cout => \b2v_inst|u8|u0|Add0~3\);

-- Location: LCCOMB_X101_Y27_N14
\b2v_inst|u8|u0|SD_COUNTER~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD_COUNTER~6_combout\ = (!\b2v_inst|u8|mI2C_GO~q\) # (!\b2v_inst|u8|u0|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|u0|Add0~2_combout\,
	datad => \b2v_inst|u8|mI2C_GO~q\,
	combout => \b2v_inst|u8|u0|SD_COUNTER~6_combout\);

-- Location: FF_X101_Y27_N15
\b2v_inst|u8|u0|SD_COUNTER[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|SD_COUNTER~6_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|u0|SD_COUNTER[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD_COUNTER\(1));

-- Location: LCCOMB_X102_Y27_N22
\b2v_inst|u8|u0|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Add0~4_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(2) & (!\b2v_inst|u8|u0|Add0~3\ & VCC)) # (!\b2v_inst|u8|u0|SD_COUNTER\(2) & (\b2v_inst|u8|u0|Add0~3\ $ (GND)))
-- \b2v_inst|u8|u0|Add0~5\ = CARRY((!\b2v_inst|u8|u0|SD_COUNTER\(2) & !\b2v_inst|u8|u0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(2),
	datad => VCC,
	cin => \b2v_inst|u8|u0|Add0~3\,
	combout => \b2v_inst|u8|u0|Add0~4_combout\,
	cout => \b2v_inst|u8|u0|Add0~5\);

-- Location: LCCOMB_X102_Y27_N24
\b2v_inst|u8|u0|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Add0~6_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(3) & ((\b2v_inst|u8|u0|Add0~5\) # (GND))) # (!\b2v_inst|u8|u0|SD_COUNTER\(3) & (!\b2v_inst|u8|u0|Add0~5\))
-- \b2v_inst|u8|u0|Add0~7\ = CARRY((\b2v_inst|u8|u0|SD_COUNTER\(3)) # (!\b2v_inst|u8|u0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(3),
	datad => VCC,
	cin => \b2v_inst|u8|u0|Add0~5\,
	combout => \b2v_inst|u8|u0|Add0~6_combout\,
	cout => \b2v_inst|u8|u0|Add0~7\);

-- Location: LCCOMB_X101_Y27_N16
\b2v_inst|u8|u0|SD_COUNTER~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD_COUNTER~3_combout\ = (!\b2v_inst|u8|u0|Add0~6_combout\) # (!\b2v_inst|u8|mI2C_GO~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|mI2C_GO~q\,
	datad => \b2v_inst|u8|u0|Add0~6_combout\,
	combout => \b2v_inst|u8|u0|SD_COUNTER~3_combout\);

-- Location: FF_X101_Y27_N17
\b2v_inst|u8|u0|SD_COUNTER[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|SD_COUNTER~3_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|u0|SD_COUNTER[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD_COUNTER\(3));

-- Location: LCCOMB_X102_Y27_N26
\b2v_inst|u8|u0|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Add0~8_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(4) & (!\b2v_inst|u8|u0|Add0~7\ & VCC)) # (!\b2v_inst|u8|u0|SD_COUNTER\(4) & (\b2v_inst|u8|u0|Add0~7\ $ (GND)))
-- \b2v_inst|u8|u0|Add0~9\ = CARRY((!\b2v_inst|u8|u0|SD_COUNTER\(4) & !\b2v_inst|u8|u0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(4),
	datad => VCC,
	cin => \b2v_inst|u8|u0|Add0~7\,
	combout => \b2v_inst|u8|u0|Add0~8_combout\,
	cout => \b2v_inst|u8|u0|Add0~9\);

-- Location: LCCOMB_X101_Y27_N2
\b2v_inst|u8|u0|SD_COUNTER~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD_COUNTER~2_combout\ = (!\b2v_inst|u8|u0|Add0~8_combout\) # (!\b2v_inst|u8|mI2C_GO~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|mI2C_GO~q\,
	datad => \b2v_inst|u8|u0|Add0~8_combout\,
	combout => \b2v_inst|u8|u0|SD_COUNTER~2_combout\);

-- Location: FF_X101_Y27_N3
\b2v_inst|u8|u0|SD_COUNTER[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|SD_COUNTER~2_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|u0|SD_COUNTER[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD_COUNTER\(4));

-- Location: LCCOMB_X102_Y27_N28
\b2v_inst|u8|u0|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Add0~10_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(5) & ((\b2v_inst|u8|u0|Add0~9\) # (GND))) # (!\b2v_inst|u8|u0|SD_COUNTER\(5) & (!\b2v_inst|u8|u0|Add0~9\))
-- \b2v_inst|u8|u0|Add0~11\ = CARRY((\b2v_inst|u8|u0|SD_COUNTER\(5)) # (!\b2v_inst|u8|u0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(5),
	datad => VCC,
	cin => \b2v_inst|u8|u0|Add0~9\,
	combout => \b2v_inst|u8|u0|Add0~10_combout\,
	cout => \b2v_inst|u8|u0|Add0~11\);

-- Location: LCCOMB_X101_Y27_N0
\b2v_inst|u8|u0|SD_COUNTER~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD_COUNTER~0_combout\ = (!\b2v_inst|u8|u0|Add0~10_combout\) # (!\b2v_inst|u8|mI2C_GO~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|mI2C_GO~q\,
	datad => \b2v_inst|u8|u0|Add0~10_combout\,
	combout => \b2v_inst|u8|u0|SD_COUNTER~0_combout\);

-- Location: FF_X101_Y27_N1
\b2v_inst|u8|u0|SD_COUNTER[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|SD_COUNTER~0_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|u0|SD_COUNTER[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD_COUNTER\(5));

-- Location: LCCOMB_X102_Y27_N30
\b2v_inst|u8|u0|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Add0~12_combout\ = \b2v_inst|u8|u0|Add0~11\ $ (!\b2v_inst|u8|u0|SD_COUNTER\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|u0|SD_COUNTER\(6),
	cin => \b2v_inst|u8|u0|Add0~11\,
	combout => \b2v_inst|u8|u0|Add0~12_combout\);

-- Location: LCCOMB_X101_Y27_N8
\b2v_inst|u8|u0|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|LessThan2~0_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(3)) # ((\b2v_inst|u8|u0|SD_COUNTER\(2) & (\b2v_inst|u8|u0|SD_COUNTER\(1) & \b2v_inst|u8|u0|SD_COUNTER\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(2),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(3),
	datac => \b2v_inst|u8|u0|SD_COUNTER\(1),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(0),
	combout => \b2v_inst|u8|u0|LessThan2~0_combout\);

-- Location: LCCOMB_X101_Y27_N6
\b2v_inst|u8|u0|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|LessThan2~1_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(5)) # ((\b2v_inst|u8|u0|LessThan2~0_combout\ & \b2v_inst|u8|u0|SD_COUNTER\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|u0|SD_COUNTER\(5),
	datac => \b2v_inst|u8|u0|LessThan2~0_combout\,
	datad => \b2v_inst|u8|u0|SD_COUNTER\(4),
	combout => \b2v_inst|u8|u0|LessThan2~1_combout\);

-- Location: LCCOMB_X101_Y27_N24
\b2v_inst|u8|u0|SD_COUNTER~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD_COUNTER~5_combout\ = (\b2v_inst|u8|mI2C_GO~q\ & ((\b2v_inst|u8|u0|SD_COUNTER\(6)) # ((\b2v_inst|u8|u0|Add0~12_combout\ & \b2v_inst|u8|u0|LessThan2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|Add0~12_combout\,
	datab => \b2v_inst|u8|mI2C_GO~q\,
	datac => \b2v_inst|u8|u0|SD_COUNTER\(6),
	datad => \b2v_inst|u8|u0|LessThan2~1_combout\,
	combout => \b2v_inst|u8|u0|SD_COUNTER~5_combout\);

-- Location: FF_X101_Y27_N25
\b2v_inst|u8|u0|SD_COUNTER[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|SD_COUNTER~5_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD_COUNTER\(6));

-- Location: LCCOMB_X101_Y27_N20
\b2v_inst|u8|u0|SD_COUNTER[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD_COUNTER[5]~1_combout\ = ((!\b2v_inst|u8|u0|SD_COUNTER\(6) & \b2v_inst|u8|u0|LessThan2~1_combout\)) # (!\b2v_inst|u8|mI2C_GO~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|u0|SD_COUNTER\(6),
	datac => \b2v_inst|u8|mI2C_GO~q\,
	datad => \b2v_inst|u8|u0|LessThan2~1_combout\,
	combout => \b2v_inst|u8|u0|SD_COUNTER[5]~1_combout\);

-- Location: FF_X100_Y27_N23
\b2v_inst|u8|u0|SD_COUNTER[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|SD_COUNTER[0]~feeder_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|u0|SD_COUNTER[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD_COUNTER\(0));

-- Location: LCCOMB_X100_Y27_N8
\b2v_inst|u8|u0|ACK4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK4~4_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(0) & (\b2v_inst|u8|u0|SD_COUNTER\(5) & (\b2v_inst|u8|u0|SD_COUNTER\(1) & \b2v_inst|u8|u0|SD_COUNTER\(2)))) # (!\b2v_inst|u8|u0|SD_COUNTER\(0) & (!\b2v_inst|u8|u0|SD_COUNTER\(5) & 
-- (!\b2v_inst|u8|u0|SD_COUNTER\(1) & !\b2v_inst|u8|u0|SD_COUNTER\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(0),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(5),
	datac => \b2v_inst|u8|u0|SD_COUNTER\(1),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(2),
	combout => \b2v_inst|u8|u0|ACK4~4_combout\);

-- Location: LCCOMB_X100_Y27_N6
\b2v_inst|u8|u0|ACK4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK4~10_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(4) & (!\b2v_inst|u8|u0|SD_COUNTER\(6) & (\b2v_inst|u8|u0|ACK4~4_combout\ & \b2v_inst|u8|u0|SD_COUNTER\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(4),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(6),
	datac => \b2v_inst|u8|u0|ACK4~4_combout\,
	datad => \b2v_inst|u8|u0|SD_COUNTER\(3),
	combout => \b2v_inst|u8|u0|ACK4~10_combout\);

-- Location: LCCOMB_X97_Y27_N2
\b2v_inst|u8|u0|ACK4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK4~9_combout\ = (\b2v_inst|u8|u0|ACK4~10_combout\ & (\I2C_SDAT~input_o\ & (!\b2v_inst|u8|u0|SD_COUNTER\(0)))) # (!\b2v_inst|u8|u0|ACK4~10_combout\ & (((\b2v_inst|u8|u0|ACK4~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I2C_SDAT~input_o\,
	datab => \b2v_inst|u8|u0|SD_COUNTER\(0),
	datac => \b2v_inst|u8|u0|ACK4~q\,
	datad => \b2v_inst|u8|u0|ACK4~10_combout\,
	combout => \b2v_inst|u8|u0|ACK4~9_combout\);

-- Location: FF_X97_Y27_N3
\b2v_inst|u8|u0|ACK4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|ACK4~9_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|ACK4~q\);

-- Location: LCCOMB_X101_Y27_N22
\b2v_inst|u8|u0|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Selector3~0_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(2) & (\b2v_inst|u8|u0|SD_COUNTER\(3) & (\b2v_inst|u8|u0|SD_COUNTER\(1) & \b2v_inst|u8|u0|SD_COUNTER\(4)))) # (!\b2v_inst|u8|u0|SD_COUNTER\(2) & (!\b2v_inst|u8|u0|SD_COUNTER\(3) & 
-- (!\b2v_inst|u8|u0|SD_COUNTER\(1) & !\b2v_inst|u8|u0|SD_COUNTER\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(2),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(3),
	datac => \b2v_inst|u8|u0|SD_COUNTER\(1),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(4),
	combout => \b2v_inst|u8|u0|Selector3~0_combout\);

-- Location: LCCOMB_X101_Y27_N10
\b2v_inst|u8|u0|ACK3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK3~3_combout\ = (!\b2v_inst|u8|u0|SD_COUNTER\(6) & (\b2v_inst|u8|u0|SD_COUNTER\(5) & (\b2v_inst|u8|u0|Selector3~0_combout\ & \b2v_inst|u8|u0|SD_COUNTER\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(6),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(5),
	datac => \b2v_inst|u8|u0|Selector3~0_combout\,
	datad => \b2v_inst|u8|u0|SD_COUNTER\(0),
	combout => \b2v_inst|u8|u0|ACK3~3_combout\);

-- Location: LCCOMB_X97_Y27_N24
\b2v_inst|u8|u0|ACK3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK3~2_combout\ = (\b2v_inst|u8|u0|ACK3~3_combout\ & (\I2C_SDAT~input_o\ & (!\b2v_inst|u8|u0|SD_COUNTER\(4)))) # (!\b2v_inst|u8|u0|ACK3~3_combout\ & (((\b2v_inst|u8|u0|ACK3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I2C_SDAT~input_o\,
	datab => \b2v_inst|u8|u0|SD_COUNTER\(4),
	datac => \b2v_inst|u8|u0|ACK3~q\,
	datad => \b2v_inst|u8|u0|ACK3~3_combout\,
	combout => \b2v_inst|u8|u0|ACK3~2_combout\);

-- Location: FF_X97_Y27_N25
\b2v_inst|u8|u0|ACK3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|ACK3~2_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|ACK3~q\);

-- Location: LCCOMB_X101_Y27_N4
\b2v_inst|u8|u0|ACK1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK1~2_combout\ = (!\b2v_inst|u8|u0|SD_COUNTER\(6) & (\b2v_inst|u8|u0|SD_COUNTER\(4) & (\b2v_inst|u8|u0|SD_COUNTER\(2) $ (!\b2v_inst|u8|u0|SD_COUNTER\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(2),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(6),
	datac => \b2v_inst|u8|u0|SD_COUNTER\(3),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(4),
	combout => \b2v_inst|u8|u0|ACK1~2_combout\);

-- Location: LCCOMB_X100_Y27_N18
\b2v_inst|u8|u0|ACK1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK1~4_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(0) & (\b2v_inst|u8|u0|SD_COUNTER\(5) & (\b2v_inst|u8|u0|SD_COUNTER\(1) & \b2v_inst|u8|u0|ACK1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(0),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(5),
	datac => \b2v_inst|u8|u0|SD_COUNTER\(1),
	datad => \b2v_inst|u8|u0|ACK1~2_combout\,
	combout => \b2v_inst|u8|u0|ACK1~4_combout\);

-- Location: LCCOMB_X97_Y27_N0
\b2v_inst|u8|u0|ACK1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK1~3_combout\ = (\b2v_inst|u8|u0|ACK1~4_combout\ & (\I2C_SDAT~input_o\ & (!\b2v_inst|u8|u0|SD_COUNTER\(2)))) # (!\b2v_inst|u8|u0|ACK1~4_combout\ & (((\b2v_inst|u8|u0|ACK1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I2C_SDAT~input_o\,
	datab => \b2v_inst|u8|u0|SD_COUNTER\(2),
	datac => \b2v_inst|u8|u0|ACK1~q\,
	datad => \b2v_inst|u8|u0|ACK1~4_combout\,
	combout => \b2v_inst|u8|u0|ACK1~3_combout\);

-- Location: FF_X97_Y27_N1
\b2v_inst|u8|u0|ACK1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|ACK1~3_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|ACK1~q\);

-- Location: LCCOMB_X101_Y27_N18
\b2v_inst|u8|u0|Mux0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~17_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(1) & \b2v_inst|u8|u0|SD_COUNTER\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|u0|SD_COUNTER\(1),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(3),
	combout => \b2v_inst|u8|u0|Mux0~17_combout\);

-- Location: LCCOMB_X98_Y27_N4
\b2v_inst|u8|u0|ACK2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK2~0_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(2) & (\b2v_inst|u8|u0|SD_COUNTER\(4) & \b2v_inst|u8|u0|SD_COUNTER\(0))) # (!\b2v_inst|u8|u0|SD_COUNTER\(2) & ((\b2v_inst|u8|u0|SD_COUNTER\(4)) # (\b2v_inst|u8|u0|SD_COUNTER\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(2),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(4),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(0),
	combout => \b2v_inst|u8|u0|ACK2~0_combout\);

-- Location: LCCOMB_X97_Y27_N14
\b2v_inst|u8|u0|ACK2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK2~1_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(2) & (\b2v_inst|u8|u0|ACK2~q\ & ((!\b2v_inst|u8|u0|ACK2~0_combout\)))) # (!\b2v_inst|u8|u0|SD_COUNTER\(2) & ((\b2v_inst|u8|u0|ACK2~0_combout\ & (\b2v_inst|u8|u0|ACK2~q\)) # 
-- (!\b2v_inst|u8|u0|ACK2~0_combout\ & ((\I2C_SDAT~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ACK2~q\,
	datab => \b2v_inst|u8|u0|SD_COUNTER\(2),
	datac => \I2C_SDAT~input_o\,
	datad => \b2v_inst|u8|u0|ACK2~0_combout\,
	combout => \b2v_inst|u8|u0|ACK2~1_combout\);

-- Location: LCCOMB_X98_Y27_N26
\b2v_inst|u8|u0|SD[23]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD[23]~3_combout\ = (!\b2v_inst|u8|u0|SD_COUNTER\(6) & \b2v_inst|u8|u0|SD_COUNTER\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|u0|SD_COUNTER\(6),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(5),
	combout => \b2v_inst|u8|u0|SD[23]~3_combout\);

-- Location: LCCOMB_X97_Y27_N26
\b2v_inst|u8|u0|ACK2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK2~2_combout\ = (\b2v_inst|u8|u0|Mux0~17_combout\ & ((\b2v_inst|u8|u0|SD[23]~3_combout\ & (\b2v_inst|u8|u0|ACK2~1_combout\)) # (!\b2v_inst|u8|u0|SD[23]~3_combout\ & ((\b2v_inst|u8|u0|ACK2~q\))))) # (!\b2v_inst|u8|u0|Mux0~17_combout\ & 
-- (((\b2v_inst|u8|u0|ACK2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|Mux0~17_combout\,
	datab => \b2v_inst|u8|u0|ACK2~1_combout\,
	datac => \b2v_inst|u8|u0|ACK2~q\,
	datad => \b2v_inst|u8|u0|SD[23]~3_combout\,
	combout => \b2v_inst|u8|u0|ACK2~2_combout\);

-- Location: FF_X97_Y27_N27
\b2v_inst|u8|u0|ACK2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|ACK2~2_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|ACK2~q\);

-- Location: LCCOMB_X96_Y27_N2
\b2v_inst|u8|u0|ACK~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK~0_combout\ = (!\b2v_inst|u8|u0|ACK4~q\ & (!\b2v_inst|u8|u0|ACK3~q\ & (!\b2v_inst|u8|u0|ACK1~q\ & !\b2v_inst|u8|u0|ACK2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ACK4~q\,
	datab => \b2v_inst|u8|u0|ACK3~q\,
	datac => \b2v_inst|u8|u0|ACK1~q\,
	datad => \b2v_inst|u8|u0|ACK2~q\,
	combout => \b2v_inst|u8|u0|ACK~0_combout\);

-- Location: LCCOMB_X100_Y27_N28
\b2v_inst|u8|u0|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Selector0~2_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(4) & (\b2v_inst|u8|u0|SD_COUNTER\(2) & (\b2v_inst|u8|u0|SD_COUNTER\(1) & !\b2v_inst|u8|u0|SD_COUNTER\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(4),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(2),
	datac => \b2v_inst|u8|u0|SD_COUNTER\(1),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(6),
	combout => \b2v_inst|u8|u0|Selector0~2_combout\);

-- Location: LCCOMB_X98_Y27_N28
\b2v_inst|u8|u0|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Selector0~1_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(5) & (\b2v_inst|u8|u0|SD_COUNTER\(3) & \b2v_inst|u8|u0|SD_COUNTER\(0))) # (!\b2v_inst|u8|u0|SD_COUNTER\(5) & (!\b2v_inst|u8|u0|SD_COUNTER\(3) & !\b2v_inst|u8|u0|SD_COUNTER\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(5),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(3),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(0),
	combout => \b2v_inst|u8|u0|Selector0~1_combout\);

-- Location: LCCOMB_X97_Y27_N20
\b2v_inst|u8|u0|END~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|END~0_combout\ = (\b2v_inst|u8|u0|Selector0~2_combout\ & ((\b2v_inst|u8|u0|Selector0~1_combout\ & (\b2v_inst|u8|u0|SD_COUNTER\(5))) # (!\b2v_inst|u8|u0|Selector0~1_combout\ & ((\b2v_inst|u8|u0|END~q\))))) # 
-- (!\b2v_inst|u8|u0|Selector0~2_combout\ & (((\b2v_inst|u8|u0|END~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|Selector0~2_combout\,
	datab => \b2v_inst|u8|u0|SD_COUNTER\(5),
	datac => \b2v_inst|u8|u0|END~q\,
	datad => \b2v_inst|u8|u0|Selector0~1_combout\,
	combout => \b2v_inst|u8|u0|END~0_combout\);

-- Location: FF_X97_Y27_N21
\b2v_inst|u8|u0|END\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|END~0_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|END~q\);

-- Location: LCCOMB_X97_Y27_N12
\b2v_inst|u8|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Selector1~0_combout\ = (!\b2v_inst|u8|mSetup_ST.0010~q\ & ((\b2v_inst|u8|u0|ACK~0_combout\) # ((\b2v_inst|u8|u0|END~q\) # (!\b2v_inst|u8|mSetup_ST.0001~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ACK~0_combout\,
	datab => \b2v_inst|u8|u0|END~q\,
	datac => \b2v_inst|u8|mSetup_ST.0001~q\,
	datad => \b2v_inst|u8|mSetup_ST.0010~q\,
	combout => \b2v_inst|u8|Selector1~0_combout\);

-- Location: LCCOMB_X98_Y28_N20
\b2v_inst|u8|LUT_INDEX[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LUT_INDEX[1]~5_combout\ = (\b2v_inst|u8|LUT_INDEX\(1) & (\b2v_inst|u8|LUT_INDEX\(0) $ (VCC))) # (!\b2v_inst|u8|LUT_INDEX\(1) & (\b2v_inst|u8|LUT_INDEX\(0) & VCC))
-- \b2v_inst|u8|LUT_INDEX[1]~6\ = CARRY((\b2v_inst|u8|LUT_INDEX\(1) & \b2v_inst|u8|LUT_INDEX\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(1),
	datab => \b2v_inst|u8|LUT_INDEX\(0),
	datad => VCC,
	combout => \b2v_inst|u8|LUT_INDEX[1]~5_combout\,
	cout => \b2v_inst|u8|LUT_INDEX[1]~6\);

-- Location: FF_X98_Y28_N21
\b2v_inst|u8|LUT_INDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|LUT_INDEX[1]~5_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|LUT_INDEX[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|LUT_INDEX\(1));

-- Location: LCCOMB_X98_Y28_N22
\b2v_inst|u8|LUT_INDEX[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LUT_INDEX[2]~9_combout\ = (\b2v_inst|u8|LUT_INDEX\(2) & (!\b2v_inst|u8|LUT_INDEX[1]~6\)) # (!\b2v_inst|u8|LUT_INDEX\(2) & ((\b2v_inst|u8|LUT_INDEX[1]~6\) # (GND)))
-- \b2v_inst|u8|LUT_INDEX[2]~10\ = CARRY((!\b2v_inst|u8|LUT_INDEX[1]~6\) # (!\b2v_inst|u8|LUT_INDEX\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(2),
	datad => VCC,
	cin => \b2v_inst|u8|LUT_INDEX[1]~6\,
	combout => \b2v_inst|u8|LUT_INDEX[2]~9_combout\,
	cout => \b2v_inst|u8|LUT_INDEX[2]~10\);

-- Location: FF_X98_Y28_N23
\b2v_inst|u8|LUT_INDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|LUT_INDEX[2]~9_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|LUT_INDEX[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|LUT_INDEX\(2));

-- Location: LCCOMB_X98_Y28_N24
\b2v_inst|u8|LUT_INDEX[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LUT_INDEX[3]~11_combout\ = (\b2v_inst|u8|LUT_INDEX\(3) & (\b2v_inst|u8|LUT_INDEX[2]~10\ $ (GND))) # (!\b2v_inst|u8|LUT_INDEX\(3) & (!\b2v_inst|u8|LUT_INDEX[2]~10\ & VCC))
-- \b2v_inst|u8|LUT_INDEX[3]~12\ = CARRY((\b2v_inst|u8|LUT_INDEX\(3) & !\b2v_inst|u8|LUT_INDEX[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(3),
	datad => VCC,
	cin => \b2v_inst|u8|LUT_INDEX[2]~10\,
	combout => \b2v_inst|u8|LUT_INDEX[3]~11_combout\,
	cout => \b2v_inst|u8|LUT_INDEX[3]~12\);

-- Location: FF_X98_Y28_N25
\b2v_inst|u8|LUT_INDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|LUT_INDEX[3]~11_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|LUT_INDEX[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|LUT_INDEX\(3));

-- Location: LCCOMB_X98_Y28_N26
\b2v_inst|u8|LUT_INDEX[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LUT_INDEX[4]~13_combout\ = (\b2v_inst|u8|LUT_INDEX\(4) & (!\b2v_inst|u8|LUT_INDEX[3]~12\)) # (!\b2v_inst|u8|LUT_INDEX\(4) & ((\b2v_inst|u8|LUT_INDEX[3]~12\) # (GND)))
-- \b2v_inst|u8|LUT_INDEX[4]~14\ = CARRY((!\b2v_inst|u8|LUT_INDEX[3]~12\) # (!\b2v_inst|u8|LUT_INDEX\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(4),
	datad => VCC,
	cin => \b2v_inst|u8|LUT_INDEX[3]~12\,
	combout => \b2v_inst|u8|LUT_INDEX[4]~13_combout\,
	cout => \b2v_inst|u8|LUT_INDEX[4]~14\);

-- Location: FF_X98_Y28_N27
\b2v_inst|u8|LUT_INDEX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|LUT_INDEX[4]~13_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|LUT_INDEX[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|LUT_INDEX\(4));

-- Location: LCCOMB_X98_Y28_N28
\b2v_inst|u8|LUT_INDEX[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LUT_INDEX[5]~15_combout\ = \b2v_inst|u8|LUT_INDEX[4]~14\ $ (!\b2v_inst|u8|LUT_INDEX\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|LUT_INDEX\(5),
	cin => \b2v_inst|u8|LUT_INDEX[4]~14\,
	combout => \b2v_inst|u8|LUT_INDEX[5]~15_combout\);

-- Location: FF_X98_Y28_N29
\b2v_inst|u8|LUT_INDEX[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|LUT_INDEX[5]~15_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|LUT_INDEX[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|LUT_INDEX\(5));

-- Location: LCCOMB_X98_Y28_N0
\b2v_inst|u8|LUT_INDEX[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LUT_INDEX[5]~7_combout\ = (!\b2v_inst|u8|LUT_INDEX\(5) & (\b2v_inst|u8|mSetup_ST.0010~q\ & ((\b2v_inst|u8|LessThan3~0_combout\) # (!\b2v_inst|u8|LUT_INDEX\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(4),
	datab => \b2v_inst|u8|LUT_INDEX\(5),
	datac => \b2v_inst|u8|LessThan3~0_combout\,
	datad => \b2v_inst|u8|mSetup_ST.0010~q\,
	combout => \b2v_inst|u8|LUT_INDEX[5]~7_combout\);

-- Location: LCCOMB_X98_Y28_N12
\b2v_inst|u8|LUT_INDEX[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LUT_INDEX[0]~8_combout\ = \b2v_inst|u8|LUT_INDEX\(0) $ (\b2v_inst|u8|LUT_INDEX[5]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|LUT_INDEX\(0),
	datad => \b2v_inst|u8|LUT_INDEX[5]~7_combout\,
	combout => \b2v_inst|u8|LUT_INDEX[0]~8_combout\);

-- Location: FF_X98_Y28_N13
\b2v_inst|u8|LUT_INDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|LUT_INDEX[0]~8_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|LUT_INDEX\(0));

-- Location: LCCOMB_X98_Y28_N30
\b2v_inst|u8|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LessThan3~0_combout\ = ((!\b2v_inst|u8|LUT_INDEX\(0) & (!\b2v_inst|u8|LUT_INDEX\(2) & !\b2v_inst|u8|LUT_INDEX\(1)))) # (!\b2v_inst|u8|LUT_INDEX\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(0),
	datab => \b2v_inst|u8|LUT_INDEX\(3),
	datac => \b2v_inst|u8|LUT_INDEX\(2),
	datad => \b2v_inst|u8|LUT_INDEX\(1),
	combout => \b2v_inst|u8|LessThan3~0_combout\);

-- Location: LCCOMB_X97_Y27_N6
\b2v_inst|u8|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LessThan3~1_combout\ = (!\b2v_inst|u8|LUT_INDEX\(5) & ((\b2v_inst|u8|LessThan3~0_combout\) # (!\b2v_inst|u8|LUT_INDEX\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LessThan3~0_combout\,
	datab => \b2v_inst|u8|LUT_INDEX\(4),
	datad => \b2v_inst|u8|LUT_INDEX\(5),
	combout => \b2v_inst|u8|LessThan3~1_combout\);

-- Location: FF_X97_Y27_N13
\b2v_inst|u8|mSetup_ST.0000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Selector1~0_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|LessThan3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mSetup_ST.0000~q\);

-- Location: LCCOMB_X97_Y27_N4
\b2v_inst|u8|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Selector2~0_combout\ = ((\b2v_inst|u8|u0|END~q\ & \b2v_inst|u8|mSetup_ST.0001~q\)) # (!\b2v_inst|u8|mSetup_ST.0000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|u0|END~q\,
	datac => \b2v_inst|u8|mSetup_ST.0001~q\,
	datad => \b2v_inst|u8|mSetup_ST.0000~q\,
	combout => \b2v_inst|u8|Selector2~0_combout\);

-- Location: FF_X97_Y27_N5
\b2v_inst|u8|mSetup_ST.0001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Selector2~0_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|LessThan3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mSetup_ST.0001~q\);

-- Location: LCCOMB_X97_Y27_N18
\b2v_inst|u8|mSetup_ST~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mSetup_ST~12_combout\ = (\b2v_inst|u8|u0|ACK~0_combout\ & (\b2v_inst|u8|mSetup_ST.0001~q\ & !\b2v_inst|u8|u0|END~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ACK~0_combout\,
	datac => \b2v_inst|u8|mSetup_ST.0001~q\,
	datad => \b2v_inst|u8|u0|END~q\,
	combout => \b2v_inst|u8|mSetup_ST~12_combout\);

-- Location: FF_X97_Y27_N19
\b2v_inst|u8|mSetup_ST.0010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|mSetup_ST~12_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|LessThan3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mSetup_ST.0010~q\);

-- Location: LCCOMB_X97_Y27_N16
\b2v_inst|u8|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Selector0~0_combout\ = (\b2v_inst|u8|mSetup_ST.0001~q\ & (((\b2v_inst|u8|mI2C_GO~q\ & \b2v_inst|u8|u0|END~q\)))) # (!\b2v_inst|u8|mSetup_ST.0001~q\ & (((\b2v_inst|u8|mI2C_GO~q\)) # (!\b2v_inst|u8|mSetup_ST.0010~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|mSetup_ST.0010~q\,
	datab => \b2v_inst|u8|mSetup_ST.0001~q\,
	datac => \b2v_inst|u8|mI2C_GO~q\,
	datad => \b2v_inst|u8|u0|END~q\,
	combout => \b2v_inst|u8|Selector0~0_combout\);

-- Location: FF_X97_Y27_N17
\b2v_inst|u8|mI2C_GO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Selector0~0_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|LessThan3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_GO~q\);

-- Location: LCCOMB_X101_Y27_N26
\b2v_inst|u8|u0|SD_COUNTER~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD_COUNTER~4_combout\ = (!\b2v_inst|u8|u0|Add0~4_combout\) # (!\b2v_inst|u8|mI2C_GO~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|mI2C_GO~q\,
	datad => \b2v_inst|u8|u0|Add0~4_combout\,
	combout => \b2v_inst|u8|u0|SD_COUNTER~4_combout\);

-- Location: FF_X101_Y27_N27
\b2v_inst|u8|u0|SD_COUNTER[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|SD_COUNTER~4_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|u0|SD_COUNTER[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD_COUNTER\(2));

-- Location: LCCOMB_X98_Y29_N12
\b2v_inst|u8|u0|I2C_SCLK~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|I2C_SCLK~0_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(5) & (((!\b2v_inst|u8|u0|SD_COUNTER\(4)) # (!\b2v_inst|u8|u0|SD_COUNTER\(3))) # (!\b2v_inst|u8|u0|SD_COUNTER\(2)))) # (!\b2v_inst|u8|u0|SD_COUNTER\(5) & (((\b2v_inst|u8|u0|SD_COUNTER\(3) & 
-- \b2v_inst|u8|u0|SD_COUNTER\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(2),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(5),
	datac => \b2v_inst|u8|u0|SD_COUNTER\(3),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(4),
	combout => \b2v_inst|u8|u0|I2C_SCLK~0_combout\);

-- Location: LCCOMB_X98_Y29_N24
\b2v_inst|u8|u0|SCLK~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SCLK~0_combout\ = (!\b2v_inst|u8|u0|SD_COUNTER\(6) & (\b2v_inst|u8|u0|SD_COUNTER\(4) & (\b2v_inst|u8|u0|SD_COUNTER\(1) $ (!\b2v_inst|u8|u0|SCLK~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(6),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(1),
	datac => \b2v_inst|u8|u0|SCLK~q\,
	datad => \b2v_inst|u8|u0|SD_COUNTER\(4),
	combout => \b2v_inst|u8|u0|SCLK~0_combout\);

-- Location: LCCOMB_X98_Y29_N6
\b2v_inst|u8|u0|SCLK~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SCLK~1_combout\ = (\b2v_inst|u8|u0|SCLK~0_combout\ & (\b2v_inst|u8|u0|SD_COUNTER\(2) $ (!\b2v_inst|u8|u0|SD_COUNTER\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(2),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(5),
	datad => \b2v_inst|u8|u0|SCLK~0_combout\,
	combout => \b2v_inst|u8|u0|SCLK~1_combout\);

-- Location: LCCOMB_X98_Y29_N18
\b2v_inst|u8|u0|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Selector0~0_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(0) & \b2v_inst|u8|u0|SD_COUNTER\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|u0|SD_COUNTER\(0),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(5),
	combout => \b2v_inst|u8|u0|Selector0~0_combout\);

-- Location: LCCOMB_X98_Y29_N20
\b2v_inst|u8|u0|SCLK~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SCLK~2_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(2) & \b2v_inst|u8|u0|SCLK~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(2),
	datad => \b2v_inst|u8|u0|SCLK~0_combout\,
	combout => \b2v_inst|u8|u0|SCLK~2_combout\);

-- Location: LCCOMB_X98_Y29_N4
\b2v_inst|u8|u0|SCLK~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SCLK~4_combout\ = (\b2v_inst|u8|u0|SCLK~q\ & (((\b2v_inst|u8|u0|SD_COUNTER\(3)) # (!\b2v_inst|u8|u0|SCLK~2_combout\)) # (!\b2v_inst|u8|u0|SD_COUNTER\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(0),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(3),
	datac => \b2v_inst|u8|u0|SCLK~q\,
	datad => \b2v_inst|u8|u0|SCLK~2_combout\,
	combout => \b2v_inst|u8|u0|SCLK~4_combout\);

-- Location: LCCOMB_X98_Y29_N10
\b2v_inst|u8|u0|SCLK~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SCLK~3_combout\ = (\b2v_inst|u8|u0|SCLK~q\ & (\b2v_inst|u8|u0|SCLK~2_combout\ & ((\b2v_inst|u8|u0|SD_COUNTER\(3)) # (\b2v_inst|u8|u0|SD_COUNTER\(0))))) # (!\b2v_inst|u8|u0|SCLK~q\ & (\b2v_inst|u8|u0|SD_COUNTER\(3) & 
-- (\b2v_inst|u8|u0|SD_COUNTER\(0) $ (!\b2v_inst|u8|u0|SCLK~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SCLK~q\,
	datab => \b2v_inst|u8|u0|SD_COUNTER\(3),
	datac => \b2v_inst|u8|u0|SD_COUNTER\(0),
	datad => \b2v_inst|u8|u0|SCLK~2_combout\,
	combout => \b2v_inst|u8|u0|SCLK~3_combout\);

-- Location: LCCOMB_X98_Y29_N22
\b2v_inst|u8|u0|SCLK~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SCLK~5_combout\ = (\b2v_inst|u8|u0|SCLK~4_combout\ & (((!\b2v_inst|u8|u0|SCLK~3_combout\) # (!\b2v_inst|u8|u0|Selector0~0_combout\)))) # (!\b2v_inst|u8|u0|SCLK~4_combout\ & (\b2v_inst|u8|u0|SCLK~1_combout\ & 
-- ((\b2v_inst|u8|u0|SCLK~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SCLK~1_combout\,
	datab => \b2v_inst|u8|u0|Selector0~0_combout\,
	datac => \b2v_inst|u8|u0|SCLK~4_combout\,
	datad => \b2v_inst|u8|u0|SCLK~3_combout\,
	combout => \b2v_inst|u8|u0|SCLK~5_combout\);

-- Location: FF_X98_Y29_N23
\b2v_inst|u8|u0|SCLK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|SCLK~5_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SCLK~q\);

-- Location: LCCOMB_X98_Y29_N8
\b2v_inst|u8|u0|I2C_SCLK~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|I2C_SCLK~1_combout\ = ((\b2v_inst|u8|u0|I2C_SCLK~0_combout\ & (!\b2v_inst|u8|mI2C_CTRL_CLK~q\ & !\b2v_inst|u8|u0|SD_COUNTER\(6)))) # (!\b2v_inst|u8|u0|SCLK~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|I2C_SCLK~0_combout\,
	datab => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	datac => \b2v_inst|u8|u0|SCLK~q\,
	datad => \b2v_inst|u8|u0|SD_COUNTER\(6),
	combout => \b2v_inst|u8|u0|I2C_SCLK~1_combout\);

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LCCOMB_X99_Y26_N4
\b2v_inst|u8|senosr_exposure[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[2]~14_combout\ = \b2v_inst|u8|senosr_exposure\(2) $ (VCC)
-- \b2v_inst|u8|senosr_exposure[2]~15\ = CARRY(\b2v_inst|u8|senosr_exposure\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|senosr_exposure\(2),
	datad => VCC,
	combout => \b2v_inst|u8|senosr_exposure[2]~14_combout\,
	cout => \b2v_inst|u8|senosr_exposure[2]~15\);

-- Location: LCCOMB_X98_Y26_N26
\SW[0]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \SW[0]~_wirecell_combout\ = !\SW[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[0]~input_o\,
	combout => \SW[0]~_wirecell_combout\);

-- Location: LCCOMB_X97_Y26_N26
\b2v_inst|u8|always1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|always1~1_combout\ = (\b2v_inst|u8|senosr_exposure\(6)) # ((!\b2v_inst|u8|senosr_exposure\(3) & (!\b2v_inst|u8|senosr_exposure\(4) & !\b2v_inst|u8|senosr_exposure\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|senosr_exposure\(3),
	datab => \b2v_inst|u8|senosr_exposure\(6),
	datac => \b2v_inst|u8|senosr_exposure\(4),
	datad => \b2v_inst|u8|senosr_exposure\(2),
	combout => \b2v_inst|u8|always1~1_combout\);

-- Location: LCCOMB_X99_Y26_N16
\b2v_inst|u8|senosr_exposure[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[8]~26_combout\ = (\b2v_inst|u8|senosr_exposure\(8) & ((\SW[0]~input_o\ & (!\b2v_inst|u8|senosr_exposure[7]~25\)) # (!\SW[0]~input_o\ & (\b2v_inst|u8|senosr_exposure[7]~25\ & VCC)))) # (!\b2v_inst|u8|senosr_exposure\(8) & 
-- ((\SW[0]~input_o\ & ((\b2v_inst|u8|senosr_exposure[7]~25\) # (GND))) # (!\SW[0]~input_o\ & (!\b2v_inst|u8|senosr_exposure[7]~25\))))
-- \b2v_inst|u8|senosr_exposure[8]~27\ = CARRY((\b2v_inst|u8|senosr_exposure\(8) & (\SW[0]~input_o\ & !\b2v_inst|u8|senosr_exposure[7]~25\)) # (!\b2v_inst|u8|senosr_exposure\(8) & ((\SW[0]~input_o\) # (!\b2v_inst|u8|senosr_exposure[7]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|senosr_exposure\(8),
	datab => \SW[0]~input_o\,
	datad => VCC,
	cin => \b2v_inst|u8|senosr_exposure[7]~25\,
	combout => \b2v_inst|u8|senosr_exposure[8]~26_combout\,
	cout => \b2v_inst|u8|senosr_exposure[8]~27\);

-- Location: LCCOMB_X99_Y26_N18
\b2v_inst|u8|senosr_exposure[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[9]~35_combout\ = ((\b2v_inst|u8|senosr_exposure\(9) $ (\SW[0]~input_o\ $ (\b2v_inst|u8|senosr_exposure[8]~27\)))) # (GND)
-- \b2v_inst|u8|senosr_exposure[9]~36\ = CARRY((\b2v_inst|u8|senosr_exposure\(9) & ((!\b2v_inst|u8|senosr_exposure[8]~27\) # (!\SW[0]~input_o\))) # (!\b2v_inst|u8|senosr_exposure\(9) & (!\SW[0]~input_o\ & !\b2v_inst|u8|senosr_exposure[8]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|senosr_exposure\(9),
	datab => \SW[0]~input_o\,
	datad => VCC,
	cin => \b2v_inst|u8|senosr_exposure[8]~27\,
	combout => \b2v_inst|u8|senosr_exposure[9]~35_combout\,
	cout => \b2v_inst|u8|senosr_exposure[9]~36\);

-- Location: LCCOMB_X98_Y26_N14
\b2v_inst|u8|always1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|always1~2_combout\ = (\KEY[1]~input_o\ & (\b2v_inst|u8|Equal4~7_combout\ & ((\b2v_inst|u8|Equal4~4_combout\)))) # (!\KEY[1]~input_o\ & ((\b2v_inst|u8|iexposure_adj_delay\(0)) # ((\b2v_inst|u8|Equal4~7_combout\ & 
-- \b2v_inst|u8|Equal4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \b2v_inst|u8|Equal4~7_combout\,
	datac => \b2v_inst|u8|iexposure_adj_delay\(0),
	datad => \b2v_inst|u8|Equal4~4_combout\,
	combout => \b2v_inst|u8|always1~2_combout\);

-- Location: FF_X99_Y26_N19
\b2v_inst|u8|senosr_exposure[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|senosr_exposure[9]~35_combout\,
	asdata => \SW[0]~input_o\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => \b2v_inst|u8|senosr_exposure[11]~34_combout\,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(9));

-- Location: LCCOMB_X99_Y26_N20
\b2v_inst|u8|senosr_exposure[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[10]~37_combout\ = (\SW[0]~input_o\ & ((\b2v_inst|u8|senosr_exposure\(10) & (!\b2v_inst|u8|senosr_exposure[9]~36\)) # (!\b2v_inst|u8|senosr_exposure\(10) & ((\b2v_inst|u8|senosr_exposure[9]~36\) # (GND))))) # (!\SW[0]~input_o\ 
-- & ((\b2v_inst|u8|senosr_exposure\(10) & (\b2v_inst|u8|senosr_exposure[9]~36\ & VCC)) # (!\b2v_inst|u8|senosr_exposure\(10) & (!\b2v_inst|u8|senosr_exposure[9]~36\))))
-- \b2v_inst|u8|senosr_exposure[10]~38\ = CARRY((\SW[0]~input_o\ & ((!\b2v_inst|u8|senosr_exposure[9]~36\) # (!\b2v_inst|u8|senosr_exposure\(10)))) # (!\SW[0]~input_o\ & (!\b2v_inst|u8|senosr_exposure\(10) & !\b2v_inst|u8|senosr_exposure[9]~36\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \b2v_inst|u8|senosr_exposure\(10),
	datad => VCC,
	cin => \b2v_inst|u8|senosr_exposure[9]~36\,
	combout => \b2v_inst|u8|senosr_exposure[10]~37_combout\,
	cout => \b2v_inst|u8|senosr_exposure[10]~38\);

-- Location: FF_X99_Y26_N21
\b2v_inst|u8|senosr_exposure[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|senosr_exposure[10]~37_combout\,
	asdata => \SW[0]~input_o\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => \b2v_inst|u8|senosr_exposure[11]~34_combout\,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(10));

-- Location: LCCOMB_X99_Y26_N22
\b2v_inst|u8|senosr_exposure[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[11]~39_combout\ = (\SW[0]~input_o\ & ((\b2v_inst|u8|senosr_exposure\(11) & (\b2v_inst|u8|senosr_exposure[10]~38\ & VCC)) # (!\b2v_inst|u8|senosr_exposure\(11) & (!\b2v_inst|u8|senosr_exposure[10]~38\)))) # (!\SW[0]~input_o\ & 
-- ((\b2v_inst|u8|senosr_exposure\(11) & (!\b2v_inst|u8|senosr_exposure[10]~38\)) # (!\b2v_inst|u8|senosr_exposure\(11) & ((\b2v_inst|u8|senosr_exposure[10]~38\) # (GND)))))
-- \b2v_inst|u8|senosr_exposure[11]~40\ = CARRY((\SW[0]~input_o\ & (!\b2v_inst|u8|senosr_exposure\(11) & !\b2v_inst|u8|senosr_exposure[10]~38\)) # (!\SW[0]~input_o\ & ((!\b2v_inst|u8|senosr_exposure[10]~38\) # (!\b2v_inst|u8|senosr_exposure\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \b2v_inst|u8|senosr_exposure\(11),
	datad => VCC,
	cin => \b2v_inst|u8|senosr_exposure[10]~38\,
	combout => \b2v_inst|u8|senosr_exposure[11]~39_combout\,
	cout => \b2v_inst|u8|senosr_exposure[11]~40\);

-- Location: FF_X99_Y26_N23
\b2v_inst|u8|senosr_exposure[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|senosr_exposure[11]~39_combout\,
	asdata => \SW[0]~_wirecell_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => \b2v_inst|u8|senosr_exposure[11]~34_combout\,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(11));

-- Location: LCCOMB_X99_Y26_N24
\b2v_inst|u8|senosr_exposure[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[12]~41_combout\ = ((\b2v_inst|u8|senosr_exposure\(12) $ (\SW[0]~input_o\ $ (!\b2v_inst|u8|senosr_exposure[11]~40\)))) # (GND)
-- \b2v_inst|u8|senosr_exposure[12]~42\ = CARRY((\b2v_inst|u8|senosr_exposure\(12) & ((\SW[0]~input_o\) # (!\b2v_inst|u8|senosr_exposure[11]~40\))) # (!\b2v_inst|u8|senosr_exposure\(12) & (\SW[0]~input_o\ & !\b2v_inst|u8|senosr_exposure[11]~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|senosr_exposure\(12),
	datab => \SW[0]~input_o\,
	datad => VCC,
	cin => \b2v_inst|u8|senosr_exposure[11]~40\,
	combout => \b2v_inst|u8|senosr_exposure[12]~41_combout\,
	cout => \b2v_inst|u8|senosr_exposure[12]~42\);

-- Location: FF_X99_Y26_N25
\b2v_inst|u8|senosr_exposure[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|senosr_exposure[12]~41_combout\,
	asdata => \SW[0]~_wirecell_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => \b2v_inst|u8|senosr_exposure[11]~34_combout\,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(12));

-- Location: LCCOMB_X99_Y26_N26
\b2v_inst|u8|senosr_exposure[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[13]~43_combout\ = (\b2v_inst|u8|senosr_exposure\(13) & ((\SW[0]~input_o\ & (\b2v_inst|u8|senosr_exposure[12]~42\ & VCC)) # (!\SW[0]~input_o\ & (!\b2v_inst|u8|senosr_exposure[12]~42\)))) # (!\b2v_inst|u8|senosr_exposure\(13) & 
-- ((\SW[0]~input_o\ & (!\b2v_inst|u8|senosr_exposure[12]~42\)) # (!\SW[0]~input_o\ & ((\b2v_inst|u8|senosr_exposure[12]~42\) # (GND)))))
-- \b2v_inst|u8|senosr_exposure[13]~44\ = CARRY((\b2v_inst|u8|senosr_exposure\(13) & (!\SW[0]~input_o\ & !\b2v_inst|u8|senosr_exposure[12]~42\)) # (!\b2v_inst|u8|senosr_exposure\(13) & ((!\b2v_inst|u8|senosr_exposure[12]~42\) # (!\SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|senosr_exposure\(13),
	datab => \SW[0]~input_o\,
	datad => VCC,
	cin => \b2v_inst|u8|senosr_exposure[12]~42\,
	combout => \b2v_inst|u8|senosr_exposure[13]~43_combout\,
	cout => \b2v_inst|u8|senosr_exposure[13]~44\);

-- Location: FF_X99_Y26_N27
\b2v_inst|u8|senosr_exposure[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|senosr_exposure[13]~43_combout\,
	asdata => \SW[0]~_wirecell_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => \b2v_inst|u8|senosr_exposure[11]~34_combout\,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(13));

-- Location: LCCOMB_X99_Y26_N28
\b2v_inst|u8|senosr_exposure[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[14]~45_combout\ = ((\b2v_inst|u8|senosr_exposure\(14) $ (\SW[0]~input_o\ $ (!\b2v_inst|u8|senosr_exposure[13]~44\)))) # (GND)
-- \b2v_inst|u8|senosr_exposure[14]~46\ = CARRY((\b2v_inst|u8|senosr_exposure\(14) & ((\SW[0]~input_o\) # (!\b2v_inst|u8|senosr_exposure[13]~44\))) # (!\b2v_inst|u8|senosr_exposure\(14) & (\SW[0]~input_o\ & !\b2v_inst|u8|senosr_exposure[13]~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|senosr_exposure\(14),
	datab => \SW[0]~input_o\,
	datad => VCC,
	cin => \b2v_inst|u8|senosr_exposure[13]~44\,
	combout => \b2v_inst|u8|senosr_exposure[14]~45_combout\,
	cout => \b2v_inst|u8|senosr_exposure[14]~46\);

-- Location: FF_X99_Y26_N29
\b2v_inst|u8|senosr_exposure[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|senosr_exposure[14]~45_combout\,
	asdata => \SW[0]~_wirecell_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => \b2v_inst|u8|senosr_exposure[11]~34_combout\,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(14));

-- Location: LCCOMB_X99_Y26_N30
\b2v_inst|u8|senosr_exposure[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[15]~47_combout\ = \SW[0]~input_o\ $ (\b2v_inst|u8|senosr_exposure[14]~46\ $ (\b2v_inst|u8|senosr_exposure\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SW[0]~input_o\,
	datad => \b2v_inst|u8|senosr_exposure\(15),
	cin => \b2v_inst|u8|senosr_exposure[14]~46\,
	combout => \b2v_inst|u8|senosr_exposure[15]~47_combout\);

-- Location: FF_X99_Y26_N31
\b2v_inst|u8|senosr_exposure[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|senosr_exposure[15]~47_combout\,
	asdata => \SW[0]~_wirecell_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => \b2v_inst|u8|senosr_exposure[11]~34_combout\,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(15));

-- Location: LCCOMB_X98_Y26_N16
\b2v_inst|u8|senosr_exposure[11]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[11]~31_combout\ = (\b2v_inst|u8|senosr_exposure\(8) & (\SW[0]~input_o\ & (\b2v_inst|u8|senosr_exposure\(10) & !\b2v_inst|u8|senosr_exposure\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|senosr_exposure\(8),
	datab => \SW[0]~input_o\,
	datac => \b2v_inst|u8|senosr_exposure\(10),
	datad => \b2v_inst|u8|senosr_exposure\(15),
	combout => \b2v_inst|u8|senosr_exposure[11]~31_combout\);

-- Location: LCCOMB_X99_Y26_N2
\b2v_inst|u8|senosr_exposure[11]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[11]~32_combout\ = (\b2v_inst|u8|senosr_exposure\(9) & (\b2v_inst|u8|senosr_exposure\(7) & (!\b2v_inst|u8|senosr_exposure\(11) & !\b2v_inst|u8|senosr_exposure\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|senosr_exposure\(9),
	datab => \b2v_inst|u8|senosr_exposure\(7),
	datac => \b2v_inst|u8|senosr_exposure\(11),
	datad => \b2v_inst|u8|senosr_exposure\(12),
	combout => \b2v_inst|u8|senosr_exposure[11]~32_combout\);

-- Location: LCCOMB_X98_Y26_N22
\b2v_inst|u8|senosr_exposure[11]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[11]~33_combout\ = (\b2v_inst|u8|senosr_exposure[11]~31_combout\ & (\b2v_inst|u8|senosr_exposure[11]~32_combout\ & ((\b2v_inst|u8|always1~1_combout\) # (!\b2v_inst|u8|senosr_exposure\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|always1~1_combout\,
	datab => \b2v_inst|u8|senosr_exposure[11]~31_combout\,
	datac => \b2v_inst|u8|senosr_exposure\(5),
	datad => \b2v_inst|u8|senosr_exposure[11]~32_combout\,
	combout => \b2v_inst|u8|senosr_exposure[11]~33_combout\);

-- Location: LCCOMB_X99_Y26_N0
\b2v_inst|u8|senosr_exposure[11]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[11]~29_combout\ = (!\b2v_inst|u8|senosr_exposure\(9) & (!\b2v_inst|u8|senosr_exposure\(7) & (\b2v_inst|u8|senosr_exposure\(11) & \b2v_inst|u8|senosr_exposure\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|senosr_exposure\(9),
	datab => \b2v_inst|u8|senosr_exposure\(7),
	datac => \b2v_inst|u8|senosr_exposure\(11),
	datad => \b2v_inst|u8|senosr_exposure\(12),
	combout => \b2v_inst|u8|senosr_exposure[11]~29_combout\);

-- Location: LCCOMB_X97_Y26_N4
\b2v_inst|u8|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|always1~0_combout\ = ((\b2v_inst|u8|senosr_exposure\(3) & (\b2v_inst|u8|senosr_exposure\(4) & \b2v_inst|u8|senosr_exposure\(2)))) # (!\b2v_inst|u8|senosr_exposure\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|senosr_exposure\(3),
	datab => \b2v_inst|u8|senosr_exposure\(6),
	datac => \b2v_inst|u8|senosr_exposure\(4),
	datad => \b2v_inst|u8|senosr_exposure\(2),
	combout => \b2v_inst|u8|always1~0_combout\);

-- Location: LCCOMB_X98_Y26_N20
\b2v_inst|u8|senosr_exposure[11]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[11]~28_combout\ = (!\b2v_inst|u8|senosr_exposure\(8) & (!\SW[0]~input_o\ & (!\b2v_inst|u8|senosr_exposure\(10) & \b2v_inst|u8|senosr_exposure\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|senosr_exposure\(8),
	datab => \SW[0]~input_o\,
	datac => \b2v_inst|u8|senosr_exposure\(10),
	datad => \b2v_inst|u8|senosr_exposure\(15),
	combout => \b2v_inst|u8|senosr_exposure[11]~28_combout\);

-- Location: LCCOMB_X98_Y26_N6
\b2v_inst|u8|senosr_exposure[11]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[11]~30_combout\ = (\b2v_inst|u8|senosr_exposure[11]~29_combout\ & (\b2v_inst|u8|senosr_exposure[11]~28_combout\ & ((\b2v_inst|u8|always1~0_combout\) # (\b2v_inst|u8|senosr_exposure\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|senosr_exposure[11]~29_combout\,
	datab => \b2v_inst|u8|always1~0_combout\,
	datac => \b2v_inst|u8|senosr_exposure\(5),
	datad => \b2v_inst|u8|senosr_exposure[11]~28_combout\,
	combout => \b2v_inst|u8|senosr_exposure[11]~30_combout\);

-- Location: LCCOMB_X98_Y26_N12
\b2v_inst|u8|senosr_exposure[11]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[11]~34_combout\ = (\b2v_inst|u8|senosr_exposure\(14) & (((\b2v_inst|u8|senosr_exposure\(13) & \b2v_inst|u8|senosr_exposure[11]~30_combout\)))) # (!\b2v_inst|u8|senosr_exposure\(14) & 
-- (\b2v_inst|u8|senosr_exposure[11]~33_combout\ & (!\b2v_inst|u8|senosr_exposure\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|senosr_exposure[11]~33_combout\,
	datab => \b2v_inst|u8|senosr_exposure\(14),
	datac => \b2v_inst|u8|senosr_exposure\(13),
	datad => \b2v_inst|u8|senosr_exposure[11]~30_combout\,
	combout => \b2v_inst|u8|senosr_exposure[11]~34_combout\);

-- Location: FF_X99_Y26_N5
\b2v_inst|u8|senosr_exposure[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|senosr_exposure[2]~14_combout\,
	asdata => \SW[0]~_wirecell_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => \b2v_inst|u8|senosr_exposure[11]~34_combout\,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(2));

-- Location: LCCOMB_X99_Y26_N6
\b2v_inst|u8|senosr_exposure[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[3]~16_combout\ = (\SW[0]~input_o\ & ((\b2v_inst|u8|senosr_exposure\(3) & (\b2v_inst|u8|senosr_exposure[2]~15\ & VCC)) # (!\b2v_inst|u8|senosr_exposure\(3) & (!\b2v_inst|u8|senosr_exposure[2]~15\)))) # (!\SW[0]~input_o\ & 
-- ((\b2v_inst|u8|senosr_exposure\(3) & (!\b2v_inst|u8|senosr_exposure[2]~15\)) # (!\b2v_inst|u8|senosr_exposure\(3) & ((\b2v_inst|u8|senosr_exposure[2]~15\) # (GND)))))
-- \b2v_inst|u8|senosr_exposure[3]~17\ = CARRY((\SW[0]~input_o\ & (!\b2v_inst|u8|senosr_exposure\(3) & !\b2v_inst|u8|senosr_exposure[2]~15\)) # (!\SW[0]~input_o\ & ((!\b2v_inst|u8|senosr_exposure[2]~15\) # (!\b2v_inst|u8|senosr_exposure\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \b2v_inst|u8|senosr_exposure\(3),
	datad => VCC,
	cin => \b2v_inst|u8|senosr_exposure[2]~15\,
	combout => \b2v_inst|u8|senosr_exposure[3]~16_combout\,
	cout => \b2v_inst|u8|senosr_exposure[3]~17\);

-- Location: FF_X99_Y26_N7
\b2v_inst|u8|senosr_exposure[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|senosr_exposure[3]~16_combout\,
	asdata => \SW[0]~_wirecell_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => \b2v_inst|u8|senosr_exposure[11]~34_combout\,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(3));

-- Location: LCCOMB_X99_Y26_N8
\b2v_inst|u8|senosr_exposure[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[4]~18_combout\ = ((\SW[0]~input_o\ $ (\b2v_inst|u8|senosr_exposure\(4) $ (!\b2v_inst|u8|senosr_exposure[3]~17\)))) # (GND)
-- \b2v_inst|u8|senosr_exposure[4]~19\ = CARRY((\SW[0]~input_o\ & ((\b2v_inst|u8|senosr_exposure\(4)) # (!\b2v_inst|u8|senosr_exposure[3]~17\))) # (!\SW[0]~input_o\ & (\b2v_inst|u8|senosr_exposure\(4) & !\b2v_inst|u8|senosr_exposure[3]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \b2v_inst|u8|senosr_exposure\(4),
	datad => VCC,
	cin => \b2v_inst|u8|senosr_exposure[3]~17\,
	combout => \b2v_inst|u8|senosr_exposure[4]~18_combout\,
	cout => \b2v_inst|u8|senosr_exposure[4]~19\);

-- Location: FF_X99_Y26_N9
\b2v_inst|u8|senosr_exposure[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|senosr_exposure[4]~18_combout\,
	asdata => \SW[0]~_wirecell_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => \b2v_inst|u8|senosr_exposure[11]~34_combout\,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(4));

-- Location: LCCOMB_X99_Y26_N10
\b2v_inst|u8|senosr_exposure[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[5]~20_combout\ = (\b2v_inst|u8|senosr_exposure\(5) & ((\SW[0]~input_o\ & (!\b2v_inst|u8|senosr_exposure[4]~19\)) # (!\SW[0]~input_o\ & (\b2v_inst|u8|senosr_exposure[4]~19\ & VCC)))) # (!\b2v_inst|u8|senosr_exposure\(5) & 
-- ((\SW[0]~input_o\ & ((\b2v_inst|u8|senosr_exposure[4]~19\) # (GND))) # (!\SW[0]~input_o\ & (!\b2v_inst|u8|senosr_exposure[4]~19\))))
-- \b2v_inst|u8|senosr_exposure[5]~21\ = CARRY((\b2v_inst|u8|senosr_exposure\(5) & (\SW[0]~input_o\ & !\b2v_inst|u8|senosr_exposure[4]~19\)) # (!\b2v_inst|u8|senosr_exposure\(5) & ((\SW[0]~input_o\) # (!\b2v_inst|u8|senosr_exposure[4]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|senosr_exposure\(5),
	datab => \SW[0]~input_o\,
	datad => VCC,
	cin => \b2v_inst|u8|senosr_exposure[4]~19\,
	combout => \b2v_inst|u8|senosr_exposure[5]~20_combout\,
	cout => \b2v_inst|u8|senosr_exposure[5]~21\);

-- Location: FF_X99_Y26_N11
\b2v_inst|u8|senosr_exposure[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|senosr_exposure[5]~20_combout\,
	asdata => \SW[0]~_wirecell_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => \b2v_inst|u8|senosr_exposure[11]~34_combout\,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(5));

-- Location: LCCOMB_X99_Y26_N12
\b2v_inst|u8|senosr_exposure[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[6]~22_combout\ = (\SW[0]~input_o\ & ((\b2v_inst|u8|senosr_exposure\(6) & (\b2v_inst|u8|senosr_exposure[5]~21\ & VCC)) # (!\b2v_inst|u8|senosr_exposure\(6) & (!\b2v_inst|u8|senosr_exposure[5]~21\)))) # (!\SW[0]~input_o\ & 
-- ((\b2v_inst|u8|senosr_exposure\(6) & (!\b2v_inst|u8|senosr_exposure[5]~21\)) # (!\b2v_inst|u8|senosr_exposure\(6) & ((\b2v_inst|u8|senosr_exposure[5]~21\) # (GND)))))
-- \b2v_inst|u8|senosr_exposure[6]~23\ = CARRY((\SW[0]~input_o\ & (!\b2v_inst|u8|senosr_exposure\(6) & !\b2v_inst|u8|senosr_exposure[5]~21\)) # (!\SW[0]~input_o\ & ((!\b2v_inst|u8|senosr_exposure[5]~21\) # (!\b2v_inst|u8|senosr_exposure\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \b2v_inst|u8|senosr_exposure\(6),
	datad => VCC,
	cin => \b2v_inst|u8|senosr_exposure[5]~21\,
	combout => \b2v_inst|u8|senosr_exposure[6]~22_combout\,
	cout => \b2v_inst|u8|senosr_exposure[6]~23\);

-- Location: FF_X99_Y26_N13
\b2v_inst|u8|senosr_exposure[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|senosr_exposure[6]~22_combout\,
	asdata => \SW[0]~input_o\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => \b2v_inst|u8|senosr_exposure[11]~34_combout\,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(6));

-- Location: LCCOMB_X99_Y26_N14
\b2v_inst|u8|senosr_exposure[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[7]~24_combout\ = ((\SW[0]~input_o\ $ (\b2v_inst|u8|senosr_exposure\(7) $ (\b2v_inst|u8|senosr_exposure[6]~23\)))) # (GND)
-- \b2v_inst|u8|senosr_exposure[7]~25\ = CARRY((\SW[0]~input_o\ & (\b2v_inst|u8|senosr_exposure\(7) & !\b2v_inst|u8|senosr_exposure[6]~23\)) # (!\SW[0]~input_o\ & ((\b2v_inst|u8|senosr_exposure\(7)) # (!\b2v_inst|u8|senosr_exposure[6]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \b2v_inst|u8|senosr_exposure\(7),
	datad => VCC,
	cin => \b2v_inst|u8|senosr_exposure[6]~23\,
	combout => \b2v_inst|u8|senosr_exposure[7]~24_combout\,
	cout => \b2v_inst|u8|senosr_exposure[7]~25\);

-- Location: FF_X99_Y26_N15
\b2v_inst|u8|senosr_exposure[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|senosr_exposure[7]~24_combout\,
	asdata => \SW[0]~input_o\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => \b2v_inst|u8|senosr_exposure[11]~34_combout\,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(7));

-- Location: FF_X99_Y26_N17
\b2v_inst|u8|senosr_exposure[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|senosr_exposure[8]~26_combout\,
	asdata => \SW[0]~input_o\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => \b2v_inst|u8|senosr_exposure[11]~34_combout\,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(8));

-- Location: LCCOMB_X96_Y28_N10
\b2v_inst|u8|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux15~0_combout\ = (\b2v_inst|u8|LUT_INDEX\(3) & (\b2v_inst|u8|LUT_INDEX\(4) & (!\b2v_inst|u8|LUT_INDEX\(1)))) # (!\b2v_inst|u8|LUT_INDEX\(3) & (!\b2v_inst|u8|LUT_INDEX\(4) & (\b2v_inst|u8|LUT_INDEX\(1) & !\b2v_inst|u8|senosr_exposure\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(3),
	datab => \b2v_inst|u8|LUT_INDEX\(4),
	datac => \b2v_inst|u8|LUT_INDEX\(1),
	datad => \b2v_inst|u8|senosr_exposure\(8),
	combout => \b2v_inst|u8|Mux15~0_combout\);

-- Location: LCCOMB_X96_Y28_N4
\b2v_inst|u8|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux15~1_combout\ = (!\b2v_inst|u8|LUT_INDEX\(0) & ((\b2v_inst|u8|LUT_INDEX\(1)) # (!\b2v_inst|u8|LUT_INDEX\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(0),
	datac => \b2v_inst|u8|LUT_INDEX\(5),
	datad => \b2v_inst|u8|LUT_INDEX\(1),
	combout => \b2v_inst|u8|Mux15~1_combout\);

-- Location: IOIBUF_X115_Y16_N8
\SW[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: LCCOMB_X98_Y28_N14
\b2v_inst|u8|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux14~0_combout\ = (\b2v_inst|u8|LUT_INDEX\(4) & (!\b2v_inst|u8|LUT_INDEX\(1) & (!\b2v_inst|u8|LUT_INDEX\(3) & !\b2v_inst|u8|LUT_INDEX\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(4),
	datab => \b2v_inst|u8|LUT_INDEX\(1),
	datac => \b2v_inst|u8|LUT_INDEX\(3),
	datad => \b2v_inst|u8|LUT_INDEX\(5),
	combout => \b2v_inst|u8|Mux14~0_combout\);

-- Location: LCCOMB_X96_Y28_N2
\b2v_inst|u8|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~0_combout\ = (\SW[9]~input_o\) # (!\b2v_inst|u8|Mux14~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datad => \b2v_inst|u8|Mux14~0_combout\,
	combout => \b2v_inst|u8|Mux12~0_combout\);

-- Location: LCCOMB_X96_Y28_N12
\b2v_inst|u8|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux15~2_combout\ = (\b2v_inst|u8|Mux15~0_combout\ & ((\b2v_inst|u8|Mux15~1_combout\) # ((\b2v_inst|u8|LUT_INDEX\(0) & !\b2v_inst|u8|Mux12~0_combout\)))) # (!\b2v_inst|u8|Mux15~0_combout\ & (\b2v_inst|u8|LUT_INDEX\(0) & 
-- ((!\b2v_inst|u8|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|Mux15~0_combout\,
	datab => \b2v_inst|u8|LUT_INDEX\(0),
	datac => \b2v_inst|u8|Mux15~1_combout\,
	datad => \b2v_inst|u8|Mux12~0_combout\,
	combout => \b2v_inst|u8|Mux15~2_combout\);

-- Location: LCCOMB_X96_Y28_N20
\b2v_inst|u8|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux15~3_combout\ = (\b2v_inst|u8|Mux15~2_combout\ & ((\b2v_inst|u8|Mux14~0_combout\) # (\b2v_inst|u8|LUT_INDEX\(0) $ (!\b2v_inst|u8|LUT_INDEX\(2))))) # (!\b2v_inst|u8|Mux15~2_combout\ & (\b2v_inst|u8|Mux14~0_combout\ & 
-- (\b2v_inst|u8|LUT_INDEX\(0) $ (\b2v_inst|u8|LUT_INDEX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|Mux15~2_combout\,
	datab => \b2v_inst|u8|LUT_INDEX\(0),
	datac => \b2v_inst|u8|LUT_INDEX\(2),
	datad => \b2v_inst|u8|Mux14~0_combout\,
	combout => \b2v_inst|u8|Mux15~3_combout\);

-- Location: LCCOMB_X97_Y27_N22
\b2v_inst|u8|mI2C_DATA[23]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_DATA[23]~1_combout\ = (!\b2v_inst|u8|mSetup_ST.0000~q\ & (!\b2v_inst|u8|LUT_INDEX\(5) & ((\b2v_inst|u8|LessThan3~0_combout\) # (!\b2v_inst|u8|LUT_INDEX\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|mSetup_ST.0000~q\,
	datab => \b2v_inst|u8|LUT_INDEX\(5),
	datac => \b2v_inst|u8|LUT_INDEX\(4),
	datad => \b2v_inst|u8|LessThan3~0_combout\,
	combout => \b2v_inst|u8|mI2C_DATA[23]~1_combout\);

-- Location: LCCOMB_X97_Y27_N8
\b2v_inst|u8|mI2C_DATA[23]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_DATA[23]~2_combout\ = (!\b2v_inst|u8|i2c_reset~0_combout\ & (\b2v_inst|u8|mI2C_DATA[23]~1_combout\ & ((!\b2v_inst|u8|Equal4~7_combout\) # (!\b2v_inst|u8|Equal4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|Equal4~4_combout\,
	datab => \b2v_inst|u8|i2c_reset~0_combout\,
	datac => \b2v_inst|u8|mI2C_DATA[23]~1_combout\,
	datad => \b2v_inst|u8|Equal4~7_combout\,
	combout => \b2v_inst|u8|mI2C_DATA[23]~2_combout\);

-- Location: FF_X96_Y28_N21
\b2v_inst|u8|mI2C_DATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux15~3_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(8));

-- Location: LCCOMB_X101_Y27_N30
\b2v_inst|u8|u0|SD[23]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD[23]~2_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(2) & (\b2v_inst|u8|u0|SD_COUNTER\(3) & (\b2v_inst|u8|u0|SD_COUNTER\(1) & \b2v_inst|u8|u0|SD_COUNTER\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(2),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(3),
	datac => \b2v_inst|u8|u0|SD_COUNTER\(1),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(4),
	combout => \b2v_inst|u8|u0|SD[23]~2_combout\);

-- Location: LCCOMB_X101_Y27_N12
\b2v_inst|u8|u0|SD[23]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD[23]~5_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(5) & (!\b2v_inst|u8|u0|SD_COUNTER\(0) & (\b2v_inst|u8|u0|SD[23]~2_combout\ & !\b2v_inst|u8|u0|SD_COUNTER\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(5),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(0),
	datac => \b2v_inst|u8|u0|SD[23]~2_combout\,
	datad => \b2v_inst|u8|u0|SD_COUNTER\(6),
	combout => \b2v_inst|u8|u0|SD[23]~5_combout\);

-- Location: LCCOMB_X98_Y27_N6
\b2v_inst|u8|u0|SD[23]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD[23]~4_combout\ = (!\b2v_inst|u8|i2c_reset~0_combout\ & (\b2v_inst|u8|u0|SD[23]~5_combout\ & ((!\b2v_inst|u8|Equal4~7_combout\) # (!\b2v_inst|u8|Equal4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|i2c_reset~0_combout\,
	datab => \b2v_inst|u8|Equal4~4_combout\,
	datac => \b2v_inst|u8|u0|SD[23]~5_combout\,
	datad => \b2v_inst|u8|Equal4~7_combout\,
	combout => \b2v_inst|u8|u0|SD[23]~4_combout\);

-- Location: FF_X98_Y27_N9
\b2v_inst|u8|u0|SD[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	asdata => \b2v_inst|u8|mI2C_DATA\(8),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(8));

-- Location: LCCOMB_X98_Y28_N8
\b2v_inst|u8|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~1_combout\ = (!\b2v_inst|u8|LUT_INDEX\(3) & !\b2v_inst|u8|LUT_INDEX\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|LUT_INDEX\(3),
	datad => \b2v_inst|u8|LUT_INDEX\(5),
	combout => \b2v_inst|u8|Mux12~1_combout\);

-- Location: LCCOMB_X98_Y28_N10
\b2v_inst|u8|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux8~0_combout\ = (!\b2v_inst|u8|LUT_INDEX\(4) & (!\b2v_inst|u8|LUT_INDEX\(1) & (\b2v_inst|u8|Mux12~1_combout\ & \b2v_inst|u8|LUT_INDEX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(4),
	datab => \b2v_inst|u8|LUT_INDEX\(1),
	datac => \b2v_inst|u8|Mux12~1_combout\,
	datad => \b2v_inst|u8|LUT_INDEX\(0),
	combout => \b2v_inst|u8|Mux8~0_combout\);

-- Location: LCCOMB_X97_Y26_N12
\b2v_inst|u8|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux10~2_combout\ = (!\b2v_inst|u8|LUT_INDEX\(4) & (\b2v_inst|u8|LUT_INDEX\(1) & !\b2v_inst|u8|LUT_INDEX\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(4),
	datac => \b2v_inst|u8|LUT_INDEX\(1),
	datad => \b2v_inst|u8|LUT_INDEX\(3),
	combout => \b2v_inst|u8|Mux10~2_combout\);

-- Location: LCCOMB_X98_Y26_N24
\b2v_inst|u8|mI2C_DATA[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_DATA[15]~3_combout\ = (\b2v_inst|u8|LUT_INDEX\(0)) # ((\b2v_inst|u8|LUT_INDEX\(2)) # ((\b2v_inst|u8|LUT_INDEX\(5)) # (!\b2v_inst|u8|Mux10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(0),
	datab => \b2v_inst|u8|LUT_INDEX\(2),
	datac => \b2v_inst|u8|LUT_INDEX\(5),
	datad => \b2v_inst|u8|Mux10~2_combout\,
	combout => \b2v_inst|u8|mI2C_DATA[15]~3_combout\);

-- Location: LCCOMB_X99_Y27_N20
\b2v_inst|u8|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux8~1_combout\ = (\b2v_inst|u8|Mux8~0_combout\) # ((\b2v_inst|u8|senosr_exposure\(15) & !\b2v_inst|u8|mI2C_DATA[15]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|senosr_exposure\(15),
	datac => \b2v_inst|u8|Mux8~0_combout\,
	datad => \b2v_inst|u8|mI2C_DATA[15]~3_combout\,
	combout => \b2v_inst|u8|Mux8~1_combout\);

-- Location: FF_X99_Y27_N21
\b2v_inst|u8|mI2C_DATA[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux8~1_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(15));

-- Location: FF_X98_Y27_N23
\b2v_inst|u8|u0|SD[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	asdata => \b2v_inst|u8|mI2C_DATA\(15),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(15));

-- Location: LCCOMB_X98_Y27_N22
\b2v_inst|u8|u0|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~0_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(0) & ((\b2v_inst|u8|u0|SD\(8)) # ((\b2v_inst|u8|u0|SD_COUNTER\(3))))) # (!\b2v_inst|u8|u0|SD_COUNTER\(0) & (((\b2v_inst|u8|u0|SD\(15)) # (!\b2v_inst|u8|u0|SD_COUNTER\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(0),
	datab => \b2v_inst|u8|u0|SD\(8),
	datac => \b2v_inst|u8|u0|SD\(15),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(3),
	combout => \b2v_inst|u8|u0|Mux0~0_combout\);

-- Location: LCCOMB_X97_Y26_N20
\b2v_inst|u8|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux1~0_combout\ = (!\b2v_inst|u8|LUT_INDEX\(1) & \b2v_inst|u8|LUT_INDEX\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|LUT_INDEX\(1),
	datad => \b2v_inst|u8|LUT_INDEX\(4),
	combout => \b2v_inst|u8|Mux1~0_combout\);

-- Location: LCCOMB_X98_Y26_N8
\b2v_inst|u8|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux16~0_combout\ = (!\b2v_inst|u8|LUT_INDEX\(0) & (!\b2v_inst|u8|LUT_INDEX\(2) & (!\b2v_inst|u8|senosr_exposure\(7) & \b2v_inst|u8|Mux10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(0),
	datab => \b2v_inst|u8|LUT_INDEX\(2),
	datac => \b2v_inst|u8|senosr_exposure\(7),
	datad => \b2v_inst|u8|Mux10~2_combout\,
	combout => \b2v_inst|u8|Mux16~0_combout\);

-- Location: LCCOMB_X97_Y26_N24
\b2v_inst|u8|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux16~1_combout\ = (\b2v_inst|u8|LUT_INDEX\(2) & (!\b2v_inst|u8|LUT_INDEX\(3) & ((\b2v_inst|u8|LUT_INDEX\(0)) # (\SW[9]~input_o\)))) # (!\b2v_inst|u8|LUT_INDEX\(2) & (\b2v_inst|u8|LUT_INDEX\(3) $ ((\b2v_inst|u8|LUT_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(2),
	datab => \b2v_inst|u8|LUT_INDEX\(3),
	datac => \b2v_inst|u8|LUT_INDEX\(0),
	datad => \SW[9]~input_o\,
	combout => \b2v_inst|u8|Mux16~1_combout\);

-- Location: LCCOMB_X98_Y26_N4
\b2v_inst|u8|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux16~2_combout\ = (\b2v_inst|u8|Mux16~0_combout\) # ((!\b2v_inst|u8|LUT_INDEX\(5) & (\b2v_inst|u8|Mux1~0_combout\ & \b2v_inst|u8|Mux16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(5),
	datab => \b2v_inst|u8|Mux1~0_combout\,
	datac => \b2v_inst|u8|Mux16~0_combout\,
	datad => \b2v_inst|u8|Mux16~1_combout\,
	combout => \b2v_inst|u8|Mux16~2_combout\);

-- Location: FF_X98_Y26_N5
\b2v_inst|u8|mI2C_DATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux16~2_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(7));

-- Location: LCCOMB_X99_Y27_N16
\b2v_inst|u8|u0|SD[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD[7]~feeder_combout\ = \b2v_inst|u8|mI2C_DATA\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|mI2C_DATA\(7),
	combout => \b2v_inst|u8|u0|SD[7]~feeder_combout\);

-- Location: FF_X99_Y27_N17
\b2v_inst|u8|u0|SD[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|SD[7]~feeder_combout\,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(7));

-- Location: LCCOMB_X96_Y28_N26
\b2v_inst|u8|Mux12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~5_combout\ = (\b2v_inst|u8|LUT_INDEX\(1)) # ((\b2v_inst|u8|LUT_INDEX\(5)) # (\b2v_inst|u8|LUT_INDEX\(3) $ (!\b2v_inst|u8|LUT_INDEX\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(3),
	datab => \b2v_inst|u8|LUT_INDEX\(1),
	datac => \b2v_inst|u8|LUT_INDEX\(5),
	datad => \b2v_inst|u8|LUT_INDEX\(4),
	combout => \b2v_inst|u8|Mux12~5_combout\);

-- Location: LCCOMB_X97_Y26_N22
\b2v_inst|u8|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~4_combout\ = (!\b2v_inst|u8|LUT_INDEX\(4) & (\b2v_inst|u8|LUT_INDEX\(1) & ((\b2v_inst|u8|LUT_INDEX\(3)) # (!\b2v_inst|u8|senosr_exposure\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(4),
	datab => \b2v_inst|u8|senosr_exposure\(6),
	datac => \b2v_inst|u8|LUT_INDEX\(1),
	datad => \b2v_inst|u8|LUT_INDEX\(3),
	combout => \b2v_inst|u8|Mux12~4_combout\);

-- Location: LCCOMB_X96_Y28_N8
\b2v_inst|u8|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux17~0_combout\ = (\b2v_inst|u8|LUT_INDEX\(2) & ((\b2v_inst|u8|LUT_INDEX\(0)) # ((!\b2v_inst|u8|Mux12~0_combout\)))) # (!\b2v_inst|u8|LUT_INDEX\(2) & (!\b2v_inst|u8|LUT_INDEX\(0) & (\b2v_inst|u8|Mux12~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(2),
	datab => \b2v_inst|u8|LUT_INDEX\(0),
	datac => \b2v_inst|u8|Mux12~4_combout\,
	datad => \b2v_inst|u8|Mux12~0_combout\,
	combout => \b2v_inst|u8|Mux17~0_combout\);

-- Location: LCCOMB_X96_Y28_N16
\b2v_inst|u8|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux17~1_combout\ = (\b2v_inst|u8|LUT_INDEX\(0) & ((\b2v_inst|u8|Mux17~0_combout\ & (!\b2v_inst|u8|Mux12~5_combout\)) # (!\b2v_inst|u8|Mux17~0_combout\ & ((\b2v_inst|u8|Mux14~0_combout\))))) # (!\b2v_inst|u8|LUT_INDEX\(0) & 
-- (((\b2v_inst|u8|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|Mux12~5_combout\,
	datab => \b2v_inst|u8|LUT_INDEX\(0),
	datac => \b2v_inst|u8|Mux17~0_combout\,
	datad => \b2v_inst|u8|Mux14~0_combout\,
	combout => \b2v_inst|u8|Mux17~1_combout\);

-- Location: FF_X96_Y28_N17
\b2v_inst|u8|mI2C_DATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux17~1_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(6));

-- Location: FF_X99_Y27_N27
\b2v_inst|u8|u0|SD[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	asdata => \b2v_inst|u8|mI2C_DATA\(6),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(6));

-- Location: LCCOMB_X98_Y26_N2
\b2v_inst|u8|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux10~3_combout\ = (!\b2v_inst|u8|LUT_INDEX\(0) & (!\b2v_inst|u8|LUT_INDEX\(2) & (\b2v_inst|u8|senosr_exposure\(13) & \b2v_inst|u8|Mux10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(0),
	datab => \b2v_inst|u8|LUT_INDEX\(2),
	datac => \b2v_inst|u8|senosr_exposure\(13),
	datad => \b2v_inst|u8|Mux10~2_combout\,
	combout => \b2v_inst|u8|Mux10~3_combout\);

-- Location: FF_X98_Y26_N3
\b2v_inst|u8|mI2C_DATA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux10~3_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(13));

-- Location: LCCOMB_X98_Y27_N2
\b2v_inst|u8|u0|SD[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD[13]~feeder_combout\ = \b2v_inst|u8|mI2C_DATA\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|mI2C_DATA\(13),
	combout => \b2v_inst|u8|u0|SD[13]~feeder_combout\);

-- Location: FF_X98_Y27_N3
\b2v_inst|u8|u0|SD[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|SD[13]~feeder_combout\,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(13));

-- Location: LCCOMB_X99_Y27_N4
\b2v_inst|u8|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux9~0_combout\ = (\b2v_inst|u8|senosr_exposure\(14) & (((!\b2v_inst|u8|LUT_INDEX\(2) & \b2v_inst|u8|Mux8~0_combout\)) # (!\b2v_inst|u8|mI2C_DATA[15]~3_combout\))) # (!\b2v_inst|u8|senosr_exposure\(14) & (!\b2v_inst|u8|LUT_INDEX\(2) & 
-- (\b2v_inst|u8|Mux8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|senosr_exposure\(14),
	datab => \b2v_inst|u8|LUT_INDEX\(2),
	datac => \b2v_inst|u8|Mux8~0_combout\,
	datad => \b2v_inst|u8|mI2C_DATA[15]~3_combout\,
	combout => \b2v_inst|u8|Mux9~0_combout\);

-- Location: FF_X99_Y27_N5
\b2v_inst|u8|mI2C_DATA[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux9~0_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(14));

-- Location: FF_X99_Y27_N1
\b2v_inst|u8|u0|SD[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	asdata => \b2v_inst|u8|mI2C_DATA\(14),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(14));

-- Location: LCCOMB_X99_Y27_N0
\b2v_inst|u8|u0|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~6_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(0) & (((\b2v_inst|u8|u0|SD\(14) & \b2v_inst|u8|u0|SD_COUNTER\(3))))) # (!\b2v_inst|u8|u0|SD_COUNTER\(0) & ((\b2v_inst|u8|u0|SD\(13)) # ((!\b2v_inst|u8|u0|SD_COUNTER\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD\(13),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(0),
	datac => \b2v_inst|u8|u0|SD\(14),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(3),
	combout => \b2v_inst|u8|u0|Mux0~6_combout\);

-- Location: LCCOMB_X99_Y27_N26
\b2v_inst|u8|u0|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~7_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(3) & (((\b2v_inst|u8|u0|Mux0~6_combout\)))) # (!\b2v_inst|u8|u0|SD_COUNTER\(3) & ((\b2v_inst|u8|u0|Mux0~6_combout\ & ((\b2v_inst|u8|u0|SD\(6)))) # (!\b2v_inst|u8|u0|Mux0~6_combout\ & 
-- (\b2v_inst|u8|u0|SD\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(3),
	datab => \b2v_inst|u8|u0|SD\(7),
	datac => \b2v_inst|u8|u0|SD\(6),
	datad => \b2v_inst|u8|u0|Mux0~6_combout\,
	combout => \b2v_inst|u8|u0|Mux0~7_combout\);

-- Location: LCCOMB_X98_Y28_N16
\b2v_inst|u8|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~2_combout\ = (!\b2v_inst|u8|LUT_INDEX\(3) & (\b2v_inst|u8|LUT_INDEX\(1) & (!\b2v_inst|u8|LUT_INDEX\(4) & !\b2v_inst|u8|senosr_exposure\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(3),
	datab => \b2v_inst|u8|LUT_INDEX\(1),
	datac => \b2v_inst|u8|LUT_INDEX\(4),
	datad => \b2v_inst|u8|senosr_exposure\(10),
	combout => \b2v_inst|u8|Mux12~2_combout\);

-- Location: LCCOMB_X98_Y28_N6
\b2v_inst|u8|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux13~0_combout\ = (\b2v_inst|u8|LUT_INDEX\(0) & ((\b2v_inst|u8|LUT_INDEX\(2)) # ((\b2v_inst|u8|Mux14~0_combout\)))) # (!\b2v_inst|u8|LUT_INDEX\(0) & (!\b2v_inst|u8|LUT_INDEX\(2) & ((\b2v_inst|u8|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(0),
	datab => \b2v_inst|u8|LUT_INDEX\(2),
	datac => \b2v_inst|u8|Mux14~0_combout\,
	datad => \b2v_inst|u8|Mux12~2_combout\,
	combout => \b2v_inst|u8|Mux13~0_combout\);

-- Location: LCCOMB_X99_Y27_N24
\b2v_inst|u8|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux13~1_combout\ = (\b2v_inst|u8|LUT_INDEX\(2) & (\b2v_inst|u8|Mux14~0_combout\ & (\SW[9]~input_o\ $ (!\b2v_inst|u8|Mux13~0_combout\)))) # (!\b2v_inst|u8|LUT_INDEX\(2) & (((\b2v_inst|u8|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \b2v_inst|u8|LUT_INDEX\(2),
	datac => \b2v_inst|u8|Mux14~0_combout\,
	datad => \b2v_inst|u8|Mux13~0_combout\,
	combout => \b2v_inst|u8|Mux13~1_combout\);

-- Location: FF_X99_Y27_N25
\b2v_inst|u8|mI2C_DATA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux13~1_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(10));

-- Location: LCCOMB_X99_Y27_N18
\b2v_inst|u8|u0|SD[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD[10]~feeder_combout\ = \b2v_inst|u8|mI2C_DATA\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|mI2C_DATA\(10),
	combout => \b2v_inst|u8|u0|SD[10]~feeder_combout\);

-- Location: FF_X99_Y27_N19
\b2v_inst|u8|u0|SD[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|SD[10]~feeder_combout\,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(10));

-- Location: LCCOMB_X99_Y27_N28
\b2v_inst|u8|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux14~1_combout\ = \b2v_inst|u8|LUT_INDEX\(0) $ (\b2v_inst|u8|LUT_INDEX\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|LUT_INDEX\(0),
	datad => \b2v_inst|u8|LUT_INDEX\(2),
	combout => \b2v_inst|u8|Mux14~1_combout\);

-- Location: LCCOMB_X99_Y27_N30
\b2v_inst|u8|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux14~2_combout\ = (\b2v_inst|u8|senosr_exposure\(9) & (\b2v_inst|u8|Mux14~1_combout\ & (\b2v_inst|u8|Mux14~0_combout\))) # (!\b2v_inst|u8|senosr_exposure\(9) & (((\b2v_inst|u8|Mux14~1_combout\ & \b2v_inst|u8|Mux14~0_combout\)) # 
-- (!\b2v_inst|u8|mI2C_DATA[15]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|senosr_exposure\(9),
	datab => \b2v_inst|u8|Mux14~1_combout\,
	datac => \b2v_inst|u8|Mux14~0_combout\,
	datad => \b2v_inst|u8|mI2C_DATA[15]~3_combout\,
	combout => \b2v_inst|u8|Mux14~2_combout\);

-- Location: FF_X99_Y27_N31
\b2v_inst|u8|mI2C_DATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux14~2_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(9));

-- Location: FF_X99_Y27_N7
\b2v_inst|u8|u0|SD[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	asdata => \b2v_inst|u8|mI2C_DATA\(9),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(9));

-- Location: LCCOMB_X95_Y27_N16
\b2v_inst|u8|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux7~1_combout\ = (\b2v_inst|u8|LUT_INDEX\(2)) # ((\b2v_inst|u8|LUT_INDEX\(1) & ((\b2v_inst|u8|LUT_INDEX\(4)) # (!\b2v_inst|u8|LUT_INDEX\(0)))) # (!\b2v_inst|u8|LUT_INDEX\(1) & ((\b2v_inst|u8|LUT_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(4),
	datab => \b2v_inst|u8|LUT_INDEX\(2),
	datac => \b2v_inst|u8|LUT_INDEX\(1),
	datad => \b2v_inst|u8|LUT_INDEX\(0),
	combout => \b2v_inst|u8|Mux7~1_combout\);

-- Location: LCCOMB_X95_Y27_N18
\b2v_inst|u8|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux7~0_combout\ = (\b2v_inst|u8|LUT_INDEX\(4) & (\b2v_inst|u8|LUT_INDEX\(0) $ (((!\b2v_inst|u8|LUT_INDEX\(1)) # (!\b2v_inst|u8|LUT_INDEX\(2)))))) # (!\b2v_inst|u8|LUT_INDEX\(4) & (\b2v_inst|u8|LUT_INDEX\(1) & ((!\b2v_inst|u8|LUT_INDEX\(0)) # 
-- (!\b2v_inst|u8|LUT_INDEX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(4),
	datab => \b2v_inst|u8|LUT_INDEX\(2),
	datac => \b2v_inst|u8|LUT_INDEX\(1),
	datad => \b2v_inst|u8|LUT_INDEX\(0),
	combout => \b2v_inst|u8|Mux7~0_combout\);

-- Location: LCCOMB_X95_Y27_N26
\b2v_inst|u8|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux7~2_combout\ = (\b2v_inst|u8|LUT_INDEX\(3) & (!\b2v_inst|u8|Mux7~1_combout\)) # (!\b2v_inst|u8|LUT_INDEX\(3) & ((\b2v_inst|u8|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|Mux7~1_combout\,
	datac => \b2v_inst|u8|LUT_INDEX\(3),
	datad => \b2v_inst|u8|Mux7~0_combout\,
	combout => \b2v_inst|u8|Mux7~2_combout\);

-- Location: FF_X95_Y27_N27
\b2v_inst|u8|mI2C_DATA[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux7~2_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(16));

-- Location: LCCOMB_X99_Y27_N22
\b2v_inst|u8|u0|SD[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD[16]~feeder_combout\ = \b2v_inst|u8|mI2C_DATA\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|mI2C_DATA\(16),
	combout => \b2v_inst|u8|u0|SD[16]~feeder_combout\);

-- Location: FF_X99_Y27_N23
\b2v_inst|u8|u0|SD[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|SD[16]~feeder_combout\,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(16));

-- Location: LCCOMB_X95_Y27_N2
\b2v_inst|u8|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux6~0_combout\ = (\b2v_inst|u8|LUT_INDEX\(1) & (\b2v_inst|u8|LUT_INDEX\(4) & ((!\b2v_inst|u8|LUT_INDEX\(3))))) # (!\b2v_inst|u8|LUT_INDEX\(1) & (\b2v_inst|u8|LUT_INDEX\(4) $ (((\b2v_inst|u8|LUT_INDEX\(2)) # (\b2v_inst|u8|LUT_INDEX\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(4),
	datab => \b2v_inst|u8|LUT_INDEX\(1),
	datac => \b2v_inst|u8|LUT_INDEX\(2),
	datad => \b2v_inst|u8|LUT_INDEX\(3),
	combout => \b2v_inst|u8|Mux6~0_combout\);

-- Location: LCCOMB_X95_Y27_N24
\b2v_inst|u8|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux6~1_combout\ = (\b2v_inst|u8|LUT_INDEX\(3) & (\b2v_inst|u8|Mux6~0_combout\ & (\b2v_inst|u8|LUT_INDEX\(0) $ (\b2v_inst|u8|LUT_INDEX\(2))))) # (!\b2v_inst|u8|LUT_INDEX\(3) & ((\b2v_inst|u8|LUT_INDEX\(0) & ((\b2v_inst|u8|Mux6~0_combout\))) # 
-- (!\b2v_inst|u8|LUT_INDEX\(0) & (\b2v_inst|u8|LUT_INDEX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(3),
	datab => \b2v_inst|u8|LUT_INDEX\(0),
	datac => \b2v_inst|u8|LUT_INDEX\(2),
	datad => \b2v_inst|u8|Mux6~0_combout\,
	combout => \b2v_inst|u8|Mux6~1_combout\);

-- Location: FF_X95_Y27_N25
\b2v_inst|u8|mI2C_DATA[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux6~1_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(17));

-- Location: FF_X99_Y27_N13
\b2v_inst|u8|u0|SD[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	asdata => \b2v_inst|u8|mI2C_DATA\(17),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(17));

-- Location: LCCOMB_X99_Y27_N12
\b2v_inst|u8|u0|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~1_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(0) & (((\b2v_inst|u8|u0|SD\(17) & \b2v_inst|u8|u0|SD_COUNTER\(3))))) # (!\b2v_inst|u8|u0|SD_COUNTER\(0) & ((\b2v_inst|u8|u0|SD\(16)) # ((!\b2v_inst|u8|u0|SD_COUNTER\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD\(16),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(0),
	datac => \b2v_inst|u8|u0|SD\(17),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(3),
	combout => \b2v_inst|u8|u0|Mux0~1_combout\);

-- Location: LCCOMB_X99_Y27_N6
\b2v_inst|u8|u0|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~2_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(3) & (((\b2v_inst|u8|u0|Mux0~1_combout\)))) # (!\b2v_inst|u8|u0|SD_COUNTER\(3) & ((\b2v_inst|u8|u0|Mux0~1_combout\ & ((\b2v_inst|u8|u0|SD\(9)))) # (!\b2v_inst|u8|u0|Mux0~1_combout\ & 
-- (\b2v_inst|u8|u0|SD\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(3),
	datab => \b2v_inst|u8|u0|SD\(10),
	datac => \b2v_inst|u8|u0|SD\(9),
	datad => \b2v_inst|u8|u0|Mux0~1_combout\,
	combout => \b2v_inst|u8|u0|Mux0~2_combout\);

-- Location: LCCOMB_X97_Y26_N14
\b2v_inst|u8|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux11~0_combout\ = (!\b2v_inst|u8|LUT_INDEX\(2) & (\b2v_inst|u8|LUT_INDEX\(3) & (\b2v_inst|u8|LUT_INDEX\(1) & !\b2v_inst|u8|LUT_INDEX\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(2),
	datab => \b2v_inst|u8|LUT_INDEX\(3),
	datac => \b2v_inst|u8|LUT_INDEX\(1),
	datad => \b2v_inst|u8|LUT_INDEX\(4),
	combout => \b2v_inst|u8|Mux11~0_combout\);

-- Location: LCCOMB_X98_Y26_N30
\b2v_inst|u8|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux11~1_combout\ = (!\b2v_inst|u8|LUT_INDEX\(5) & \b2v_inst|u8|LUT_INDEX\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|LUT_INDEX\(5),
	datad => \b2v_inst|u8|LUT_INDEX\(0),
	combout => \b2v_inst|u8|Mux11~1_combout\);

-- Location: LCCOMB_X98_Y26_N18
\b2v_inst|u8|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux11~2_combout\ = (\b2v_inst|u8|Mux11~0_combout\ & ((\b2v_inst|u8|Mux11~1_combout\) # ((\b2v_inst|u8|senosr_exposure\(12) & !\b2v_inst|u8|mI2C_DATA[15]~3_combout\)))) # (!\b2v_inst|u8|Mux11~0_combout\ & (\b2v_inst|u8|senosr_exposure\(12) & 
-- ((!\b2v_inst|u8|mI2C_DATA[15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|Mux11~0_combout\,
	datab => \b2v_inst|u8|senosr_exposure\(12),
	datac => \b2v_inst|u8|Mux11~1_combout\,
	datad => \b2v_inst|u8|mI2C_DATA[15]~3_combout\,
	combout => \b2v_inst|u8|Mux11~2_combout\);

-- Location: FF_X98_Y26_N19
\b2v_inst|u8|mI2C_DATA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux11~2_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(12));

-- Location: LCCOMB_X99_Y27_N14
\b2v_inst|u8|u0|SD[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD[12]~feeder_combout\ = \b2v_inst|u8|mI2C_DATA\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|mI2C_DATA\(12),
	combout => \b2v_inst|u8|u0|SD[12]~feeder_combout\);

-- Location: FF_X99_Y27_N15
\b2v_inst|u8|u0|SD[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|SD[12]~feeder_combout\,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(12));

-- Location: LCCOMB_X96_Y28_N14
\b2v_inst|u8|Mux12~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~23_combout\ = (\b2v_inst|u8|LUT_INDEX\(2) & (((!\b2v_inst|u8|Mux12~0_combout\)))) # (!\b2v_inst|u8|LUT_INDEX\(2) & (\b2v_inst|u8|senosr_exposure\(11) & (\b2v_inst|u8|Mux10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(2),
	datab => \b2v_inst|u8|senosr_exposure\(11),
	datac => \b2v_inst|u8|Mux10~2_combout\,
	datad => \b2v_inst|u8|Mux12~0_combout\,
	combout => \b2v_inst|u8|Mux12~23_combout\);

-- Location: LCCOMB_X96_Y28_N22
\b2v_inst|u8|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~3_combout\ = (\b2v_inst|u8|LUT_INDEX\(5)) # ((\b2v_inst|u8|LUT_INDEX\(1) & ((\b2v_inst|u8|LUT_INDEX\(4)) # (!\b2v_inst|u8|LUT_INDEX\(3)))) # (!\b2v_inst|u8|LUT_INDEX\(1) & ((\b2v_inst|u8|LUT_INDEX\(3)) # (!\b2v_inst|u8|LUT_INDEX\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(5),
	datab => \b2v_inst|u8|LUT_INDEX\(1),
	datac => \b2v_inst|u8|LUT_INDEX\(3),
	datad => \b2v_inst|u8|LUT_INDEX\(4),
	combout => \b2v_inst|u8|Mux12~3_combout\);

-- Location: LCCOMB_X96_Y28_N30
\b2v_inst|u8|Mux12~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~24_combout\ = (\b2v_inst|u8|LUT_INDEX\(2) & (\b2v_inst|u8|LUT_INDEX\(0) & (\b2v_inst|u8|Mux12~23_combout\))) # (!\b2v_inst|u8|LUT_INDEX\(2) & ((\b2v_inst|u8|LUT_INDEX\(0) & ((!\b2v_inst|u8|Mux12~3_combout\))) # 
-- (!\b2v_inst|u8|LUT_INDEX\(0) & (\b2v_inst|u8|Mux12~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(2),
	datab => \b2v_inst|u8|LUT_INDEX\(0),
	datac => \b2v_inst|u8|Mux12~23_combout\,
	datad => \b2v_inst|u8|Mux12~3_combout\,
	combout => \b2v_inst|u8|Mux12~24_combout\);

-- Location: FF_X96_Y28_N31
\b2v_inst|u8|mI2C_DATA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux12~24_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(11));

-- Location: FF_X99_Y27_N9
\b2v_inst|u8|u0|SD[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	asdata => \b2v_inst|u8|mI2C_DATA\(11),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(11));

-- Location: LCCOMB_X95_Y27_N0
\b2v_inst|u8|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux5~0_combout\ = (\b2v_inst|u8|LUT_INDEX\(4) & (!\b2v_inst|u8|LUT_INDEX\(1) & (!\b2v_inst|u8|LUT_INDEX\(3) & \b2v_inst|u8|LUT_INDEX\(0)))) # (!\b2v_inst|u8|LUT_INDEX\(4) & (\b2v_inst|u8|LUT_INDEX\(1) $ (((\b2v_inst|u8|LUT_INDEX\(3)) # 
-- (!\b2v_inst|u8|LUT_INDEX\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(4),
	datab => \b2v_inst|u8|LUT_INDEX\(1),
	datac => \b2v_inst|u8|LUT_INDEX\(3),
	datad => \b2v_inst|u8|LUT_INDEX\(0),
	combout => \b2v_inst|u8|Mux5~0_combout\);

-- Location: LCCOMB_X95_Y27_N22
\b2v_inst|u8|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux5~1_combout\ = (\b2v_inst|u8|Mux5~0_combout\ & (\b2v_inst|u8|LUT_INDEX\(3) $ (((\b2v_inst|u8|LUT_INDEX\(1)) # (\b2v_inst|u8|LUT_INDEX\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(3),
	datab => \b2v_inst|u8|LUT_INDEX\(1),
	datac => \b2v_inst|u8|LUT_INDEX\(2),
	datad => \b2v_inst|u8|Mux5~0_combout\,
	combout => \b2v_inst|u8|Mux5~1_combout\);

-- Location: FF_X95_Y27_N23
\b2v_inst|u8|mI2C_DATA[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux5~1_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(18));

-- Location: LCCOMB_X99_Y27_N10
\b2v_inst|u8|u0|SD[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD[18]~feeder_combout\ = \b2v_inst|u8|mI2C_DATA\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|mI2C_DATA\(18),
	combout => \b2v_inst|u8|u0|SD[18]~feeder_combout\);

-- Location: FF_X99_Y27_N11
\b2v_inst|u8|u0|SD[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|SD[18]~feeder_combout\,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(18));

-- Location: LCCOMB_X97_Y26_N30
\b2v_inst|u8|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux4~0_combout\ = (\b2v_inst|u8|LUT_INDEX\(2) & ((\b2v_inst|u8|LUT_INDEX\(0) & ((!\b2v_inst|u8|LUT_INDEX\(3)))) # (!\b2v_inst|u8|LUT_INDEX\(0) & (\b2v_inst|u8|LUT_INDEX\(1))))) # (!\b2v_inst|u8|LUT_INDEX\(2) & ((\b2v_inst|u8|LUT_INDEX\(1) & 
-- (!\b2v_inst|u8|LUT_INDEX\(0) & !\b2v_inst|u8|LUT_INDEX\(3))) # (!\b2v_inst|u8|LUT_INDEX\(1) & ((\b2v_inst|u8|LUT_INDEX\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(2),
	datab => \b2v_inst|u8|LUT_INDEX\(1),
	datac => \b2v_inst|u8|LUT_INDEX\(0),
	datad => \b2v_inst|u8|LUT_INDEX\(3),
	combout => \b2v_inst|u8|Mux4~0_combout\);

-- Location: LCCOMB_X97_Y26_N6
\b2v_inst|u8|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux1~1_combout\ = (!\b2v_inst|u8|LUT_INDEX\(2) & (\b2v_inst|u8|LUT_INDEX\(3) & (!\b2v_inst|u8|LUT_INDEX\(0) & \b2v_inst|u8|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(2),
	datab => \b2v_inst|u8|LUT_INDEX\(3),
	datac => \b2v_inst|u8|LUT_INDEX\(0),
	datad => \b2v_inst|u8|Mux1~0_combout\,
	combout => \b2v_inst|u8|Mux1~1_combout\);

-- Location: LCCOMB_X97_Y26_N16
\b2v_inst|u8|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux4~1_combout\ = (\b2v_inst|u8|Mux1~1_combout\) # ((!\b2v_inst|u8|LUT_INDEX\(4) & \b2v_inst|u8|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(4),
	datac => \b2v_inst|u8|Mux4~0_combout\,
	datad => \b2v_inst|u8|Mux1~1_combout\,
	combout => \b2v_inst|u8|Mux4~1_combout\);

-- Location: FF_X97_Y26_N17
\b2v_inst|u8|mI2C_DATA[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux4~1_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(19));

-- Location: FF_X99_Y27_N3
\b2v_inst|u8|u0|SD[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	asdata => \b2v_inst|u8|mI2C_DATA\(19),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(19));

-- Location: LCCOMB_X99_Y27_N2
\b2v_inst|u8|u0|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~3_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(0) & (((\b2v_inst|u8|u0|SD\(19) & \b2v_inst|u8|u0|SD_COUNTER\(3))))) # (!\b2v_inst|u8|u0|SD_COUNTER\(0) & ((\b2v_inst|u8|u0|SD\(18)) # ((!\b2v_inst|u8|u0|SD_COUNTER\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD\(18),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(0),
	datac => \b2v_inst|u8|u0|SD\(19),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(3),
	combout => \b2v_inst|u8|u0|Mux0~3_combout\);

-- Location: LCCOMB_X99_Y27_N8
\b2v_inst|u8|u0|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~4_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(3) & (((\b2v_inst|u8|u0|Mux0~3_combout\)))) # (!\b2v_inst|u8|u0|SD_COUNTER\(3) & ((\b2v_inst|u8|u0|Mux0~3_combout\ & ((\b2v_inst|u8|u0|SD\(11)))) # (!\b2v_inst|u8|u0|Mux0~3_combout\ & 
-- (\b2v_inst|u8|u0|SD\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(3),
	datab => \b2v_inst|u8|u0|SD\(12),
	datac => \b2v_inst|u8|u0|SD\(11),
	datad => \b2v_inst|u8|u0|Mux0~3_combout\,
	combout => \b2v_inst|u8|u0|Mux0~4_combout\);

-- Location: LCCOMB_X100_Y27_N0
\b2v_inst|u8|u0|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~5_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(1) & (\b2v_inst|u8|u0|SD_COUNTER\(2) & ((\b2v_inst|u8|u0|Mux0~4_combout\)))) # (!\b2v_inst|u8|u0|SD_COUNTER\(1) & (((\b2v_inst|u8|u0|Mux0~2_combout\)) # (!\b2v_inst|u8|u0|SD_COUNTER\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(1),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(2),
	datac => \b2v_inst|u8|u0|Mux0~2_combout\,
	datad => \b2v_inst|u8|u0|Mux0~4_combout\,
	combout => \b2v_inst|u8|u0|Mux0~5_combout\);

-- Location: LCCOMB_X100_Y27_N30
\b2v_inst|u8|u0|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~8_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(2) & (((\b2v_inst|u8|u0|Mux0~5_combout\)))) # (!\b2v_inst|u8|u0|SD_COUNTER\(2) & ((\b2v_inst|u8|u0|Mux0~5_combout\ & ((\b2v_inst|u8|u0|Mux0~7_combout\))) # (!\b2v_inst|u8|u0|Mux0~5_combout\ & 
-- (\b2v_inst|u8|u0|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|Mux0~0_combout\,
	datab => \b2v_inst|u8|u0|SD_COUNTER\(2),
	datac => \b2v_inst|u8|u0|Mux0~7_combout\,
	datad => \b2v_inst|u8|u0|Mux0~5_combout\,
	combout => \b2v_inst|u8|u0|Mux0~8_combout\);

-- Location: LCCOMB_X100_Y27_N10
\b2v_inst|u8|u0|Mux0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~18_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(3) & ((\b2v_inst|u8|u0|SD_COUNTER\(1)) # (!\b2v_inst|u8|u0|SDO~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|u0|SDO~q\,
	datac => \b2v_inst|u8|u0|SD_COUNTER\(1),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(3),
	combout => \b2v_inst|u8|u0|Mux0~18_combout\);

-- Location: LCCOMB_X100_Y27_N12
\b2v_inst|u8|u0|Mux0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~19_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(2) & ((\b2v_inst|u8|u0|SD_COUNTER\(0) & (\b2v_inst|u8|u0|Mux0~18_combout\)) # (!\b2v_inst|u8|u0|SD_COUNTER\(0) & ((!\b2v_inst|u8|u0|Mux0~17_combout\))))) # (!\b2v_inst|u8|u0|SD_COUNTER\(2) & 
-- (((!\b2v_inst|u8|u0|SD_COUNTER\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|Mux0~18_combout\,
	datab => \b2v_inst|u8|u0|SD_COUNTER\(2),
	datac => \b2v_inst|u8|u0|SD_COUNTER\(0),
	datad => \b2v_inst|u8|u0|Mux0~17_combout\,
	combout => \b2v_inst|u8|u0|Mux0~19_combout\);

-- Location: FF_X97_Y26_N7
\b2v_inst|u8|mI2C_DATA[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux1~1_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(22));

-- Location: LCCOMB_X98_Y27_N24
\b2v_inst|u8|u0|SD[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD[22]~feeder_combout\ = \b2v_inst|u8|mI2C_DATA\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|mI2C_DATA\(22),
	combout => \b2v_inst|u8|u0|SD[22]~feeder_combout\);

-- Location: FF_X98_Y27_N25
\b2v_inst|u8|u0|SD[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|SD[22]~feeder_combout\,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(22));

-- Location: LCCOMB_X95_Y27_N8
\b2v_inst|u8|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux3~0_combout\ = (\b2v_inst|u8|LUT_INDEX\(3) & ((\b2v_inst|u8|LUT_INDEX\(1) & ((!\b2v_inst|u8|LUT_INDEX\(0)) # (!\b2v_inst|u8|LUT_INDEX\(2)))) # (!\b2v_inst|u8|LUT_INDEX\(1) & (\b2v_inst|u8|LUT_INDEX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(3),
	datab => \b2v_inst|u8|LUT_INDEX\(1),
	datac => \b2v_inst|u8|LUT_INDEX\(2),
	datad => \b2v_inst|u8|LUT_INDEX\(0),
	combout => \b2v_inst|u8|Mux3~0_combout\);

-- Location: FF_X95_Y27_N9
\b2v_inst|u8|mI2C_DATA[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux3~0_combout\,
	sclr => \b2v_inst|u8|LUT_INDEX\(4),
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(20));

-- Location: FF_X98_Y27_N13
\b2v_inst|u8|u0|SD[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	asdata => \b2v_inst|u8|mI2C_DATA\(20),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(20));

-- Location: LCCOMB_X98_Y27_N12
\b2v_inst|u8|u0|Mux0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~20_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(3)) # ((\b2v_inst|u8|u0|SD_COUNTER\(1) & (\b2v_inst|u8|u0|SD\(22))) # (!\b2v_inst|u8|u0|SD_COUNTER\(1) & ((\b2v_inst|u8|u0|SD\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(3),
	datab => \b2v_inst|u8|u0|SD\(22),
	datac => \b2v_inst|u8|u0|SD\(20),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(1),
	combout => \b2v_inst|u8|u0|Mux0~20_combout\);

-- Location: LCCOMB_X95_Y27_N14
\b2v_inst|u8|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux0~0_combout\ = (\b2v_inst|u8|LUT_INDEX\(4) & (!\b2v_inst|u8|LUT_INDEX\(1) & (!\b2v_inst|u8|LUT_INDEX\(2) & !\b2v_inst|u8|LUT_INDEX\(3)))) # (!\b2v_inst|u8|LUT_INDEX\(4) & (\b2v_inst|u8|LUT_INDEX\(1) & (\b2v_inst|u8|LUT_INDEX\(2) & 
-- \b2v_inst|u8|LUT_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(4),
	datab => \b2v_inst|u8|LUT_INDEX\(1),
	datac => \b2v_inst|u8|LUT_INDEX\(2),
	datad => \b2v_inst|u8|LUT_INDEX\(3),
	combout => \b2v_inst|u8|Mux0~0_combout\);

-- Location: FF_X95_Y27_N15
\b2v_inst|u8|mI2C_DATA[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux0~0_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(23));

-- Location: FF_X98_Y27_N27
\b2v_inst|u8|u0|SD[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	asdata => \b2v_inst|u8|mI2C_DATA\(23),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(23));

-- Location: LCCOMB_X95_Y27_N10
\b2v_inst|u8|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux2~0_combout\ = (\b2v_inst|u8|LUT_INDEX\(4) & (\b2v_inst|u8|LUT_INDEX\(2) $ ((!\b2v_inst|u8|LUT_INDEX\(3))))) # (!\b2v_inst|u8|LUT_INDEX\(4) & ((\b2v_inst|u8|LUT_INDEX\(0) & (!\b2v_inst|u8|LUT_INDEX\(2))) # (!\b2v_inst|u8|LUT_INDEX\(0) & 
-- ((\b2v_inst|u8|LUT_INDEX\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(4),
	datab => \b2v_inst|u8|LUT_INDEX\(2),
	datac => \b2v_inst|u8|LUT_INDEX\(3),
	datad => \b2v_inst|u8|LUT_INDEX\(0),
	combout => \b2v_inst|u8|Mux2~0_combout\);

-- Location: LCCOMB_X95_Y27_N28
\b2v_inst|u8|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux2~1_combout\ = (\b2v_inst|u8|LUT_INDEX\(1) & (\b2v_inst|u8|LUT_INDEX\(2) & !\b2v_inst|u8|Mux2~0_combout\)) # (!\b2v_inst|u8|LUT_INDEX\(1) & (!\b2v_inst|u8|LUT_INDEX\(2) & \b2v_inst|u8|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|LUT_INDEX\(1),
	datac => \b2v_inst|u8|LUT_INDEX\(2),
	datad => \b2v_inst|u8|Mux2~0_combout\,
	combout => \b2v_inst|u8|Mux2~1_combout\);

-- Location: FF_X95_Y27_N29
\b2v_inst|u8|mI2C_DATA[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux2~1_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(21));

-- Location: FF_X98_Y27_N31
\b2v_inst|u8|u0|SD[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	asdata => \b2v_inst|u8|mI2C_DATA\(21),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(21));

-- Location: LCCOMB_X98_Y27_N30
\b2v_inst|u8|u0|Mux0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~16_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(3) & (((!\b2v_inst|u8|u0|SD_COUNTER\(1))))) # (!\b2v_inst|u8|u0|SD_COUNTER\(3) & ((\b2v_inst|u8|u0|SD_COUNTER\(1) & (\b2v_inst|u8|u0|SD\(23))) # (!\b2v_inst|u8|u0|SD_COUNTER\(1) & 
-- ((\b2v_inst|u8|u0|SD\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(3),
	datab => \b2v_inst|u8|u0|SD\(23),
	datac => \b2v_inst|u8|u0|SD\(21),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(1),
	combout => \b2v_inst|u8|u0|Mux0~16_combout\);

-- Location: LCCOMB_X100_Y27_N14
\b2v_inst|u8|u0|Mux0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~21_combout\ = (\b2v_inst|u8|u0|Mux0~19_combout\ & ((\b2v_inst|u8|u0|SD_COUNTER\(2)) # ((\b2v_inst|u8|u0|Mux0~20_combout\)))) # (!\b2v_inst|u8|u0|Mux0~19_combout\ & (!\b2v_inst|u8|u0|SD_COUNTER\(2) & 
-- ((\b2v_inst|u8|u0|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|Mux0~19_combout\,
	datab => \b2v_inst|u8|u0|SD_COUNTER\(2),
	datac => \b2v_inst|u8|u0|Mux0~20_combout\,
	datad => \b2v_inst|u8|u0|Mux0~16_combout\,
	combout => \b2v_inst|u8|u0|Mux0~21_combout\);

-- Location: LCCOMB_X100_Y27_N4
\b2v_inst|u8|u0|Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~13_combout\ = ((!\b2v_inst|u8|u0|SD_COUNTER\(0) & (\b2v_inst|u8|u0|SD_COUNTER\(1) & \b2v_inst|u8|u0|SD_COUNTER\(2)))) # (!\b2v_inst|u8|u0|SDO~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(0),
	datab => \b2v_inst|u8|u0|SDO~q\,
	datac => \b2v_inst|u8|u0|SD_COUNTER\(1),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(2),
	combout => \b2v_inst|u8|u0|Mux0~13_combout\);

-- Location: LCCOMB_X100_Y27_N26
\b2v_inst|u8|u0|Mux0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~14_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(3) & ((!\b2v_inst|u8|u0|SD_COUNTER\(2)))) # (!\b2v_inst|u8|u0|SD_COUNTER\(3) & (\b2v_inst|u8|u0|Mux0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(3),
	datac => \b2v_inst|u8|u0|Mux0~13_combout\,
	datad => \b2v_inst|u8|u0|SD_COUNTER\(2),
	combout => \b2v_inst|u8|u0|Mux0~14_combout\);

-- Location: LCCOMB_X97_Y26_N28
\b2v_inst|u8|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux20~0_combout\ = (\b2v_inst|u8|LUT_INDEX\(2) & (!\b2v_inst|u8|LUT_INDEX\(3) & ((\b2v_inst|u8|LUT_INDEX\(4)) # (!\b2v_inst|u8|LUT_INDEX\(0))))) # (!\b2v_inst|u8|LUT_INDEX\(2) & (\b2v_inst|u8|LUT_INDEX\(3) $ (((\b2v_inst|u8|LUT_INDEX\(0) & 
-- \b2v_inst|u8|LUT_INDEX\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(2),
	datab => \b2v_inst|u8|LUT_INDEX\(3),
	datac => \b2v_inst|u8|LUT_INDEX\(0),
	datad => \b2v_inst|u8|LUT_INDEX\(4),
	combout => \b2v_inst|u8|Mux20~0_combout\);

-- Location: LCCOMB_X97_Y26_N2
\b2v_inst|u8|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux20~1_combout\ = (\b2v_inst|u8|LUT_INDEX\(2) & ((\b2v_inst|u8|Mux10~2_combout\) # ((\b2v_inst|u8|Mux20~0_combout\ & !\b2v_inst|u8|LUT_INDEX\(1))))) # (!\b2v_inst|u8|LUT_INDEX\(2) & (\b2v_inst|u8|Mux20~0_combout\ & 
-- (!\b2v_inst|u8|LUT_INDEX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(2),
	datab => \b2v_inst|u8|Mux20~0_combout\,
	datac => \b2v_inst|u8|LUT_INDEX\(1),
	datad => \b2v_inst|u8|Mux10~2_combout\,
	combout => \b2v_inst|u8|Mux20~1_combout\);

-- Location: LCCOMB_X98_Y26_N28
\b2v_inst|u8|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux20~2_combout\ = (\b2v_inst|u8|Mux20~1_combout\ & (((\b2v_inst|u8|senosr_exposure\(3) & !\b2v_inst|u8|mI2C_DATA[15]~3_combout\)) # (!\b2v_inst|u8|LUT_INDEX\(5)))) # (!\b2v_inst|u8|Mux20~1_combout\ & (\b2v_inst|u8|senosr_exposure\(3) & 
-- ((!\b2v_inst|u8|mI2C_DATA[15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|Mux20~1_combout\,
	datab => \b2v_inst|u8|senosr_exposure\(3),
	datac => \b2v_inst|u8|LUT_INDEX\(5),
	datad => \b2v_inst|u8|mI2C_DATA[15]~3_combout\,
	combout => \b2v_inst|u8|Mux20~2_combout\);

-- Location: FF_X98_Y26_N29
\b2v_inst|u8|mI2C_DATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux20~2_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(3));

-- Location: FF_X98_Y27_N1
\b2v_inst|u8|u0|SD[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	asdata => \b2v_inst|u8|mI2C_DATA\(3),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(3));

-- Location: LCCOMB_X97_Y28_N12
\b2v_inst|u8|Mux12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~6_combout\ = ((\b2v_inst|u8|LUT_INDEX\(1) & ((\SW[9]~input_o\) # (!\b2v_inst|u8|LUT_INDEX\(4))))) # (!\b2v_inst|u8|Mux12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \b2v_inst|u8|LUT_INDEX\(4),
	datac => \b2v_inst|u8|LUT_INDEX\(1),
	datad => \b2v_inst|u8|Mux12~1_combout\,
	combout => \b2v_inst|u8|Mux12~6_combout\);

-- Location: LCCOMB_X97_Y28_N10
\b2v_inst|u8|Mux12~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~10_combout\ = (\b2v_inst|u8|LUT_INDEX\(5)) # ((\b2v_inst|u8|LUT_INDEX\(3) & ((\b2v_inst|u8|LUT_INDEX\(4)) # (\b2v_inst|u8|LUT_INDEX\(1)))) # (!\b2v_inst|u8|LUT_INDEX\(3) & (!\b2v_inst|u8|LUT_INDEX\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(3),
	datab => \b2v_inst|u8|LUT_INDEX\(4),
	datac => \b2v_inst|u8|LUT_INDEX\(1),
	datad => \b2v_inst|u8|LUT_INDEX\(5),
	combout => \b2v_inst|u8|Mux12~10_combout\);

-- Location: LCCOMB_X97_Y28_N8
\b2v_inst|u8|Mux12~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~11_combout\ = (\b2v_inst|u8|Mux12~10_combout\) # ((\SW[9]~input_o\ & \b2v_inst|u8|LUT_INDEX\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datac => \b2v_inst|u8|LUT_INDEX\(1),
	datad => \b2v_inst|u8|Mux12~10_combout\,
	combout => \b2v_inst|u8|Mux12~11_combout\);

-- Location: LCCOMB_X97_Y28_N6
\b2v_inst|u8|Mux12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~7_combout\ = (\b2v_inst|u8|LUT_INDEX\(4) & (\b2v_inst|u8|Mux12~1_combout\ & ((\SW[9]~input_o\) # (!\b2v_inst|u8|LUT_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \b2v_inst|u8|LUT_INDEX\(4),
	datac => \b2v_inst|u8|LUT_INDEX\(1),
	datad => \b2v_inst|u8|Mux12~1_combout\,
	combout => \b2v_inst|u8|Mux12~7_combout\);

-- Location: LCCOMB_X98_Y28_N4
\b2v_inst|u8|Mux12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~8_combout\ = (\b2v_inst|u8|LUT_INDEX\(4) & (\SW[9]~input_o\ & (!\b2v_inst|u8|LUT_INDEX\(3)))) # (!\b2v_inst|u8|LUT_INDEX\(4) & (((\b2v_inst|u8|LUT_INDEX\(3)) # (\b2v_inst|u8|senosr_exposure\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(4),
	datab => \SW[9]~input_o\,
	datac => \b2v_inst|u8|LUT_INDEX\(3),
	datad => \b2v_inst|u8|senosr_exposure\(4),
	combout => \b2v_inst|u8|Mux12~8_combout\);

-- Location: LCCOMB_X98_Y28_N2
\b2v_inst|u8|Mux12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~9_combout\ = (\b2v_inst|u8|Mux12~8_combout\ & \b2v_inst|u8|LUT_INDEX\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|Mux12~8_combout\,
	datac => \b2v_inst|u8|LUT_INDEX\(1),
	combout => \b2v_inst|u8|Mux12~9_combout\);

-- Location: LCCOMB_X97_Y28_N20
\b2v_inst|u8|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux19~0_combout\ = (\b2v_inst|u8|LUT_INDEX\(2) & (((\b2v_inst|u8|LUT_INDEX\(0))))) # (!\b2v_inst|u8|LUT_INDEX\(2) & ((\b2v_inst|u8|LUT_INDEX\(0) & (\b2v_inst|u8|Mux12~7_combout\)) # (!\b2v_inst|u8|LUT_INDEX\(0) & 
-- ((\b2v_inst|u8|Mux12~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|Mux12~7_combout\,
	datab => \b2v_inst|u8|LUT_INDEX\(2),
	datac => \b2v_inst|u8|LUT_INDEX\(0),
	datad => \b2v_inst|u8|Mux12~9_combout\,
	combout => \b2v_inst|u8|Mux19~0_combout\);

-- Location: LCCOMB_X97_Y28_N30
\b2v_inst|u8|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux19~1_combout\ = (\b2v_inst|u8|LUT_INDEX\(2) & ((\b2v_inst|u8|Mux19~0_combout\ & ((!\b2v_inst|u8|Mux12~11_combout\))) # (!\b2v_inst|u8|Mux19~0_combout\ & (!\b2v_inst|u8|Mux12~6_combout\)))) # (!\b2v_inst|u8|LUT_INDEX\(2) & 
-- (((\b2v_inst|u8|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|Mux12~6_combout\,
	datab => \b2v_inst|u8|LUT_INDEX\(2),
	datac => \b2v_inst|u8|Mux12~11_combout\,
	datad => \b2v_inst|u8|Mux19~0_combout\,
	combout => \b2v_inst|u8|Mux19~1_combout\);

-- Location: FF_X97_Y28_N31
\b2v_inst|u8|mI2C_DATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux19~1_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(4));

-- Location: LCCOMB_X98_Y27_N18
\b2v_inst|u8|u0|SD[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD[4]~feeder_combout\ = \b2v_inst|u8|mI2C_DATA\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|mI2C_DATA\(4),
	combout => \b2v_inst|u8|u0|SD[4]~feeder_combout\);

-- Location: FF_X98_Y27_N19
\b2v_inst|u8|u0|SD[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|SD[4]~feeder_combout\,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(4));

-- Location: LCCOMB_X98_Y28_N18
\b2v_inst|u8|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux18~4_combout\ = (\b2v_inst|u8|LUT_INDEX\(4) & (\SW[9]~input_o\)) # (!\b2v_inst|u8|LUT_INDEX\(4) & ((\b2v_inst|u8|senosr_exposure\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(4),
	datab => \SW[9]~input_o\,
	datac => \b2v_inst|u8|senosr_exposure\(5),
	combout => \b2v_inst|u8|Mux18~4_combout\);

-- Location: LCCOMB_X97_Y28_N2
\b2v_inst|u8|Mux18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux18~5_combout\ = (\b2v_inst|u8|LUT_INDEX\(1) & (((!\b2v_inst|u8|LUT_INDEX\(3) & \b2v_inst|u8|Mux18~4_combout\)))) # (!\b2v_inst|u8|LUT_INDEX\(1) & (\b2v_inst|u8|LUT_INDEX\(4) & (\b2v_inst|u8|LUT_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(1),
	datab => \b2v_inst|u8|LUT_INDEX\(4),
	datac => \b2v_inst|u8|LUT_INDEX\(3),
	datad => \b2v_inst|u8|Mux18~4_combout\,
	combout => \b2v_inst|u8|Mux18~5_combout\);

-- Location: LCCOMB_X97_Y28_N0
\b2v_inst|u8|Mux18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux18~6_combout\ = (\b2v_inst|u8|LUT_INDEX\(2) & (((\b2v_inst|u8|Mux14~0_combout\)))) # (!\b2v_inst|u8|LUT_INDEX\(2) & ((\b2v_inst|u8|LUT_INDEX\(0) & (\b2v_inst|u8|Mux14~0_combout\)) # (!\b2v_inst|u8|LUT_INDEX\(0) & 
-- ((\b2v_inst|u8|Mux18~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(2),
	datab => \b2v_inst|u8|LUT_INDEX\(0),
	datac => \b2v_inst|u8|Mux14~0_combout\,
	datad => \b2v_inst|u8|Mux18~5_combout\,
	combout => \b2v_inst|u8|Mux18~6_combout\);

-- Location: FF_X97_Y28_N1
\b2v_inst|u8|mI2C_DATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux18~6_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(5));

-- Location: FF_X98_Y27_N21
\b2v_inst|u8|u0|SD[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	asdata => \b2v_inst|u8|mI2C_DATA\(5),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(5));

-- Location: LCCOMB_X98_Y27_N20
\b2v_inst|u8|u0|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~9_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(0) & (((\b2v_inst|u8|u0|SD\(5)) # (!\b2v_inst|u8|u0|SD_COUNTER\(1))))) # (!\b2v_inst|u8|u0|SD_COUNTER\(0) & (\b2v_inst|u8|u0|SD\(4) & ((\b2v_inst|u8|u0|SD_COUNTER\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(0),
	datab => \b2v_inst|u8|u0|SD\(4),
	datac => \b2v_inst|u8|u0|SD\(5),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(1),
	combout => \b2v_inst|u8|u0|Mux0~9_combout\);

-- Location: LCCOMB_X98_Y27_N0
\b2v_inst|u8|u0|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~10_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(1) & ((\b2v_inst|u8|u0|Mux0~9_combout\))) # (!\b2v_inst|u8|u0|SD_COUNTER\(1) & ((\b2v_inst|u8|u0|SD\(3)) # (!\b2v_inst|u8|u0|Mux0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(1),
	datac => \b2v_inst|u8|u0|SD\(3),
	datad => \b2v_inst|u8|u0|Mux0~9_combout\,
	combout => \b2v_inst|u8|u0|Mux0~10_combout\);

-- Location: LCCOMB_X95_Y27_N4
\b2v_inst|u8|Mux12~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~14_combout\ = (\b2v_inst|u8|LUT_INDEX\(3)) # ((\b2v_inst|u8|LUT_INDEX\(5)) # (\b2v_inst|u8|LUT_INDEX\(4) $ (!\b2v_inst|u8|LUT_INDEX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(4),
	datab => \b2v_inst|u8|LUT_INDEX\(1),
	datac => \b2v_inst|u8|LUT_INDEX\(3),
	datad => \b2v_inst|u8|LUT_INDEX\(5),
	combout => \b2v_inst|u8|Mux12~14_combout\);

-- Location: LCCOMB_X95_Y27_N6
\b2v_inst|u8|Mux12~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~12_combout\ = (\b2v_inst|u8|LUT_INDEX\(4) & (\SW[9]~input_o\)) # (!\b2v_inst|u8|LUT_INDEX\(4) & ((\b2v_inst|u8|senosr_exposure\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datac => \b2v_inst|u8|LUT_INDEX\(4),
	datad => \b2v_inst|u8|senosr_exposure\(2),
	combout => \b2v_inst|u8|Mux12~12_combout\);

-- Location: LCCOMB_X95_Y27_N20
\b2v_inst|u8|Mux12~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~13_combout\ = (\b2v_inst|u8|LUT_INDEX\(1) & (((!\b2v_inst|u8|LUT_INDEX\(3) & \b2v_inst|u8|Mux12~12_combout\)))) # (!\b2v_inst|u8|LUT_INDEX\(1) & (!\b2v_inst|u8|LUT_INDEX\(4) & (\b2v_inst|u8|LUT_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(4),
	datab => \b2v_inst|u8|LUT_INDEX\(1),
	datac => \b2v_inst|u8|LUT_INDEX\(3),
	datad => \b2v_inst|u8|Mux12~12_combout\,
	combout => \b2v_inst|u8|Mux12~13_combout\);

-- Location: LCCOMB_X95_Y27_N30
\b2v_inst|u8|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux21~0_combout\ = (\b2v_inst|u8|LUT_INDEX\(0) & (((\b2v_inst|u8|LUT_INDEX\(2))))) # (!\b2v_inst|u8|LUT_INDEX\(0) & ((\b2v_inst|u8|LUT_INDEX\(2) & (\b2v_inst|u8|Mux14~0_combout\)) # (!\b2v_inst|u8|LUT_INDEX\(2) & 
-- ((\b2v_inst|u8|Mux12~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|Mux14~0_combout\,
	datab => \b2v_inst|u8|LUT_INDEX\(0),
	datac => \b2v_inst|u8|LUT_INDEX\(2),
	datad => \b2v_inst|u8|Mux12~13_combout\,
	combout => \b2v_inst|u8|Mux21~0_combout\);

-- Location: LCCOMB_X95_Y27_N12
\b2v_inst|u8|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux21~1_combout\ = (\b2v_inst|u8|Mux21~0_combout\ & (((!\b2v_inst|u8|LUT_INDEX\(0)) # (!\b2v_inst|u8|Mux12~14_combout\)))) # (!\b2v_inst|u8|Mux21~0_combout\ & (!\b2v_inst|u8|Mux12~3_combout\ & ((\b2v_inst|u8|LUT_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|Mux12~3_combout\,
	datab => \b2v_inst|u8|Mux12~14_combout\,
	datac => \b2v_inst|u8|Mux21~0_combout\,
	datad => \b2v_inst|u8|LUT_INDEX\(0),
	combout => \b2v_inst|u8|Mux21~1_combout\);

-- Location: FF_X95_Y27_N13
\b2v_inst|u8|mI2C_DATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux21~1_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(2));

-- Location: FF_X98_Y27_N11
\b2v_inst|u8|u0|SD[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	asdata => \b2v_inst|u8|mI2C_DATA\(2),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(2));

-- Location: LCCOMB_X97_Y28_N18
\b2v_inst|u8|Mux12~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~15_combout\ = (\b2v_inst|u8|LUT_INDEX\(5)) # ((\b2v_inst|u8|LUT_INDEX\(3) & (\b2v_inst|u8|LUT_INDEX\(4))) # (!\b2v_inst|u8|LUT_INDEX\(3) & ((\b2v_inst|u8|LUT_INDEX\(1)) # (!\b2v_inst|u8|LUT_INDEX\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(3),
	datab => \b2v_inst|u8|LUT_INDEX\(4),
	datac => \b2v_inst|u8|LUT_INDEX\(1),
	datad => \b2v_inst|u8|LUT_INDEX\(5),
	combout => \b2v_inst|u8|Mux12~15_combout\);

-- Location: LCCOMB_X98_Y26_N10
\b2v_inst|u8|senosr_exposure[0]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[0]~49_combout\ = (\b2v_inst|u8|senosr_exposure[11]~34_combout\ & ((\b2v_inst|u8|always1~2_combout\ & (!\SW[0]~input_o\)) # (!\b2v_inst|u8|always1~2_combout\ & ((\b2v_inst|u8|senosr_exposure\(0)))))) # 
-- (!\b2v_inst|u8|senosr_exposure[11]~34_combout\ & (((\b2v_inst|u8|senosr_exposure\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|senosr_exposure[11]~34_combout\,
	datab => \SW[0]~input_o\,
	datac => \b2v_inst|u8|senosr_exposure\(0),
	datad => \b2v_inst|u8|always1~2_combout\,
	combout => \b2v_inst|u8|senosr_exposure[0]~49_combout\);

-- Location: FF_X98_Y26_N11
\b2v_inst|u8|senosr_exposure[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u8|senosr_exposure[0]~49_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(0));

-- Location: LCCOMB_X97_Y28_N28
\b2v_inst|u8|Mux12~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~16_combout\ = (\b2v_inst|u8|LUT_INDEX\(4) & (\SW[9]~input_o\)) # (!\b2v_inst|u8|LUT_INDEX\(4) & ((\b2v_inst|u8|senosr_exposure\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datac => \b2v_inst|u8|senosr_exposure\(0),
	datad => \b2v_inst|u8|LUT_INDEX\(4),
	combout => \b2v_inst|u8|Mux12~16_combout\);

-- Location: LCCOMB_X96_Y28_N24
\b2v_inst|u8|Mux12~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~17_combout\ = (\b2v_inst|u8|LUT_INDEX\(3) & (!\b2v_inst|u8|LUT_INDEX\(4) & (!\b2v_inst|u8|LUT_INDEX\(1)))) # (!\b2v_inst|u8|LUT_INDEX\(3) & (((\b2v_inst|u8|LUT_INDEX\(1) & \b2v_inst|u8|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(3),
	datab => \b2v_inst|u8|LUT_INDEX\(4),
	datac => \b2v_inst|u8|LUT_INDEX\(1),
	datad => \b2v_inst|u8|Mux12~16_combout\,
	combout => \b2v_inst|u8|Mux12~17_combout\);

-- Location: LCCOMB_X97_Y28_N4
\b2v_inst|u8|mI2C_DATA[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_DATA[1]~0_combout\ = (\b2v_inst|u8|LUT_INDEX\(0) & (!\b2v_inst|u8|Mux12~15_combout\)) # (!\b2v_inst|u8|LUT_INDEX\(0) & ((\b2v_inst|u8|Mux12~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(0),
	datab => \b2v_inst|u8|Mux12~15_combout\,
	datad => \b2v_inst|u8|Mux12~17_combout\,
	combout => \b2v_inst|u8|mI2C_DATA[1]~0_combout\);

-- Location: LCCOMB_X97_Y28_N26
\b2v_inst|u8|Mux12~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~18_combout\ = (!\b2v_inst|u8|LUT_INDEX\(5) & ((\b2v_inst|u8|LUT_INDEX\(3) & (!\b2v_inst|u8|LUT_INDEX\(4) & !\b2v_inst|u8|LUT_INDEX\(1))) # (!\b2v_inst|u8|LUT_INDEX\(3) & (\b2v_inst|u8|LUT_INDEX\(4) $ (\b2v_inst|u8|LUT_INDEX\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(3),
	datab => \b2v_inst|u8|LUT_INDEX\(4),
	datac => \b2v_inst|u8|LUT_INDEX\(1),
	datad => \b2v_inst|u8|LUT_INDEX\(5),
	combout => \b2v_inst|u8|Mux12~18_combout\);

-- Location: FF_X97_Y28_N5
\b2v_inst|u8|mI2C_DATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|mI2C_DATA[1]~0_combout\,
	asdata => \b2v_inst|u8|Mux12~18_combout\,
	sload => \b2v_inst|u8|LUT_INDEX\(2),
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(1));

-- Location: FF_X98_Y27_N29
\b2v_inst|u8|u0|SD[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	asdata => \b2v_inst|u8|mI2C_DATA\(1),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(1));

-- Location: LCCOMB_X97_Y28_N16
\b2v_inst|u8|Mux12~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~19_combout\ = ((\SW[9]~input_o\ & (\b2v_inst|u8|LUT_INDEX\(4) & \b2v_inst|u8|LUT_INDEX\(1)))) # (!\b2v_inst|u8|Mux12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \b2v_inst|u8|LUT_INDEX\(4),
	datac => \b2v_inst|u8|LUT_INDEX\(1),
	datad => \b2v_inst|u8|Mux12~1_combout\,
	combout => \b2v_inst|u8|Mux12~19_combout\);

-- Location: LCCOMB_X96_Y28_N6
\b2v_inst|u8|Mux12~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~21_combout\ = (\b2v_inst|u8|LUT_INDEX\(5)) # (\b2v_inst|u8|LUT_INDEX\(3) $ (((!\b2v_inst|u8|LUT_INDEX\(1) & !\b2v_inst|u8|LUT_INDEX\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(5),
	datab => \b2v_inst|u8|LUT_INDEX\(1),
	datac => \b2v_inst|u8|LUT_INDEX\(3),
	datad => \b2v_inst|u8|LUT_INDEX\(4),
	combout => \b2v_inst|u8|Mux12~21_combout\);

-- Location: LCCOMB_X96_Y28_N0
\b2v_inst|u8|Mux12~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~22_combout\ = (\b2v_inst|u8|Mux12~21_combout\) # ((\SW[9]~input_o\ & (\b2v_inst|u8|LUT_INDEX\(4) & \b2v_inst|u8|LUT_INDEX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \b2v_inst|u8|LUT_INDEX\(4),
	datac => \b2v_inst|u8|LUT_INDEX\(1),
	datad => \b2v_inst|u8|Mux12~21_combout\,
	combout => \b2v_inst|u8|Mux12~22_combout\);

-- Location: LCCOMB_X97_Y28_N22
\b2v_inst|u8|Mux12~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux12~20_combout\ = (!\b2v_inst|u8|LUT_INDEX\(4) & ((\b2v_inst|u8|LUT_INDEX\(3)) # ((\b2v_inst|u8|LUT_INDEX\(1) & \b2v_inst|u8|senosr_exposure\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(1),
	datab => \b2v_inst|u8|senosr_exposure\(0),
	datac => \b2v_inst|u8|LUT_INDEX\(3),
	datad => \b2v_inst|u8|LUT_INDEX\(4),
	combout => \b2v_inst|u8|Mux12~20_combout\);

-- Location: LCCOMB_X97_Y28_N24
\b2v_inst|u8|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux23~0_combout\ = (\b2v_inst|u8|LUT_INDEX\(2) & (\b2v_inst|u8|LUT_INDEX\(0))) # (!\b2v_inst|u8|LUT_INDEX\(2) & ((\b2v_inst|u8|LUT_INDEX\(0) & ((!\b2v_inst|u8|Mux12~15_combout\))) # (!\b2v_inst|u8|LUT_INDEX\(0) & 
-- (\b2v_inst|u8|Mux12~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(2),
	datab => \b2v_inst|u8|LUT_INDEX\(0),
	datac => \b2v_inst|u8|Mux12~20_combout\,
	datad => \b2v_inst|u8|Mux12~15_combout\,
	combout => \b2v_inst|u8|Mux23~0_combout\);

-- Location: LCCOMB_X97_Y28_N14
\b2v_inst|u8|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux23~1_combout\ = (\b2v_inst|u8|LUT_INDEX\(2) & ((\b2v_inst|u8|Mux23~0_combout\ & ((!\b2v_inst|u8|Mux12~22_combout\))) # (!\b2v_inst|u8|Mux23~0_combout\ & (!\b2v_inst|u8|Mux12~19_combout\)))) # (!\b2v_inst|u8|LUT_INDEX\(2) & 
-- (((\b2v_inst|u8|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|LUT_INDEX\(2),
	datab => \b2v_inst|u8|Mux12~19_combout\,
	datac => \b2v_inst|u8|Mux12~22_combout\,
	datad => \b2v_inst|u8|Mux23~0_combout\,
	combout => \b2v_inst|u8|Mux23~1_combout\);

-- Location: FF_X97_Y28_N15
\b2v_inst|u8|mI2C_DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|Mux23~1_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(0));

-- Location: FF_X98_Y27_N17
\b2v_inst|u8|u0|SD[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	asdata => \b2v_inst|u8|mI2C_DATA\(0),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(0));

-- Location: LCCOMB_X98_Y27_N16
\b2v_inst|u8|u0|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~11_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(0) & ((\b2v_inst|u8|u0|SD\(1)) # ((!\b2v_inst|u8|u0|SD_COUNTER\(1))))) # (!\b2v_inst|u8|u0|SD_COUNTER\(0) & (((\b2v_inst|u8|u0|SD\(0) & \b2v_inst|u8|u0|SD_COUNTER\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(0),
	datab => \b2v_inst|u8|u0|SD\(1),
	datac => \b2v_inst|u8|u0|SD\(0),
	datad => \b2v_inst|u8|u0|SD_COUNTER\(1),
	combout => \b2v_inst|u8|u0|Mux0~11_combout\);

-- Location: LCCOMB_X98_Y27_N10
\b2v_inst|u8|u0|Mux0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~12_combout\ = (\b2v_inst|u8|u0|Mux0~11_combout\) # ((\b2v_inst|u8|u0|SD_COUNTER\(2) & ((\b2v_inst|u8|u0|SD_COUNTER\(1)) # (\b2v_inst|u8|u0|SD\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(1),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(2),
	datac => \b2v_inst|u8|u0|SD\(2),
	datad => \b2v_inst|u8|u0|Mux0~11_combout\,
	combout => \b2v_inst|u8|u0|Mux0~12_combout\);

-- Location: LCCOMB_X100_Y27_N16
\b2v_inst|u8|u0|Mux0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~15_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(3) & (\b2v_inst|u8|u0|Mux0~12_combout\ & ((\b2v_inst|u8|u0|Mux0~14_combout\) # (\b2v_inst|u8|u0|Mux0~10_combout\)))) # (!\b2v_inst|u8|u0|SD_COUNTER\(3) & (\b2v_inst|u8|u0|Mux0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|Mux0~14_combout\,
	datab => \b2v_inst|u8|u0|SD_COUNTER\(3),
	datac => \b2v_inst|u8|u0|Mux0~10_combout\,
	datad => \b2v_inst|u8|u0|Mux0~12_combout\,
	combout => \b2v_inst|u8|u0|Mux0~15_combout\);

-- Location: LCCOMB_X100_Y27_N20
\b2v_inst|u8|u0|Mux0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~22_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(4) & ((\b2v_inst|u8|u0|SD_COUNTER\(5) & (\b2v_inst|u8|u0|Mux0~21_combout\)) # (!\b2v_inst|u8|u0|SD_COUNTER\(5) & ((\b2v_inst|u8|u0|Mux0~15_combout\))))) # (!\b2v_inst|u8|u0|SD_COUNTER\(4) & 
-- (!\b2v_inst|u8|u0|SD_COUNTER\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(4),
	datab => \b2v_inst|u8|u0|SD_COUNTER\(5),
	datac => \b2v_inst|u8|u0|Mux0~21_combout\,
	datad => \b2v_inst|u8|u0|Mux0~15_combout\,
	combout => \b2v_inst|u8|u0|Mux0~22_combout\);

-- Location: LCCOMB_X100_Y27_N2
\b2v_inst|u8|u0|Mux0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~23_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(4) & (((\b2v_inst|u8|u0|Mux0~22_combout\)))) # (!\b2v_inst|u8|u0|SD_COUNTER\(4) & ((\b2v_inst|u8|u0|Mux0~22_combout\ & (!\b2v_inst|u8|u0|SDO~q\)) # (!\b2v_inst|u8|u0|Mux0~22_combout\ & 
-- ((\b2v_inst|u8|u0|Mux0~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|SD_COUNTER\(4),
	datab => \b2v_inst|u8|u0|SDO~q\,
	datac => \b2v_inst|u8|u0|Mux0~8_combout\,
	datad => \b2v_inst|u8|u0|Mux0~22_combout\,
	combout => \b2v_inst|u8|u0|Mux0~23_combout\);

-- Location: LCCOMB_X100_Y27_N24
\b2v_inst|u8|u0|SDO~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SDO~0_combout\ = (\b2v_inst|u8|u0|SD_COUNTER\(6) & (\b2v_inst|u8|u0|SDO~q\)) # (!\b2v_inst|u8|u0|SD_COUNTER\(6) & ((!\b2v_inst|u8|u0|Mux0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|u0|SD_COUNTER\(6),
	datac => \b2v_inst|u8|u0|SDO~q\,
	datad => \b2v_inst|u8|u0|Mux0~23_combout\,
	combout => \b2v_inst|u8|u0|SDO~0_combout\);

-- Location: FF_X100_Y27_N25
\b2v_inst|u8|u0|SDO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \b2v_inst|u8|u0|SDO~0_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SDO~q\);

-- Location: LCCOMB_X114_Y37_N18
\b2v_inst|rClk[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|rClk[0]~0_combout\ = !\b2v_inst|rClk\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|rClk\(0),
	combout => \b2v_inst|rClk[0]~0_combout\);

-- Location: LCCOMB_X114_Y37_N16
\b2v_inst|rClk[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|rClk[0]~feeder_combout\ = \b2v_inst|rClk[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|rClk[0]~0_combout\,
	combout => \b2v_inst|rClk[0]~feeder_combout\);

-- Location: FF_X114_Y37_N17
\b2v_inst|rClk[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|rClk[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rClk\(0));

-- Location: LCCOMB_X96_Y17_N24
\b2v_inst|u2|oRST_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|oRST_1~0_combout\ = (\b2v_inst|u2|Cont\(23)) # ((\b2v_inst|u2|oRST_1~q\) # ((\b2v_inst|u2|Cont\(24)) # (\b2v_inst|u2|Cont\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Cont\(23),
	datab => \b2v_inst|u2|oRST_1~q\,
	datac => \b2v_inst|u2|Cont\(24),
	datad => \b2v_inst|u2|Cont\(22),
	combout => \b2v_inst|u2|oRST_1~0_combout\);

-- Location: LCCOMB_X96_Y17_N14
\b2v_inst|u2|oRST_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|oRST_1~1_combout\ = (\b2v_inst|u2|oRST_1~0_combout\) # (!\b2v_inst|u2|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u2|Equal0~1_combout\,
	datad => \b2v_inst|u2|oRST_1~0_combout\,
	combout => \b2v_inst|u2|oRST_1~1_combout\);

-- Location: LCCOMB_X82_Y20_N12
\b2v_inst|u2|oRST_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|oRST_1~2_combout\ = (\b2v_inst|u2|oRST_1~1_combout\) # ((\b2v_inst|u2|Cont\(21) & ((\b2v_inst|u2|Equal0~8_combout\) # (\b2v_inst|u2|Cont\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|Equal0~8_combout\,
	datab => \b2v_inst|u2|Cont\(20),
	datac => \b2v_inst|u2|Cont\(21),
	datad => \b2v_inst|u2|oRST_1~1_combout\,
	combout => \b2v_inst|u2|oRST_1~2_combout\);

-- Location: FF_X82_Y20_N13
\b2v_inst|u2|oRST_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \b2v_inst|u2|oRST_1~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|oRST_1~q\);

-- Location: PLL_1
\b2v_inst9|altpll_component|pll\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 12,
	c0_initial => 1,
	c0_low => 12,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 2,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 3789,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "manual",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \b2v_inst9|altpll_component|pll~FBOUT\,
	inclk => \b2v_inst9|altpll_component|pll_INCLK_bus\,
	fbout => \b2v_inst9|altpll_component|pll~FBOUT\,
	clk => \b2v_inst9|altpll_component|pll_CLK_bus\);

-- Location: CLKCTRL_G3
\b2v_inst9|altpll_component|_clk0~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \b2v_inst9|altpll_component|_clk0~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\);

-- Location: LCCOMB_X50_Y38_N8
\b2v_inst2|comptY[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|comptY[0]~10_combout\ = \b2v_inst2|comptY\(0) $ (VCC)
-- \b2v_inst2|comptY[0]~11\ = CARRY(\b2v_inst2|comptY\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(0),
	datad => VCC,
	combout => \b2v_inst2|comptY[0]~10_combout\,
	cout => \b2v_inst2|comptY[0]~11\);

-- Location: LCCOMB_X50_Y38_N2
\b2v_inst2|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|LessThan7~0_combout\ = (!\b2v_inst2|comptY\(8) & (!\b2v_inst2|comptY\(6) & (!\b2v_inst2|comptY\(7) & !\b2v_inst2|comptY\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(8),
	datab => \b2v_inst2|comptY\(6),
	datac => \b2v_inst2|comptY\(7),
	datad => \b2v_inst2|comptY\(5),
	combout => \b2v_inst2|LessThan7~0_combout\);

-- Location: LCCOMB_X52_Y38_N26
\b2v_inst2|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|process_0~0_combout\ = (\b2v_inst2|LessThan7~0_combout\ & !\b2v_inst2|comptY\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst2|LessThan7~0_combout\,
	datad => \b2v_inst2|comptY\(4),
	combout => \b2v_inst2|process_0~0_combout\);

-- Location: LCCOMB_X52_Y38_N30
\b2v_inst2|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|process_0~1_combout\ = ((!\b2v_inst2|comptY\(2) & (!\b2v_inst2|comptY\(0) & !\b2v_inst2|comptY\(1)))) # (!\b2v_inst2|comptY\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(3),
	datab => \b2v_inst2|comptY\(2),
	datac => \b2v_inst2|comptY\(0),
	datad => \b2v_inst2|comptY\(1),
	combout => \b2v_inst2|process_0~1_combout\);

-- Location: LCCOMB_X52_Y38_N24
\b2v_inst2|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|process_0~2_combout\ = ((\b2v_inst2|comptY\(9) & ((!\b2v_inst2|process_0~1_combout\) # (!\b2v_inst2|process_0~0_combout\)))) # (!\KEY[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|process_0~0_combout\,
	datab => \KEY[0]~input_o\,
	datac => \b2v_inst2|process_0~1_combout\,
	datad => \b2v_inst2|comptY\(9),
	combout => \b2v_inst2|process_0~2_combout\);

-- Location: LCCOMB_X46_Y42_N6
\b2v_inst2|comptX[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|comptX[0]~10_combout\ = \b2v_inst2|comptX\(0) $ (VCC)
-- \b2v_inst2|comptX[0]~11\ = CARRY(\b2v_inst2|comptX\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptX\(0),
	datad => VCC,
	combout => \b2v_inst2|comptX[0]~10_combout\,
	cout => \b2v_inst2|comptX[0]~11\);

-- Location: LCCOMB_X46_Y42_N16
\b2v_inst2|comptX[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|comptX[5]~20_combout\ = (\b2v_inst2|comptX\(5) & (!\b2v_inst2|comptX[4]~19\)) # (!\b2v_inst2|comptX\(5) & ((\b2v_inst2|comptX[4]~19\) # (GND)))
-- \b2v_inst2|comptX[5]~21\ = CARRY((!\b2v_inst2|comptX[4]~19\) # (!\b2v_inst2|comptX\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptX\(5),
	datad => VCC,
	cin => \b2v_inst2|comptX[4]~19\,
	combout => \b2v_inst2|comptX[5]~20_combout\,
	cout => \b2v_inst2|comptX[5]~21\);

-- Location: LCCOMB_X46_Y42_N18
\b2v_inst2|comptX[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|comptX[6]~22_combout\ = (\b2v_inst2|comptX\(6) & (\b2v_inst2|comptX[5]~21\ $ (GND))) # (!\b2v_inst2|comptX\(6) & (!\b2v_inst2|comptX[5]~21\ & VCC))
-- \b2v_inst2|comptX[6]~23\ = CARRY((\b2v_inst2|comptX\(6) & !\b2v_inst2|comptX[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptX\(6),
	datad => VCC,
	cin => \b2v_inst2|comptX[5]~21\,
	combout => \b2v_inst2|comptX[6]~22_combout\,
	cout => \b2v_inst2|comptX[6]~23\);

-- Location: FF_X46_Y42_N19
\b2v_inst2|comptX[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|comptX[6]~22_combout\,
	sclr => \b2v_inst2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptX\(6));

-- Location: LCCOMB_X46_Y42_N20
\b2v_inst2|comptX[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|comptX[7]~24_combout\ = (\b2v_inst2|comptX\(7) & (!\b2v_inst2|comptX[6]~23\)) # (!\b2v_inst2|comptX\(7) & ((\b2v_inst2|comptX[6]~23\) # (GND)))
-- \b2v_inst2|comptX[7]~25\ = CARRY((!\b2v_inst2|comptX[6]~23\) # (!\b2v_inst2|comptX\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptX\(7),
	datad => VCC,
	cin => \b2v_inst2|comptX[6]~23\,
	combout => \b2v_inst2|comptX[7]~24_combout\,
	cout => \b2v_inst2|comptX[7]~25\);

-- Location: FF_X46_Y42_N21
\b2v_inst2|comptX[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|comptX[7]~24_combout\,
	sclr => \b2v_inst2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptX\(7));

-- Location: LCCOMB_X46_Y42_N22
\b2v_inst2|comptX[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|comptX[8]~26_combout\ = (\b2v_inst2|comptX\(8) & (\b2v_inst2|comptX[7]~25\ $ (GND))) # (!\b2v_inst2|comptX\(8) & (!\b2v_inst2|comptX[7]~25\ & VCC))
-- \b2v_inst2|comptX[8]~27\ = CARRY((\b2v_inst2|comptX\(8) & !\b2v_inst2|comptX[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptX\(8),
	datad => VCC,
	cin => \b2v_inst2|comptX[7]~25\,
	combout => \b2v_inst2|comptX[8]~26_combout\,
	cout => \b2v_inst2|comptX[8]~27\);

-- Location: FF_X46_Y42_N23
\b2v_inst2|comptX[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|comptX[8]~26_combout\,
	sclr => \b2v_inst2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptX\(8));

-- Location: LCCOMB_X45_Y42_N22
\b2v_inst2|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|process_0~3_combout\ = ((!\b2v_inst2|comptX\(6) & (!\b2v_inst2|comptX\(7) & !\b2v_inst2|comptX\(5)))) # (!\b2v_inst2|comptX\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptX\(6),
	datab => \b2v_inst2|comptX\(8),
	datac => \b2v_inst2|comptX\(7),
	datad => \b2v_inst2|comptX\(5),
	combout => \b2v_inst2|process_0~3_combout\);

-- Location: LCCOMB_X46_Y42_N24
\b2v_inst2|comptX[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|comptX[9]~28_combout\ = \b2v_inst2|comptX\(9) $ (\b2v_inst2|comptX[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|comptX\(9),
	cin => \b2v_inst2|comptX[8]~27\,
	combout => \b2v_inst2|comptX[9]~28_combout\);

-- Location: FF_X46_Y42_N25
\b2v_inst2|comptX[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|comptX[9]~28_combout\,
	sclr => \b2v_inst2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptX\(9));

-- Location: LCCOMB_X45_Y42_N16
\b2v_inst2|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|process_0~4_combout\ = ((!\b2v_inst2|process_0~3_combout\ & \b2v_inst2|comptX\(9))) # (!\KEY[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|process_0~3_combout\,
	datab => \KEY[0]~input_o\,
	datac => \b2v_inst2|comptX\(9),
	combout => \b2v_inst2|process_0~4_combout\);

-- Location: FF_X46_Y42_N7
\b2v_inst2|comptX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|comptX[0]~10_combout\,
	sclr => \b2v_inst2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptX\(0));

-- Location: LCCOMB_X46_Y42_N8
\b2v_inst2|comptX[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|comptX[1]~12_combout\ = (\b2v_inst2|comptX\(1) & (!\b2v_inst2|comptX[0]~11\)) # (!\b2v_inst2|comptX\(1) & ((\b2v_inst2|comptX[0]~11\) # (GND)))
-- \b2v_inst2|comptX[1]~13\ = CARRY((!\b2v_inst2|comptX[0]~11\) # (!\b2v_inst2|comptX\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|comptX\(1),
	datad => VCC,
	cin => \b2v_inst2|comptX[0]~11\,
	combout => \b2v_inst2|comptX[1]~12_combout\,
	cout => \b2v_inst2|comptX[1]~13\);

-- Location: FF_X45_Y42_N29
\b2v_inst2|comptX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	asdata => \b2v_inst2|comptX[1]~12_combout\,
	sclr => \b2v_inst2|process_0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptX\(1));

-- Location: LCCOMB_X46_Y42_N10
\b2v_inst2|comptX[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|comptX[2]~14_combout\ = (\b2v_inst2|comptX\(2) & (\b2v_inst2|comptX[1]~13\ $ (GND))) # (!\b2v_inst2|comptX\(2) & (!\b2v_inst2|comptX[1]~13\ & VCC))
-- \b2v_inst2|comptX[2]~15\ = CARRY((\b2v_inst2|comptX\(2) & !\b2v_inst2|comptX[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|comptX\(2),
	datad => VCC,
	cin => \b2v_inst2|comptX[1]~13\,
	combout => \b2v_inst2|comptX[2]~14_combout\,
	cout => \b2v_inst2|comptX[2]~15\);

-- Location: FF_X46_Y42_N11
\b2v_inst2|comptX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|comptX[2]~14_combout\,
	sclr => \b2v_inst2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptX\(2));

-- Location: LCCOMB_X46_Y42_N12
\b2v_inst2|comptX[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|comptX[3]~16_combout\ = (\b2v_inst2|comptX\(3) & (!\b2v_inst2|comptX[2]~15\)) # (!\b2v_inst2|comptX\(3) & ((\b2v_inst2|comptX[2]~15\) # (GND)))
-- \b2v_inst2|comptX[3]~17\ = CARRY((!\b2v_inst2|comptX[2]~15\) # (!\b2v_inst2|comptX\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptX\(3),
	datad => VCC,
	cin => \b2v_inst2|comptX[2]~15\,
	combout => \b2v_inst2|comptX[3]~16_combout\,
	cout => \b2v_inst2|comptX[3]~17\);

-- Location: FF_X46_Y42_N13
\b2v_inst2|comptX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|comptX[3]~16_combout\,
	sclr => \b2v_inst2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptX\(3));

-- Location: LCCOMB_X46_Y42_N14
\b2v_inst2|comptX[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|comptX[4]~18_combout\ = (\b2v_inst2|comptX\(4) & (\b2v_inst2|comptX[3]~17\ $ (GND))) # (!\b2v_inst2|comptX\(4) & (!\b2v_inst2|comptX[3]~17\ & VCC))
-- \b2v_inst2|comptX[4]~19\ = CARRY((\b2v_inst2|comptX\(4) & !\b2v_inst2|comptX[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|comptX\(4),
	datad => VCC,
	cin => \b2v_inst2|comptX[3]~17\,
	combout => \b2v_inst2|comptX[4]~18_combout\,
	cout => \b2v_inst2|comptX[4]~19\);

-- Location: FF_X46_Y42_N15
\b2v_inst2|comptX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|comptX[4]~18_combout\,
	sclr => \b2v_inst2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptX\(4));

-- Location: FF_X46_Y42_N17
\b2v_inst2|comptX[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|comptX[5]~20_combout\,
	sclr => \b2v_inst2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptX\(5));

-- Location: LCCOMB_X45_Y42_N26
\b2v_inst2|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Equal0~1_combout\ = (!\b2v_inst2|comptX\(5) & (!\b2v_inst2|comptX\(3) & (!\b2v_inst2|comptX\(7) & !\b2v_inst2|comptX\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptX\(5),
	datab => \b2v_inst2|comptX\(3),
	datac => \b2v_inst2|comptX\(7),
	datad => \b2v_inst2|comptX\(6),
	combout => \b2v_inst2|Equal0~1_combout\);

-- Location: LCCOMB_X45_Y42_N28
\b2v_inst2|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Equal0~0_combout\ = (!\b2v_inst2|comptX\(9) & (!\b2v_inst2|comptX\(8) & (!\b2v_inst2|comptX\(1) & !\b2v_inst2|comptX\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptX\(9),
	datab => \b2v_inst2|comptX\(8),
	datac => \b2v_inst2|comptX\(1),
	datad => \b2v_inst2|comptX\(2),
	combout => \b2v_inst2|Equal0~0_combout\);

-- Location: LCCOMB_X45_Y42_N24
\b2v_inst2|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Equal0~2_combout\ = (\b2v_inst2|Equal0~1_combout\ & (\b2v_inst2|Equal0~0_combout\ & (!\b2v_inst2|comptX\(4) & !\b2v_inst2|comptX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Equal0~1_combout\,
	datab => \b2v_inst2|Equal0~0_combout\,
	datac => \b2v_inst2|comptX\(4),
	datad => \b2v_inst2|comptX\(0),
	combout => \b2v_inst2|Equal0~2_combout\);

-- Location: FF_X50_Y38_N9
\b2v_inst2|comptY[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|comptY[0]~10_combout\,
	sclr => \b2v_inst2|process_0~2_combout\,
	ena => \b2v_inst2|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptY\(0));

-- Location: LCCOMB_X50_Y38_N10
\b2v_inst2|comptY[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|comptY[1]~12_combout\ = (\b2v_inst2|comptY\(1) & (!\b2v_inst2|comptY[0]~11\)) # (!\b2v_inst2|comptY\(1) & ((\b2v_inst2|comptY[0]~11\) # (GND)))
-- \b2v_inst2|comptY[1]~13\ = CARRY((!\b2v_inst2|comptY[0]~11\) # (!\b2v_inst2|comptY\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|comptY\(1),
	datad => VCC,
	cin => \b2v_inst2|comptY[0]~11\,
	combout => \b2v_inst2|comptY[1]~12_combout\,
	cout => \b2v_inst2|comptY[1]~13\);

-- Location: FF_X49_Y38_N25
\b2v_inst2|comptY[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	asdata => \b2v_inst2|comptY[1]~12_combout\,
	sclr => \b2v_inst2|process_0~2_combout\,
	sload => VCC,
	ena => \b2v_inst2|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptY\(1));

-- Location: LCCOMB_X50_Y38_N12
\b2v_inst2|comptY[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|comptY[2]~14_combout\ = (\b2v_inst2|comptY\(2) & (\b2v_inst2|comptY[1]~13\ $ (GND))) # (!\b2v_inst2|comptY\(2) & (!\b2v_inst2|comptY[1]~13\ & VCC))
-- \b2v_inst2|comptY[2]~15\ = CARRY((\b2v_inst2|comptY\(2) & !\b2v_inst2|comptY[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|comptY\(2),
	datad => VCC,
	cin => \b2v_inst2|comptY[1]~13\,
	combout => \b2v_inst2|comptY[2]~14_combout\,
	cout => \b2v_inst2|comptY[2]~15\);

-- Location: FF_X50_Y38_N13
\b2v_inst2|comptY[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|comptY[2]~14_combout\,
	sclr => \b2v_inst2|process_0~2_combout\,
	ena => \b2v_inst2|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptY\(2));

-- Location: LCCOMB_X50_Y38_N14
\b2v_inst2|comptY[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|comptY[3]~16_combout\ = (\b2v_inst2|comptY\(3) & (!\b2v_inst2|comptY[2]~15\)) # (!\b2v_inst2|comptY\(3) & ((\b2v_inst2|comptY[2]~15\) # (GND)))
-- \b2v_inst2|comptY[3]~17\ = CARRY((!\b2v_inst2|comptY[2]~15\) # (!\b2v_inst2|comptY\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(3),
	datad => VCC,
	cin => \b2v_inst2|comptY[2]~15\,
	combout => \b2v_inst2|comptY[3]~16_combout\,
	cout => \b2v_inst2|comptY[3]~17\);

-- Location: FF_X50_Y38_N15
\b2v_inst2|comptY[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|comptY[3]~16_combout\,
	sclr => \b2v_inst2|process_0~2_combout\,
	ena => \b2v_inst2|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptY\(3));

-- Location: LCCOMB_X50_Y38_N16
\b2v_inst2|comptY[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|comptY[4]~18_combout\ = (\b2v_inst2|comptY\(4) & (\b2v_inst2|comptY[3]~17\ $ (GND))) # (!\b2v_inst2|comptY\(4) & (!\b2v_inst2|comptY[3]~17\ & VCC))
-- \b2v_inst2|comptY[4]~19\ = CARRY((\b2v_inst2|comptY\(4) & !\b2v_inst2|comptY[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(4),
	datad => VCC,
	cin => \b2v_inst2|comptY[3]~17\,
	combout => \b2v_inst2|comptY[4]~18_combout\,
	cout => \b2v_inst2|comptY[4]~19\);

-- Location: FF_X50_Y38_N17
\b2v_inst2|comptY[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|comptY[4]~18_combout\,
	sclr => \b2v_inst2|process_0~2_combout\,
	ena => \b2v_inst2|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptY\(4));

-- Location: LCCOMB_X50_Y38_N18
\b2v_inst2|comptY[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|comptY[5]~20_combout\ = (\b2v_inst2|comptY\(5) & (!\b2v_inst2|comptY[4]~19\)) # (!\b2v_inst2|comptY\(5) & ((\b2v_inst2|comptY[4]~19\) # (GND)))
-- \b2v_inst2|comptY[5]~21\ = CARRY((!\b2v_inst2|comptY[4]~19\) # (!\b2v_inst2|comptY\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(5),
	datad => VCC,
	cin => \b2v_inst2|comptY[4]~19\,
	combout => \b2v_inst2|comptY[5]~20_combout\,
	cout => \b2v_inst2|comptY[5]~21\);

-- Location: FF_X50_Y38_N19
\b2v_inst2|comptY[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|comptY[5]~20_combout\,
	sclr => \b2v_inst2|process_0~2_combout\,
	ena => \b2v_inst2|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptY\(5));

-- Location: LCCOMB_X50_Y38_N20
\b2v_inst2|comptY[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|comptY[6]~22_combout\ = (\b2v_inst2|comptY\(6) & (\b2v_inst2|comptY[5]~21\ $ (GND))) # (!\b2v_inst2|comptY\(6) & (!\b2v_inst2|comptY[5]~21\ & VCC))
-- \b2v_inst2|comptY[6]~23\ = CARRY((\b2v_inst2|comptY\(6) & !\b2v_inst2|comptY[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(6),
	datad => VCC,
	cin => \b2v_inst2|comptY[5]~21\,
	combout => \b2v_inst2|comptY[6]~22_combout\,
	cout => \b2v_inst2|comptY[6]~23\);

-- Location: FF_X50_Y38_N21
\b2v_inst2|comptY[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|comptY[6]~22_combout\,
	sclr => \b2v_inst2|process_0~2_combout\,
	ena => \b2v_inst2|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptY\(6));

-- Location: LCCOMB_X50_Y38_N22
\b2v_inst2|comptY[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|comptY[7]~24_combout\ = (\b2v_inst2|comptY\(7) & (!\b2v_inst2|comptY[6]~23\)) # (!\b2v_inst2|comptY\(7) & ((\b2v_inst2|comptY[6]~23\) # (GND)))
-- \b2v_inst2|comptY[7]~25\ = CARRY((!\b2v_inst2|comptY[6]~23\) # (!\b2v_inst2|comptY\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|comptY\(7),
	datad => VCC,
	cin => \b2v_inst2|comptY[6]~23\,
	combout => \b2v_inst2|comptY[7]~24_combout\,
	cout => \b2v_inst2|comptY[7]~25\);

-- Location: FF_X50_Y38_N23
\b2v_inst2|comptY[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|comptY[7]~24_combout\,
	sclr => \b2v_inst2|process_0~2_combout\,
	ena => \b2v_inst2|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptY\(7));

-- Location: LCCOMB_X50_Y38_N24
\b2v_inst2|comptY[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|comptY[8]~26_combout\ = (\b2v_inst2|comptY\(8) & (\b2v_inst2|comptY[7]~25\ $ (GND))) # (!\b2v_inst2|comptY\(8) & (!\b2v_inst2|comptY[7]~25\ & VCC))
-- \b2v_inst2|comptY[8]~27\ = CARRY((\b2v_inst2|comptY\(8) & !\b2v_inst2|comptY[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|comptY\(8),
	datad => VCC,
	cin => \b2v_inst2|comptY[7]~25\,
	combout => \b2v_inst2|comptY[8]~26_combout\,
	cout => \b2v_inst2|comptY[8]~27\);

-- Location: FF_X50_Y38_N25
\b2v_inst2|comptY[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|comptY[8]~26_combout\,
	sclr => \b2v_inst2|process_0~2_combout\,
	ena => \b2v_inst2|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptY\(8));

-- Location: LCCOMB_X50_Y38_N26
\b2v_inst2|comptY[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|comptY[9]~28_combout\ = \b2v_inst2|comptY\(9) $ (\b2v_inst2|comptY[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(9),
	cin => \b2v_inst2|comptY[8]~27\,
	combout => \b2v_inst2|comptY[9]~28_combout\);

-- Location: FF_X50_Y38_N27
\b2v_inst2|comptY[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|comptY[9]~28_combout\,
	sclr => \b2v_inst2|process_0~2_combout\,
	ena => \b2v_inst2|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptY\(9));

-- Location: LCCOMB_X52_Y38_N20
\b2v_inst2|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|LessThan6~0_combout\ = (\b2v_inst2|comptY\(1)) # ((\b2v_inst2|comptY\(2)) # ((\b2v_inst2|comptY\(3)) # (!\b2v_inst2|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(1),
	datab => \b2v_inst2|comptY\(2),
	datac => \b2v_inst2|process_0~0_combout\,
	datad => \b2v_inst2|comptY\(3),
	combout => \b2v_inst2|LessThan6~0_combout\);

-- Location: LCCOMB_X52_Y38_N8
\b2v_inst2|LessThan6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|LessThan6~1_combout\ = (\b2v_inst2|comptY\(9)) # (\b2v_inst2|LessThan6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst2|comptY\(9),
	datad => \b2v_inst2|LessThan6~0_combout\,
	combout => \b2v_inst2|LessThan6~1_combout\);

-- Location: FF_X52_Y38_N9
\b2v_inst2|VSYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|LessThan6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|VSYNC~q\);

-- Location: LCCOMB_X46_Y42_N4
\b2v_inst2|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|LessThan2~1_combout\ = (!\b2v_inst2|comptX\(5) & (((!\b2v_inst2|comptX\(3)) # (!\b2v_inst2|comptX\(4))) # (!\b2v_inst2|comptX\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptX\(2),
	datab => \b2v_inst2|comptX\(5),
	datac => \b2v_inst2|comptX\(4),
	datad => \b2v_inst2|comptX\(3),
	combout => \b2v_inst2|LessThan2~1_combout\);

-- Location: LCCOMB_X46_Y42_N28
\b2v_inst2|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|LessThan2~0_combout\ = (!\b2v_inst2|comptX\(9) & (!\b2v_inst2|comptX\(8) & !\b2v_inst2|comptX\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|comptX\(9),
	datac => \b2v_inst2|comptX\(8),
	datad => \b2v_inst2|comptX\(7),
	combout => \b2v_inst2|LessThan2~0_combout\);

-- Location: LCCOMB_X46_Y42_N26
\b2v_inst2|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|LessThan2~2_combout\ = (\b2v_inst2|LessThan2~0_combout\ & ((\b2v_inst2|LessThan2~1_combout\) # (!\b2v_inst2|comptX\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|comptX\(6),
	datac => \b2v_inst2|LessThan2~1_combout\,
	datad => \b2v_inst2|LessThan2~0_combout\,
	combout => \b2v_inst2|LessThan2~2_combout\);

-- Location: LCCOMB_X45_Y42_N10
\b2v_inst2|HSYNC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|HSYNC~0_combout\ = !\b2v_inst2|LessThan2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|LessThan2~2_combout\,
	combout => \b2v_inst2|HSYNC~0_combout\);

-- Location: FF_X45_Y42_N11
\b2v_inst2|HSYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|HSYNC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|HSYNC~q\);

-- Location: IOIBUF_X107_Y0_N1
\CCD_PIXCLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_PIXCLK,
	o => \CCD_PIXCLK~input_o\);

-- Location: LCCOMB_X82_Y23_N8
\b2v_inst|u3|Y_Cont[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Y_Cont[0]~10_combout\ = \b2v_inst|u3|Y_Cont\(0) $ (VCC)
-- \b2v_inst|u3|Y_Cont[0]~11\ = CARRY(\b2v_inst|u3|Y_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u3|Y_Cont\(0),
	datad => VCC,
	combout => \b2v_inst|u3|Y_Cont[0]~10_combout\,
	cout => \b2v_inst|u3|Y_Cont[0]~11\);

-- Location: IOIBUF_X91_Y0_N22
\CCD_FVAL~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_FVAL,
	o => \CCD_FVAL~input_o\);

-- Location: FF_X106_Y1_N9
\b2v_inst|rCCD_FVAL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \CCD_FVAL~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_FVAL~q\);

-- Location: LCCOMB_X99_Y19_N4
\b2v_inst|u3|Pre_FVAL~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Pre_FVAL~feeder_combout\ = \b2v_inst|rCCD_FVAL~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|rCCD_FVAL~q\,
	combout => \b2v_inst|u3|Pre_FVAL~feeder_combout\);

-- Location: FF_X99_Y19_N5
\b2v_inst|u3|Pre_FVAL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|Pre_FVAL~feeder_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Pre_FVAL~q\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: LCCOMB_X107_Y23_N8
\b2v_inst|u3|mSTART~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|mSTART~0_combout\ = (\KEY[2]~input_o\ & ((\b2v_inst|u3|mSTART~q\) # (!\KEY[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[3]~input_o\,
	datac => \b2v_inst|u3|mSTART~q\,
	datad => \KEY[2]~input_o\,
	combout => \b2v_inst|u3|mSTART~0_combout\);

-- Location: FF_X107_Y23_N9
\b2v_inst|u3|mSTART\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|mSTART~0_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mSTART~q\);

-- Location: LCCOMB_X99_Y23_N30
\b2v_inst|u3|mCCD_FVAL~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|mCCD_FVAL~0_combout\ = (\b2v_inst|u3|Pre_FVAL~q\ & (\b2v_inst|rCCD_FVAL~q\ & (\b2v_inst|u3|mCCD_FVAL~q\))) # (!\b2v_inst|u3|Pre_FVAL~q\ & ((\b2v_inst|u3|mCCD_FVAL~q\) # ((\b2v_inst|rCCD_FVAL~q\ & \b2v_inst|u3|mSTART~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Pre_FVAL~q\,
	datab => \b2v_inst|rCCD_FVAL~q\,
	datac => \b2v_inst|u3|mCCD_FVAL~q\,
	datad => \b2v_inst|u3|mSTART~q\,
	combout => \b2v_inst|u3|mCCD_FVAL~0_combout\);

-- Location: FF_X99_Y23_N31
\b2v_inst|u3|mCCD_FVAL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|mCCD_FVAL~0_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_FVAL~q\);

-- Location: IOIBUF_X111_Y0_N8
\CCD_LVAL~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_LVAL,
	o => \CCD_LVAL~input_o\);

-- Location: FF_X106_Y3_N13
\b2v_inst|rCCD_LVAL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \CCD_LVAL~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_LVAL~q\);

-- Location: LCCOMB_X99_Y23_N20
\b2v_inst|u3|mCCD_LVAL~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|mCCD_LVAL~feeder_combout\ = \b2v_inst|rCCD_LVAL~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|rCCD_LVAL~q\,
	combout => \b2v_inst|u3|mCCD_LVAL~feeder_combout\);

-- Location: FF_X99_Y23_N21
\b2v_inst|u3|mCCD_LVAL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|mCCD_LVAL~feeder_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_LVAL~q\);

-- Location: LCCOMB_X95_Y20_N0
\b2v_inst|u3|X_Cont[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|X_Cont[0]~16_combout\ = \b2v_inst|u3|X_Cont\(0) $ (VCC)
-- \b2v_inst|u3|X_Cont[0]~17\ = CARRY(\b2v_inst|u3|X_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u3|X_Cont\(0),
	datad => VCC,
	combout => \b2v_inst|u3|X_Cont[0]~16_combout\,
	cout => \b2v_inst|u3|X_Cont[0]~17\);

-- Location: LCCOMB_X96_Y20_N12
\b2v_inst|u3|X_Cont[14]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|X_Cont[14]~40_combout\ = (!\b2v_inst|u3|LessThan0~4_combout\) # (!\b2v_inst|u3|mCCD_FVAL~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u3|mCCD_FVAL~q\,
	datad => \b2v_inst|u3|LessThan0~4_combout\,
	combout => \b2v_inst|u3|X_Cont[14]~40_combout\);

-- Location: LCCOMB_X96_Y20_N26
\b2v_inst|u3|X_Cont[14]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|X_Cont[14]~41_combout\ = (\b2v_inst|u3|mCCD_LVAL~q\) # (!\b2v_inst|u3|mCCD_FVAL~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|mCCD_LVAL~q\,
	datac => \b2v_inst|u3|mCCD_FVAL~q\,
	combout => \b2v_inst|u3|X_Cont[14]~41_combout\);

-- Location: FF_X95_Y20_N1
\b2v_inst|u3|X_Cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|X_Cont[0]~16_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[14]~40_combout\,
	ena => \b2v_inst|u3|X_Cont[14]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(0));

-- Location: LCCOMB_X95_Y20_N2
\b2v_inst|u3|X_Cont[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|X_Cont[1]~18_combout\ = (\b2v_inst|u3|X_Cont\(1) & (!\b2v_inst|u3|X_Cont[0]~17\)) # (!\b2v_inst|u3|X_Cont\(1) & ((\b2v_inst|u3|X_Cont[0]~17\) # (GND)))
-- \b2v_inst|u3|X_Cont[1]~19\ = CARRY((!\b2v_inst|u3|X_Cont[0]~17\) # (!\b2v_inst|u3|X_Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u3|X_Cont\(1),
	datad => VCC,
	cin => \b2v_inst|u3|X_Cont[0]~17\,
	combout => \b2v_inst|u3|X_Cont[1]~18_combout\,
	cout => \b2v_inst|u3|X_Cont[1]~19\);

-- Location: FF_X95_Y20_N3
\b2v_inst|u3|X_Cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|X_Cont[1]~18_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[14]~40_combout\,
	ena => \b2v_inst|u3|X_Cont[14]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(1));

-- Location: LCCOMB_X95_Y20_N4
\b2v_inst|u3|X_Cont[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|X_Cont[2]~20_combout\ = (\b2v_inst|u3|X_Cont\(2) & (\b2v_inst|u3|X_Cont[1]~19\ $ (GND))) # (!\b2v_inst|u3|X_Cont\(2) & (!\b2v_inst|u3|X_Cont[1]~19\ & VCC))
-- \b2v_inst|u3|X_Cont[2]~21\ = CARRY((\b2v_inst|u3|X_Cont\(2) & !\b2v_inst|u3|X_Cont[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u3|X_Cont\(2),
	datad => VCC,
	cin => \b2v_inst|u3|X_Cont[1]~19\,
	combout => \b2v_inst|u3|X_Cont[2]~20_combout\,
	cout => \b2v_inst|u3|X_Cont[2]~21\);

-- Location: FF_X95_Y20_N5
\b2v_inst|u3|X_Cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|X_Cont[2]~20_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[14]~40_combout\,
	ena => \b2v_inst|u3|X_Cont[14]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(2));

-- Location: LCCOMB_X95_Y20_N6
\b2v_inst|u3|X_Cont[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|X_Cont[3]~22_combout\ = (\b2v_inst|u3|X_Cont\(3) & (!\b2v_inst|u3|X_Cont[2]~21\)) # (!\b2v_inst|u3|X_Cont\(3) & ((\b2v_inst|u3|X_Cont[2]~21\) # (GND)))
-- \b2v_inst|u3|X_Cont[3]~23\ = CARRY((!\b2v_inst|u3|X_Cont[2]~21\) # (!\b2v_inst|u3|X_Cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|X_Cont\(3),
	datad => VCC,
	cin => \b2v_inst|u3|X_Cont[2]~21\,
	combout => \b2v_inst|u3|X_Cont[3]~22_combout\,
	cout => \b2v_inst|u3|X_Cont[3]~23\);

-- Location: FF_X95_Y20_N7
\b2v_inst|u3|X_Cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|X_Cont[3]~22_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[14]~40_combout\,
	ena => \b2v_inst|u3|X_Cont[14]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(3));

-- Location: LCCOMB_X95_Y20_N8
\b2v_inst|u3|X_Cont[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|X_Cont[4]~24_combout\ = (\b2v_inst|u3|X_Cont\(4) & (\b2v_inst|u3|X_Cont[3]~23\ $ (GND))) # (!\b2v_inst|u3|X_Cont\(4) & (!\b2v_inst|u3|X_Cont[3]~23\ & VCC))
-- \b2v_inst|u3|X_Cont[4]~25\ = CARRY((\b2v_inst|u3|X_Cont\(4) & !\b2v_inst|u3|X_Cont[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u3|X_Cont\(4),
	datad => VCC,
	cin => \b2v_inst|u3|X_Cont[3]~23\,
	combout => \b2v_inst|u3|X_Cont[4]~24_combout\,
	cout => \b2v_inst|u3|X_Cont[4]~25\);

-- Location: FF_X95_Y20_N9
\b2v_inst|u3|X_Cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|X_Cont[4]~24_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[14]~40_combout\,
	ena => \b2v_inst|u3|X_Cont[14]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(4));

-- Location: LCCOMB_X95_Y20_N10
\b2v_inst|u3|X_Cont[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|X_Cont[5]~26_combout\ = (\b2v_inst|u3|X_Cont\(5) & (!\b2v_inst|u3|X_Cont[4]~25\)) # (!\b2v_inst|u3|X_Cont\(5) & ((\b2v_inst|u3|X_Cont[4]~25\) # (GND)))
-- \b2v_inst|u3|X_Cont[5]~27\ = CARRY((!\b2v_inst|u3|X_Cont[4]~25\) # (!\b2v_inst|u3|X_Cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|X_Cont\(5),
	datad => VCC,
	cin => \b2v_inst|u3|X_Cont[4]~25\,
	combout => \b2v_inst|u3|X_Cont[5]~26_combout\,
	cout => \b2v_inst|u3|X_Cont[5]~27\);

-- Location: FF_X95_Y20_N11
\b2v_inst|u3|X_Cont[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|X_Cont[5]~26_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[14]~40_combout\,
	ena => \b2v_inst|u3|X_Cont[14]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(5));

-- Location: LCCOMB_X95_Y20_N12
\b2v_inst|u3|X_Cont[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|X_Cont[6]~28_combout\ = (\b2v_inst|u3|X_Cont\(6) & (\b2v_inst|u3|X_Cont[5]~27\ $ (GND))) # (!\b2v_inst|u3|X_Cont\(6) & (!\b2v_inst|u3|X_Cont[5]~27\ & VCC))
-- \b2v_inst|u3|X_Cont[6]~29\ = CARRY((\b2v_inst|u3|X_Cont\(6) & !\b2v_inst|u3|X_Cont[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|X_Cont\(6),
	datad => VCC,
	cin => \b2v_inst|u3|X_Cont[5]~27\,
	combout => \b2v_inst|u3|X_Cont[6]~28_combout\,
	cout => \b2v_inst|u3|X_Cont[6]~29\);

-- Location: FF_X95_Y20_N13
\b2v_inst|u3|X_Cont[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|X_Cont[6]~28_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[14]~40_combout\,
	ena => \b2v_inst|u3|X_Cont[14]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(6));

-- Location: LCCOMB_X95_Y20_N14
\b2v_inst|u3|X_Cont[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|X_Cont[7]~30_combout\ = (\b2v_inst|u3|X_Cont\(7) & (!\b2v_inst|u3|X_Cont[6]~29\)) # (!\b2v_inst|u3|X_Cont\(7) & ((\b2v_inst|u3|X_Cont[6]~29\) # (GND)))
-- \b2v_inst|u3|X_Cont[7]~31\ = CARRY((!\b2v_inst|u3|X_Cont[6]~29\) # (!\b2v_inst|u3|X_Cont\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u3|X_Cont\(7),
	datad => VCC,
	cin => \b2v_inst|u3|X_Cont[6]~29\,
	combout => \b2v_inst|u3|X_Cont[7]~30_combout\,
	cout => \b2v_inst|u3|X_Cont[7]~31\);

-- Location: FF_X95_Y20_N15
\b2v_inst|u3|X_Cont[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|X_Cont[7]~30_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[14]~40_combout\,
	ena => \b2v_inst|u3|X_Cont[14]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(7));

-- Location: LCCOMB_X95_Y20_N16
\b2v_inst|u3|X_Cont[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|X_Cont[8]~32_combout\ = (\b2v_inst|u3|X_Cont\(8) & (\b2v_inst|u3|X_Cont[7]~31\ $ (GND))) # (!\b2v_inst|u3|X_Cont\(8) & (!\b2v_inst|u3|X_Cont[7]~31\ & VCC))
-- \b2v_inst|u3|X_Cont[8]~33\ = CARRY((\b2v_inst|u3|X_Cont\(8) & !\b2v_inst|u3|X_Cont[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u3|X_Cont\(8),
	datad => VCC,
	cin => \b2v_inst|u3|X_Cont[7]~31\,
	combout => \b2v_inst|u3|X_Cont[8]~32_combout\,
	cout => \b2v_inst|u3|X_Cont[8]~33\);

-- Location: FF_X95_Y20_N17
\b2v_inst|u3|X_Cont[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|X_Cont[8]~32_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[14]~40_combout\,
	ena => \b2v_inst|u3|X_Cont[14]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(8));

-- Location: LCCOMB_X95_Y20_N18
\b2v_inst|u3|X_Cont[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|X_Cont[9]~34_combout\ = (\b2v_inst|u3|X_Cont\(9) & (!\b2v_inst|u3|X_Cont[8]~33\)) # (!\b2v_inst|u3|X_Cont\(9) & ((\b2v_inst|u3|X_Cont[8]~33\) # (GND)))
-- \b2v_inst|u3|X_Cont[9]~35\ = CARRY((!\b2v_inst|u3|X_Cont[8]~33\) # (!\b2v_inst|u3|X_Cont\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u3|X_Cont\(9),
	datad => VCC,
	cin => \b2v_inst|u3|X_Cont[8]~33\,
	combout => \b2v_inst|u3|X_Cont[9]~34_combout\,
	cout => \b2v_inst|u3|X_Cont[9]~35\);

-- Location: FF_X95_Y20_N19
\b2v_inst|u3|X_Cont[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|X_Cont[9]~34_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[14]~40_combout\,
	ena => \b2v_inst|u3|X_Cont[14]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(9));

-- Location: LCCOMB_X95_Y20_N20
\b2v_inst|u3|X_Cont[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|X_Cont[10]~36_combout\ = (\b2v_inst|u3|X_Cont\(10) & (\b2v_inst|u3|X_Cont[9]~35\ $ (GND))) # (!\b2v_inst|u3|X_Cont\(10) & (!\b2v_inst|u3|X_Cont[9]~35\ & VCC))
-- \b2v_inst|u3|X_Cont[10]~37\ = CARRY((\b2v_inst|u3|X_Cont\(10) & !\b2v_inst|u3|X_Cont[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u3|X_Cont\(10),
	datad => VCC,
	cin => \b2v_inst|u3|X_Cont[9]~35\,
	combout => \b2v_inst|u3|X_Cont[10]~36_combout\,
	cout => \b2v_inst|u3|X_Cont[10]~37\);

-- Location: FF_X95_Y20_N21
\b2v_inst|u3|X_Cont[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|X_Cont[10]~36_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[14]~40_combout\,
	ena => \b2v_inst|u3|X_Cont[14]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(10));

-- Location: LCCOMB_X95_Y20_N22
\b2v_inst|u3|X_Cont[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|X_Cont[11]~38_combout\ = (\b2v_inst|u3|X_Cont\(11) & (!\b2v_inst|u3|X_Cont[10]~37\)) # (!\b2v_inst|u3|X_Cont\(11) & ((\b2v_inst|u3|X_Cont[10]~37\) # (GND)))
-- \b2v_inst|u3|X_Cont[11]~39\ = CARRY((!\b2v_inst|u3|X_Cont[10]~37\) # (!\b2v_inst|u3|X_Cont\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|X_Cont\(11),
	datad => VCC,
	cin => \b2v_inst|u3|X_Cont[10]~37\,
	combout => \b2v_inst|u3|X_Cont[11]~38_combout\,
	cout => \b2v_inst|u3|X_Cont[11]~39\);

-- Location: FF_X95_Y20_N23
\b2v_inst|u3|X_Cont[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|X_Cont[11]~38_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[14]~40_combout\,
	ena => \b2v_inst|u3|X_Cont[14]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(11));

-- Location: LCCOMB_X95_Y20_N24
\b2v_inst|u3|X_Cont[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|X_Cont[12]~42_combout\ = (\b2v_inst|u3|X_Cont\(12) & (\b2v_inst|u3|X_Cont[11]~39\ $ (GND))) # (!\b2v_inst|u3|X_Cont\(12) & (!\b2v_inst|u3|X_Cont[11]~39\ & VCC))
-- \b2v_inst|u3|X_Cont[12]~43\ = CARRY((\b2v_inst|u3|X_Cont\(12) & !\b2v_inst|u3|X_Cont[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u3|X_Cont\(12),
	datad => VCC,
	cin => \b2v_inst|u3|X_Cont[11]~39\,
	combout => \b2v_inst|u3|X_Cont[12]~42_combout\,
	cout => \b2v_inst|u3|X_Cont[12]~43\);

-- Location: FF_X95_Y20_N25
\b2v_inst|u3|X_Cont[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|X_Cont[12]~42_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[14]~40_combout\,
	ena => \b2v_inst|u3|X_Cont[14]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(12));

-- Location: LCCOMB_X95_Y20_N26
\b2v_inst|u3|X_Cont[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|X_Cont[13]~44_combout\ = (\b2v_inst|u3|X_Cont\(13) & (!\b2v_inst|u3|X_Cont[12]~43\)) # (!\b2v_inst|u3|X_Cont\(13) & ((\b2v_inst|u3|X_Cont[12]~43\) # (GND)))
-- \b2v_inst|u3|X_Cont[13]~45\ = CARRY((!\b2v_inst|u3|X_Cont[12]~43\) # (!\b2v_inst|u3|X_Cont\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|X_Cont\(13),
	datad => VCC,
	cin => \b2v_inst|u3|X_Cont[12]~43\,
	combout => \b2v_inst|u3|X_Cont[13]~44_combout\,
	cout => \b2v_inst|u3|X_Cont[13]~45\);

-- Location: FF_X95_Y20_N27
\b2v_inst|u3|X_Cont[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|X_Cont[13]~44_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[14]~40_combout\,
	ena => \b2v_inst|u3|X_Cont[14]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(13));

-- Location: LCCOMB_X95_Y20_N28
\b2v_inst|u3|X_Cont[14]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|X_Cont[14]~46_combout\ = (\b2v_inst|u3|X_Cont\(14) & (\b2v_inst|u3|X_Cont[13]~45\ $ (GND))) # (!\b2v_inst|u3|X_Cont\(14) & (!\b2v_inst|u3|X_Cont[13]~45\ & VCC))
-- \b2v_inst|u3|X_Cont[14]~47\ = CARRY((\b2v_inst|u3|X_Cont\(14) & !\b2v_inst|u3|X_Cont[13]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u3|X_Cont\(14),
	datad => VCC,
	cin => \b2v_inst|u3|X_Cont[13]~45\,
	combout => \b2v_inst|u3|X_Cont[14]~46_combout\,
	cout => \b2v_inst|u3|X_Cont[14]~47\);

-- Location: FF_X95_Y20_N29
\b2v_inst|u3|X_Cont[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|X_Cont[14]~46_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[14]~40_combout\,
	ena => \b2v_inst|u3|X_Cont[14]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(14));

-- Location: LCCOMB_X95_Y20_N30
\b2v_inst|u3|X_Cont[15]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|X_Cont[15]~48_combout\ = \b2v_inst|u3|X_Cont\(15) $ (\b2v_inst|u3|X_Cont[14]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|X_Cont\(15),
	cin => \b2v_inst|u3|X_Cont[14]~47\,
	combout => \b2v_inst|u3|X_Cont[15]~48_combout\);

-- Location: FF_X95_Y20_N31
\b2v_inst|u3|X_Cont[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|X_Cont[15]~48_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[14]~40_combout\,
	ena => \b2v_inst|u3|X_Cont[14]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(15));

-- Location: LCCOMB_X96_Y20_N8
\b2v_inst|u3|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|LessThan0~0_combout\ = (!\b2v_inst|u3|X_Cont\(13) & (!\b2v_inst|u3|X_Cont\(12) & (!\b2v_inst|u3|X_Cont\(14) & !\b2v_inst|u3|X_Cont\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|X_Cont\(13),
	datab => \b2v_inst|u3|X_Cont\(12),
	datac => \b2v_inst|u3|X_Cont\(14),
	datad => \b2v_inst|u3|X_Cont\(11),
	combout => \b2v_inst|u3|LessThan0~0_combout\);

-- Location: LCCOMB_X96_Y20_N4
\b2v_inst|u3|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|LessThan0~2_combout\ = (((!\b2v_inst|u3|X_Cont\(4)) # (!\b2v_inst|u3|X_Cont\(5))) # (!\b2v_inst|u3|X_Cont\(6))) # (!\b2v_inst|u3|X_Cont\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|X_Cont\(7),
	datab => \b2v_inst|u3|X_Cont\(6),
	datac => \b2v_inst|u3|X_Cont\(5),
	datad => \b2v_inst|u3|X_Cont\(4),
	combout => \b2v_inst|u3|LessThan0~2_combout\);

-- Location: LCCOMB_X96_Y20_N18
\b2v_inst|u3|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|LessThan0~1_combout\ = (((!\b2v_inst|u3|X_Cont\(1)) # (!\b2v_inst|u3|X_Cont\(2))) # (!\b2v_inst|u3|X_Cont\(3))) # (!\b2v_inst|u3|X_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|X_Cont\(0),
	datab => \b2v_inst|u3|X_Cont\(3),
	datac => \b2v_inst|u3|X_Cont\(2),
	datad => \b2v_inst|u3|X_Cont\(1),
	combout => \b2v_inst|u3|LessThan0~1_combout\);

-- Location: LCCOMB_X96_Y20_N10
\b2v_inst|u3|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|LessThan0~3_combout\ = (!\b2v_inst|u3|X_Cont\(8) & (!\b2v_inst|u3|X_Cont\(9) & ((\b2v_inst|u3|LessThan0~2_combout\) # (\b2v_inst|u3|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|X_Cont\(8),
	datab => \b2v_inst|u3|X_Cont\(9),
	datac => \b2v_inst|u3|LessThan0~2_combout\,
	datad => \b2v_inst|u3|LessThan0~1_combout\,
	combout => \b2v_inst|u3|LessThan0~3_combout\);

-- Location: LCCOMB_X96_Y20_N20
\b2v_inst|u3|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|LessThan0~4_combout\ = (!\b2v_inst|u3|X_Cont\(15) & (\b2v_inst|u3|LessThan0~0_combout\ & ((\b2v_inst|u3|LessThan0~3_combout\) # (!\b2v_inst|u3|X_Cont\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|X_Cont\(15),
	datab => \b2v_inst|u3|X_Cont\(10),
	datac => \b2v_inst|u3|LessThan0~0_combout\,
	datad => \b2v_inst|u3|LessThan0~3_combout\,
	combout => \b2v_inst|u3|LessThan0~4_combout\);

-- Location: LCCOMB_X96_Y20_N2
\b2v_inst|u3|Y_Cont[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Y_Cont[0]~12_combout\ = ((\b2v_inst|u3|mCCD_LVAL~q\ & !\b2v_inst|u3|LessThan0~4_combout\)) # (!\b2v_inst|u3|mCCD_FVAL~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|mCCD_LVAL~q\,
	datac => \b2v_inst|u3|mCCD_FVAL~q\,
	datad => \b2v_inst|u3|LessThan0~4_combout\,
	combout => \b2v_inst|u3|Y_Cont[0]~12_combout\);

-- Location: FF_X82_Y23_N9
\b2v_inst|u3|Y_Cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|Y_Cont[0]~10_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont\(0));

-- Location: LCCOMB_X82_Y23_N10
\b2v_inst|u3|Y_Cont[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Y_Cont[1]~13_combout\ = (\b2v_inst|u3|Y_Cont\(1) & (!\b2v_inst|u3|Y_Cont[0]~11\)) # (!\b2v_inst|u3|Y_Cont\(1) & ((\b2v_inst|u3|Y_Cont[0]~11\) # (GND)))
-- \b2v_inst|u3|Y_Cont[1]~14\ = CARRY((!\b2v_inst|u3|Y_Cont[0]~11\) # (!\b2v_inst|u3|Y_Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(1),
	datad => VCC,
	cin => \b2v_inst|u3|Y_Cont[0]~11\,
	combout => \b2v_inst|u3|Y_Cont[1]~13_combout\,
	cout => \b2v_inst|u3|Y_Cont[1]~14\);

-- Location: FF_X82_Y23_N11
\b2v_inst|u3|Y_Cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|Y_Cont[1]~13_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont\(1));

-- Location: LCCOMB_X82_Y23_N12
\b2v_inst|u3|Y_Cont[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Y_Cont[2]~15_combout\ = (\b2v_inst|u3|Y_Cont\(2) & (\b2v_inst|u3|Y_Cont[1]~14\ $ (GND))) # (!\b2v_inst|u3|Y_Cont\(2) & (!\b2v_inst|u3|Y_Cont[1]~14\ & VCC))
-- \b2v_inst|u3|Y_Cont[2]~16\ = CARRY((\b2v_inst|u3|Y_Cont\(2) & !\b2v_inst|u3|Y_Cont[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(2),
	datad => VCC,
	cin => \b2v_inst|u3|Y_Cont[1]~14\,
	combout => \b2v_inst|u3|Y_Cont[2]~15_combout\,
	cout => \b2v_inst|u3|Y_Cont[2]~16\);

-- Location: FF_X82_Y23_N13
\b2v_inst|u3|Y_Cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|Y_Cont[2]~15_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont\(2));

-- Location: LCCOMB_X82_Y23_N14
\b2v_inst|u3|Y_Cont[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Y_Cont[3]~17_combout\ = (\b2v_inst|u3|Y_Cont\(3) & (!\b2v_inst|u3|Y_Cont[2]~16\)) # (!\b2v_inst|u3|Y_Cont\(3) & ((\b2v_inst|u3|Y_Cont[2]~16\) # (GND)))
-- \b2v_inst|u3|Y_Cont[3]~18\ = CARRY((!\b2v_inst|u3|Y_Cont[2]~16\) # (!\b2v_inst|u3|Y_Cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u3|Y_Cont\(3),
	datad => VCC,
	cin => \b2v_inst|u3|Y_Cont[2]~16\,
	combout => \b2v_inst|u3|Y_Cont[3]~17_combout\,
	cout => \b2v_inst|u3|Y_Cont[3]~18\);

-- Location: FF_X82_Y23_N15
\b2v_inst|u3|Y_Cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|Y_Cont[3]~17_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont\(3));

-- Location: LCCOMB_X82_Y23_N16
\b2v_inst|u3|Y_Cont[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Y_Cont[4]~19_combout\ = (\b2v_inst|u3|Y_Cont\(4) & (\b2v_inst|u3|Y_Cont[3]~18\ $ (GND))) # (!\b2v_inst|u3|Y_Cont\(4) & (!\b2v_inst|u3|Y_Cont[3]~18\ & VCC))
-- \b2v_inst|u3|Y_Cont[4]~20\ = CARRY((\b2v_inst|u3|Y_Cont\(4) & !\b2v_inst|u3|Y_Cont[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(4),
	datad => VCC,
	cin => \b2v_inst|u3|Y_Cont[3]~18\,
	combout => \b2v_inst|u3|Y_Cont[4]~19_combout\,
	cout => \b2v_inst|u3|Y_Cont[4]~20\);

-- Location: FF_X82_Y23_N17
\b2v_inst|u3|Y_Cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|Y_Cont[4]~19_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont\(4));

-- Location: LCCOMB_X82_Y23_N18
\b2v_inst|u3|Y_Cont[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Y_Cont[5]~21_combout\ = (\b2v_inst|u3|Y_Cont\(5) & (!\b2v_inst|u3|Y_Cont[4]~20\)) # (!\b2v_inst|u3|Y_Cont\(5) & ((\b2v_inst|u3|Y_Cont[4]~20\) # (GND)))
-- \b2v_inst|u3|Y_Cont[5]~22\ = CARRY((!\b2v_inst|u3|Y_Cont[4]~20\) # (!\b2v_inst|u3|Y_Cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u3|Y_Cont\(5),
	datad => VCC,
	cin => \b2v_inst|u3|Y_Cont[4]~20\,
	combout => \b2v_inst|u3|Y_Cont[5]~21_combout\,
	cout => \b2v_inst|u3|Y_Cont[5]~22\);

-- Location: FF_X82_Y23_N19
\b2v_inst|u3|Y_Cont[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|Y_Cont[5]~21_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont\(5));

-- Location: LCCOMB_X82_Y23_N20
\b2v_inst|u3|Y_Cont[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Y_Cont[6]~23_combout\ = (\b2v_inst|u3|Y_Cont\(6) & (\b2v_inst|u3|Y_Cont[5]~22\ $ (GND))) # (!\b2v_inst|u3|Y_Cont\(6) & (!\b2v_inst|u3|Y_Cont[5]~22\ & VCC))
-- \b2v_inst|u3|Y_Cont[6]~24\ = CARRY((\b2v_inst|u3|Y_Cont\(6) & !\b2v_inst|u3|Y_Cont[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u3|Y_Cont\(6),
	datad => VCC,
	cin => \b2v_inst|u3|Y_Cont[5]~22\,
	combout => \b2v_inst|u3|Y_Cont[6]~23_combout\,
	cout => \b2v_inst|u3|Y_Cont[6]~24\);

-- Location: FF_X82_Y23_N21
\b2v_inst|u3|Y_Cont[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|Y_Cont[6]~23_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont\(6));

-- Location: LCCOMB_X82_Y23_N22
\b2v_inst|u3|Y_Cont[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Y_Cont[7]~25_combout\ = (\b2v_inst|u3|Y_Cont\(7) & (!\b2v_inst|u3|Y_Cont[6]~24\)) # (!\b2v_inst|u3|Y_Cont\(7) & ((\b2v_inst|u3|Y_Cont[6]~24\) # (GND)))
-- \b2v_inst|u3|Y_Cont[7]~26\ = CARRY((!\b2v_inst|u3|Y_Cont[6]~24\) # (!\b2v_inst|u3|Y_Cont\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(7),
	datad => VCC,
	cin => \b2v_inst|u3|Y_Cont[6]~24\,
	combout => \b2v_inst|u3|Y_Cont[7]~25_combout\,
	cout => \b2v_inst|u3|Y_Cont[7]~26\);

-- Location: FF_X82_Y23_N23
\b2v_inst|u3|Y_Cont[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|Y_Cont[7]~25_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont\(7));

-- Location: FF_X49_Y42_N15
\b2v_inst3|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	asdata => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|state~q\);

-- Location: LCCOMB_X46_Y42_N30
\b2v_inst2|IMGX~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|IMGX~0_combout\ = (\b2v_inst2|comptX\(6)) # ((\b2v_inst2|comptX\(7)) # (\b2v_inst2|comptX\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|comptX\(6),
	datac => \b2v_inst2|comptX\(7),
	datad => \b2v_inst2|comptX\(5),
	combout => \b2v_inst2|IMGX~0_combout\);

-- Location: LCCOMB_X45_Y42_N20
\b2v_inst2|LessThan5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|LessThan5~0_combout\ = (!\b2v_inst2|comptX\(4) & (((!\b2v_inst2|comptX\(1) & !\b2v_inst2|comptX\(2))) # (!\b2v_inst2|comptX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptX\(1),
	datab => \b2v_inst2|comptX\(3),
	datac => \b2v_inst2|comptX\(4),
	datad => \b2v_inst2|comptX\(2),
	combout => \b2v_inst2|LessThan5~0_combout\);

-- Location: LCCOMB_X45_Y42_N4
\b2v_inst2|IMGX~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|IMGX~1_combout\ = \b2v_inst2|comptX\(9) $ ((((!\b2v_inst2|IMGX~0_combout\ & \b2v_inst2|LessThan5~0_combout\)) # (!\b2v_inst2|comptX\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptX\(9),
	datab => \b2v_inst2|comptX\(8),
	datac => \b2v_inst2|IMGX~0_combout\,
	datad => \b2v_inst2|LessThan5~0_combout\,
	combout => \b2v_inst2|IMGX~1_combout\);

-- Location: LCCOMB_X45_Y42_N8
\b2v_inst2|IMGX\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|IMGX~combout\ = (\b2v_inst2|LessThan2~2_combout\ & (\b2v_inst2|IMGX~combout\)) # (!\b2v_inst2|LessThan2~2_combout\ & ((!\b2v_inst2|IMGX~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|IMGX~combout\,
	datac => \b2v_inst2|IMGX~1_combout\,
	datad => \b2v_inst2|LessThan2~2_combout\,
	combout => \b2v_inst2|IMGX~combout\);

-- Location: LCCOMB_X50_Y38_N30
\b2v_inst2|LessThan8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|LessThan8~0_combout\ = (\b2v_inst2|comptY\(7) & (\b2v_inst2|comptY\(8) & (\b2v_inst2|comptY\(6) & \b2v_inst2|comptY\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(7),
	datab => \b2v_inst2|comptY\(8),
	datac => \b2v_inst2|comptY\(6),
	datad => \b2v_inst2|comptY\(5),
	combout => \b2v_inst2|LessThan8~0_combout\);

-- Location: LCCOMB_X50_Y38_N28
\b2v_inst2|Y[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[0]~14_combout\ = (((!\b2v_inst2|comptY\(3)) # (!\b2v_inst2|comptY\(2))) # (!\b2v_inst2|comptY\(1))) # (!\b2v_inst2|comptY\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(4),
	datab => \b2v_inst2|comptY\(1),
	datac => \b2v_inst2|comptY\(2),
	datad => \b2v_inst2|comptY\(3),
	combout => \b2v_inst2|Y[0]~14_combout\);

-- Location: LCCOMB_X50_Y38_N4
\b2v_inst2|IMGY~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|IMGY~0_combout\ = (\b2v_inst2|Y[0]~14_combout\ & (((!\b2v_inst2|LessThan7~0_combout\)))) # (!\b2v_inst2|Y[0]~14_combout\ & ((\b2v_inst2|comptY\(0) & (!\b2v_inst2|LessThan8~0_combout\)) # (!\b2v_inst2|comptY\(0) & 
-- ((!\b2v_inst2|LessThan7~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|LessThan8~0_combout\,
	datab => \b2v_inst2|LessThan7~0_combout\,
	datac => \b2v_inst2|Y[0]~14_combout\,
	datad => \b2v_inst2|comptY\(0),
	combout => \b2v_inst2|IMGY~0_combout\);

-- Location: LCCOMB_X50_Y38_N6
\b2v_inst2|IMGY~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|IMGY~1_combout\ = (!\b2v_inst2|comptY\(9) & \b2v_inst2|IMGY~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(9),
	datac => \b2v_inst2|IMGY~0_combout\,
	combout => \b2v_inst2|IMGY~1_combout\);

-- Location: LCCOMB_X50_Y38_N0
\b2v_inst2|IMGY\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|IMGY~combout\ = (\b2v_inst2|LessThan6~1_combout\ & ((\b2v_inst2|IMGY~1_combout\))) # (!\b2v_inst2|LessThan6~1_combout\ & (\b2v_inst2|IMGY~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|IMGY~combout\,
	datac => \b2v_inst2|IMGY~1_combout\,
	datad => \b2v_inst2|LessThan6~1_combout\,
	combout => \b2v_inst2|IMGY~combout\);

-- Location: LCCOMB_X49_Y41_N2
\b2v_inst3|b_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|b_out~0_combout\ = (\b2v_inst3|state~q\ & (\b2v_inst2|IMGX~combout\ & \b2v_inst2|IMGY~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst3|state~q\,
	datac => \b2v_inst2|IMGX~combout\,
	datad => \b2v_inst2|IMGY~combout\,
	combout => \b2v_inst3|b_out~0_combout\);

-- Location: LCCOMB_X47_Y42_N0
\b2v_inst2|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add2~0_combout\ = \b2v_inst2|comptX\(1) $ (VCC)
-- \b2v_inst2|Add2~1\ = CARRY(\b2v_inst2|comptX\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptX\(1),
	datad => VCC,
	combout => \b2v_inst2|Add2~0_combout\,
	cout => \b2v_inst2|Add2~1\);

-- Location: LCCOMB_X47_Y42_N2
\b2v_inst2|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add2~2_combout\ = (\b2v_inst2|comptX\(2) & (!\b2v_inst2|Add2~1\)) # (!\b2v_inst2|comptX\(2) & ((\b2v_inst2|Add2~1\) # (GND)))
-- \b2v_inst2|Add2~3\ = CARRY((!\b2v_inst2|Add2~1\) # (!\b2v_inst2|comptX\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptX\(2),
	datad => VCC,
	cin => \b2v_inst2|Add2~1\,
	combout => \b2v_inst2|Add2~2_combout\,
	cout => \b2v_inst2|Add2~3\);

-- Location: LCCOMB_X47_Y42_N4
\b2v_inst2|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add2~4_combout\ = (\b2v_inst2|comptX\(3) & (\b2v_inst2|Add2~3\ $ (GND))) # (!\b2v_inst2|comptX\(3) & (!\b2v_inst2|Add2~3\ & VCC))
-- \b2v_inst2|Add2~5\ = CARRY((\b2v_inst2|comptX\(3) & !\b2v_inst2|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|comptX\(3),
	datad => VCC,
	cin => \b2v_inst2|Add2~3\,
	combout => \b2v_inst2|Add2~4_combout\,
	cout => \b2v_inst2|Add2~5\);

-- Location: LCCOMB_X47_Y42_N6
\b2v_inst2|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add2~6_combout\ = (\b2v_inst2|comptX\(4) & (!\b2v_inst2|Add2~5\)) # (!\b2v_inst2|comptX\(4) & ((\b2v_inst2|Add2~5\) # (GND)))
-- \b2v_inst2|Add2~7\ = CARRY((!\b2v_inst2|Add2~5\) # (!\b2v_inst2|comptX\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|comptX\(4),
	datad => VCC,
	cin => \b2v_inst2|Add2~5\,
	combout => \b2v_inst2|Add2~6_combout\,
	cout => \b2v_inst2|Add2~7\);

-- Location: LCCOMB_X47_Y42_N8
\b2v_inst2|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add2~8_combout\ = (\b2v_inst2|comptX\(5) & (\b2v_inst2|Add2~7\ $ (GND))) # (!\b2v_inst2|comptX\(5) & (!\b2v_inst2|Add2~7\ & VCC))
-- \b2v_inst2|Add2~9\ = CARRY((\b2v_inst2|comptX\(5) & !\b2v_inst2|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptX\(5),
	datad => VCC,
	cin => \b2v_inst2|Add2~7\,
	combout => \b2v_inst2|Add2~8_combout\,
	cout => \b2v_inst2|Add2~9\);

-- Location: LCCOMB_X47_Y42_N10
\b2v_inst2|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add2~10_combout\ = (\b2v_inst2|comptX\(6) & (!\b2v_inst2|Add2~9\)) # (!\b2v_inst2|comptX\(6) & ((\b2v_inst2|Add2~9\) # (GND)))
-- \b2v_inst2|Add2~11\ = CARRY((!\b2v_inst2|Add2~9\) # (!\b2v_inst2|comptX\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|comptX\(6),
	datad => VCC,
	cin => \b2v_inst2|Add2~9\,
	combout => \b2v_inst2|Add2~10_combout\,
	cout => \b2v_inst2|Add2~11\);

-- Location: LCCOMB_X47_Y42_N12
\b2v_inst2|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add2~12_combout\ = (\b2v_inst2|comptX\(7) & (\b2v_inst2|Add2~11\ $ (GND))) # (!\b2v_inst2|comptX\(7) & (!\b2v_inst2|Add2~11\ & VCC))
-- \b2v_inst2|Add2~13\ = CARRY((\b2v_inst2|comptX\(7) & !\b2v_inst2|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|comptX\(7),
	datad => VCC,
	cin => \b2v_inst2|Add2~11\,
	combout => \b2v_inst2|Add2~12_combout\,
	cout => \b2v_inst2|Add2~13\);

-- Location: LCCOMB_X47_Y42_N16
\b2v_inst2|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add3~0_combout\ = \b2v_inst2|Add2~2_combout\ $ (VCC)
-- \b2v_inst2|Add3~1\ = CARRY(\b2v_inst2|Add2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|Add2~2_combout\,
	datad => VCC,
	combout => \b2v_inst2|Add3~0_combout\,
	cout => \b2v_inst2|Add3~1\);

-- Location: LCCOMB_X47_Y42_N18
\b2v_inst2|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add3~2_combout\ = (\b2v_inst2|Add2~4_combout\ & (!\b2v_inst2|Add3~1\)) # (!\b2v_inst2|Add2~4_combout\ & ((\b2v_inst2|Add3~1\) # (GND)))
-- \b2v_inst2|Add3~3\ = CARRY((!\b2v_inst2|Add3~1\) # (!\b2v_inst2|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|Add2~4_combout\,
	datad => VCC,
	cin => \b2v_inst2|Add3~1\,
	combout => \b2v_inst2|Add3~2_combout\,
	cout => \b2v_inst2|Add3~3\);

-- Location: LCCOMB_X47_Y42_N20
\b2v_inst2|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add3~4_combout\ = (\b2v_inst2|Add2~6_combout\ & ((GND) # (!\b2v_inst2|Add3~3\))) # (!\b2v_inst2|Add2~6_combout\ & (\b2v_inst2|Add3~3\ $ (GND)))
-- \b2v_inst2|Add3~5\ = CARRY((\b2v_inst2|Add2~6_combout\) # (!\b2v_inst2|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add2~6_combout\,
	datad => VCC,
	cin => \b2v_inst2|Add3~3\,
	combout => \b2v_inst2|Add3~4_combout\,
	cout => \b2v_inst2|Add3~5\);

-- Location: LCCOMB_X47_Y42_N22
\b2v_inst2|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add3~6_combout\ = (\b2v_inst2|Add2~8_combout\ & (\b2v_inst2|Add3~5\ & VCC)) # (!\b2v_inst2|Add2~8_combout\ & (!\b2v_inst2|Add3~5\))
-- \b2v_inst2|Add3~7\ = CARRY((!\b2v_inst2|Add2~8_combout\ & !\b2v_inst2|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|Add2~8_combout\,
	datad => VCC,
	cin => \b2v_inst2|Add3~5\,
	combout => \b2v_inst2|Add3~6_combout\,
	cout => \b2v_inst2|Add3~7\);

-- Location: LCCOMB_X47_Y42_N24
\b2v_inst2|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add3~8_combout\ = (\b2v_inst2|Add2~10_combout\ & ((GND) # (!\b2v_inst2|Add3~7\))) # (!\b2v_inst2|Add2~10_combout\ & (\b2v_inst2|Add3~7\ $ (GND)))
-- \b2v_inst2|Add3~9\ = CARRY((\b2v_inst2|Add2~10_combout\) # (!\b2v_inst2|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add2~10_combout\,
	datad => VCC,
	cin => \b2v_inst2|Add3~7\,
	combout => \b2v_inst2|Add3~8_combout\,
	cout => \b2v_inst2|Add3~9\);

-- Location: LCCOMB_X47_Y42_N26
\b2v_inst2|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add3~10_combout\ = (\b2v_inst2|Add2~12_combout\ & (!\b2v_inst2|Add3~9\)) # (!\b2v_inst2|Add2~12_combout\ & ((\b2v_inst2|Add3~9\) # (GND)))
-- \b2v_inst2|Add3~11\ = CARRY((!\b2v_inst2|Add3~9\) # (!\b2v_inst2|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add2~12_combout\,
	datad => VCC,
	cin => \b2v_inst2|Add3~9\,
	combout => \b2v_inst2|Add3~10_combout\,
	cout => \b2v_inst2|Add3~11\);

-- Location: LCCOMB_X47_Y42_N14
\b2v_inst2|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add2~14_combout\ = \b2v_inst2|Add2~13\ $ (\b2v_inst2|comptX\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|comptX\(8),
	cin => \b2v_inst2|Add2~13\,
	combout => \b2v_inst2|Add2~14_combout\);

-- Location: LCCOMB_X47_Y42_N28
\b2v_inst2|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add3~12_combout\ = \b2v_inst2|Add2~14_combout\ $ (\b2v_inst2|Add3~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|Add2~14_combout\,
	cin => \b2v_inst2|Add3~11\,
	combout => \b2v_inst2|Add3~12_combout\);

-- Location: LCCOMB_X45_Y42_N18
\b2v_inst2|LessThan5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|LessThan5~1_combout\ = (!\b2v_inst2|comptX\(6) & (!\b2v_inst2|comptX\(5) & \b2v_inst2|LessThan5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptX\(6),
	datac => \b2v_inst2|comptX\(5),
	datad => \b2v_inst2|LessThan5~0_combout\,
	combout => \b2v_inst2|LessThan5~1_combout\);

-- Location: LCCOMB_X45_Y42_N12
\b2v_inst2|X[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|X[7]~0_combout\ = (\b2v_inst2|comptX\(9) & (((!\b2v_inst2|comptX\(7) & \b2v_inst2|LessThan5~1_combout\)) # (!\b2v_inst2|comptX\(8)))) # (!\b2v_inst2|comptX\(9) & ((\b2v_inst2|comptX\(8)) # ((\b2v_inst2|comptX\(7) & 
-- !\b2v_inst2|LessThan5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptX\(9),
	datab => \b2v_inst2|comptX\(8),
	datac => \b2v_inst2|comptX\(7),
	datad => \b2v_inst2|LessThan5~1_combout\,
	combout => \b2v_inst2|X[7]~0_combout\);

-- Location: LCCOMB_X49_Y38_N6
\b2v_inst2|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add6~0_combout\ = \b2v_inst2|comptY\(0) $ (VCC)
-- \b2v_inst2|Add6~1\ = CARRY(\b2v_inst2|comptY\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|comptY\(0),
	datad => VCC,
	combout => \b2v_inst2|Add6~0_combout\,
	cout => \b2v_inst2|Add6~1\);

-- Location: LCCOMB_X49_Y38_N8
\b2v_inst2|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add6~2_combout\ = (\b2v_inst2|comptY\(1) & (!\b2v_inst2|Add6~1\)) # (!\b2v_inst2|comptY\(1) & ((\b2v_inst2|Add6~1\) # (GND)))
-- \b2v_inst2|Add6~3\ = CARRY((!\b2v_inst2|Add6~1\) # (!\b2v_inst2|comptY\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(1),
	datad => VCC,
	cin => \b2v_inst2|Add6~1\,
	combout => \b2v_inst2|Add6~2_combout\,
	cout => \b2v_inst2|Add6~3\);

-- Location: LCCOMB_X49_Y38_N10
\b2v_inst2|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add6~4_combout\ = (\b2v_inst2|comptY\(2) & (\b2v_inst2|Add6~3\ $ (GND))) # (!\b2v_inst2|comptY\(2) & (!\b2v_inst2|Add6~3\ & VCC))
-- \b2v_inst2|Add6~5\ = CARRY((\b2v_inst2|comptY\(2) & !\b2v_inst2|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|comptY\(2),
	datad => VCC,
	cin => \b2v_inst2|Add6~3\,
	combout => \b2v_inst2|Add6~4_combout\,
	cout => \b2v_inst2|Add6~5\);

-- Location: LCCOMB_X49_Y38_N12
\b2v_inst2|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add6~6_combout\ = (\b2v_inst2|comptY\(3) & (!\b2v_inst2|Add6~5\)) # (!\b2v_inst2|comptY\(3) & ((\b2v_inst2|Add6~5\) # (GND)))
-- \b2v_inst2|Add6~7\ = CARRY((!\b2v_inst2|Add6~5\) # (!\b2v_inst2|comptY\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(3),
	datad => VCC,
	cin => \b2v_inst2|Add6~5\,
	combout => \b2v_inst2|Add6~6_combout\,
	cout => \b2v_inst2|Add6~7\);

-- Location: LCCOMB_X49_Y38_N14
\b2v_inst2|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add6~8_combout\ = (\b2v_inst2|comptY\(4) & (\b2v_inst2|Add6~7\ $ (GND))) # (!\b2v_inst2|comptY\(4) & (!\b2v_inst2|Add6~7\ & VCC))
-- \b2v_inst2|Add6~9\ = CARRY((\b2v_inst2|comptY\(4) & !\b2v_inst2|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(4),
	datad => VCC,
	cin => \b2v_inst2|Add6~7\,
	combout => \b2v_inst2|Add6~8_combout\,
	cout => \b2v_inst2|Add6~9\);

-- Location: LCCOMB_X49_Y38_N16
\b2v_inst2|Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add6~10_combout\ = (\b2v_inst2|comptY\(5) & (\b2v_inst2|Add6~9\ & VCC)) # (!\b2v_inst2|comptY\(5) & (!\b2v_inst2|Add6~9\))
-- \b2v_inst2|Add6~11\ = CARRY((!\b2v_inst2|comptY\(5) & !\b2v_inst2|Add6~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|comptY\(5),
	datad => VCC,
	cin => \b2v_inst2|Add6~9\,
	combout => \b2v_inst2|Add6~10_combout\,
	cout => \b2v_inst2|Add6~11\);

-- Location: LCCOMB_X49_Y38_N18
\b2v_inst2|Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add6~12_combout\ = (\b2v_inst2|comptY\(6) & ((GND) # (!\b2v_inst2|Add6~11\))) # (!\b2v_inst2|comptY\(6) & (\b2v_inst2|Add6~11\ $ (GND)))
-- \b2v_inst2|Add6~13\ = CARRY((\b2v_inst2|comptY\(6)) # (!\b2v_inst2|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(6),
	datad => VCC,
	cin => \b2v_inst2|Add6~11\,
	combout => \b2v_inst2|Add6~12_combout\,
	cout => \b2v_inst2|Add6~13\);

-- Location: LCCOMB_X49_Y38_N20
\b2v_inst2|Add6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add6~14_combout\ = (\b2v_inst2|comptY\(7) & (\b2v_inst2|Add6~13\ & VCC)) # (!\b2v_inst2|comptY\(7) & (!\b2v_inst2|Add6~13\))
-- \b2v_inst2|Add6~15\ = CARRY((!\b2v_inst2|comptY\(7) & !\b2v_inst2|Add6~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|comptY\(7),
	datad => VCC,
	cin => \b2v_inst2|Add6~13\,
	combout => \b2v_inst2|Add6~14_combout\,
	cout => \b2v_inst2|Add6~15\);

-- Location: LCCOMB_X49_Y38_N22
\b2v_inst2|Add6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add6~16_combout\ = \b2v_inst2|Add6~15\ $ (\b2v_inst2|comptY\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|comptY\(8),
	cin => \b2v_inst2|Add6~15\,
	combout => \b2v_inst2|Add6~16_combout\);

-- Location: LCCOMB_X49_Y38_N26
\b2v_inst2|Y[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[8]~15_combout\ = (!\b2v_inst2|comptY\(9) & (\b2v_inst2|LessThan6~0_combout\ & \b2v_inst2|IMGY~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(9),
	datac => \b2v_inst2|LessThan6~0_combout\,
	datad => \b2v_inst2|IMGY~0_combout\,
	combout => \b2v_inst2|Y[8]~15_combout\);

-- Location: LCCOMB_X49_Y38_N28
\b2v_inst3|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|LessThan4~0_combout\ = (\b2v_inst2|Add6~4_combout\ & (\b2v_inst2|Add6~2_combout\ & (\b2v_inst2|Add6~0_combout\ & \b2v_inst2|IMGY~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add6~4_combout\,
	datab => \b2v_inst2|Add6~2_combout\,
	datac => \b2v_inst2|Add6~0_combout\,
	datad => \b2v_inst2|IMGY~0_combout\,
	combout => \b2v_inst3|LessThan4~0_combout\);

-- Location: LCCOMB_X49_Y38_N24
\b2v_inst3|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|LessThan4~1_combout\ = (\b2v_inst2|Add6~6_combout\ & (\b2v_inst2|Add6~8_combout\ & \b2v_inst3|LessThan4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add6~6_combout\,
	datab => \b2v_inst2|Add6~8_combout\,
	datad => \b2v_inst3|LessThan4~0_combout\,
	combout => \b2v_inst3|LessThan4~1_combout\);

-- Location: LCCOMB_X49_Y38_N0
\b2v_inst3|LessThan4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|LessThan4~2_combout\ = (\b2v_inst2|Add6~10_combout\ & (\b2v_inst2|Add6~12_combout\ & (\b2v_inst2|Add6~14_combout\ & \b2v_inst3|LessThan4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add6~10_combout\,
	datab => \b2v_inst2|Add6~12_combout\,
	datac => \b2v_inst2|Add6~14_combout\,
	datad => \b2v_inst3|LessThan4~1_combout\,
	combout => \b2v_inst3|LessThan4~2_combout\);

-- Location: LCCOMB_X49_Y38_N30
\b2v_inst3|gen~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~3_combout\ = (\b2v_inst2|Y[8]~15_combout\ & ((\b2v_inst2|Add6~16_combout\) # ((!\b2v_inst2|comptY\(9) & \b2v_inst3|LessThan4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(9),
	datab => \b2v_inst2|Add6~16_combout\,
	datac => \b2v_inst2|Y[8]~15_combout\,
	datad => \b2v_inst3|LessThan4~2_combout\,
	combout => \b2v_inst3|gen~3_combout\);

-- Location: LCCOMB_X49_Y42_N4
\b2v_inst3|gen~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~4_combout\ = (\b2v_inst2|Add3~12_combout\ & (\b2v_inst2|X[7]~0_combout\ & \b2v_inst3|gen~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|Add3~12_combout\,
	datac => \b2v_inst2|X[7]~0_combout\,
	datad => \b2v_inst3|gen~3_combout\,
	combout => \b2v_inst3|gen~4_combout\);

-- Location: LCCOMB_X48_Y42_N12
\b2v_inst3|LessThan9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|LessThan9~0_combout\ = ((!\b2v_inst2|Add3~0_combout\ & ((!\b2v_inst2|comptX\(0)) # (!\b2v_inst2|Add2~0_combout\)))) # (!\b2v_inst2|X[7]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add2~0_combout\,
	datab => \b2v_inst2|comptX\(0),
	datac => \b2v_inst2|Add3~0_combout\,
	datad => \b2v_inst2|X[7]~0_combout\,
	combout => \b2v_inst3|LessThan9~0_combout\);

-- Location: LCCOMB_X48_Y42_N28
\b2v_inst3|gen~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~5_combout\ = (((!\b2v_inst2|Add2~0_combout\ & !\b2v_inst2|comptX\(0))) # (!\b2v_inst2|Add3~0_combout\)) # (!\b2v_inst2|X[7]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add2~0_combout\,
	datab => \b2v_inst2|X[7]~0_combout\,
	datac => \b2v_inst2|Add3~0_combout\,
	datad => \b2v_inst2|comptX\(0),
	combout => \b2v_inst3|gen~5_combout\);

-- Location: LCCOMB_X48_Y42_N18
\b2v_inst3|gen~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~6_combout\ = (\b2v_inst2|Add3~2_combout\ & (!\b2v_inst3|LessThan9~0_combout\ & (!\b2v_inst2|Add3~10_combout\))) # (!\b2v_inst2|Add3~2_combout\ & (((\b2v_inst2|Add3~10_combout\ & \b2v_inst3|gen~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|LessThan9~0_combout\,
	datab => \b2v_inst2|Add3~2_combout\,
	datac => \b2v_inst2|Add3~10_combout\,
	datad => \b2v_inst3|gen~5_combout\,
	combout => \b2v_inst3|gen~6_combout\);

-- Location: LCCOMB_X48_Y42_N20
\b2v_inst3|gen~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~7_combout\ = (\b2v_inst2|Add3~10_combout\ & ((\b2v_inst2|Add3~6_combout\) # ((\b2v_inst2|Add3~4_combout\ & !\b2v_inst3|gen~6_combout\)))) # (!\b2v_inst2|Add3~10_combout\ & (\b2v_inst2|Add3~6_combout\ & ((\b2v_inst2|Add3~4_combout\) # 
-- (\b2v_inst3|gen~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add3~10_combout\,
	datab => \b2v_inst2|Add3~6_combout\,
	datac => \b2v_inst2|Add3~4_combout\,
	datad => \b2v_inst3|gen~6_combout\,
	combout => \b2v_inst3|gen~7_combout\);

-- Location: LCCOMB_X49_Y42_N18
\b2v_inst3|gen~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~8_combout\ = (\b2v_inst3|gen~4_combout\ & ((\b2v_inst2|Add3~10_combout\ & ((!\b2v_inst3|gen~7_combout\) # (!\b2v_inst2|Add3~8_combout\))) # (!\b2v_inst2|Add3~10_combout\ & ((\b2v_inst2|Add3~8_combout\) # (\b2v_inst3|gen~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add3~10_combout\,
	datab => \b2v_inst2|Add3~8_combout\,
	datac => \b2v_inst3|gen~4_combout\,
	datad => \b2v_inst3|gen~7_combout\,
	combout => \b2v_inst3|gen~8_combout\);

-- Location: LCCOMB_X48_Y42_N2
\b2v_inst3|gen~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~9_combout\ = (\b2v_inst2|Add3~10_combout\ & \b2v_inst2|X[7]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst2|Add3~10_combout\,
	datad => \b2v_inst2|X[7]~0_combout\,
	combout => \b2v_inst3|gen~9_combout\);

-- Location: LCCOMB_X49_Y38_N2
\b2v_inst3|LessThan4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|LessThan4~3_combout\ = (\b2v_inst2|IMGY~1_combout\ & (\b2v_inst2|LessThan6~0_combout\ & ((\b2v_inst2|Add6~16_combout\) # (\b2v_inst3|LessThan4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|IMGY~1_combout\,
	datab => \b2v_inst2|LessThan6~0_combout\,
	datac => \b2v_inst2|Add6~16_combout\,
	datad => \b2v_inst3|LessThan4~2_combout\,
	combout => \b2v_inst3|LessThan4~3_combout\);

-- Location: LCCOMB_X47_Y42_N30
\b2v_inst3|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|LessThan0~0_combout\ = (!\b2v_inst2|Add3~10_combout\ & \b2v_inst2|X[7]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst2|Add3~10_combout\,
	datad => \b2v_inst2|X[7]~0_combout\,
	combout => \b2v_inst3|LessThan0~0_combout\);

-- Location: LCCOMB_X45_Y42_N30
\b2v_inst2|X[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|X[0]~2_combout\ = (\b2v_inst2|comptX\(0) & \b2v_inst2|X[7]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptX\(0),
	datad => \b2v_inst2|X[7]~0_combout\,
	combout => \b2v_inst2|X[0]~2_combout\);

-- Location: LCCOMB_X48_Y42_N14
\b2v_inst2|X[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|X[3]~1_combout\ = (\b2v_inst2|X[7]~0_combout\ & \b2v_inst2|Add3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst2|X[7]~0_combout\,
	datad => \b2v_inst2|Add3~2_combout\,
	combout => \b2v_inst2|X[3]~1_combout\);

-- Location: LCCOMB_X48_Y42_N16
\b2v_inst3|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|LessThan1~0_combout\ = (((!\b2v_inst2|Add3~6_combout\) # (!\b2v_inst2|X[3]~1_combout\)) # (!\b2v_inst2|Add2~0_combout\)) # (!\b2v_inst2|X[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|X[0]~2_combout\,
	datab => \b2v_inst2|Add2~0_combout\,
	datac => \b2v_inst2|X[3]~1_combout\,
	datad => \b2v_inst2|Add3~6_combout\,
	combout => \b2v_inst3|LessThan1~0_combout\);

-- Location: LCCOMB_X48_Y42_N30
\b2v_inst3|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|LessThan1~1_combout\ = (((!\b2v_inst2|Add3~8_combout\) # (!\b2v_inst2|Add3~0_combout\)) # (!\b2v_inst2|Add3~4_combout\)) # (!\b2v_inst2|X[7]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|X[7]~0_combout\,
	datab => \b2v_inst2|Add3~4_combout\,
	datac => \b2v_inst2|Add3~0_combout\,
	datad => \b2v_inst2|Add3~8_combout\,
	combout => \b2v_inst3|LessThan1~1_combout\);

-- Location: LCCOMB_X49_Y42_N0
\b2v_inst3|gen~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~10_combout\ = (\b2v_inst2|Add3~12_combout\ & ((\b2v_inst3|gen~9_combout\) # ((\b2v_inst3|LessThan1~0_combout\) # (\b2v_inst3|LessThan1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gen~9_combout\,
	datab => \b2v_inst2|Add3~12_combout\,
	datac => \b2v_inst3|LessThan1~0_combout\,
	datad => \b2v_inst3|LessThan1~1_combout\,
	combout => \b2v_inst3|gen~10_combout\);

-- Location: LCCOMB_X49_Y42_N30
\b2v_inst3|gen~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~11_combout\ = (\b2v_inst3|LessThan4~3_combout\) # ((\b2v_inst3|gen~10_combout\ & (\b2v_inst3|gen~9_combout\)) # (!\b2v_inst3|gen~10_combout\ & ((\b2v_inst3|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gen~9_combout\,
	datab => \b2v_inst3|LessThan4~3_combout\,
	datac => \b2v_inst3|LessThan0~0_combout\,
	datad => \b2v_inst3|gen~10_combout\,
	combout => \b2v_inst3|gen~11_combout\);

-- Location: LCCOMB_X48_Y42_N10
\b2v_inst2|X[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|X[4]~3_combout\ = (\b2v_inst2|X[7]~0_combout\ & \b2v_inst2|Add3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst2|X[7]~0_combout\,
	datad => \b2v_inst2|Add3~4_combout\,
	combout => \b2v_inst2|X[4]~3_combout\);

-- Location: LCCOMB_X48_Y42_N24
\b2v_inst3|nri[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|nri[7]~0_combout\ = (\b2v_inst2|Add3~6_combout\ & ((\b2v_inst2|X[4]~3_combout\) # ((!\b2v_inst3|LessThan9~0_combout\ & \b2v_inst2|X[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|LessThan9~0_combout\,
	datab => \b2v_inst2|Add3~6_combout\,
	datac => \b2v_inst2|X[3]~1_combout\,
	datad => \b2v_inst2|X[4]~3_combout\,
	combout => \b2v_inst3|nri[7]~0_combout\);

-- Location: LCCOMB_X48_Y42_N6
\b2v_inst3|nri[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|nri[7]~1_combout\ = (\b2v_inst2|Add3~10_combout\ & (!\b2v_inst2|Add3~12_combout\)) # (!\b2v_inst2|Add3~10_combout\ & (\b2v_inst2|Add3~12_combout\ & (!\b2v_inst2|Add3~8_combout\ & !\b2v_inst3|nri[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add3~10_combout\,
	datab => \b2v_inst2|Add3~12_combout\,
	datac => \b2v_inst2|Add3~8_combout\,
	datad => \b2v_inst3|nri[7]~0_combout\,
	combout => \b2v_inst3|nri[7]~1_combout\);

-- Location: LCCOMB_X49_Y38_N4
\b2v_inst3|gen~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~1_combout\ = ((\b2v_inst2|Y[8]~15_combout\ & ((\b2v_inst2|Add6~16_combout\) # (\b2v_inst3|LessThan4~2_combout\)))) # (!\b2v_inst2|X[7]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add6~16_combout\,
	datab => \b2v_inst2|Y[8]~15_combout\,
	datac => \b2v_inst2|X[7]~0_combout\,
	datad => \b2v_inst3|LessThan4~2_combout\,
	combout => \b2v_inst3|gen~1_combout\);

-- Location: LCCOMB_X49_Y42_N20
\b2v_inst3|gen~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~0_combout\ = ((!\b2v_inst2|Add3~10_combout\ & ((\b2v_inst3|LessThan1~0_combout\) # (\b2v_inst3|LessThan1~1_combout\)))) # (!\b2v_inst2|X[7]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add3~10_combout\,
	datab => \b2v_inst2|X[7]~0_combout\,
	datac => \b2v_inst3|LessThan1~0_combout\,
	datad => \b2v_inst3|LessThan1~1_combout\,
	combout => \b2v_inst3|gen~0_combout\);

-- Location: LCCOMB_X49_Y42_N2
\b2v_inst3|gen~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~2_combout\ = (\b2v_inst3|gen~1_combout\) # ((\b2v_inst2|Add3~12_combout\ & ((\b2v_inst3|gen~0_combout\))) # (!\b2v_inst2|Add3~12_combout\ & (\b2v_inst2|Add3~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gen~1_combout\,
	datab => \b2v_inst2|Add3~12_combout\,
	datac => \b2v_inst2|Add3~10_combout\,
	datad => \b2v_inst3|gen~0_combout\,
	combout => \b2v_inst3|gen~2_combout\);

-- Location: LCCOMB_X49_Y42_N6
\b2v_inst3|nbi[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|nbi[1]~2_combout\ = (\b2v_inst3|gen~2_combout\ & (((\b2v_inst2|X[7]~0_combout\ & !\b2v_inst3|nri[7]~1_combout\)) # (!\b2v_inst3|gen~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gen~3_combout\,
	datab => \b2v_inst2|X[7]~0_combout\,
	datac => \b2v_inst3|nri[7]~1_combout\,
	datad => \b2v_inst3|gen~2_combout\,
	combout => \b2v_inst3|nbi[1]~2_combout\);

-- Location: LCCOMB_X49_Y42_N16
\b2v_inst3|b_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|b_out~1_combout\ = (\b2v_inst3|b_out~0_combout\ & (((!\b2v_inst3|gen~8_combout\ & \b2v_inst3|nbi[1]~2_combout\)) # (!\b2v_inst3|gen~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|b_out~0_combout\,
	datab => \b2v_inst3|gen~8_combout\,
	datac => \b2v_inst3|gen~11_combout\,
	datad => \b2v_inst3|nbi[1]~2_combout\,
	combout => \b2v_inst3|b_out~1_combout\);

-- Location: LCCOMB_X81_Y23_N20
\b2v_inst|u4|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|always1~0_combout\ = (\b2v_inst|u3|mCCD_FVAL~q\ & (\b2v_inst|u3|mCCD_LVAL~q\ & !\b2v_inst|u3|X_Cont\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|mCCD_FVAL~q\,
	datac => \b2v_inst|u3|mCCD_LVAL~q\,
	datad => \b2v_inst|u3|X_Cont\(10),
	combout => \b2v_inst|u4|always1~0_combout\);

-- Location: FF_X81_Y23_N21
\b2v_inst|u4|mwrite_DPRAM\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|always1~0_combout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mwrite_DPRAM~q\);

-- Location: LCCOMB_X82_Y23_N24
\b2v_inst|u3|Y_Cont[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Y_Cont[8]~27_combout\ = (\b2v_inst|u3|Y_Cont\(8) & (\b2v_inst|u3|Y_Cont[7]~26\ $ (GND))) # (!\b2v_inst|u3|Y_Cont\(8) & (!\b2v_inst|u3|Y_Cont[7]~26\ & VCC))
-- \b2v_inst|u3|Y_Cont[8]~28\ = CARRY((\b2v_inst|u3|Y_Cont\(8) & !\b2v_inst|u3|Y_Cont[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u3|Y_Cont\(8),
	datad => VCC,
	cin => \b2v_inst|u3|Y_Cont[7]~26\,
	combout => \b2v_inst|u3|Y_Cont[8]~27_combout\,
	cout => \b2v_inst|u3|Y_Cont[8]~28\);

-- Location: FF_X82_Y23_N25
\b2v_inst|u3|Y_Cont[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|Y_Cont[8]~27_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont\(8));

-- Location: LCCOMB_X82_Y23_N26
\b2v_inst|u3|Y_Cont[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Y_Cont[9]~29_combout\ = \b2v_inst|u3|Y_Cont[8]~28\ $ (\b2v_inst|u3|Y_Cont\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|Y_Cont\(9),
	cin => \b2v_inst|u3|Y_Cont[8]~28\,
	combout => \b2v_inst|u3|Y_Cont[9]~29_combout\);

-- Location: FF_X82_Y23_N27
\b2v_inst|u3|Y_Cont[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|Y_Cont[9]~29_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont\(9));

-- Location: LCCOMB_X81_Y23_N16
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2544w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2544w\(2) = (\b2v_inst|u4|mwrite_DPRAM~q\ & (\b2v_inst|u3|Y_Cont\(9) & \b2v_inst|u3|Y_Cont\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u4|mwrite_DPRAM~q\,
	datac => \b2v_inst|u3|Y_Cont\(9),
	datad => \b2v_inst|u3|Y_Cont\(8),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2544w\(2));

-- Location: LCCOMB_X81_Y23_N10
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3) = (!\b2v_inst|u3|Y_Cont\(7) & (!\b2v_inst|u3|Y_Cont\(5) & (\b2v_inst|u3|Y_Cont\(6) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2544w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(7),
	datab => \b2v_inst|u3|Y_Cont\(5),
	datac => \b2v_inst|u3|Y_Cont\(6),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2544w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3));

-- Location: CLKCTRL_G6
\b2v_inst|rClk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \b2v_inst|rClk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \b2v_inst|rClk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X47_Y38_N16
\b2v_inst2|Y[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[4]~24_combout\ = (\b2v_inst2|IMGY~0_combout\ & (!\b2v_inst2|comptY\(9) & (\b2v_inst2|Add6~8_combout\ & \b2v_inst2|LessThan6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|IMGY~0_combout\,
	datab => \b2v_inst2|comptY\(9),
	datac => \b2v_inst2|Add6~8_combout\,
	datad => \b2v_inst2|LessThan6~0_combout\,
	combout => \b2v_inst2|Y[4]~24_combout\);

-- Location: LCCOMB_X47_Y38_N4
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\ = (\b2v_inst2|Add6~10_combout\ & (\b2v_inst2|LessThan6~0_combout\ & (\b2v_inst2|IMGY~1_combout\ & !\b2v_inst2|Add6~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add6~10_combout\,
	datab => \b2v_inst2|LessThan6~0_combout\,
	datac => \b2v_inst2|IMGY~1_combout\,
	datad => \b2v_inst2|Add6~12_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\);

-- Location: LCCOMB_X47_Y38_N10
\b2v_inst2|Y[8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[8]~23_combout\ = (\b2v_inst2|IMGY~0_combout\ & (\b2v_inst2|LessThan6~0_combout\ & (!\b2v_inst2|comptY\(9) & \b2v_inst2|Add6~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|IMGY~0_combout\,
	datab => \b2v_inst2|LessThan6~0_combout\,
	datac => \b2v_inst2|comptY\(9),
	datad => \b2v_inst2|Add6~16_combout\,
	combout => \b2v_inst2|Y[8]~23_combout\);

-- Location: LCCOMB_X47_Y38_N0
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\(3) = (\b2v_inst2|Add6~14_combout\ & (!\b2v_inst2|Y[4]~24_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\ & 
-- \b2v_inst2|Y[8]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add6~14_combout\,
	datab => \b2v_inst2|Y[4]~24_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\,
	datad => \b2v_inst2|Y[8]~23_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\(3));

-- Location: LCCOMB_X99_Y23_N14
\b2v_inst|u3|oDVAL\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|oDVAL~combout\ = (\b2v_inst|u3|mCCD_FVAL~q\ & \b2v_inst|u3|mCCD_LVAL~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u3|mCCD_FVAL~q\,
	datad => \b2v_inst|u3|mCCD_LVAL~q\,
	combout => \b2v_inst|u3|oDVAL~combout\);

-- Location: IOIBUF_X60_Y0_N8
\CCD_DATA[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(4),
	o => \CCD_DATA[4]~input_o\);

-- Location: LCCOMB_X106_Y1_N22
\b2v_inst|rCCD_DATA[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|rCCD_DATA[4]~feeder_combout\ = \CCD_DATA[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CCD_DATA[4]~input_o\,
	combout => \b2v_inst|rCCD_DATA[4]~feeder_combout\);

-- Location: FF_X106_Y1_N23
\b2v_inst|rCCD_DATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|rCCD_DATA[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(4));

-- Location: LCCOMB_X103_Y19_N20
\b2v_inst|u3|mCCD_DATA~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|mCCD_DATA~1_combout\ = (\b2v_inst|rCCD_DATA\(4) & \b2v_inst|rCCD_LVAL~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|rCCD_DATA\(4),
	datad => \b2v_inst|rCCD_LVAL~q\,
	combout => \b2v_inst|u3|mCCD_DATA~1_combout\);

-- Location: FF_X103_Y19_N21
\b2v_inst|u3|mCCD_DATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|mCCD_DATA~1_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(4));

-- Location: LCCOMB_X105_Y19_N4
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~combout\ = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(0) $ (VCC)
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT\ = CARRY(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(0),
	datad => VCC,
	combout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~combout\,
	cout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X103_Y19_N24
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X105_Y19_N6
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~combout\ = (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(1) & 
-- (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT\)) # (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(1) & 
-- ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT\) # (GND)))
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT\ = CARRY((!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT\) # 
-- (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(1),
	datad => VCC,
	cin => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT\,
	combout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~combout\,
	cout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT\);

-- Location: FF_X105_Y19_N7
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~combout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(1));

-- Location: LCCOMB_X105_Y19_N8
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~combout\ = (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(2) & 
-- (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT\ $ (GND))) # (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(2) & 
-- (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT\ & VCC))
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT\ = CARRY((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(2) & 
-- !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(2),
	datad => VCC,
	cin => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT\,
	combout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~combout\,
	cout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT\);

-- Location: FF_X105_Y19_N9
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~combout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(2));

-- Location: LCCOMB_X105_Y19_N10
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~combout\ = (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(3) & 
-- (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT\)) # (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(3) & 
-- ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT\) # (GND)))
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT\ = CARRY((!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT\) # 
-- (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(3),
	datad => VCC,
	cin => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT\,
	combout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~combout\,
	cout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT\);

-- Location: FF_X105_Y19_N11
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~combout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(3));

-- Location: LCCOMB_X105_Y19_N12
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~combout\ = (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(4) & 
-- (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT\ $ (GND))) # (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(4) & 
-- (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT\ & VCC))
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT\ = CARRY((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(4) & 
-- !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(4),
	datad => VCC,
	cin => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT\,
	combout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~combout\,
	cout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT\);

-- Location: FF_X105_Y19_N13
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~combout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(4));

-- Location: LCCOMB_X105_Y19_N14
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~combout\ = (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(5) & 
-- (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT\)) # (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(5) & 
-- ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT\) # (GND)))
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT\ = CARRY((!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT\) # 
-- (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(5),
	datad => VCC,
	cin => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT\,
	combout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~combout\,
	cout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT\);

-- Location: FF_X105_Y19_N15
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~combout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(5));

-- Location: LCCOMB_X105_Y19_N16
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~combout\ = (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(6) & 
-- (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT\ $ (GND))) # (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(6) & 
-- (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT\ & VCC))
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT\ = CARRY((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(6) & 
-- !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(6),
	datad => VCC,
	cin => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT\,
	combout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~combout\,
	cout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT\);

-- Location: FF_X105_Y19_N17
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~combout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(6));

-- Location: LCCOMB_X105_Y19_N30
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout\ = (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(4) & 
-- (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(6) & (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(4),
	datab => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(6),
	datac => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(5),
	datad => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(3),
	combout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout\);

-- Location: LCCOMB_X105_Y19_N0
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2_combout\ = (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(2) & 
-- (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(0) & !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(2),
	datac => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(0),
	datad => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(1),
	combout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X105_Y19_N18
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~combout\ = (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(7) & 
-- (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT\)) # (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(7) & 
-- ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT\) # (GND)))
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT\ = CARRY((!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT\) # 
-- (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(7),
	datad => VCC,
	cin => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT\,
	combout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~combout\,
	cout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT\);

-- Location: FF_X105_Y19_N19
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~combout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(7));

-- Location: LCCOMB_X105_Y19_N20
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~combout\ = (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(8) & 
-- (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT\ $ (GND))) # (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(8) & 
-- (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT\ & VCC))
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT\ = CARRY((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(8) & 
-- !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(8),
	datad => VCC,
	cin => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT\,
	combout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~combout\,
	cout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT\);

-- Location: FF_X105_Y19_N21
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~combout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(8));

-- Location: LCCOMB_X105_Y19_N22
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~combout\ = (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(9) & 
-- (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT\)) # (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(9) & 
-- ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT\) # (GND)))
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT\ = CARRY((!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT\) # 
-- (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(9),
	datad => VCC,
	cin => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT\,
	combout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~combout\,
	cout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT\);

-- Location: FF_X105_Y19_N23
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~combout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(9));

-- Location: LCCOMB_X105_Y19_N24
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~combout\ = (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(10) & 
-- (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT\ $ (GND))) # (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(10) & 
-- (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT\ & VCC))
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~COUT\ = CARRY((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(10) & 
-- !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(10),
	datad => VCC,
	cin => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT\,
	combout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~combout\,
	cout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~COUT\);

-- Location: FF_X105_Y19_N25
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~combout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(10));

-- Location: LCCOMB_X105_Y19_N26
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~0_combout\ = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~COUT\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~COUT\,
	combout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~0_combout\);

-- Location: LCCOMB_X105_Y19_N28
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout\ = (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(10) & 
-- (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(7) & (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(9) & !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(10),
	datab => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(7),
	datac => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(9),
	datad => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(8),
	combout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X105_Y19_N2
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\ = (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~0_combout\) # 
-- ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout\ & (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2_combout\ & 
-- \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout\,
	datab => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2_combout\,
	datac => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~0_combout\,
	datad => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout\,
	combout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\);

-- Location: FF_X105_Y19_N5
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~combout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit\(0));

-- Location: IOIBUF_X60_Y0_N15
\CCD_DATA[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(5),
	o => \CCD_DATA[5]~input_o\);

-- Location: LCCOMB_X106_Y3_N2
\b2v_inst|rCCD_DATA[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|rCCD_DATA[5]~feeder_combout\ = \CCD_DATA[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CCD_DATA[5]~input_o\,
	combout => \b2v_inst|rCCD_DATA[5]~feeder_combout\);

-- Location: FF_X106_Y3_N3
\b2v_inst|rCCD_DATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|rCCD_DATA[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(5));

-- Location: LCCOMB_X100_Y19_N24
\b2v_inst|u3|mCCD_DATA~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|mCCD_DATA~0_combout\ = (\b2v_inst|rCCD_DATA\(5) & \b2v_inst|rCCD_LVAL~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|rCCD_DATA\(5),
	datad => \b2v_inst|rCCD_LVAL~q\,
	combout => \b2v_inst|u3|mCCD_DATA~0_combout\);

-- Location: FF_X100_Y19_N25
\b2v_inst|u3|mCCD_DATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|mCCD_DATA~0_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(5));

-- Location: M9K_X104_Y17_N0
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_4pn:auto_generated|altsyncram_uq81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 1278,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 1278,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \CCD_PIXCLK~input_o\,
	ena0 => \b2v_inst|u3|oDVAL~combout\,
	portadatain => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTADATAIN_bus\,
	portaaddr => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTAADDR_bus\,
	portbaddr => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X83_Y20_N4
\b2v_inst|u4|mDATAd_0[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mDATAd_0[5]~feeder_combout\ = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(17),
	combout => \b2v_inst|u4|mDATAd_0[5]~feeder_combout\);

-- Location: FF_X83_Y20_N5
\b2v_inst|u4|mDATAd_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|mDATAd_0[5]~feeder_combout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(5));

-- Location: FF_X82_Y20_N19
\b2v_inst|u4|mDATAd_1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(5),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(5));

-- Location: LCCOMB_X82_Y20_N18
\b2v_inst|u4|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~0_combout\ = (\b2v_inst|u4|mDATAd_0\(5) & ((\b2v_inst|u4|mDATAd_1\(5)) # (\b2v_inst|u3|Y_Cont\(0) $ (\b2v_inst|u3|X_Cont\(0))))) # (!\b2v_inst|u4|mDATAd_0\(5) & (\b2v_inst|u4|mDATAd_1\(5) & (\b2v_inst|u3|Y_Cont\(0) $ 
-- (!\b2v_inst|u3|X_Cont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|mDATAd_0\(5),
	datab => \b2v_inst|u3|Y_Cont\(0),
	datac => \b2v_inst|u4|mDATAd_1\(5),
	datad => \b2v_inst|u3|X_Cont\(0),
	combout => \b2v_inst|u4|Add0~0_combout\);

-- Location: LCCOMB_X82_Y20_N16
\b2v_inst|u4|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~1_combout\ = (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(17) & ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(5)) # (\b2v_inst|u3|X_Cont\(0) $ (!\b2v_inst|u3|Y_Cont\(0))))) # 
-- (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(17) & (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(5) & (\b2v_inst|u3|X_Cont\(0) $ (\b2v_inst|u3|Y_Cont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(17),
	datab => \b2v_inst|u3|X_Cont\(0),
	datac => \b2v_inst|u3|Y_Cont\(0),
	datad => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(5),
	combout => \b2v_inst|u4|Add0~1_combout\);

-- Location: FF_X82_Y20_N1
\b2v_inst|u4|mDATAd_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(16),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(4));

-- Location: FF_X82_Y20_N7
\b2v_inst|u4|mDATAd_1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(4),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(4));

-- Location: LCCOMB_X82_Y20_N6
\b2v_inst|u4|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~2_combout\ = (\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(4)))) # (!\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(4))))) # (!\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & 
-- (\b2v_inst|u4|mDATAd_0\(4))) # (!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(0),
	datab => \b2v_inst|u4|mDATAd_0\(4),
	datac => \b2v_inst|u4|mDATAd_1\(4),
	datad => \b2v_inst|u3|X_Cont\(0),
	combout => \b2v_inst|u4|Add0~2_combout\);

-- Location: LCCOMB_X82_Y20_N0
\b2v_inst|u4|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~3_combout\ = (\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(16))) # (!\b2v_inst|u3|X_Cont\(0) & 
-- ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(4)))))) # (!\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(4)))) # (!\b2v_inst|u3|X_Cont\(0) & 
-- (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(0),
	datab => \b2v_inst|u3|X_Cont\(0),
	datac => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(16),
	datad => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(4),
	combout => \b2v_inst|u4|Add0~3_combout\);

-- Location: IOIBUF_X65_Y0_N15
\CCD_DATA[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(2),
	o => \CCD_DATA[2]~input_o\);

-- Location: FF_X106_Y1_N3
\b2v_inst|rCCD_DATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \CCD_DATA[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(2));

-- Location: LCCOMB_X103_Y20_N8
\b2v_inst|u3|mCCD_DATA~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|mCCD_DATA~3_combout\ = (\b2v_inst|rCCD_DATA\(2) & \b2v_inst|rCCD_LVAL~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|rCCD_DATA\(2),
	datad => \b2v_inst|rCCD_LVAL~q\,
	combout => \b2v_inst|u3|mCCD_DATA~3_combout\);

-- Location: FF_X103_Y20_N9
\b2v_inst|u3|mCCD_DATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|mCCD_DATA~3_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(2));

-- Location: IOIBUF_X94_Y0_N8
\CCD_DATA[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(3),
	o => \CCD_DATA[3]~input_o\);

-- Location: LCCOMB_X106_Y1_N4
\b2v_inst|rCCD_DATA[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|rCCD_DATA[3]~feeder_combout\ = \CCD_DATA[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CCD_DATA[3]~input_o\,
	combout => \b2v_inst|rCCD_DATA[3]~feeder_combout\);

-- Location: FF_X106_Y1_N5
\b2v_inst|rCCD_DATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|rCCD_DATA[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(3));

-- Location: LCCOMB_X103_Y19_N22
\b2v_inst|u3|mCCD_DATA~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|mCCD_DATA~2_combout\ = (\b2v_inst|rCCD_DATA\(3) & \b2v_inst|rCCD_LVAL~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|rCCD_DATA\(3),
	datad => \b2v_inst|rCCD_LVAL~q\,
	combout => \b2v_inst|u3|mCCD_DATA~2_combout\);

-- Location: LCCOMB_X100_Y20_N28
\b2v_inst|u3|mCCD_DATA[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|mCCD_DATA[3]~feeder_combout\ = \b2v_inst|u3|mCCD_DATA~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|mCCD_DATA~2_combout\,
	combout => \b2v_inst|u3|mCCD_DATA[3]~feeder_combout\);

-- Location: FF_X100_Y20_N29
\b2v_inst|u3|mCCD_DATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|mCCD_DATA[3]~feeder_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(3));

-- Location: M9K_X104_Y20_N0
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_4pn:auto_generated|altsyncram_uq81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 1278,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 1278,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \CCD_PIXCLK~input_o\,
	ena0 => \b2v_inst|u3|oDVAL~combout\,
	portadatain => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTADATAIN_bus\,
	portaaddr => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTAADDR_bus\,
	portbaddr => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X82_Y20_N8
\b2v_inst|u4|mDATAd_0[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mDATAd_0[3]~feeder_combout\ = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(15),
	combout => \b2v_inst|u4|mDATAd_0[3]~feeder_combout\);

-- Location: FF_X82_Y20_N9
\b2v_inst|u4|mDATAd_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|mDATAd_0[3]~feeder_combout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(3));

-- Location: FF_X82_Y20_N3
\b2v_inst|u4|mDATAd_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(3),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(3));

-- Location: LCCOMB_X82_Y20_N2
\b2v_inst|u4|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~4_combout\ = (\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(3)))) # (!\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(3))))) # (!\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & 
-- (\b2v_inst|u4|mDATAd_0\(3))) # (!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(0),
	datab => \b2v_inst|u4|mDATAd_0\(3),
	datac => \b2v_inst|u4|mDATAd_1\(3),
	datad => \b2v_inst|u3|X_Cont\(0),
	combout => \b2v_inst|u4|Add0~4_combout\);

-- Location: LCCOMB_X81_Y20_N0
\b2v_inst|u4|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~5_combout\ = (\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(15))) # (!\b2v_inst|u3|X_Cont\(0) & 
-- ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(3)))))) # (!\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(3)))) # (!\b2v_inst|u3|X_Cont\(0) & 
-- (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(0),
	datab => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(15),
	datac => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(3),
	datad => \b2v_inst|u3|X_Cont\(0),
	combout => \b2v_inst|u4|Add0~5_combout\);

-- Location: LCCOMB_X83_Y20_N28
\b2v_inst|u4|mDATAd_0[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mDATAd_0[2]~feeder_combout\ = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(14),
	combout => \b2v_inst|u4|mDATAd_0[2]~feeder_combout\);

-- Location: FF_X83_Y20_N29
\b2v_inst|u4|mDATAd_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|mDATAd_0[2]~feeder_combout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(2));

-- Location: FF_X83_Y20_N15
\b2v_inst|u4|mDATAd_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(2),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(2));

-- Location: LCCOMB_X83_Y20_N14
\b2v_inst|u4|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~6_combout\ = (\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(2)))) # (!\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(2))))) # (!\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & 
-- (\b2v_inst|u4|mDATAd_0\(2))) # (!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(0),
	datab => \b2v_inst|u4|mDATAd_0\(2),
	datac => \b2v_inst|u4|mDATAd_1\(2),
	datad => \b2v_inst|u3|X_Cont\(0),
	combout => \b2v_inst|u4|Add0~6_combout\);

-- Location: LCCOMB_X82_Y20_N14
\b2v_inst|u4|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~7_combout\ = (\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(14)))) # (!\b2v_inst|u3|X_Cont\(0) & 
-- (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(2))))) # (!\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(2))) # (!\b2v_inst|u3|X_Cont\(0) & 
-- ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(0),
	datab => \b2v_inst|u3|X_Cont\(0),
	datac => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(2),
	datad => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(14),
	combout => \b2v_inst|u4|Add0~7_combout\);

-- Location: IOIBUF_X60_Y0_N1
\CCD_DATA[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(0),
	o => \CCD_DATA[0]~input_o\);

-- Location: FF_X106_Y3_N11
\b2v_inst|rCCD_DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \CCD_DATA[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(0));

-- Location: LCCOMB_X103_Y19_N30
\b2v_inst|u3|mCCD_DATA~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|mCCD_DATA~5_combout\ = (\b2v_inst|rCCD_DATA\(0) & \b2v_inst|rCCD_LVAL~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|rCCD_DATA\(0),
	datad => \b2v_inst|rCCD_LVAL~q\,
	combout => \b2v_inst|u3|mCCD_DATA~5_combout\);

-- Location: FF_X103_Y19_N31
\b2v_inst|u3|mCCD_DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|mCCD_DATA~5_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(0));

-- Location: IOIBUF_X94_Y0_N1
\CCD_DATA[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(1),
	o => \CCD_DATA[1]~input_o\);

-- Location: LCCOMB_X106_Y3_N24
\b2v_inst|rCCD_DATA[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|rCCD_DATA[1]~feeder_combout\ = \CCD_DATA[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CCD_DATA[1]~input_o\,
	combout => \b2v_inst|rCCD_DATA[1]~feeder_combout\);

-- Location: FF_X106_Y3_N25
\b2v_inst|rCCD_DATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|rCCD_DATA[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(1));

-- Location: LCCOMB_X107_Y23_N30
\b2v_inst|u3|mCCD_DATA~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|mCCD_DATA~4_combout\ = (\b2v_inst|rCCD_DATA\(1) & \b2v_inst|rCCD_LVAL~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|rCCD_DATA\(1),
	datad => \b2v_inst|rCCD_LVAL~q\,
	combout => \b2v_inst|u3|mCCD_DATA~4_combout\);

-- Location: FF_X107_Y23_N31
\b2v_inst|u3|mCCD_DATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|mCCD_DATA~4_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(1));

-- Location: M9K_X104_Y18_N0
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_4pn:auto_generated|altsyncram_uq81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 1278,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 1278,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \CCD_PIXCLK~input_o\,
	ena0 => \b2v_inst|u3|oDVAL~combout\,
	portadatain => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X81_Y20_N30
\b2v_inst|u4|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~9_combout\ = (\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u3|Y_Cont\(0) & (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(13))) # (!\b2v_inst|u3|Y_Cont\(0) & 
-- ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(1)))))) # (!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(1)))) # (!\b2v_inst|u3|Y_Cont\(0) & 
-- (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|X_Cont\(0),
	datab => \b2v_inst|u3|Y_Cont\(0),
	datac => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(13),
	datad => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(1),
	combout => \b2v_inst|u4|Add0~9_combout\);

-- Location: FF_X81_Y20_N31
\b2v_inst|u4|mDATAd_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(13),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(1));

-- Location: FF_X81_Y20_N29
\b2v_inst|u4|mDATAd_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(1),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(1));

-- Location: LCCOMB_X81_Y20_N28
\b2v_inst|u4|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~8_combout\ = (\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(1)))) # (!\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(1))))) # (!\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & 
-- (\b2v_inst|u4|mDATAd_0\(1))) # (!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(0),
	datab => \b2v_inst|u4|mDATAd_0\(1),
	datac => \b2v_inst|u4|mDATAd_1\(1),
	datad => \b2v_inst|u3|X_Cont\(0),
	combout => \b2v_inst|u4|Add0~8_combout\);

-- Location: FF_X82_Y20_N11
\b2v_inst|u4|mDATAd_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(12),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(0));

-- Location: FF_X82_Y20_N5
\b2v_inst|u4|mDATAd_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(0),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(0));

-- Location: LCCOMB_X82_Y20_N4
\b2v_inst|u4|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~10_combout\ = (\b2v_inst|u4|mDATAd_0\(0) & ((\b2v_inst|u4|mDATAd_1\(0)) # (\b2v_inst|u3|Y_Cont\(0) $ (\b2v_inst|u3|X_Cont\(0))))) # (!\b2v_inst|u4|mDATAd_0\(0) & (\b2v_inst|u4|mDATAd_1\(0) & (\b2v_inst|u3|Y_Cont\(0) $ 
-- (!\b2v_inst|u3|X_Cont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|mDATAd_0\(0),
	datab => \b2v_inst|u3|Y_Cont\(0),
	datac => \b2v_inst|u4|mDATAd_1\(0),
	datad => \b2v_inst|u3|X_Cont\(0),
	combout => \b2v_inst|u4|Add0~10_combout\);

-- Location: LCCOMB_X82_Y20_N10
\b2v_inst|u4|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~11_combout\ = (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(0) & ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(12)) # (\b2v_inst|u3|Y_Cont\(0) $ (\b2v_inst|u3|X_Cont\(0))))) # 
-- (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(0) & (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(12) & (\b2v_inst|u3|Y_Cont\(0) $ (!\b2v_inst|u3|X_Cont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(0),
	datab => \b2v_inst|u3|Y_Cont\(0),
	datac => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(12),
	datad => \b2v_inst|u3|X_Cont\(0),
	combout => \b2v_inst|u4|Add0~11_combout\);

-- Location: LCCOMB_X81_Y20_N2
\b2v_inst|u4|mCCD_G[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mCCD_G[5]~9_cout\ = CARRY((\b2v_inst|u4|Add0~10_combout\ & \b2v_inst|u4|Add0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|Add0~10_combout\,
	datab => \b2v_inst|u4|Add0~11_combout\,
	datad => VCC,
	cout => \b2v_inst|u4|mCCD_G[5]~9_cout\);

-- Location: LCCOMB_X81_Y20_N4
\b2v_inst|u4|mCCD_G[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mCCD_G[5]~11_cout\ = CARRY((\b2v_inst|u4|Add0~9_combout\ & (!\b2v_inst|u4|Add0~8_combout\ & !\b2v_inst|u4|mCCD_G[5]~9_cout\)) # (!\b2v_inst|u4|Add0~9_combout\ & ((!\b2v_inst|u4|mCCD_G[5]~9_cout\) # (!\b2v_inst|u4|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|Add0~9_combout\,
	datab => \b2v_inst|u4|Add0~8_combout\,
	datad => VCC,
	cin => \b2v_inst|u4|mCCD_G[5]~9_cout\,
	cout => \b2v_inst|u4|mCCD_G[5]~11_cout\);

-- Location: LCCOMB_X81_Y20_N6
\b2v_inst|u4|mCCD_G[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mCCD_G[5]~13_cout\ = CARRY((\b2v_inst|u4|Add0~6_combout\ & ((\b2v_inst|u4|Add0~7_combout\) # (!\b2v_inst|u4|mCCD_G[5]~11_cout\))) # (!\b2v_inst|u4|Add0~6_combout\ & (\b2v_inst|u4|Add0~7_combout\ & !\b2v_inst|u4|mCCD_G[5]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|Add0~6_combout\,
	datab => \b2v_inst|u4|Add0~7_combout\,
	datad => VCC,
	cin => \b2v_inst|u4|mCCD_G[5]~11_cout\,
	cout => \b2v_inst|u4|mCCD_G[5]~13_cout\);

-- Location: LCCOMB_X81_Y20_N8
\b2v_inst|u4|mCCD_G[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mCCD_G[5]~15_cout\ = CARRY((\b2v_inst|u4|Add0~4_combout\ & (!\b2v_inst|u4|Add0~5_combout\ & !\b2v_inst|u4|mCCD_G[5]~13_cout\)) # (!\b2v_inst|u4|Add0~4_combout\ & ((!\b2v_inst|u4|mCCD_G[5]~13_cout\) # (!\b2v_inst|u4|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|Add0~4_combout\,
	datab => \b2v_inst|u4|Add0~5_combout\,
	datad => VCC,
	cin => \b2v_inst|u4|mCCD_G[5]~13_cout\,
	cout => \b2v_inst|u4|mCCD_G[5]~15_cout\);

-- Location: LCCOMB_X81_Y20_N10
\b2v_inst|u4|mCCD_G[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mCCD_G[5]~17_cout\ = CARRY((\b2v_inst|u4|Add0~2_combout\ & ((\b2v_inst|u4|Add0~3_combout\) # (!\b2v_inst|u4|mCCD_G[5]~15_cout\))) # (!\b2v_inst|u4|Add0~2_combout\ & (\b2v_inst|u4|Add0~3_combout\ & !\b2v_inst|u4|mCCD_G[5]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|Add0~2_combout\,
	datab => \b2v_inst|u4|Add0~3_combout\,
	datad => VCC,
	cin => \b2v_inst|u4|mCCD_G[5]~15_cout\,
	cout => \b2v_inst|u4|mCCD_G[5]~17_cout\);

-- Location: LCCOMB_X81_Y20_N12
\b2v_inst|u4|mCCD_G[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mCCD_G[5]~18_combout\ = (\b2v_inst|u4|Add0~0_combout\ & ((\b2v_inst|u4|Add0~1_combout\ & (\b2v_inst|u4|mCCD_G[5]~17_cout\ & VCC)) # (!\b2v_inst|u4|Add0~1_combout\ & (!\b2v_inst|u4|mCCD_G[5]~17_cout\)))) # (!\b2v_inst|u4|Add0~0_combout\ & 
-- ((\b2v_inst|u4|Add0~1_combout\ & (!\b2v_inst|u4|mCCD_G[5]~17_cout\)) # (!\b2v_inst|u4|Add0~1_combout\ & ((\b2v_inst|u4|mCCD_G[5]~17_cout\) # (GND)))))
-- \b2v_inst|u4|mCCD_G[5]~19\ = CARRY((\b2v_inst|u4|Add0~0_combout\ & (!\b2v_inst|u4|Add0~1_combout\ & !\b2v_inst|u4|mCCD_G[5]~17_cout\)) # (!\b2v_inst|u4|Add0~0_combout\ & ((!\b2v_inst|u4|mCCD_G[5]~17_cout\) # (!\b2v_inst|u4|Add0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|Add0~0_combout\,
	datab => \b2v_inst|u4|Add0~1_combout\,
	datad => VCC,
	cin => \b2v_inst|u4|mCCD_G[5]~17_cout\,
	combout => \b2v_inst|u4|mCCD_G[5]~18_combout\,
	cout => \b2v_inst|u4|mCCD_G[5]~19\);

-- Location: FF_X81_Y20_N13
\b2v_inst|u4|mCCD_G[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|mCCD_G[5]~18_combout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mCCD_G\(5));

-- Location: LCCOMB_X45_Y42_N6
\b2v_inst2|X[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|X[1]~4_combout\ = (\b2v_inst2|Add2~0_combout\ & \b2v_inst2|X[7]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst2|Add2~0_combout\,
	datad => \b2v_inst2|X[7]~0_combout\,
	combout => \b2v_inst2|X[1]~4_combout\);

-- Location: LCCOMB_X48_Y42_N0
\b2v_inst2|X[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|X[2]~5_combout\ = (\b2v_inst2|Add3~0_combout\ & \b2v_inst2|X[7]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst2|Add3~0_combout\,
	datad => \b2v_inst2|X[7]~0_combout\,
	combout => \b2v_inst2|X[2]~5_combout\);

-- Location: LCCOMB_X46_Y42_N2
\b2v_inst2|X[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|X[5]~6_combout\ = (\b2v_inst2|X[7]~0_combout\ & \b2v_inst2|Add3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|X[7]~0_combout\,
	datad => \b2v_inst2|Add3~6_combout\,
	combout => \b2v_inst2|X[5]~6_combout\);

-- Location: LCCOMB_X46_Y42_N0
\b2v_inst2|X[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|X[6]~7_combout\ = (\b2v_inst2|X[7]~0_combout\ & \b2v_inst2|Add3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|X[7]~0_combout\,
	datad => \b2v_inst2|Add3~8_combout\,
	combout => \b2v_inst2|X[6]~7_combout\);

-- Location: LCCOMB_X48_Y42_N22
\b2v_inst2|X[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|X[8]~8_combout\ = (\b2v_inst2|X[7]~0_combout\ & (\b2v_inst2|Add3~10_combout\ $ (!\b2v_inst2|Add3~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|X[7]~0_combout\,
	datac => \b2v_inst2|Add3~10_combout\,
	datad => \b2v_inst2|Add3~12_combout\,
	combout => \b2v_inst2|X[8]~8_combout\);

-- Location: LCCOMB_X52_Y38_N14
\b2v_inst2|Y[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[0]~16_combout\ = (!\b2v_inst2|comptY\(9) & (\b2v_inst2|IMGY~0_combout\ & \b2v_inst2|Add6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(9),
	datac => \b2v_inst2|IMGY~0_combout\,
	datad => \b2v_inst2|Add6~0_combout\,
	combout => \b2v_inst2|Y[0]~16_combout\);

-- Location: LCCOMB_X52_Y38_N28
\b2v_inst2|Y[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[1]~17_combout\ = (!\b2v_inst2|comptY\(9) & (\b2v_inst2|IMGY~0_combout\ & \b2v_inst2|Add6~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(9),
	datac => \b2v_inst2|IMGY~0_combout\,
	datad => \b2v_inst2|Add6~2_combout\,
	combout => \b2v_inst2|Y[1]~17_combout\);

-- Location: LCCOMB_X52_Y38_N2
\b2v_inst2|Y[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[2]~20_combout\ = (!\b2v_inst2|comptY\(9) & (\b2v_inst2|LessThan6~0_combout\ & (\b2v_inst2|IMGY~0_combout\ & \b2v_inst2|Add6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(9),
	datab => \b2v_inst2|LessThan6~0_combout\,
	datac => \b2v_inst2|IMGY~0_combout\,
	datad => \b2v_inst2|Add6~4_combout\,
	combout => \b2v_inst2|Y[2]~20_combout\);

-- Location: LCCOMB_X52_Y38_N4
\b2v_inst2|Y[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[3]~21_combout\ = (!\b2v_inst2|comptY\(9) & (\b2v_inst2|LessThan6~0_combout\ & (\b2v_inst2|IMGY~0_combout\ & \b2v_inst2|Add6~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(9),
	datab => \b2v_inst2|LessThan6~0_combout\,
	datac => \b2v_inst2|IMGY~0_combout\,
	datad => \b2v_inst2|Add6~6_combout\,
	combout => \b2v_inst2|Y[3]~21_combout\);

-- Location: M9K_X15_Y47_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a208\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y38_N26
\b2v_inst2|Y[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[5]~19_combout\ = (!\b2v_inst2|comptY\(9) & (\b2v_inst2|IMGY~0_combout\ & (\b2v_inst2|LessThan6~0_combout\ & \b2v_inst2|Add6~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(9),
	datab => \b2v_inst2|IMGY~0_combout\,
	datac => \b2v_inst2|LessThan6~0_combout\,
	datad => \b2v_inst2|Add6~10_combout\,
	combout => \b2v_inst2|Y[5]~19_combout\);

-- Location: FF_X48_Y38_N27
\b2v_inst1|altsyncram_component|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|Y[5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(1));

-- Location: FF_X48_Y38_N21
\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	asdata => \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1));

-- Location: FF_X47_Y38_N17
\b2v_inst1|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|Y[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: LCCOMB_X48_Y40_N16
\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout\ = \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout\);

-- Location: FF_X48_Y40_N17
\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0));

-- Location: LCCOMB_X81_Y23_N4
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3) = (!\b2v_inst|u3|Y_Cont\(6) & (!\b2v_inst|u3|Y_Cont\(5) & (!\b2v_inst|u3|Y_Cont\(7) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2544w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(6),
	datab => \b2v_inst|u3|Y_Cont\(5),
	datac => \b2v_inst|u3|Y_Cont\(7),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2544w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3));

-- Location: LCCOMB_X47_Y38_N20
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\ = (((!\b2v_inst2|Add6~10_combout\ & !\b2v_inst2|Add6~12_combout\)) # (!\b2v_inst2|IMGY~1_combout\)) # (!\b2v_inst2|LessThan6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add6~10_combout\,
	datab => \b2v_inst2|LessThan6~0_combout\,
	datac => \b2v_inst2|IMGY~1_combout\,
	datad => \b2v_inst2|Add6~12_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\);

-- Location: LCCOMB_X46_Y38_N8
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\(3) = (\b2v_inst2|Add6~14_combout\ & (\b2v_inst2|Y[8]~23_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\ & 
-- !\b2v_inst2|Y[4]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add6~14_combout\,
	datab => \b2v_inst2|Y[8]~23_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\,
	datad => \b2v_inst2|Y[4]~24_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\(3));

-- Location: M9K_X37_Y44_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a192\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y41_N8
\b2v_inst3|gi~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~8_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a208~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a192~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192~portbdataout\,
	combout => \b2v_inst3|gi~8_combout\);

-- Location: LCCOMB_X48_Y38_N30
\b2v_inst2|Y[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[6]~18_combout\ = (!\b2v_inst2|comptY\(9) & (\b2v_inst2|IMGY~0_combout\ & (\b2v_inst2|LessThan6~0_combout\ & \b2v_inst2|Add6~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|comptY\(9),
	datab => \b2v_inst2|IMGY~0_combout\,
	datac => \b2v_inst2|LessThan6~0_combout\,
	datad => \b2v_inst2|Add6~12_combout\,
	combout => \b2v_inst2|Y[6]~18_combout\);

-- Location: FF_X48_Y38_N31
\b2v_inst1|altsyncram_component|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|Y[6]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(2));

-- Location: LCCOMB_X53_Y38_N20
\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout\ = \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout\);

-- Location: FF_X53_Y38_N21
\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2));

-- Location: LCCOMB_X47_Y38_N2
\b2v_inst2|Y[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[7]~22_combout\ = (\b2v_inst2|IMGY~0_combout\ & (!\b2v_inst2|comptY\(9) & (\b2v_inst2|Add6~14_combout\ & \b2v_inst2|LessThan6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|IMGY~0_combout\,
	datab => \b2v_inst2|comptY\(9),
	datac => \b2v_inst2|Add6~14_combout\,
	datad => \b2v_inst2|LessThan6~0_combout\,
	combout => \b2v_inst2|Y[7]~22_combout\);

-- Location: FF_X47_Y38_N3
\b2v_inst1|altsyncram_component|auto_generated|address_reg_b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|Y[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(3));

-- Location: FF_X54_Y38_N17
\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	asdata => \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3));

-- Location: LCCOMB_X83_Y23_N16
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3) = (!\b2v_inst|u3|Y_Cont\(5) & (\b2v_inst|u3|Y_Cont\(7) & (\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2544w\(2) & \b2v_inst|u3|Y_Cont\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(5),
	datab => \b2v_inst|u3|Y_Cont\(7),
	datac => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2544w\(2),
	datad => \b2v_inst|u3|Y_Cont\(6),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3));

-- Location: LCCOMB_X46_Y38_N12
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout\ = (\b2v_inst2|Add6~12_combout\ & (\b2v_inst2|LessThan6~0_combout\ & (\b2v_inst2|Add6~10_combout\ & \b2v_inst2|IMGY~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add6~12_combout\,
	datab => \b2v_inst2|LessThan6~0_combout\,
	datac => \b2v_inst2|Add6~10_combout\,
	datad => \b2v_inst2|IMGY~1_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout\);

-- Location: LCCOMB_X47_Y38_N30
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\(3) = (\b2v_inst2|Y[8]~23_combout\ & (!\b2v_inst2|Y[4]~24_combout\ & (\b2v_inst2|Add6~14_combout\ & 
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Y[8]~23_combout\,
	datab => \b2v_inst2|Y[4]~24_combout\,
	datac => \b2v_inst2|Add6~14_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\(3));

-- Location: M9K_X78_Y38_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a240\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X81_Y23_N28
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3) = (!\b2v_inst|u3|Y_Cont\(5) & (\b2v_inst|u3|Y_Cont\(7) & (!\b2v_inst|u3|Y_Cont\(6) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2544w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(5),
	datab => \b2v_inst|u3|Y_Cont\(7),
	datac => \b2v_inst|u3|Y_Cont\(6),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2544w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3));

-- Location: LCCOMB_X48_Y38_N2
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3]~0_combout\ = (\b2v_inst2|LessThan6~0_combout\ & (\b2v_inst2|Add6~12_combout\ & (\b2v_inst2|IMGY~1_combout\ & !\b2v_inst2|Add6~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|LessThan6~0_combout\,
	datab => \b2v_inst2|Add6~12_combout\,
	datac => \b2v_inst2|IMGY~1_combout\,
	datad => \b2v_inst2|Add6~10_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3]~0_combout\);

-- Location: LCCOMB_X47_Y38_N28
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\(3) = (\b2v_inst2|Y[8]~23_combout\ & (!\b2v_inst2|Y[4]~24_combout\ & (\b2v_inst2|Add6~14_combout\ & 
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Y[8]~23_combout\,
	datab => \b2v_inst2|Y[4]~24_combout\,
	datac => \b2v_inst2|Add6~14_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3]~0_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\(3));

-- Location: M9K_X15_Y36_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a224\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y38_N6
\b2v_inst3|gi~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~10_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a240~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a224~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~10_combout\);

-- Location: LCCOMB_X81_Y23_N14
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3) = (\b2v_inst|u3|Y_Cont\(5) & (!\b2v_inst|u3|Y_Cont\(7) & (!\b2v_inst|u3|Y_Cont\(6) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2544w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(5),
	datab => \b2v_inst|u3|Y_Cont\(7),
	datac => \b2v_inst|u3|Y_Cont\(6),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2544w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3));

-- Location: LCCOMB_X47_Y38_N24
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\(3) = (\b2v_inst2|Y[8]~23_combout\ & (\b2v_inst2|Y[4]~24_combout\ & (\b2v_inst2|Add6~14_combout\ & 
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Y[8]~23_combout\,
	datab => \b2v_inst2|Y[4]~24_combout\,
	datac => \b2v_inst2|Add6~14_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\(3));

-- Location: M9K_X15_Y20_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a200\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X80_Y23_N4
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3) = (!\b2v_inst|u3|Y_Cont\(7) & (\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2544w\(2) & (\b2v_inst|u3|Y_Cont\(6) & \b2v_inst|u3|Y_Cont\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(7),
	datab => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2544w\(2),
	datac => \b2v_inst|u3|Y_Cont\(6),
	datad => \b2v_inst|u3|Y_Cont\(5),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3));

-- Location: LCCOMB_X47_Y38_N18
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\(3) = (\b2v_inst2|Add6~14_combout\ & (\b2v_inst2|Y[4]~24_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\ & 
-- \b2v_inst2|Y[8]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add6~14_combout\,
	datab => \b2v_inst2|Y[4]~24_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\,
	datad => \b2v_inst2|Y[8]~23_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\(3));

-- Location: M9K_X64_Y14_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a216\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y38_N4
\b2v_inst3|gi~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~9_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a216~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a200~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~9_combout\);

-- Location: LCCOMB_X80_Y23_N30
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3) = (\b2v_inst|u3|Y_Cont\(5) & (\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2544w\(2) & (\b2v_inst|u3|Y_Cont\(6) & \b2v_inst|u3|Y_Cont\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(5),
	datab => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2544w\(2),
	datac => \b2v_inst|u3|Y_Cont\(6),
	datad => \b2v_inst|u3|Y_Cont\(7),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3));

-- Location: LCCOMB_X46_Y38_N30
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\(3) = (\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout\ & (\b2v_inst2|Add6~14_combout\ & (\b2v_inst2|Y[8]~23_combout\ & 
-- \b2v_inst2|Y[4]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout\,
	datab => \b2v_inst2|Add6~14_combout\,
	datac => \b2v_inst2|Y[8]~23_combout\,
	datad => \b2v_inst2|Y[4]~24_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\(3));

-- Location: M9K_X51_Y13_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a248\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X81_Y23_N26
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3) = (\b2v_inst|u3|Y_Cont\(5) & (\b2v_inst|u3|Y_Cont\(7) & (!\b2v_inst|u3|Y_Cont\(6) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2544w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(5),
	datab => \b2v_inst|u3|Y_Cont\(7),
	datac => \b2v_inst|u3|Y_Cont\(6),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2544w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3));

-- Location: LCCOMB_X48_Y38_N4
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\(3) = (\b2v_inst2|Add6~14_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3]~0_combout\ & (\b2v_inst2|Y[4]~24_combout\ & 
-- \b2v_inst2|Y[8]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add6~14_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3]~0_combout\,
	datac => \b2v_inst2|Y[4]~24_combout\,
	datad => \b2v_inst2|Y[8]~23_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\(3));

-- Location: M9K_X64_Y33_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a232\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X54_Y33_N0
\b2v_inst3|gi~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~11_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a248~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a232~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232~portbdataout\,
	combout => \b2v_inst3|gi~11_combout\);

-- Location: LCCOMB_X53_Y38_N0
\b2v_inst3|gi~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~12_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~10_combout\) # ((\b2v_inst3|gi~11_combout\)))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (((\b2v_inst3|gi~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~10_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datac => \b2v_inst3|gi~9_combout\,
	datad => \b2v_inst3|gi~11_combout\,
	combout => \b2v_inst3|gi~12_combout\);

-- Location: LCCOMB_X53_Y38_N30
\b2v_inst3|gi~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~13_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst3|gi~12_combout\) # ((\b2v_inst3|gi~8_combout\ & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~8_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datad => \b2v_inst3|gi~12_combout\,
	combout => \b2v_inst3|gi~13_combout\);

-- Location: FF_X47_Y38_N11
\b2v_inst1|altsyncram_component|auto_generated|address_reg_b[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst2|Y[8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(4));

-- Location: LCCOMB_X52_Y42_N8
\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[4]~feeder_combout\ = \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(4),
	combout => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[4]~feeder_combout\);

-- Location: FF_X52_Y42_N9
\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4));

-- Location: LCCOMB_X82_Y23_N6
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2453w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2453w\(2) = (!\b2v_inst|u3|Y_Cont\(8) & (\b2v_inst|u3|Y_Cont\(9) & \b2v_inst|u4|mwrite_DPRAM~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u3|Y_Cont\(8),
	datac => \b2v_inst|u3|Y_Cont\(9),
	datad => \b2v_inst|u4|mwrite_DPRAM~q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2453w\(2));

-- Location: LCCOMB_X83_Y23_N18
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3) = (\b2v_inst|u3|Y_Cont\(7) & (\b2v_inst|u3|Y_Cont\(6) & (\b2v_inst|u3|Y_Cont\(5) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2453w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(7),
	datab => \b2v_inst|u3|Y_Cont\(6),
	datac => \b2v_inst|u3|Y_Cont\(5),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2453w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3));

-- Location: LCCOMB_X48_Y38_N10
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2741w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2741w[2]~0_combout\ = (\b2v_inst2|Add6~14_combout\) # (((!\b2v_inst2|Add6~16_combout\) # (!\b2v_inst2|IMGY~1_combout\)) # (!\b2v_inst2|LessThan6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add6~14_combout\,
	datab => \b2v_inst2|LessThan6~0_combout\,
	datac => \b2v_inst2|IMGY~1_combout\,
	datad => \b2v_inst2|Add6~16_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2741w[2]~0_combout\);

-- Location: LCCOMB_X47_Y38_N22
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\(3) = (\b2v_inst2|Y[4]~24_combout\ & (!\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2741w[2]~0_combout\ & 
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|Y[4]~24_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2741w[2]~0_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\(3));

-- Location: M9K_X104_Y40_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a184\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X83_Y23_N26
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3) = (!\b2v_inst|u3|Y_Cont\(6) & (\b2v_inst|u3|Y_Cont\(7) & (\b2v_inst|u3|Y_Cont\(5) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2453w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(6),
	datab => \b2v_inst|u3|Y_Cont\(7),
	datac => \b2v_inst|u3|Y_Cont\(5),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2453w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3));

-- Location: LCCOMB_X48_Y38_N14
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\(3) = (\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3]~0_combout\ & (\b2v_inst2|Y[4]~24_combout\ & 
-- !\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2741w[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3]~0_combout\,
	datac => \b2v_inst2|Y[4]~24_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2741w[2]~0_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\(3));

-- Location: M9K_X104_Y41_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a168\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X83_Y23_N28
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3) = (\b2v_inst|u3|Y_Cont\(7) & (!\b2v_inst|u3|Y_Cont\(6) & (!\b2v_inst|u3|Y_Cont\(5) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2453w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(7),
	datab => \b2v_inst|u3|Y_Cont\(6),
	datac => \b2v_inst|u3|Y_Cont\(5),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2453w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3));

-- Location: LCCOMB_X48_Y38_N20
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\(3) = (!\b2v_inst2|Y[4]~24_combout\ & (!\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2741w[2]~0_combout\ & 
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Y[4]~24_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2741w[2]~0_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3]~0_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\(3));

-- Location: M9K_X64_Y43_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a160\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X82_Y23_N4
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3) = (\b2v_inst|u3|Y_Cont\(6) & (!\b2v_inst|u3|Y_Cont\(5) & (\b2v_inst|u3|Y_Cont\(7) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2453w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(6),
	datab => \b2v_inst|u3|Y_Cont\(5),
	datac => \b2v_inst|u3|Y_Cont\(7),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2453w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3));

-- Location: LCCOMB_X46_Y38_N0
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\(3) = (\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout\ & 
-- (!\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2741w[2]~0_combout\ & !\b2v_inst2|Y[4]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2741w[2]~0_combout\,
	datad => \b2v_inst2|Y[4]~24_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\(3));

-- Location: M9K_X37_Y54_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a176\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y43_N4
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~4_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a176~portbdataout\) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a160~portbdataout\ & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~4_combout\);

-- Location: LCCOMB_X52_Y39_N10
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~5_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~4_combout\ & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a184~portbdataout\)) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~4_combout\ & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a168~portbdataout\))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~4_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~5_combout\);

-- Location: LCCOMB_X83_Y23_N12
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3) = (!\b2v_inst|u3|Y_Cont\(6) & (!\b2v_inst|u3|Y_Cont\(7) & (\b2v_inst|u3|Y_Cont\(5) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2453w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(6),
	datab => \b2v_inst|u3|Y_Cont\(7),
	datac => \b2v_inst|u3|Y_Cont\(5),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2453w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3));

-- Location: LCCOMB_X48_Y38_N6
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\(3) = (!\b2v_inst2|Y[6]~18_combout\ & (!\b2v_inst2|Y[5]~19_combout\ & (\b2v_inst2|Y[4]~24_combout\ & 
-- !\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2741w[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Y[6]~18_combout\,
	datab => \b2v_inst2|Y[5]~19_combout\,
	datac => \b2v_inst2|Y[4]~24_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2741w[2]~0_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\(3));

-- Location: M9K_X51_Y12_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a136\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X83_Y23_N20
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3) = (!\b2v_inst|u3|Y_Cont\(7) & (\b2v_inst|u3|Y_Cont\(6) & (\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2453w\(2) & \b2v_inst|u3|Y_Cont\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(7),
	datab => \b2v_inst|u3|Y_Cont\(6),
	datac => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2453w\(2),
	datad => \b2v_inst|u3|Y_Cont\(5),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3));

-- Location: LCCOMB_X48_Y38_N28
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\(3) = (!\b2v_inst2|Y[6]~18_combout\ & (\b2v_inst2|Y[5]~19_combout\ & (\b2v_inst2|Y[4]~24_combout\ & 
-- !\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2741w[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Y[6]~18_combout\,
	datab => \b2v_inst2|Y[5]~19_combout\,
	datac => \b2v_inst2|Y[4]~24_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2741w[2]~0_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\(3));

-- Location: M9K_X78_Y50_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a152\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X82_Y23_N2
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3) = (!\b2v_inst|u3|Y_Cont\(6) & (!\b2v_inst|u3|Y_Cont\(5) & (!\b2v_inst|u3|Y_Cont\(7) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2453w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(6),
	datab => \b2v_inst|u3|Y_Cont\(5),
	datac => \b2v_inst|u3|Y_Cont\(7),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2453w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3));

-- Location: LCCOMB_X48_Y38_N12
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\(3) = (!\b2v_inst2|Y[6]~18_combout\ & (!\b2v_inst2|Y[5]~19_combout\ & (!\b2v_inst2|Y[4]~24_combout\ & 
-- !\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2741w[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Y[6]~18_combout\,
	datab => \b2v_inst2|Y[5]~19_combout\,
	datac => \b2v_inst2|Y[4]~24_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2741w[2]~0_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\(3));

-- Location: M9K_X78_Y54_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a128\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X83_Y23_N14
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3) = (!\b2v_inst|u3|Y_Cont\(7) & (\b2v_inst|u3|Y_Cont\(6) & (\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2453w\(2) & !\b2v_inst|u3|Y_Cont\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(7),
	datab => \b2v_inst|u3|Y_Cont\(6),
	datac => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2453w\(2),
	datad => \b2v_inst|u3|Y_Cont\(5),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3));

-- Location: LCCOMB_X48_Y38_N18
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\(3) = (!\b2v_inst2|Y[6]~18_combout\ & (\b2v_inst2|Y[5]~19_combout\ & (!\b2v_inst2|Y[4]~24_combout\ & 
-- !\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2741w[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Y[6]~18_combout\,
	datab => \b2v_inst2|Y[5]~19_combout\,
	datac => \b2v_inst2|Y[4]~24_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2741w[2]~0_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\(3));

-- Location: M9K_X51_Y35_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a144\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y42_N12
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~6_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a144~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a128~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~6_combout\);

-- Location: LCCOMB_X53_Y42_N14
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~7_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~6_combout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a152~portbdataout\))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~6_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a136~portbdataout\)))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~6_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~7_combout\);

-- Location: LCCOMB_X52_Y42_N14
\b2v_inst3|gi~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~14_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~5_combout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~5_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datac => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~7_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	combout => \b2v_inst3|gi~14_combout\);

-- Location: LCCOMB_X82_Y23_N28
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2260w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2260w\(2) = (!\b2v_inst|u3|Y_Cont\(8) & (!\b2v_inst|u3|Y_Cont\(9) & \b2v_inst|u4|mwrite_DPRAM~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u3|Y_Cont\(8),
	datac => \b2v_inst|u3|Y_Cont\(9),
	datad => \b2v_inst|u4|mwrite_DPRAM~q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2260w\(2));

-- Location: LCCOMB_X82_Y23_N30
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3) = (\b2v_inst|u3|Y_Cont\(6) & (!\b2v_inst|u3|Y_Cont\(5) & (!\b2v_inst|u3|Y_Cont\(7) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2260w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(6),
	datab => \b2v_inst|u3|Y_Cont\(5),
	datac => \b2v_inst|u3|Y_Cont\(7),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2260w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3));

-- Location: LCCOMB_X46_Y38_N16
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout\ = (\b2v_inst2|Y[8]~15_combout\ & (!\b2v_inst2|Add6~8_combout\ & (!\b2v_inst2|Add6~16_combout\ & !\b2v_inst2|Add6~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Y[8]~15_combout\,
	datab => \b2v_inst2|Add6~8_combout\,
	datac => \b2v_inst2|Add6~16_combout\,
	datad => \b2v_inst2|Add6~14_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout\);

-- Location: LCCOMB_X46_Y38_N18
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w\(3) = (\b2v_inst2|Add6~10_combout\ & (!\b2v_inst2|Y[6]~18_combout\ & \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|Add6~10_combout\,
	datac => \b2v_inst2|Y[6]~18_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w\(3));

-- Location: M9K_X37_Y52_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X83_Y23_N30
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3) = (!\b2v_inst|u3|Y_Cont\(5) & (!\b2v_inst|u3|Y_Cont\(6) & (!\b2v_inst|u3|Y_Cont\(7) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2260w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(5),
	datab => \b2v_inst|u3|Y_Cont\(6),
	datac => \b2v_inst|u3|Y_Cont\(7),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2260w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3));

-- Location: LCCOMB_X46_Y38_N20
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3]~0_combout\ = (\b2v_inst2|Add6~8_combout\) # ((\b2v_inst2|Add6~10_combout\) # ((\b2v_inst2|Add6~16_combout\) # (\b2v_inst2|Add6~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add6~8_combout\,
	datab => \b2v_inst2|Add6~10_combout\,
	datac => \b2v_inst2|Add6~16_combout\,
	datad => \b2v_inst2|Add6~14_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3]~0_combout\);

-- Location: LCCOMB_X46_Y38_N2
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3]~1_combout\ = (((!\b2v_inst2|Add6~12_combout\ & !\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3]~0_combout\)) # (!\b2v_inst2|IMGY~1_combout\)) # 
-- (!\b2v_inst2|LessThan6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|LessThan6~0_combout\,
	datab => \b2v_inst2|Add6~12_combout\,
	datac => \b2v_inst2|IMGY~1_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3]~0_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3]~1_combout\);

-- Location: M9K_X37_Y18_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3]~1_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y29_N24
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~2_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\) # 
-- ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~2_combout\);

-- Location: LCCOMB_X82_Y23_N0
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3) = (\b2v_inst|u3|Y_Cont\(6) & (\b2v_inst|u3|Y_Cont\(5) & (!\b2v_inst|u3|Y_Cont\(7) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2260w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(6),
	datab => \b2v_inst|u3|Y_Cont\(5),
	datac => \b2v_inst|u3|Y_Cont\(7),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2260w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3));

-- Location: LCCOMB_X48_Y38_N24
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w\(1) = ((\b2v_inst2|Add6~16_combout\) # ((\b2v_inst2|Add6~14_combout\) # (!\b2v_inst2|Y[8]~15_combout\))) # (!\b2v_inst2|Add6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add6~8_combout\,
	datab => \b2v_inst2|Add6~16_combout\,
	datac => \b2v_inst2|Add6~14_combout\,
	datad => \b2v_inst2|Y[8]~15_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w\(1));

-- Location: LCCOMB_X48_Y38_N16
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w\(3) = (\b2v_inst2|Y[5]~19_combout\ & (!\b2v_inst2|Y[6]~18_combout\ & !\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Y[5]~19_combout\,
	datac => \b2v_inst2|Y[6]~18_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w\(1),
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w\(3));

-- Location: M9K_X37_Y53_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X83_Y23_N24
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3) = (!\b2v_inst|u3|Y_Cont\(7) & (!\b2v_inst|u3|Y_Cont\(6) & (\b2v_inst|u3|Y_Cont\(5) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2260w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(7),
	datab => \b2v_inst|u3|Y_Cont\(6),
	datac => \b2v_inst|u3|Y_Cont\(5),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2260w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3));

-- Location: LCCOMB_X48_Y38_N8
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w\(3) = (!\b2v_inst2|Y[5]~19_combout\ & (!\b2v_inst2|Y[6]~18_combout\ & !\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Y[5]~19_combout\,
	datac => \b2v_inst2|Y[6]~18_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w\(1),
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w\(3));

-- Location: M9K_X64_Y37_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y29_N26
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~3_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~2_combout\ & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\)) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~2_combout\ & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~2_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~3_combout\);

-- Location: LCCOMB_X83_Y23_N0
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3) = (\b2v_inst|u3|Y_Cont\(7) & (\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2260w\(2) & (\b2v_inst|u3|Y_Cont\(5) & !\b2v_inst|u3|Y_Cont\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(7),
	datab => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2260w\(2),
	datac => \b2v_inst|u3|Y_Cont\(5),
	datad => \b2v_inst|u3|Y_Cont\(6),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3));

-- Location: LCCOMB_X48_Y38_N22
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w\(3) = (!\b2v_inst2|Y[5]~19_combout\ & (\b2v_inst2|Y[6]~18_combout\ & !\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Y[5]~19_combout\,
	datac => \b2v_inst2|Y[6]~18_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w\(1),
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w\(3));

-- Location: M9K_X37_Y27_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X83_Y23_N22
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3) = (\b2v_inst|u3|Y_Cont\(5) & (\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2260w\(2) & (\b2v_inst|u3|Y_Cont\(7) & \b2v_inst|u3|Y_Cont\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(5),
	datab => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2260w\(2),
	datac => \b2v_inst|u3|Y_Cont\(7),
	datad => \b2v_inst|u3|Y_Cont\(6),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3));

-- Location: LCCOMB_X48_Y38_N0
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w\(3) = (\b2v_inst2|Y[6]~18_combout\ & (\b2v_inst2|Y[5]~19_combout\ & !\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Y[6]~18_combout\,
	datac => \b2v_inst2|Y[5]~19_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w\(1),
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w\(3));

-- Location: M9K_X78_Y12_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X83_Y23_N8
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3) = (\b2v_inst|u3|Y_Cont\(7) & (\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2260w\(2) & (!\b2v_inst|u3|Y_Cont\(5) & !\b2v_inst|u3|Y_Cont\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(7),
	datab => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2260w\(2),
	datac => \b2v_inst|u3|Y_Cont\(5),
	datad => \b2v_inst|u3|Y_Cont\(6),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3));

-- Location: LCCOMB_X46_Y38_N24
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w\(3) = (\b2v_inst2|Add6~12_combout\ & (!\b2v_inst2|Add6~10_combout\ & \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Add6~12_combout\,
	datac => \b2v_inst2|Add6~10_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w\(3));

-- Location: M9K_X64_Y29_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X83_Y23_N6
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3) = (\b2v_inst|u3|Y_Cont\(7) & (\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2260w\(2) & (!\b2v_inst|u3|Y_Cont\(5) & \b2v_inst|u3|Y_Cont\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(7),
	datab => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2260w\(2),
	datac => \b2v_inst|u3|Y_Cont\(5),
	datad => \b2v_inst|u3|Y_Cont\(6),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3));

-- Location: LCCOMB_X46_Y38_N26
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~1_combout\ = (\b2v_inst2|Add6~10_combout\ & (\b2v_inst2|Y[6]~18_combout\ & \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|Add6~10_combout\,
	datac => \b2v_inst2|Y[6]~18_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~1_combout\);

-- Location: M9K_X37_Y23_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~1_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y29_N12
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~0_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a48~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a32~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~0_combout\);

-- Location: LCCOMB_X52_Y29_N18
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~1_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~0_combout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~0_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a40~portbdataout\)))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~0_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~1_combout\);

-- Location: LCCOMB_X52_Y29_N0
\b2v_inst3|gi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~0_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~1_combout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datac => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~3_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~1_combout\,
	combout => \b2v_inst3|gi~0_combout\);

-- Location: LCCOMB_X81_Y23_N18
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2362w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2362w\(2) = (\b2v_inst|u4|mwrite_DPRAM~q\ & (!\b2v_inst|u3|Y_Cont\(9) & \b2v_inst|u3|Y_Cont\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u4|mwrite_DPRAM~q\,
	datac => \b2v_inst|u3|Y_Cont\(9),
	datad => \b2v_inst|u3|Y_Cont\(8),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2362w\(2));

-- Location: LCCOMB_X81_Y23_N30
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3) = (!\b2v_inst|u3|Y_Cont\(7) & (!\b2v_inst|u3|Y_Cont\(5) & (!\b2v_inst|u3|Y_Cont\(6) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2362w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(7),
	datab => \b2v_inst|u3|Y_Cont\(5),
	datac => \b2v_inst|u3|Y_Cont\(6),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2362w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3));

-- Location: LCCOMB_X47_Y38_N6
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\(3) = (!\b2v_inst2|Y[8]~23_combout\ & (!\b2v_inst2|Y[4]~24_combout\ & (\b2v_inst2|Y[7]~22_combout\ & 
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Y[8]~23_combout\,
	datab => \b2v_inst2|Y[4]~24_combout\,
	datac => \b2v_inst2|Y[7]~22_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\(3));

-- Location: M9K_X15_Y43_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X81_Y23_N12
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3) = (!\b2v_inst|u3|Y_Cont\(5) & (!\b2v_inst|u3|Y_Cont\(7) & (\b2v_inst|u3|Y_Cont\(6) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2362w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(5),
	datab => \b2v_inst|u3|Y_Cont\(7),
	datac => \b2v_inst|u3|Y_Cont\(6),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2362w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3));

-- Location: LCCOMB_X47_Y38_N14
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\(3) = (\b2v_inst2|Y[7]~22_combout\ & (!\b2v_inst2|Y[4]~24_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\ & 
-- !\b2v_inst2|Y[8]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Y[7]~22_combout\,
	datab => \b2v_inst2|Y[4]~24_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\,
	datad => \b2v_inst2|Y[8]~23_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\(3));

-- Location: M9K_X15_Y30_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y35_N24
\b2v_inst3|gi~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~1_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a80~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a64~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst3|gi~1_combout\);

-- Location: LCCOMB_X81_Y23_N2
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3) = (!\b2v_inst|u3|Y_Cont\(6) & (\b2v_inst|u3|Y_Cont\(5) & (!\b2v_inst|u3|Y_Cont\(7) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2362w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(6),
	datab => \b2v_inst|u3|Y_Cont\(5),
	datac => \b2v_inst|u3|Y_Cont\(7),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2362w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3));

-- Location: LCCOMB_X47_Y38_N26
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\(3) = (\b2v_inst2|Y[7]~22_combout\ & (\b2v_inst2|Y[4]~24_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\ & 
-- !\b2v_inst2|Y[8]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Y[7]~22_combout\,
	datab => \b2v_inst2|Y[4]~24_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\,
	datad => \b2v_inst2|Y[8]~23_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\(3));

-- Location: M9K_X37_Y40_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X81_Y23_N8
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3) = (!\b2v_inst|u3|Y_Cont\(7) & (\b2v_inst|u3|Y_Cont\(5) & (\b2v_inst|u3|Y_Cont\(6) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2362w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(7),
	datab => \b2v_inst|u3|Y_Cont\(5),
	datac => \b2v_inst|u3|Y_Cont\(6),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2362w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3));

-- Location: LCCOMB_X47_Y38_N8
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\(3) = (\b2v_inst2|Y[7]~22_combout\ & (\b2v_inst2|Y[4]~24_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\ & 
-- !\b2v_inst2|Y[8]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Y[7]~22_combout\,
	datab => \b2v_inst2|Y[4]~24_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\,
	datad => \b2v_inst2|Y[8]~23_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\(3));

-- Location: M9K_X15_Y46_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y39_N20
\b2v_inst3|gi~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~2_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a88~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a72~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~2_combout\);

-- Location: LCCOMB_X52_Y38_N10
\b2v_inst3|gi~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~3_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~1_combout\) # (\b2v_inst3|gi~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~1_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datad => \b2v_inst3|gi~2_combout\,
	combout => \b2v_inst3|gi~3_combout\);

-- Location: LCCOMB_X81_Y23_N24
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3) = (!\b2v_inst|u3|Y_Cont\(5) & (\b2v_inst|u3|Y_Cont\(7) & (\b2v_inst|u3|Y_Cont\(6) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2362w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(5),
	datab => \b2v_inst|u3|Y_Cont\(7),
	datac => \b2v_inst|u3|Y_Cont\(6),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2362w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3));

-- Location: LCCOMB_X46_Y38_N6
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\(3) = (\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout\ & (!\b2v_inst2|Y[4]~24_combout\ & (!\b2v_inst2|Y[8]~23_combout\ & 
-- \b2v_inst2|Y[7]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout\,
	datab => \b2v_inst2|Y[4]~24_combout\,
	datac => \b2v_inst2|Y[8]~23_combout\,
	datad => \b2v_inst2|Y[7]~22_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\(3));

-- Location: M9K_X64_Y38_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a112\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X81_Y23_N6
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3) = (!\b2v_inst|u3|Y_Cont\(5) & (\b2v_inst|u3|Y_Cont\(7) & (!\b2v_inst|u3|Y_Cont\(6) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2362w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(5),
	datab => \b2v_inst|u3|Y_Cont\(7),
	datac => \b2v_inst|u3|Y_Cont\(6),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2362w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3));

-- Location: LCCOMB_X46_Y38_N28
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\(3) = (!\b2v_inst2|Y[4]~24_combout\ & (!\b2v_inst2|Y[8]~23_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3]~0_combout\ & 
-- \b2v_inst2|Y[7]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Y[4]~24_combout\,
	datab => \b2v_inst2|Y[8]~23_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3]~0_combout\,
	datad => \b2v_inst2|Y[7]~22_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\(3));

-- Location: M9K_X15_Y39_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a96\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y38_N26
\b2v_inst3|gi~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~4_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a112~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a96~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~4_combout\);

-- Location: LCCOMB_X81_Y23_N0
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3) = (\b2v_inst|u3|Y_Cont\(5) & (\b2v_inst|u3|Y_Cont\(7) & (\b2v_inst|u3|Y_Cont\(6) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2362w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(5),
	datab => \b2v_inst|u3|Y_Cont\(7),
	datac => \b2v_inst|u3|Y_Cont\(6),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2362w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3));

-- Location: LCCOMB_X46_Y38_N10
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\(3) = (\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout\ & (\b2v_inst2|Y[4]~24_combout\ & (!\b2v_inst2|Y[8]~23_combout\ & 
-- \b2v_inst2|Y[7]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]~0_combout\,
	datab => \b2v_inst2|Y[4]~24_combout\,
	datac => \b2v_inst2|Y[8]~23_combout\,
	datad => \b2v_inst2|Y[7]~22_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\(3));

-- Location: M9K_X51_Y54_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a120\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X81_Y23_N22
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3) = (\b2v_inst|u3|Y_Cont\(5) & (\b2v_inst|u3|Y_Cont\(7) & (!\b2v_inst|u3|Y_Cont\(6) & \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2362w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(5),
	datab => \b2v_inst|u3|Y_Cont\(7),
	datac => \b2v_inst|u3|Y_Cont\(6),
	datad => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2362w\(2),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3));

-- Location: LCCOMB_X47_Y38_N12
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\(3) = (!\b2v_inst2|Y[8]~23_combout\ & (\b2v_inst2|Y[4]~24_combout\ & (\b2v_inst2|Y[7]~22_combout\ & 
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|Y[8]~23_combout\,
	datab => \b2v_inst2|Y[4]~24_combout\,
	datac => \b2v_inst2|Y[7]~22_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3]~0_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\(3));

-- Location: M9K_X64_Y45_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a104\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y41_N8
\b2v_inst3|gi~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~5_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a120~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a104~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst3|gi~5_combout\);

-- Location: LCCOMB_X53_Y38_N12
\b2v_inst3|gi~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~6_combout\ = (\b2v_inst3|gi~3_combout\) # ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~4_combout\) # (\b2v_inst3|gi~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~3_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datac => \b2v_inst3|gi~4_combout\,
	datad => \b2v_inst3|gi~5_combout\,
	combout => \b2v_inst3|gi~6_combout\);

-- Location: LCCOMB_X53_Y38_N22
\b2v_inst3|gi~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~7_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ((\b2v_inst3|gi~0_combout\) # ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & \b2v_inst3|gi~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~0_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4),
	datad => \b2v_inst3|gi~6_combout\,
	combout => \b2v_inst3|gi~7_combout\);

-- Location: LCCOMB_X52_Y38_N12
\b2v_inst3|gi~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~15_combout\ = (\b2v_inst3|gi~7_combout\) # ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ((\b2v_inst3|gi~13_combout\) # (\b2v_inst3|gi~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~13_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4),
	datac => \b2v_inst3|gi~14_combout\,
	datad => \b2v_inst3|gi~7_combout\,
	combout => \b2v_inst3|gi~15_combout\);

-- Location: FF_X52_Y38_N13
\b2v_inst3|gi[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|gi~15_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|gi\(0));

-- Location: LCCOMB_X49_Y42_N14
\b2v_inst3|b_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|b_out~2_combout\ = (\b2v_inst2|IMGX~combout\ & (\b2v_inst2|IMGY~combout\ & (\b2v_inst3|state~q\ & !\b2v_inst3|gen~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|IMGX~combout\,
	datab => \b2v_inst2|IMGY~combout\,
	datac => \b2v_inst3|state~q\,
	datad => \b2v_inst3|gen~2_combout\,
	combout => \b2v_inst3|b_out~2_combout\);

-- Location: LCCOMB_X49_Y42_N26
\b2v_inst3|b_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|b_out~3_combout\ = (\b2v_inst3|gen~11_combout\ & (\b2v_inst3|b_out~2_combout\ & ((\b2v_inst3|gen~8_combout\) # (!\b2v_inst3|nbi[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gen~11_combout\,
	datab => \b2v_inst3|nbi[1]~2_combout\,
	datac => \b2v_inst3|b_out~2_combout\,
	datad => \b2v_inst3|gen~8_combout\,
	combout => \b2v_inst3|b_out~3_combout\);

-- Location: LCCOMB_X50_Y42_N8
\b2v_inst3|b_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|b_out~4_combout\ = (\b2v_inst3|gi\(0) & (\b2v_inst3|b_out~1_combout\)) # (!\b2v_inst3|gi\(0) & ((\b2v_inst3|b_out~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|b_out~1_combout\,
	datab => \b2v_inst3|gi\(0),
	datac => \b2v_inst3|b_out~3_combout\,
	combout => \b2v_inst3|b_out~4_combout\);

-- Location: FF_X50_Y42_N9
\b2v_inst3|b_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|b_out~4_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|b_out\(0));

-- Location: IOIBUF_X65_Y0_N22
\CCD_DATA[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(6),
	o => \CCD_DATA[6]~input_o\);

-- Location: LCCOMB_X106_Y1_N24
\b2v_inst|rCCD_DATA[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|rCCD_DATA[6]~feeder_combout\ = \CCD_DATA[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CCD_DATA[6]~input_o\,
	combout => \b2v_inst|rCCD_DATA[6]~feeder_combout\);

-- Location: FF_X106_Y1_N25
\b2v_inst|rCCD_DATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|rCCD_DATA[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(6));

-- Location: LCCOMB_X100_Y20_N6
\b2v_inst|u3|mCCD_DATA~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|mCCD_DATA~6_combout\ = (\b2v_inst|rCCD_LVAL~q\ & \b2v_inst|rCCD_DATA\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|rCCD_LVAL~q\,
	datac => \b2v_inst|rCCD_DATA\(6),
	combout => \b2v_inst|u3|mCCD_DATA~6_combout\);

-- Location: FF_X100_Y20_N7
\b2v_inst|u3|mCCD_DATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|mCCD_DATA~6_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(6));

-- Location: IOIBUF_X102_Y0_N15
\CCD_DATA[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(7),
	o => \CCD_DATA[7]~input_o\);

-- Location: LCCOMB_X106_Y1_N10
\b2v_inst|rCCD_DATA[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|rCCD_DATA[7]~feeder_combout\ = \CCD_DATA[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CCD_DATA[7]~input_o\,
	combout => \b2v_inst|rCCD_DATA[7]~feeder_combout\);

-- Location: FF_X106_Y1_N11
\b2v_inst|rCCD_DATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|rCCD_DATA[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(7));

-- Location: LCCOMB_X103_Y19_N12
\b2v_inst|u3|mCCD_DATA~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|mCCD_DATA~7_combout\ = (\b2v_inst|rCCD_DATA\(7) & \b2v_inst|rCCD_LVAL~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|rCCD_DATA\(7),
	datad => \b2v_inst|rCCD_LVAL~q\,
	combout => \b2v_inst|u3|mCCD_DATA~7_combout\);

-- Location: FF_X103_Y19_N13
\b2v_inst|u3|mCCD_DATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|mCCD_DATA~7_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(7));

-- Location: M9K_X104_Y21_N0
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_4pn:auto_generated|altsyncram_uq81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 1278,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 1278,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \CCD_PIXCLK~input_o\,
	ena0 => \b2v_inst|u3|oDVAL~combout\,
	portadatain => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6_PORTADATAIN_bus\,
	portaaddr => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6_PORTAADDR_bus\,
	portbaddr => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X80_Y20_N16
\b2v_inst|u4|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~13_combout\ = (\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(18)))) # (!\b2v_inst|u3|Y_Cont\(0) & 
-- (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(6))))) # (!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u3|Y_Cont\(0) & (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(6))) # (!\b2v_inst|u3|Y_Cont\(0) & 
-- ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|X_Cont\(0),
	datab => \b2v_inst|u3|Y_Cont\(0),
	datac => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(6),
	datad => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(18),
	combout => \b2v_inst|u4|Add0~13_combout\);

-- Location: LCCOMB_X83_Y20_N0
\b2v_inst|u4|mDATAd_0[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mDATAd_0[6]~feeder_combout\ = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(18),
	combout => \b2v_inst|u4|mDATAd_0[6]~feeder_combout\);

-- Location: FF_X83_Y20_N1
\b2v_inst|u4|mDATAd_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|mDATAd_0[6]~feeder_combout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(6));

-- Location: FF_X83_Y20_N31
\b2v_inst|u4|mDATAd_1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(6),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(6));

-- Location: LCCOMB_X83_Y20_N30
\b2v_inst|u4|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~12_combout\ = (\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(6)))) # (!\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(6))))) # (!\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & 
-- (\b2v_inst|u4|mDATAd_0\(6))) # (!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(0),
	datab => \b2v_inst|u4|mDATAd_0\(6),
	datac => \b2v_inst|u4|mDATAd_1\(6),
	datad => \b2v_inst|u3|X_Cont\(0),
	combout => \b2v_inst|u4|Add0~12_combout\);

-- Location: LCCOMB_X81_Y20_N14
\b2v_inst|u4|mCCD_G[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mCCD_G[6]~20_combout\ = ((\b2v_inst|u4|Add0~13_combout\ $ (\b2v_inst|u4|Add0~12_combout\ $ (!\b2v_inst|u4|mCCD_G[5]~19\)))) # (GND)
-- \b2v_inst|u4|mCCD_G[6]~21\ = CARRY((\b2v_inst|u4|Add0~13_combout\ & ((\b2v_inst|u4|Add0~12_combout\) # (!\b2v_inst|u4|mCCD_G[5]~19\))) # (!\b2v_inst|u4|Add0~13_combout\ & (\b2v_inst|u4|Add0~12_combout\ & !\b2v_inst|u4|mCCD_G[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|Add0~13_combout\,
	datab => \b2v_inst|u4|Add0~12_combout\,
	datad => VCC,
	cin => \b2v_inst|u4|mCCD_G[5]~19\,
	combout => \b2v_inst|u4|mCCD_G[6]~20_combout\,
	cout => \b2v_inst|u4|mCCD_G[6]~21\);

-- Location: FF_X81_Y20_N15
\b2v_inst|u4|mCCD_G[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|mCCD_G[6]~20_combout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mCCD_G\(6));

-- Location: M9K_X51_Y24_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a233\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y25_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a249\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y31_N8
\b2v_inst3|gi~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~27_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a249~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a233~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249~portbdataout\,
	combout => \b2v_inst3|gi~27_combout\);

-- Location: M9K_X104_Y38_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a241\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y48_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a225\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y41_N28
\b2v_inst3|gi~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~28_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a241~portbdataout\)) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a225~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225~portbdataout\,
	combout => \b2v_inst3|gi~28_combout\);

-- Location: LCCOMB_X53_Y41_N30
\b2v_inst3|gi~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~29_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~27_combout\) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & \b2v_inst3|gi~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~27_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \b2v_inst3|gi~28_combout\,
	combout => \b2v_inst3|gi~29_combout\);

-- Location: M9K_X15_Y42_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a193\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y35_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a209\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y33_N22
\b2v_inst3|gi~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~24_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a209~portbdataout\))) 
-- # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a193~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~24_combout\);

-- Location: M9K_X15_Y22_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a201\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y16_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a217\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y33_N8
\b2v_inst3|gi~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~25_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a217~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a201~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~25_combout\);

-- Location: LCCOMB_X49_Y33_N26
\b2v_inst3|gi~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~26_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~24_combout\) # (\b2v_inst3|gi~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~24_combout\,
	datab => \b2v_inst3|gi~25_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	combout => \b2v_inst3|gi~26_combout\);

-- Location: LCCOMB_X53_Y41_N24
\b2v_inst3|gi~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~30_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst3|gi~29_combout\) # (\b2v_inst3|gi~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~29_combout\,
	datac => \b2v_inst3|gi~26_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	combout => \b2v_inst3|gi~30_combout\);

-- Location: M9K_X37_Y37_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a113\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y30_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a97\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y33_N6
\b2v_inst3|gi~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~20_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a113~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a97~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~20_combout\);

-- Location: M9K_X37_Y55_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y35_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y33_N30
\b2v_inst3|gi~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~18_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a89~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a73~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~18_combout\);

-- Location: M9K_X37_Y33_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y60_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y33_N16
\b2v_inst3|gi~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~17_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a81~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a65~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~17_combout\);

-- Location: LCCOMB_X49_Y33_N28
\b2v_inst3|gi~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~19_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~18_combout\) # (\b2v_inst3|gi~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~18_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datad => \b2v_inst3|gi~17_combout\,
	combout => \b2v_inst3|gi~19_combout\);

-- Location: M9K_X51_Y60_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a121\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y62_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a105\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y37_N24
\b2v_inst3|gi~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~21_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a121~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a105~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~21_combout\);

-- Location: LCCOMB_X49_Y33_N0
\b2v_inst3|gi~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~22_combout\ = (\b2v_inst3|gi~19_combout\) # ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~20_combout\) # (\b2v_inst3|gi~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~20_combout\,
	datab => \b2v_inst3|gi~19_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datad => \b2v_inst3|gi~21_combout\,
	combout => \b2v_inst3|gi~22_combout\);

-- Location: M9K_X78_Y61_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y24_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3]~1_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y62_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y44_N28
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~10_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~10_combout\);

-- Location: M9K_X51_Y64_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y44_N0
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~11_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~10_combout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~10_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\)))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~10_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~11_combout\);

-- Location: M9K_X78_Y15_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y17_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y31_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y18_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~1_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y40_N28
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~8_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a49~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a33~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~8_combout\);

-- Location: LCCOMB_X55_Y40_N10
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~9_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~8_combout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a57~portbdataout\))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~8_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a41~portbdataout\)))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~8_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~9_combout\);

-- Location: LCCOMB_X52_Y44_N22
\b2v_inst3|gi~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~16_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~9_combout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datab => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~11_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~9_combout\,
	combout => \b2v_inst3|gi~16_combout\);

-- Location: LCCOMB_X52_Y42_N28
\b2v_inst3|gi~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~23_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ((\b2v_inst3|gi~16_combout\) # ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & \b2v_inst3|gi~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datab => \b2v_inst3|gi~22_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4),
	datad => \b2v_inst3|gi~16_combout\,
	combout => \b2v_inst3|gi~23_combout\);

-- Location: M9K_X51_Y27_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a185\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y43_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a169\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y42_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a161\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y50_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a177\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y42_N16
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~12_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a177~portbdataout\) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a161~portbdataout\ & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~12_combout\);

-- Location: LCCOMB_X56_Y42_N26
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~13_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~12_combout\ & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a185~portbdataout\)) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~12_combout\ & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a169~portbdataout\))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~12_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~13_combout\);

-- Location: M9K_X64_Y15_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a137\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y53_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a153\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y23_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a145\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y59_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a129\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y38_N16
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~14_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) # 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a145~portbdataout\)))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a129~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~14_combout\);

-- Location: LCCOMB_X56_Y42_N24
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~15_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~14_combout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a153~portbdataout\))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~14_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a137~portbdataout\)))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~14_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~15_combout\);

-- Location: LCCOMB_X53_Y42_N28
\b2v_inst3|gi~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~31_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~13_combout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datac => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~13_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~15_combout\,
	combout => \b2v_inst3|gi~31_combout\);

-- Location: LCCOMB_X52_Y42_N24
\b2v_inst3|gi~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~32_combout\ = (\b2v_inst3|gi~23_combout\) # ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ((\b2v_inst3|gi~30_combout\) # (\b2v_inst3|gi~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~30_combout\,
	datab => \b2v_inst3|gi~23_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4),
	datad => \b2v_inst3|gi~31_combout\,
	combout => \b2v_inst3|gi~32_combout\);

-- Location: FF_X52_Y42_N25
\b2v_inst3|gi[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|gi~32_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|gi\(1));

-- Location: LCCOMB_X49_Y42_N24
\b2v_inst3|b_out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|b_out~5_combout\ = (\b2v_inst3|gi\(1) & ((\b2v_inst3|b_out~1_combout\))) # (!\b2v_inst3|gi\(1) & (\b2v_inst3|b_out~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst3|gi\(1),
	datac => \b2v_inst3|b_out~3_combout\,
	datad => \b2v_inst3|b_out~1_combout\,
	combout => \b2v_inst3|b_out~5_combout\);

-- Location: FF_X49_Y42_N25
\b2v_inst3|b_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|b_out~5_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|b_out\(1));

-- Location: LCCOMB_X83_Y20_N6
\b2v_inst|u4|mDATAd_0[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mDATAd_0[7]~feeder_combout\ = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(19),
	combout => \b2v_inst|u4|mDATAd_0[7]~feeder_combout\);

-- Location: FF_X83_Y20_N7
\b2v_inst|u4|mDATAd_0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|mDATAd_0[7]~feeder_combout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(7));

-- Location: FF_X82_Y20_N21
\b2v_inst|u4|mDATAd_1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(7),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(7));

-- Location: LCCOMB_X82_Y20_N20
\b2v_inst|u4|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~14_combout\ = (\b2v_inst|u4|mDATAd_0\(7) & ((\b2v_inst|u4|mDATAd_1\(7)) # (\b2v_inst|u3|Y_Cont\(0) $ (\b2v_inst|u3|X_Cont\(0))))) # (!\b2v_inst|u4|mDATAd_0\(7) & (\b2v_inst|u4|mDATAd_1\(7) & (\b2v_inst|u3|Y_Cont\(0) $ 
-- (!\b2v_inst|u3|X_Cont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|mDATAd_0\(7),
	datab => \b2v_inst|u3|Y_Cont\(0),
	datac => \b2v_inst|u4|mDATAd_1\(7),
	datad => \b2v_inst|u3|X_Cont\(0),
	combout => \b2v_inst|u4|Add0~14_combout\);

-- Location: LCCOMB_X82_Y20_N22
\b2v_inst|u4|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~15_combout\ = (\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(19)))) # (!\b2v_inst|u3|X_Cont\(0) & 
-- (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(7))))) # (!\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(7))) # (!\b2v_inst|u3|X_Cont\(0) & 
-- ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(0),
	datab => \b2v_inst|u3|X_Cont\(0),
	datac => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(7),
	datad => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(19),
	combout => \b2v_inst|u4|Add0~15_combout\);

-- Location: LCCOMB_X81_Y20_N16
\b2v_inst|u4|mCCD_G[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mCCD_G[7]~22_combout\ = (\b2v_inst|u4|Add0~14_combout\ & ((\b2v_inst|u4|Add0~15_combout\ & (\b2v_inst|u4|mCCD_G[6]~21\ & VCC)) # (!\b2v_inst|u4|Add0~15_combout\ & (!\b2v_inst|u4|mCCD_G[6]~21\)))) # (!\b2v_inst|u4|Add0~14_combout\ & 
-- ((\b2v_inst|u4|Add0~15_combout\ & (!\b2v_inst|u4|mCCD_G[6]~21\)) # (!\b2v_inst|u4|Add0~15_combout\ & ((\b2v_inst|u4|mCCD_G[6]~21\) # (GND)))))
-- \b2v_inst|u4|mCCD_G[7]~23\ = CARRY((\b2v_inst|u4|Add0~14_combout\ & (!\b2v_inst|u4|Add0~15_combout\ & !\b2v_inst|u4|mCCD_G[6]~21\)) # (!\b2v_inst|u4|Add0~14_combout\ & ((!\b2v_inst|u4|mCCD_G[6]~21\) # (!\b2v_inst|u4|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|Add0~14_combout\,
	datab => \b2v_inst|u4|Add0~15_combout\,
	datad => VCC,
	cin => \b2v_inst|u4|mCCD_G[6]~21\,
	combout => \b2v_inst|u4|mCCD_G[7]~22_combout\,
	cout => \b2v_inst|u4|mCCD_G[7]~23\);

-- Location: FF_X81_Y20_N17
\b2v_inst|u4|mCCD_G[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|mCCD_G[7]~22_combout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mCCD_G\(7));

-- Location: M9K_X37_Y47_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a210\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y63_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a194\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y43_N4
\b2v_inst3|gi~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~33_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a210~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a194~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194~portbdataout\,
	combout => \b2v_inst3|gi~33_combout\);

-- Location: M9K_X78_Y23_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a218\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y51_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a202\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y43_N18
\b2v_inst3|gi~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~34_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a218~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a202~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst3|gi~34_combout\);

-- Location: M9K_X51_Y18_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a250\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y32_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a234\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y35_N26
\b2v_inst3|gi~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~36_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a250~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a234~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst3|gi~36_combout\);

-- Location: M9K_X51_Y23_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a242\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y47_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a226\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y43_N12
\b2v_inst3|gi~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~35_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a242~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a226~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226~portbdataout\,
	combout => \b2v_inst3|gi~35_combout\);

-- Location: LCCOMB_X52_Y43_N24
\b2v_inst3|gi~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~37_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((\b2v_inst3|gi~36_combout\) # (\b2v_inst3|gi~35_combout\)))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst3|gi~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datab => \b2v_inst3|gi~34_combout\,
	datac => \b2v_inst3|gi~36_combout\,
	datad => \b2v_inst3|gi~35_combout\,
	combout => \b2v_inst3|gi~37_combout\);

-- Location: LCCOMB_X52_Y43_N10
\b2v_inst3|gi~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~38_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst3|gi~37_combout\) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & \b2v_inst3|gi~33_combout\)))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datab => \b2v_inst3|gi~33_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datad => \b2v_inst3|gi~37_combout\,
	combout => \b2v_inst3|gi~38_combout\);

-- Location: M9K_X51_Y47_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a154\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y20_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a138\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y20_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a146\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y61_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a130\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y43_N26
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~18_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a146~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a130~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~18_combout\);

-- Location: LCCOMB_X52_Y43_N8
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~19_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~18_combout\ & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a154~portbdataout\) # 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~18_combout\ & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a138~portbdataout\ & 
-- \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~18_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~19_combout\);

-- Location: M9K_X78_Y42_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a170\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y26_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a186\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y48_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a178\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y55_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a162\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y43_N28
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~16_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a178~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a162~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~16_combout\);

-- Location: LCCOMB_X56_Y43_N6
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~17_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~16_combout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a186~portbdataout\))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~16_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a170~portbdataout\)))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~16_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~17_combout\);

-- Location: LCCOMB_X52_Y43_N20
\b2v_inst3|gi~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~39_combout\ = (\b2v_inst3|gi~38_combout\ & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) # (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~17_combout\)))) # (!\b2v_inst3|gi~38_combout\ & 
-- (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~19_combout\ & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~38_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~19_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~17_combout\,
	combout => \b2v_inst3|gi~39_combout\);

-- Location: M9K_X64_Y36_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y56_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y42_N4
\b2v_inst3|gi~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~42_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a90~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a74~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90~portbdataout\,
	combout => \b2v_inst3|gi~42_combout\);

-- Location: M9K_X51_Y62_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a106\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y63_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a122\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y43_N14
\b2v_inst3|gi~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~43_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a122~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a106~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst3|gi~43_combout\);

-- Location: M9K_X51_Y66_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y34_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y42_N10
\b2v_inst3|gi~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~41_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a82~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a66~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst3|gi~41_combout\);

-- Location: LCCOMB_X56_Y42_N18
\b2v_inst3|gi~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~44_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((\b2v_inst3|gi~43_combout\)))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~42_combout\) # 
-- ((\b2v_inst3|gi~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datab => \b2v_inst3|gi~42_combout\,
	datac => \b2v_inst3|gi~43_combout\,
	datad => \b2v_inst3|gi~41_combout\,
	combout => \b2v_inst3|gi~44_combout\);

-- Location: M9K_X15_Y40_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a98\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y49_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a114\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y41_N6
\b2v_inst3|gi~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~40_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a114~portbdataout\))) 
-- # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a98~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~40_combout\);

-- Location: LCCOMB_X56_Y42_N12
\b2v_inst3|gi~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~45_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst3|gi~44_combout\) # ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & \b2v_inst3|gi~40_combout\)))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datab => \b2v_inst3|gi~44_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datad => \b2v_inst3|gi~40_combout\,
	combout => \b2v_inst3|gi~45_combout\);

-- Location: M9K_X37_Y58_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y26_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3]~1_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y42_N14
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~22_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~22_combout\);

-- Location: M9K_X64_Y64_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y66_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y42_N20
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~23_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~22_combout\ & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\)) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~22_combout\ & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~22_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~23_combout\);

-- Location: M9K_X51_Y11_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y36_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y10_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~1_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y42_N30
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~20_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a50~portbdataout\) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~20_combout\);

-- Location: M9K_X78_Y10_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y42_N28
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~21_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~20_combout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a58~portbdataout\))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~20_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a42~portbdataout\)))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~20_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~21_combout\);

-- Location: LCCOMB_X56_Y42_N22
\b2v_inst3|gi~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~46_combout\ = (\b2v_inst3|gi~45_combout\ & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) # (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~21_combout\)))) # (!\b2v_inst3|gi~45_combout\ & 
-- (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~23_combout\ & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~45_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~23_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~21_combout\,
	combout => \b2v_inst3|gi~46_combout\);

-- Location: LCCOMB_X52_Y42_N2
\b2v_inst3|gi~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~47_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & (\b2v_inst3|gi~39_combout\)) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ((\b2v_inst3|gi~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~39_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4),
	datad => \b2v_inst3|gi~46_combout\,
	combout => \b2v_inst3|gi~47_combout\);

-- Location: FF_X52_Y42_N3
\b2v_inst3|gi[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|gi~47_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|gi\(2));

-- Location: LCCOMB_X52_Y42_N10
\b2v_inst3|b_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|b_out~6_combout\ = (\b2v_inst3|gi\(2) & (\b2v_inst3|b_out~1_combout\)) # (!\b2v_inst3|gi\(2) & ((\b2v_inst3|b_out~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst3|gi\(2),
	datac => \b2v_inst3|b_out~1_combout\,
	datad => \b2v_inst3|b_out~3_combout\,
	combout => \b2v_inst3|b_out~6_combout\);

-- Location: FF_X52_Y42_N11
\b2v_inst3|b_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|b_out~6_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|b_out\(2));

-- Location: IOIBUF_X96_Y0_N15
\CCD_DATA[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(8),
	o => \CCD_DATA[8]~input_o\);

-- Location: FF_X106_Y1_N13
\b2v_inst|rCCD_DATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \CCD_DATA[8]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(8));

-- Location: LCCOMB_X103_Y19_N10
\b2v_inst|u3|mCCD_DATA~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|mCCD_DATA~8_combout\ = (\b2v_inst|rCCD_DATA\(8) & \b2v_inst|rCCD_LVAL~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|rCCD_DATA\(8),
	datad => \b2v_inst|rCCD_LVAL~q\,
	combout => \b2v_inst|u3|mCCD_DATA~8_combout\);

-- Location: FF_X103_Y19_N11
\b2v_inst|u3|mCCD_DATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|mCCD_DATA~8_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(8));

-- Location: IOIBUF_X102_Y0_N22
\CCD_DATA[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(9),
	o => \CCD_DATA[9]~input_o\);

-- Location: LCCOMB_X106_Y1_N6
\b2v_inst|rCCD_DATA[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|rCCD_DATA[9]~feeder_combout\ = \CCD_DATA[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CCD_DATA[9]~input_o\,
	combout => \b2v_inst|rCCD_DATA[9]~feeder_combout\);

-- Location: FF_X106_Y1_N7
\b2v_inst|rCCD_DATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|rCCD_DATA[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(9));

-- Location: LCCOMB_X103_Y19_N8
\b2v_inst|u3|mCCD_DATA~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|mCCD_DATA~9_combout\ = (\b2v_inst|rCCD_DATA\(9) & \b2v_inst|rCCD_LVAL~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|rCCD_DATA\(9),
	datad => \b2v_inst|rCCD_LVAL~q\,
	combout => \b2v_inst|u3|mCCD_DATA~9_combout\);

-- Location: FF_X103_Y19_N9
\b2v_inst|u3|mCCD_DATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|mCCD_DATA~9_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(9));

-- Location: M9K_X104_Y19_N0
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_4pn:auto_generated|altsyncram_uq81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 1278,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 1278,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \CCD_PIXCLK~input_o\,
	ena0 => \b2v_inst|u3|oDVAL~combout\,
	portadatain => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTADATAIN_bus\,
	portaaddr => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTAADDR_bus\,
	portbaddr => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\);

-- Location: FF_X82_Y20_N27
\b2v_inst|u4|mDATAd_0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(20),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(8));

-- Location: FF_X82_Y20_N25
\b2v_inst|u4|mDATAd_1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(8),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(8));

-- Location: LCCOMB_X82_Y20_N24
\b2v_inst|u4|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~16_combout\ = (\b2v_inst|u4|mDATAd_0\(8) & ((\b2v_inst|u4|mDATAd_1\(8)) # (\b2v_inst|u3|Y_Cont\(0) $ (\b2v_inst|u3|X_Cont\(0))))) # (!\b2v_inst|u4|mDATAd_0\(8) & (\b2v_inst|u4|mDATAd_1\(8) & (\b2v_inst|u3|Y_Cont\(0) $ 
-- (!\b2v_inst|u3|X_Cont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|mDATAd_0\(8),
	datab => \b2v_inst|u3|Y_Cont\(0),
	datac => \b2v_inst|u4|mDATAd_1\(8),
	datad => \b2v_inst|u3|X_Cont\(0),
	combout => \b2v_inst|u4|Add0~16_combout\);

-- Location: LCCOMB_X82_Y20_N26
\b2v_inst|u4|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~17_combout\ = (\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(20))) # (!\b2v_inst|u3|X_Cont\(0) & 
-- ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(8)))))) # (!\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(8)))) # (!\b2v_inst|u3|X_Cont\(0) & 
-- (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(0),
	datab => \b2v_inst|u3|X_Cont\(0),
	datac => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(20),
	datad => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(8),
	combout => \b2v_inst|u4|Add0~17_combout\);

-- Location: LCCOMB_X81_Y20_N18
\b2v_inst|u4|mCCD_G[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mCCD_G[8]~24_combout\ = ((\b2v_inst|u4|Add0~16_combout\ $ (\b2v_inst|u4|Add0~17_combout\ $ (!\b2v_inst|u4|mCCD_G[7]~23\)))) # (GND)
-- \b2v_inst|u4|mCCD_G[8]~25\ = CARRY((\b2v_inst|u4|Add0~16_combout\ & ((\b2v_inst|u4|Add0~17_combout\) # (!\b2v_inst|u4|mCCD_G[7]~23\))) # (!\b2v_inst|u4|Add0~16_combout\ & (\b2v_inst|u4|Add0~17_combout\ & !\b2v_inst|u4|mCCD_G[7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|Add0~16_combout\,
	datab => \b2v_inst|u4|Add0~17_combout\,
	datad => VCC,
	cin => \b2v_inst|u4|mCCD_G[7]~23\,
	combout => \b2v_inst|u4|mCCD_G[8]~24_combout\,
	cout => \b2v_inst|u4|mCCD_G[8]~25\);

-- Location: FF_X81_Y20_N19
\b2v_inst|u4|mCCD_G[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|mCCD_G[8]~24_combout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mCCD_G\(8));

-- Location: M9K_X15_Y45_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a211\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y22_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a219\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y56_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a195\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y44_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a203\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y44_N26
\b2v_inst3|gi~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~58_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a203~portbdataout\))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a195~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203~portbdataout\,
	combout => \b2v_inst3|gi~58_combout\);

-- Location: LCCOMB_X52_Y40_N28
\b2v_inst3|gi~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~59_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst3|gi~58_combout\ & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a219~portbdataout\))) # (!\b2v_inst3|gi~58_combout\ & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a211~portbdataout\)))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst3|gi~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219~portbdataout\,
	datad => \b2v_inst3|gi~58_combout\,
	combout => \b2v_inst3|gi~59_combout\);

-- Location: M9K_X15_Y33_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a227\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y37_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a243\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y13_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a251\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y22_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a235\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y33_N24
\b2v_inst3|gi~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~56_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a251~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a235~portbdataout\))))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~56_combout\);

-- Location: LCCOMB_X49_Y33_N14
\b2v_inst3|gi~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~57_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst3|gi~56_combout\)))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst3|gi~56_combout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a243~portbdataout\))) # (!\b2v_inst3|gi~56_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a227~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243~portbdataout\,
	datad => \b2v_inst3|gi~56_combout\,
	combout => \b2v_inst3|gi~57_combout\);

-- Location: LCCOMB_X52_Y40_N30
\b2v_inst3|gi~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~60_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~57_combout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst3|gi~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datab => \b2v_inst3|gi~59_combout\,
	datac => \b2v_inst3|gi~57_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	combout => \b2v_inst3|gi~60_combout\);

-- Location: M9K_X51_Y16_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a147\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y58_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a131\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y38_N4
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~30_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a147~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a131~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~30_combout\);

-- Location: M9K_X78_Y41_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a155\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y34_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a139\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y38_N10
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~31_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~30_combout\ & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a155~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~30_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a139~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~30_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~31_combout\);

-- Location: M9K_X51_Y37_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a187\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y49_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a171\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y44_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a179\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y56_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a163\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y43_N12
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~28_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a179~portbdataout\) # 
-- ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a163~portbdataout\ & 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~28_combout\);

-- Location: LCCOMB_X52_Y42_N20
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~29_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~28_combout\ & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a187~portbdataout\)) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~28_combout\ & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a171~portbdataout\))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~28_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~29_combout\);

-- Location: LCCOMB_X52_Y42_N30
\b2v_inst3|gi~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~61_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~29_combout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datac => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~31_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~29_combout\,
	combout => \b2v_inst3|gi~61_combout\);

-- Location: M9K_X51_Y32_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y28_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y32_N4
\b2v_inst3|gi~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~50_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a91~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a75~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91~portbdataout\,
	combout => \b2v_inst3|gi~50_combout\);

-- Location: M9K_X78_Y46_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y38_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y39_N28
\b2v_inst3|gi~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~49_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a83~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a67~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~49_combout\);

-- Location: LCCOMB_X52_Y39_N6
\b2v_inst3|gi~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~51_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~50_combout\) # (\b2v_inst3|gi~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~50_combout\,
	datab => \b2v_inst3|gi~49_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	combout => \b2v_inst3|gi~51_combout\);

-- Location: M9K_X51_Y53_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a107\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y59_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a123\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y39_N2
\b2v_inst3|gi~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~53_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a123~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a107~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~53_combout\);

-- Location: M9K_X64_Y39_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a115\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y24_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a99\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y39_N4
\b2v_inst3|gi~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~52_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a115~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a99~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~52_combout\);

-- Location: LCCOMB_X52_Y39_N12
\b2v_inst3|gi~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~54_combout\ = (\b2v_inst3|gi~51_combout\) # ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~53_combout\) # (\b2v_inst3|gi~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~51_combout\,
	datab => \b2v_inst3|gi~53_combout\,
	datac => \b2v_inst3|gi~52_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	combout => \b2v_inst3|gi~54_combout\);

-- Location: M9K_X78_Y34_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y10_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~1_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y44_N20
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~24_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a51~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a35~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~24_combout\);

-- Location: M9K_X15_Y23_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y12_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y44_N18
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~25_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~24_combout\ & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a59~portbdataout\)) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~24_combout\ & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a43~portbdataout\))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~24_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~25_combout\);

-- Location: M9K_X64_Y55_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y41_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3]~1_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y44_N24
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~26_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\) # 
-- ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~26_combout\);

-- Location: M9K_X78_Y59_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y50_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y44_N10
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~27_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~26_combout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~26_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\)))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~26_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~27_combout\);

-- Location: LCCOMB_X52_Y44_N28
\b2v_inst3|gi~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~48_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~25_combout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datab => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~25_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~27_combout\,
	combout => \b2v_inst3|gi~48_combout\);

-- Location: LCCOMB_X52_Y42_N18
\b2v_inst3|gi~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~55_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ((\b2v_inst3|gi~48_combout\) # ((\b2v_inst3|gi~54_combout\ & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~54_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4),
	datac => \b2v_inst3|gi~48_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	combout => \b2v_inst3|gi~55_combout\);

-- Location: LCCOMB_X52_Y42_N4
\b2v_inst3|gi~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~62_combout\ = (\b2v_inst3|gi~55_combout\) # ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ((\b2v_inst3|gi~60_combout\) # (\b2v_inst3|gi~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~60_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4),
	datac => \b2v_inst3|gi~61_combout\,
	datad => \b2v_inst3|gi~55_combout\,
	combout => \b2v_inst3|gi~62_combout\);

-- Location: FF_X52_Y42_N5
\b2v_inst3|gi[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|gi~62_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|gi\(3));

-- Location: LCCOMB_X50_Y42_N14
\b2v_inst3|b_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|b_out~7_combout\ = (\b2v_inst3|gi\(3) & (\b2v_inst3|b_out~1_combout\)) # (!\b2v_inst3|gi\(3) & ((\b2v_inst3|b_out~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|b_out~1_combout\,
	datab => \b2v_inst3|gi\(3),
	datac => \b2v_inst3|b_out~3_combout\,
	combout => \b2v_inst3|b_out~7_combout\);

-- Location: FF_X50_Y42_N15
\b2v_inst3|b_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|b_out~7_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|b_out\(3));

-- Location: LCCOMB_X82_Y20_N30
\b2v_inst|u4|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~19_combout\ = (\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(21)))) # (!\b2v_inst|u3|X_Cont\(0) & 
-- (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(9))))) # (!\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(9))) # (!\b2v_inst|u3|X_Cont\(0) & 
-- ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(0),
	datab => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(9),
	datac => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(21),
	datad => \b2v_inst|u3|X_Cont\(0),
	combout => \b2v_inst|u4|Add0~19_combout\);

-- Location: FF_X82_Y20_N31
\b2v_inst|u4|mDATAd_0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(21),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(9));

-- Location: FF_X82_Y20_N29
\b2v_inst|u4|mDATAd_1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(9),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(9));

-- Location: LCCOMB_X82_Y20_N28
\b2v_inst|u4|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~18_combout\ = (\b2v_inst|u4|mDATAd_0\(9) & ((\b2v_inst|u4|mDATAd_1\(9)) # (\b2v_inst|u3|Y_Cont\(0) $ (\b2v_inst|u3|X_Cont\(0))))) # (!\b2v_inst|u4|mDATAd_0\(9) & (\b2v_inst|u4|mDATAd_1\(9) & (\b2v_inst|u3|Y_Cont\(0) $ 
-- (!\b2v_inst|u3|X_Cont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|mDATAd_0\(9),
	datab => \b2v_inst|u3|Y_Cont\(0),
	datac => \b2v_inst|u4|mDATAd_1\(9),
	datad => \b2v_inst|u3|X_Cont\(0),
	combout => \b2v_inst|u4|Add0~18_combout\);

-- Location: LCCOMB_X81_Y20_N20
\b2v_inst|u4|mCCD_G[9]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mCCD_G[9]~26_combout\ = (\b2v_inst|u4|Add0~19_combout\ & ((\b2v_inst|u4|Add0~18_combout\ & (\b2v_inst|u4|mCCD_G[8]~25\ & VCC)) # (!\b2v_inst|u4|Add0~18_combout\ & (!\b2v_inst|u4|mCCD_G[8]~25\)))) # (!\b2v_inst|u4|Add0~19_combout\ & 
-- ((\b2v_inst|u4|Add0~18_combout\ & (!\b2v_inst|u4|mCCD_G[8]~25\)) # (!\b2v_inst|u4|Add0~18_combout\ & ((\b2v_inst|u4|mCCD_G[8]~25\) # (GND)))))
-- \b2v_inst|u4|mCCD_G[9]~27\ = CARRY((\b2v_inst|u4|Add0~19_combout\ & (!\b2v_inst|u4|Add0~18_combout\ & !\b2v_inst|u4|mCCD_G[8]~25\)) # (!\b2v_inst|u4|Add0~19_combout\ & ((!\b2v_inst|u4|mCCD_G[8]~25\) # (!\b2v_inst|u4|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|Add0~19_combout\,
	datab => \b2v_inst|u4|Add0~18_combout\,
	datad => VCC,
	cin => \b2v_inst|u4|mCCD_G[8]~25\,
	combout => \b2v_inst|u4|mCCD_G[9]~26_combout\,
	cout => \b2v_inst|u4|mCCD_G[9]~27\);

-- Location: FF_X81_Y20_N21
\b2v_inst|u4|mCCD_G[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|mCCD_G[9]~26_combout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mCCD_G\(9));

-- Location: M9K_X51_Y58_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a108\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y65_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a124\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y44_N12
\b2v_inst3|gi~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~68_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a124~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a108~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124~portbdataout\,
	combout => \b2v_inst3|gi~68_combout\);

-- Location: M9K_X37_Y36_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y66_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y39_N22
\b2v_inst3|gi~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~64_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a84~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a68~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~64_combout\);

-- Location: M9K_X37_Y31_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y28_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y31_N10
\b2v_inst3|gi~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~65_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a92~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a76~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92~portbdataout\,
	combout => \b2v_inst3|gi~65_combout\);

-- Location: LCCOMB_X52_Y39_N8
\b2v_inst3|gi~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~66_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~64_combout\) # (\b2v_inst3|gi~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~64_combout\,
	datac => \b2v_inst3|gi~65_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	combout => \b2v_inst3|gi~66_combout\);

-- Location: M9K_X15_Y25_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a100\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y45_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a116\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y39_N24
\b2v_inst3|gi~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~67_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a116~portbdataout\))) 
-- # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a100~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst3|gi~67_combout\);

-- Location: LCCOMB_X52_Y39_N26
\b2v_inst3|gi~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~69_combout\ = (\b2v_inst3|gi~66_combout\) # ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~68_combout\) # (\b2v_inst3|gi~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~68_combout\,
	datab => \b2v_inst3|gi~66_combout\,
	datac => \b2v_inst3|gi~67_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	combout => \b2v_inst3|gi~69_combout\);

-- Location: M9K_X78_Y62_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y46_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y19_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3]~1_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y42_N30
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~34_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~34_combout\);

-- Location: M9K_X78_Y57_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y42_N16
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~35_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~34_combout\ & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\)) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~34_combout\ & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~34_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~35_combout\);

-- Location: M9K_X78_Y29_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y13_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y15_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~1_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y32_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y33_N28
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~32_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a52~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a36~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~32_combout\);

-- Location: LCCOMB_X56_Y33_N26
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~33_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~32_combout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a60~portbdataout\))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~32_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a44~portbdataout\)))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~32_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~33_combout\);

-- Location: LCCOMB_X53_Y42_N6
\b2v_inst3|gi~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~63_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~33_combout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datab => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~35_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~33_combout\,
	combout => \b2v_inst3|gi~63_combout\);

-- Location: LCCOMB_X52_Y42_N12
\b2v_inst3|gi~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~70_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ((\b2v_inst3|gi~63_combout\) # ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & \b2v_inst3|gi~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4),
	datac => \b2v_inst3|gi~69_combout\,
	datad => \b2v_inst3|gi~63_combout\,
	combout => \b2v_inst3|gi~70_combout\);

-- Location: M9K_X51_Y14_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a252\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y30_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a236\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y28_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a228\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y25_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a244\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y33_N28
\b2v_inst3|gi~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~71_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a244~portbdataout\))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a228~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244~portbdataout\,
	combout => \b2v_inst3|gi~71_combout\);

-- Location: LCCOMB_X50_Y33_N6
\b2v_inst3|gi~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~72_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst3|gi~71_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a252~portbdataout\)) # (!\b2v_inst3|gi~71_combout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a236~portbdataout\))))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst3|gi~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236~portbdataout\,
	datad => \b2v_inst3|gi~71_combout\,
	combout => \b2v_inst3|gi~72_combout\);

-- Location: M9K_X37_Y15_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a204\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y38_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a196\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y33_N12
\b2v_inst3|gi~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~73_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a204~portbdataout\) # ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) 
-- # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a196~portbdataout\ & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~73_combout\);

-- Location: M9K_X64_Y13_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a220\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y27_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a212\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y33_N18
\b2v_inst3|gi~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~74_combout\ = (\b2v_inst3|gi~73_combout\ & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a220~portbdataout\)) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)))) # (!\b2v_inst3|gi~73_combout\ & 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a212~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~73_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212~portbdataout\,
	combout => \b2v_inst3|gi~74_combout\);

-- Location: LCCOMB_X49_Y33_N4
\b2v_inst3|gi~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~75_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst3|gi~72_combout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~74_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~72_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datad => \b2v_inst3|gi~74_combout\,
	combout => \b2v_inst3|gi~75_combout\);

-- Location: M9K_X51_Y17_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a148\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y39_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a132\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y39_N26
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~38_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a148~portbdataout\) # 
-- ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a132~portbdataout\ & 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~38_combout\);

-- Location: M9K_X78_Y35_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a140\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y43_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a156\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y42_N8
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~39_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~38_combout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a156~portbdataout\))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~38_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a140~portbdataout\)))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~38_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~39_combout\);

-- Location: M9K_X64_Y27_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a172\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y42_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a188\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y46_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a180\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y48_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a164\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y42_N20
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~36_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a180~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a164~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~36_combout\);

-- Location: LCCOMB_X53_Y42_N18
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~37_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~36_combout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a188~portbdataout\))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~36_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a172~portbdataout\)))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~36_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~37_combout\);

-- Location: LCCOMB_X53_Y42_N22
\b2v_inst3|gi~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~76_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~37_combout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datab => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~39_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~37_combout\,
	combout => \b2v_inst3|gi~76_combout\);

-- Location: LCCOMB_X52_Y42_N26
\b2v_inst3|gi~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~77_combout\ = (\b2v_inst3|gi~70_combout\) # ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ((\b2v_inst3|gi~75_combout\) # (\b2v_inst3|gi~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~70_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4),
	datac => \b2v_inst3|gi~75_combout\,
	datad => \b2v_inst3|gi~76_combout\,
	combout => \b2v_inst3|gi~77_combout\);

-- Location: FF_X52_Y42_N27
\b2v_inst3|gi[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|gi~77_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|gi\(4));

-- Location: LCCOMB_X49_Y42_N10
\b2v_inst3|b_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|b_out~8_combout\ = (\b2v_inst3|gi\(4) & ((\b2v_inst3|b_out~1_combout\))) # (!\b2v_inst3|gi\(4) & (\b2v_inst3|b_out~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst3|gi\(4),
	datac => \b2v_inst3|b_out~3_combout\,
	datad => \b2v_inst3|b_out~1_combout\,
	combout => \b2v_inst3|b_out~8_combout\);

-- Location: FF_X49_Y42_N11
\b2v_inst3|b_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|b_out~8_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|b_out\(4));

-- Location: IOIBUF_X96_Y0_N22
\CCD_DATA[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(10),
	o => \CCD_DATA[10]~input_o\);

-- Location: LCCOMB_X106_Y1_N20
\b2v_inst|rCCD_DATA[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|rCCD_DATA[10]~feeder_combout\ = \CCD_DATA[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CCD_DATA[10]~input_o\,
	combout => \b2v_inst|rCCD_DATA[10]~feeder_combout\);

-- Location: FF_X106_Y1_N21
\b2v_inst|rCCD_DATA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|rCCD_DATA[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(10));

-- Location: LCCOMB_X103_Y19_N18
\b2v_inst|u3|mCCD_DATA~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|mCCD_DATA~10_combout\ = (\b2v_inst|rCCD_DATA\(10) & \b2v_inst|rCCD_LVAL~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|rCCD_DATA\(10),
	datad => \b2v_inst|rCCD_LVAL~q\,
	combout => \b2v_inst|u3|mCCD_DATA~10_combout\);

-- Location: FF_X103_Y19_N19
\b2v_inst|u3|mCCD_DATA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|mCCD_DATA~10_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(10));

-- Location: IOIBUF_X60_Y0_N22
\CCD_DATA[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(11),
	o => \CCD_DATA[11]~input_o\);

-- Location: FF_X106_Y1_N27
\b2v_inst|rCCD_DATA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \CCD_DATA[11]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(11));

-- Location: LCCOMB_X103_Y19_N4
\b2v_inst|u3|mCCD_DATA~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|mCCD_DATA~11_combout\ = (\b2v_inst|rCCD_DATA\(11) & \b2v_inst|rCCD_LVAL~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|rCCD_DATA\(11),
	datad => \b2v_inst|rCCD_LVAL~q\,
	combout => \b2v_inst|u3|mCCD_DATA~11_combout\);

-- Location: FF_X103_Y19_N5
\b2v_inst|u3|mCCD_DATA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u3|mCCD_DATA~11_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(11));

-- Location: M9K_X104_Y16_N0
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_4pn:auto_generated|altsyncram_uq81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 1278,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 1278,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \CCD_PIXCLK~input_o\,
	ena0 => \b2v_inst|u3|oDVAL~combout\,
	portadatain => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTADATAIN_bus\,
	portaaddr => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTAADDR_bus\,
	portbaddr => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X83_Y20_N20
\b2v_inst|u4|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~21_combout\ = (\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(22)))) # (!\b2v_inst|u3|X_Cont\(0) & 
-- (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(10))))) # (!\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(10))) # (!\b2v_inst|u3|X_Cont\(0) & 
-- ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(0),
	datab => \b2v_inst|u3|X_Cont\(0),
	datac => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(10),
	datad => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(22),
	combout => \b2v_inst|u4|Add0~21_combout\);

-- Location: LCCOMB_X83_Y20_N2
\b2v_inst|u4|mDATAd_0[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mDATAd_0[10]~feeder_combout\ = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(22),
	combout => \b2v_inst|u4|mDATAd_0[10]~feeder_combout\);

-- Location: FF_X83_Y20_N3
\b2v_inst|u4|mDATAd_0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|mDATAd_0[10]~feeder_combout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(10));

-- Location: FF_X83_Y20_N17
\b2v_inst|u4|mDATAd_1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(10),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(10));

-- Location: LCCOMB_X83_Y20_N16
\b2v_inst|u4|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~20_combout\ = (\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(10)))) # (!\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(10))))) # (!\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & 
-- (\b2v_inst|u4|mDATAd_0\(10))) # (!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(0),
	datab => \b2v_inst|u4|mDATAd_0\(10),
	datac => \b2v_inst|u4|mDATAd_1\(10),
	datad => \b2v_inst|u3|X_Cont\(0),
	combout => \b2v_inst|u4|Add0~20_combout\);

-- Location: LCCOMB_X81_Y20_N22
\b2v_inst|u4|mCCD_G[10]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mCCD_G[10]~28_combout\ = ((\b2v_inst|u4|Add0~21_combout\ $ (\b2v_inst|u4|Add0~20_combout\ $ (!\b2v_inst|u4|mCCD_G[9]~27\)))) # (GND)
-- \b2v_inst|u4|mCCD_G[10]~29\ = CARRY((\b2v_inst|u4|Add0~21_combout\ & ((\b2v_inst|u4|Add0~20_combout\) # (!\b2v_inst|u4|mCCD_G[9]~27\))) # (!\b2v_inst|u4|Add0~21_combout\ & (\b2v_inst|u4|Add0~20_combout\ & !\b2v_inst|u4|mCCD_G[9]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|Add0~21_combout\,
	datab => \b2v_inst|u4|Add0~20_combout\,
	datad => VCC,
	cin => \b2v_inst|u4|mCCD_G[9]~27\,
	combout => \b2v_inst|u4|mCCD_G[10]~28_combout\,
	cout => \b2v_inst|u4|mCCD_G[10]~29\);

-- Location: FF_X81_Y20_N23
\b2v_inst|u4|mCCD_G[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|mCCD_G[10]~28_combout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mCCD_G\(10));

-- Location: M9K_X51_Y41_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y41_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y41_N24
\b2v_inst3|gi~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~80_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a93~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a77~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~80_combout\);

-- Location: M9K_X64_Y26_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y52_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y41_N28
\b2v_inst3|gi~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~79_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a85~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a69~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69~portbdataout\,
	combout => \b2v_inst3|gi~79_combout\);

-- Location: LCCOMB_X56_Y41_N26
\b2v_inst3|gi~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~81_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~80_combout\) # (\b2v_inst3|gi~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datab => \b2v_inst3|gi~80_combout\,
	datad => \b2v_inst3|gi~79_combout\,
	combout => \b2v_inst3|gi~81_combout\);

-- Location: M9K_X37_Y49_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a117\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y34_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a101\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y41_N22
\b2v_inst3|gi~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~83_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a117~portbdataout\)) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a101~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~83_combout\);

-- Location: M9K_X51_Y45_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a125\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y57_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a109\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y41_N16
\b2v_inst3|gi~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~82_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a125~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a109~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst3|gi~82_combout\);

-- Location: LCCOMB_X56_Y41_N22
\b2v_inst3|gi~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~84_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~82_combout\) # ((\b2v_inst3|gi~83_combout\ & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datab => \b2v_inst3|gi~83_combout\,
	datac => \b2v_inst3|gi~82_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst3|gi~84_combout\);

-- Location: M9K_X78_Y14_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y11_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y19_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~1_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y30_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y37_N28
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~40_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a53~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a37~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~40_combout\);

-- Location: LCCOMB_X53_Y34_N20
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~41_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~40_combout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a61~portbdataout\))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~40_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a45~portbdataout\)))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~40_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~41_combout\);

-- Location: M9K_X37_Y42_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y33_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y17_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3]~1_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y48_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y41_N6
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~42_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~42_combout\);

-- Location: LCCOMB_X56_Y41_N24
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~43_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~42_combout\ & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\)) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~42_combout\ & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~42_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~43_combout\);

-- Location: LCCOMB_X56_Y41_N18
\b2v_inst3|gi~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~78_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~41_combout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datac => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~41_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~43_combout\,
	combout => \b2v_inst3|gi~78_combout\);

-- Location: LCCOMB_X56_Y41_N20
\b2v_inst3|gi~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~85_combout\ = (\b2v_inst3|gi~78_combout\) # ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst3|gi~81_combout\) # (\b2v_inst3|gi~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~81_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datac => \b2v_inst3|gi~84_combout\,
	datad => \b2v_inst3|gi~78_combout\,
	combout => \b2v_inst3|gi~85_combout\);

-- Location: M9K_X37_Y57_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a197\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y50_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a213\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y32_N28
\b2v_inst3|gi~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~86_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a213~portbdataout\))) 
-- # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a197~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst3|gi~86_combout\);

-- Location: M9K_X104_Y39_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a245\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y30_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a229\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y29_N16
\b2v_inst3|gi~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~88_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a245~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a229~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst3|gi~88_combout\);

-- Location: M9K_X51_Y29_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a237\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y21_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a253\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y29_N14
\b2v_inst3|gi~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~89_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a253~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a237~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst3|gi~89_combout\);

-- Location: M9K_X78_Y21_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a221\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y21_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a205\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y29_N2
\b2v_inst3|gi~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~87_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a221~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a205~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst3|gi~87_combout\);

-- Location: LCCOMB_X52_Y29_N20
\b2v_inst3|gi~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~90_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~88_combout\) # ((\b2v_inst3|gi~89_combout\)))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (((\b2v_inst3|gi~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datab => \b2v_inst3|gi~88_combout\,
	datac => \b2v_inst3|gi~89_combout\,
	datad => \b2v_inst3|gi~87_combout\,
	combout => \b2v_inst3|gi~90_combout\);

-- Location: LCCOMB_X52_Y29_N22
\b2v_inst3|gi~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~91_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst3|gi~90_combout\) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & \b2v_inst3|gi~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datab => \b2v_inst3|gi~86_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datad => \b2v_inst3|gi~90_combout\,
	combout => \b2v_inst3|gi~91_combout\);

-- Location: M9K_X64_Y10_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a141\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y53_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a157\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y56_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a133\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y34_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a149\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y41_N10
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~46_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a149~portbdataout\) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a133~portbdataout\ & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~46_combout\);

-- Location: LCCOMB_X56_Y41_N12
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~47_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~46_combout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a157~portbdataout\))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~46_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a141~portbdataout\)))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~46_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~47_combout\);

-- Location: M9K_X78_Y28_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a173\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y55_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a181\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y52_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a165\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y41_N14
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~44_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a181~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a165~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~44_combout\);

-- Location: M9K_X78_Y27_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a189\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y41_N0
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~45_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~44_combout\ & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a189~portbdataout\) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~44_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a173~portbdataout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~44_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~45_combout\);

-- Location: LCCOMB_X56_Y41_N30
\b2v_inst3|gi~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~92_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~45_combout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~47_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datac => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~45_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	combout => \b2v_inst3|gi~92_combout\);

-- Location: LCCOMB_X53_Y41_N0
\b2v_inst3|gi~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~93_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & (((\b2v_inst3|gi~91_combout\) # (\b2v_inst3|gi~92_combout\)))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & 
-- (\b2v_inst3|gi~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~85_combout\,
	datab => \b2v_inst3|gi~91_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4),
	datad => \b2v_inst3|gi~92_combout\,
	combout => \b2v_inst3|gi~93_combout\);

-- Location: FF_X53_Y41_N1
\b2v_inst3|gi[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|gi~93_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|gi\(5));

-- Location: LCCOMB_X49_Y42_N12
\b2v_inst3|b_out~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|b_out~9_combout\ = (\b2v_inst3|gi\(5) & ((\b2v_inst3|b_out~1_combout\))) # (!\b2v_inst3|gi\(5) & (\b2v_inst3|b_out~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi\(5),
	datac => \b2v_inst3|b_out~3_combout\,
	datad => \b2v_inst3|b_out~1_combout\,
	combout => \b2v_inst3|b_out~9_combout\);

-- Location: FF_X49_Y42_N13
\b2v_inst3|b_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|b_out~9_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|b_out\(5));

-- Location: LCCOMB_X83_Y20_N22
\b2v_inst|u4|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~23_combout\ = (\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(23))) # (!\b2v_inst|u3|X_Cont\(0) & 
-- ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(11)))))) # (!\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(11)))) # (!\b2v_inst|u3|X_Cont\(0) & 
-- (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(0),
	datab => \b2v_inst|u3|X_Cont\(0),
	datac => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(23),
	datad => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(11),
	combout => \b2v_inst|u4|Add0~23_combout\);

-- Location: LCCOMB_X83_Y20_N24
\b2v_inst|u4|mDATAd_0[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mDATAd_0[11]~feeder_combout\ = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(23),
	combout => \b2v_inst|u4|mDATAd_0[11]~feeder_combout\);

-- Location: FF_X83_Y20_N25
\b2v_inst|u4|mDATAd_0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|mDATAd_0[11]~feeder_combout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(11));

-- Location: FF_X83_Y20_N27
\b2v_inst|u4|mDATAd_1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	asdata => \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b\(11),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(11));

-- Location: LCCOMB_X83_Y20_N26
\b2v_inst|u4|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~22_combout\ = (\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(11)))) # (!\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(11))))) # (!\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u3|X_Cont\(0) & 
-- (\b2v_inst|u4|mDATAd_0\(11))) # (!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|Y_Cont\(0),
	datab => \b2v_inst|u4|mDATAd_0\(11),
	datac => \b2v_inst|u4|mDATAd_1\(11),
	datad => \b2v_inst|u3|X_Cont\(0),
	combout => \b2v_inst|u4|Add0~22_combout\);

-- Location: LCCOMB_X81_Y20_N24
\b2v_inst|u4|mCCD_G[11]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mCCD_G[11]~30_combout\ = (\b2v_inst|u4|Add0~23_combout\ & ((\b2v_inst|u4|Add0~22_combout\ & (\b2v_inst|u4|mCCD_G[10]~29\ & VCC)) # (!\b2v_inst|u4|Add0~22_combout\ & (!\b2v_inst|u4|mCCD_G[10]~29\)))) # (!\b2v_inst|u4|Add0~23_combout\ & 
-- ((\b2v_inst|u4|Add0~22_combout\ & (!\b2v_inst|u4|mCCD_G[10]~29\)) # (!\b2v_inst|u4|Add0~22_combout\ & ((\b2v_inst|u4|mCCD_G[10]~29\) # (GND)))))
-- \b2v_inst|u4|mCCD_G[11]~31\ = CARRY((\b2v_inst|u4|Add0~23_combout\ & (!\b2v_inst|u4|Add0~22_combout\ & !\b2v_inst|u4|mCCD_G[10]~29\)) # (!\b2v_inst|u4|Add0~23_combout\ & ((!\b2v_inst|u4|mCCD_G[10]~29\) # (!\b2v_inst|u4|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|Add0~23_combout\,
	datab => \b2v_inst|u4|Add0~22_combout\,
	datad => VCC,
	cin => \b2v_inst|u4|mCCD_G[10]~29\,
	combout => \b2v_inst|u4|mCCD_G[11]~30_combout\,
	cout => \b2v_inst|u4|mCCD_G[11]~31\);

-- Location: FF_X81_Y20_N25
\b2v_inst|u4|mCCD_G[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|mCCD_G[11]~30_combout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mCCD_G\(11));

-- Location: M9K_X37_Y38_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a118\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y32_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a102\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y38_N6
\b2v_inst3|gi~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~98_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a118~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a102~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst3|gi~98_combout\);

-- Location: M9K_X51_Y39_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a126\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y61_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a110\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y38_N18
\b2v_inst3|gi~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~99_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a126~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a110~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110~portbdataout\,
	combout => \b2v_inst3|gi~99_combout\);

-- Location: M9K_X37_Y61_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y35_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y38_N28
\b2v_inst3|gi~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~95_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a86~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a70~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~95_combout\);

-- Location: M9K_X15_Y31_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y29_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y32_N14
\b2v_inst3|gi~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~96_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a94~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a78~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78~portbdataout\,
	combout => \b2v_inst3|gi~96_combout\);

-- Location: LCCOMB_X52_Y38_N0
\b2v_inst3|gi~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~97_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~95_combout\) # (\b2v_inst3|gi~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datab => \b2v_inst3|gi~95_combout\,
	datad => \b2v_inst3|gi~96_combout\,
	combout => \b2v_inst3|gi~97_combout\);

-- Location: LCCOMB_X52_Y38_N16
\b2v_inst3|gi~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~100_combout\ = (\b2v_inst3|gi~97_combout\) # ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~98_combout\) # (\b2v_inst3|gi~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~98_combout\,
	datab => \b2v_inst3|gi~99_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datad => \b2v_inst3|gi~97_combout\,
	combout => \b2v_inst3|gi~100_combout\);

-- Location: M9K_X78_Y19_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y21_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~1_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y31_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y41_N4
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~48_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a54~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a38~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~48_combout\);

-- Location: M9K_X15_Y21_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y41_N2
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~49_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~48_combout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a62~portbdataout\))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~48_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a46~portbdataout\)))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~48_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~49_combout\);

-- Location: M9K_X37_Y43_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y11_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3]~1_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y43_N26
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~50_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\) # 
-- ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~50_combout\);

-- Location: M9K_X78_Y58_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y65_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y43_N22
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~51_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~50_combout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~50_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\)))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~50_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~51_combout\);

-- Location: LCCOMB_X52_Y43_N16
\b2v_inst3|gi~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~94_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~49_combout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datab => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~49_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~51_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	combout => \b2v_inst3|gi~94_combout\);

-- Location: M9K_X78_Y18_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a142\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y40_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a158\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y16_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a150\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y63_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a134\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X58_Y40_N16
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~54_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a150~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a134~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~54_combout\);

-- Location: LCCOMB_X54_Y40_N12
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~55_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~54_combout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a158~portbdataout\))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~54_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a142~portbdataout\)))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~54_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~55_combout\);

-- Location: M9K_X78_Y47_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a166\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y51_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a182\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y44_N14
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~52_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a182~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a166~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~52_combout\);

-- Location: M9K_X78_Y44_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a174\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y25_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a190\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y40_N8
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~53_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~52_combout\ & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a190~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~52_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a174~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~52_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~53_combout\);

-- Location: LCCOMB_X52_Y40_N2
\b2v_inst3|gi~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~101_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~53_combout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~55_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datac => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~53_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	combout => \b2v_inst3|gi~101_combout\);

-- Location: M9K_X15_Y51_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a214\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y51_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a198\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y43_N30
\b2v_inst3|gi~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~102_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a214~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a198~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst3|gi~102_combout\);

-- Location: M9K_X64_Y17_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a222\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y46_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a206\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y42_N8
\b2v_inst3|gi~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~103_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a222~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a206~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst3|gi~103_combout\);

-- Location: LCCOMB_X52_Y42_N6
\b2v_inst3|gi~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~104_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~102_combout\) # (\b2v_inst3|gi~103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datac => \b2v_inst3|gi~102_combout\,
	datad => \b2v_inst3|gi~103_combout\,
	combout => \b2v_inst3|gi~104_combout\);

-- Location: M9K_X51_Y20_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a246\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y49_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a230\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y40_N16
\b2v_inst3|gi~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~105_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a246~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a230~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230~portbdataout\,
	combout => \b2v_inst3|gi~105_combout\);

-- Location: M9K_X37_Y20_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a254\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y33_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a238\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y33_N20
\b2v_inst3|gi~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~106_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a254~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a238~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238~portbdataout\,
	combout => \b2v_inst3|gi~106_combout\);

-- Location: LCCOMB_X52_Y40_N22
\b2v_inst3|gi~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~107_combout\ = (\b2v_inst3|gi~104_combout\) # ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~105_combout\) # (\b2v_inst3|gi~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~104_combout\,
	datab => \b2v_inst3|gi~105_combout\,
	datac => \b2v_inst3|gi~106_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	combout => \b2v_inst3|gi~107_combout\);

-- Location: LCCOMB_X52_Y40_N24
\b2v_inst3|gi~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~108_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ((\b2v_inst3|gi~101_combout\) # ((\b2v_inst3|gi~107_combout\ & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~101_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4),
	datac => \b2v_inst3|gi~107_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	combout => \b2v_inst3|gi~108_combout\);

-- Location: LCCOMB_X52_Y42_N16
\b2v_inst3|gi~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~109_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & (((\b2v_inst3|gi~108_combout\)))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ((\b2v_inst3|gi~94_combout\) # 
-- ((\b2v_inst3|gi~100_combout\ & \b2v_inst3|gi~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~100_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4),
	datac => \b2v_inst3|gi~94_combout\,
	datad => \b2v_inst3|gi~108_combout\,
	combout => \b2v_inst3|gi~109_combout\);

-- Location: FF_X52_Y42_N17
\b2v_inst3|gi[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|gi~109_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|gi\(6));

-- Location: LCCOMB_X49_Y42_N22
\b2v_inst3|b_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|b_out~10_combout\ = (\b2v_inst3|gi\(6) & ((\b2v_inst3|b_out~1_combout\))) # (!\b2v_inst3|gi\(6) & (\b2v_inst3|b_out~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst3|gi\(6),
	datac => \b2v_inst3|b_out~3_combout\,
	datad => \b2v_inst3|b_out~1_combout\,
	combout => \b2v_inst3|b_out~10_combout\);

-- Location: FF_X49_Y42_N23
\b2v_inst3|b_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|b_out~10_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|b_out\(6));

-- Location: LCCOMB_X81_Y20_N26
\b2v_inst|u4|mCCD_G[12]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mCCD_G[12]~32_combout\ = !\b2v_inst|u4|mCCD_G[11]~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \b2v_inst|u4|mCCD_G[11]~31\,
	combout => \b2v_inst|u4|mCCD_G[12]~32_combout\);

-- Location: FF_X81_Y20_N27
\b2v_inst|u4|mCCD_G[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~input_o\,
	d => \b2v_inst|u4|mCCD_G[12]~32_combout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mCCD_G\(12));

-- Location: M9K_X78_Y40_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a191\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y42_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a167\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y52_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a183\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y41_N8
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~60_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a183~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a167~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~60_combout\);

-- Location: M9K_X78_Y31_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a175\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y41_N26
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~61_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~60_combout\ & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a191~portbdataout\)) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~60_combout\ & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a175~portbdataout\))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~60_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~61_combout\);

-- Location: M9K_X64_Y24_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a143\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y45_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a159\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y54_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a135\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y24_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a151\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y41_N16
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~62_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a151~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a135~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~62_combout\);

-- Location: LCCOMB_X53_Y41_N18
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~63_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~62_combout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a159~portbdataout\))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~62_combout\ & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a143~portbdataout\)))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~62_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~63_combout\);

-- Location: LCCOMB_X53_Y41_N12
\b2v_inst3|gi~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~124_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~61_combout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~61_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~63_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	combout => \b2v_inst3|gi~124_combout\);

-- Location: M9K_X78_Y60_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y63_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y60_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y14_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3]~1_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y40_N18
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~58_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~58_combout\);

-- Location: LCCOMB_X52_Y40_N20
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~59_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~58_combout\ & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\)) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~58_combout\ & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~58_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~59_combout\);

-- Location: M9K_X51_Y36_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y16_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~1_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y33_N10
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~56_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a55~portbdataout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a39~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~56_combout\);

-- Location: M9K_X51_Y19_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y28_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y33_N20
\b2v_inst1|altsyncram_component|auto_generated|mux3|_~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|mux3|_~57_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~56_combout\ & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a63~portbdataout\) # 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # (!\b2v_inst1|altsyncram_component|auto_generated|mux3|_~56_combout\ & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~56_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47~portbdataout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~57_combout\);

-- Location: LCCOMB_X52_Y40_N10
\b2v_inst3|gi~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~110_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|mux3|_~57_combout\))) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|mux3|_~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datab => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~59_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|mux3|_~57_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	combout => \b2v_inst3|gi~110_combout\);

-- Location: M9K_X15_Y41_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a103\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y39_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a119\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y39_N0
\b2v_inst3|gi~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~114_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a119~portbdataout\))) 
-- # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a103~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~114_combout\);

-- Location: M9K_X37_Y32_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y40_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y40_N14
\b2v_inst3|gi~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~112_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a95~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a79~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79~portbdataout\,
	combout => \b2v_inst3|gi~112_combout\);

-- Location: M9K_X51_Y26_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y59_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y40_N12
\b2v_inst3|gi~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~111_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a87~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a71~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71~portbdataout\,
	combout => \b2v_inst3|gi~111_combout\);

-- Location: LCCOMB_X52_Y40_N4
\b2v_inst3|gi~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~113_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~112_combout\) # (\b2v_inst3|gi~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datac => \b2v_inst3|gi~112_combout\,
	datad => \b2v_inst3|gi~111_combout\,
	combout => \b2v_inst3|gi~113_combout\);

-- Location: M9K_X64_Y51_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a111\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y57_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a127\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y44_N16
\b2v_inst3|gi~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~115_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a127~portbdataout\))) 
-- # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a111~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127~portbdataout\,
	combout => \b2v_inst3|gi~115_combout\);

-- Location: LCCOMB_X52_Y40_N26
\b2v_inst3|gi~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~116_combout\ = (\b2v_inst3|gi~113_combout\) # ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~114_combout\) # (\b2v_inst3|gi~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datab => \b2v_inst3|gi~114_combout\,
	datac => \b2v_inst3|gi~113_combout\,
	datad => \b2v_inst3|gi~115_combout\,
	combout => \b2v_inst3|gi~116_combout\);

-- Location: LCCOMB_X52_Y40_N0
\b2v_inst3|gi~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~117_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ((\b2v_inst3|gi~110_combout\) # ((\b2v_inst3|gi~116_combout\ & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~110_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4),
	datac => \b2v_inst3|gi~116_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	combout => \b2v_inst3|gi~117_combout\);

-- Location: M9K_X78_Y26_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a223\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y37_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a207\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y29_N28
\b2v_inst3|gi~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~119_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a223~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a207~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207~portbdataout\,
	combout => \b2v_inst3|gi~119_combout\);

-- Location: M9K_X64_Y22_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a239\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y22_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a255\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y29_N8
\b2v_inst3|gi~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~121_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a255~portbdataout\))) 
-- # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a239~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255~portbdataout\,
	combout => \b2v_inst3|gi~121_combout\);

-- Location: M9K_X15_Y29_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a231\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y25_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a247\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y29_N10
\b2v_inst3|gi~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~120_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a247~portbdataout\))) 
-- # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a231~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \b2v_inst3|gi~120_combout\);

-- Location: LCCOMB_X52_Y29_N30
\b2v_inst3|gi~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~122_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((\b2v_inst3|gi~121_combout\) # (\b2v_inst3|gi~120_combout\)))) # (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst3|gi~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datab => \b2v_inst3|gi~119_combout\,
	datac => \b2v_inst3|gi~121_combout\,
	datad => \b2v_inst3|gi~120_combout\,
	combout => \b2v_inst3|gi~122_combout\);

-- Location: M9K_X15_Y44_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a215\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y52_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a199\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk[0]~clkctrl_outclk\,
	clk1 => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y41_N20
\b2v_inst3|gi~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~118_combout\ = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a215~portbdataout\)) # 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a199~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1),
	combout => \b2v_inst3|gi~118_combout\);

-- Location: LCCOMB_X53_Y41_N10
\b2v_inst3|gi~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~123_combout\ = (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst3|gi~122_combout\) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & \b2v_inst3|gi~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3),
	datab => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2),
	datac => \b2v_inst3|gi~122_combout\,
	datad => \b2v_inst3|gi~118_combout\,
	combout => \b2v_inst3|gi~123_combout\);

-- Location: LCCOMB_X53_Y41_N22
\b2v_inst3|gi~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~125_combout\ = (\b2v_inst3|gi~117_combout\) # ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ((\b2v_inst3|gi~124_combout\) # (\b2v_inst3|gi~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi~124_combout\,
	datab => \b2v_inst3|gi~117_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4),
	datad => \b2v_inst3|gi~123_combout\,
	combout => \b2v_inst3|gi~125_combout\);

-- Location: FF_X53_Y41_N23
\b2v_inst3|gi[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|gi~125_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|gi\(7));

-- Location: LCCOMB_X49_Y42_N8
\b2v_inst3|b_out~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|b_out~11_combout\ = (\b2v_inst3|gi\(7) & ((\b2v_inst3|b_out~1_combout\))) # (!\b2v_inst3|gi\(7) & (\b2v_inst3|b_out~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi\(7),
	datac => \b2v_inst3|b_out~3_combout\,
	datad => \b2v_inst3|b_out~1_combout\,
	combout => \b2v_inst3|b_out~11_combout\);

-- Location: FF_X49_Y42_N9
\b2v_inst3|b_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|b_out~11_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|b_out\(7));

-- Location: LCCOMB_X49_Y41_N0
\b2v_inst2|IMG\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst2|IMG~combout\ = (\b2v_inst2|IMGX~combout\ & \b2v_inst2|IMGY~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst2|IMGX~combout\,
	datad => \b2v_inst2|IMGY~combout\,
	combout => \b2v_inst2|IMG~combout\);

-- Location: LCCOMB_X49_Y42_N28
\b2v_inst3|ngi[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|ngi[5]~0_combout\ = (((\b2v_inst3|gen~8_combout\ & \b2v_inst3|nbi[1]~2_combout\)) # (!\b2v_inst3|gen~11_combout\)) # (!\b2v_inst3|state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|state~q\,
	datab => \b2v_inst3|gen~8_combout\,
	datac => \b2v_inst3|gen~11_combout\,
	datad => \b2v_inst3|nbi[1]~2_combout\,
	combout => \b2v_inst3|ngi[5]~0_combout\);

-- Location: LCCOMB_X50_Y42_N0
\b2v_inst3|g_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|g_out~0_combout\ = (\b2v_inst2|IMG~combout\ & ((\b2v_inst3|gi\(0) & ((\b2v_inst3|ngi[5]~0_combout\))) # (!\b2v_inst3|gi\(0) & (!\b2v_inst3|gen~2_combout\ & !\b2v_inst3|ngi[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi\(0),
	datab => \b2v_inst3|gen~2_combout\,
	datac => \b2v_inst2|IMG~combout\,
	datad => \b2v_inst3|ngi[5]~0_combout\,
	combout => \b2v_inst3|g_out~0_combout\);

-- Location: FF_X50_Y42_N1
\b2v_inst3|g_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|g_out~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|g_out\(0));

-- Location: LCCOMB_X50_Y42_N2
\b2v_inst3|g_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|g_out~1_combout\ = (\b2v_inst2|IMG~combout\ & ((\b2v_inst3|gi\(1) & ((\b2v_inst3|ngi[5]~0_combout\))) # (!\b2v_inst3|gi\(1) & (!\b2v_inst3|gen~2_combout\ & !\b2v_inst3|ngi[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi\(1),
	datab => \b2v_inst3|gen~2_combout\,
	datac => \b2v_inst2|IMG~combout\,
	datad => \b2v_inst3|ngi[5]~0_combout\,
	combout => \b2v_inst3|g_out~1_combout\);

-- Location: FF_X50_Y42_N3
\b2v_inst3|g_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|g_out~1_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|g_out\(1));

-- Location: LCCOMB_X48_Y42_N8
\b2v_inst3|g_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|g_out~2_combout\ = (\b2v_inst2|IMG~combout\ & ((\b2v_inst3|gi\(2) & ((\b2v_inst3|ngi[5]~0_combout\))) # (!\b2v_inst3|gi\(2) & (!\b2v_inst3|gen~2_combout\ & !\b2v_inst3|ngi[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|IMG~combout\,
	datab => \b2v_inst3|gi\(2),
	datac => \b2v_inst3|gen~2_combout\,
	datad => \b2v_inst3|ngi[5]~0_combout\,
	combout => \b2v_inst3|g_out~2_combout\);

-- Location: FF_X48_Y42_N9
\b2v_inst3|g_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|g_out~2_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|g_out\(2));

-- Location: LCCOMB_X48_Y42_N26
\b2v_inst3|g_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|g_out~3_combout\ = (\b2v_inst2|IMG~combout\ & ((\b2v_inst3|gi\(3) & ((\b2v_inst3|ngi[5]~0_combout\))) # (!\b2v_inst3|gi\(3) & (!\b2v_inst3|gen~2_combout\ & !\b2v_inst3|ngi[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|IMG~combout\,
	datab => \b2v_inst3|gi\(3),
	datac => \b2v_inst3|gen~2_combout\,
	datad => \b2v_inst3|ngi[5]~0_combout\,
	combout => \b2v_inst3|g_out~3_combout\);

-- Location: FF_X48_Y42_N27
\b2v_inst3|g_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|g_out~3_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|g_out\(3));

-- Location: LCCOMB_X48_Y42_N4
\b2v_inst3|g_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|g_out~4_combout\ = (\b2v_inst2|IMG~combout\ & ((\b2v_inst3|gi\(4) & ((\b2v_inst3|ngi[5]~0_combout\))) # (!\b2v_inst3|gi\(4) & (!\b2v_inst3|gen~2_combout\ & !\b2v_inst3|ngi[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|IMG~combout\,
	datab => \b2v_inst3|gi\(4),
	datac => \b2v_inst3|gen~2_combout\,
	datad => \b2v_inst3|ngi[5]~0_combout\,
	combout => \b2v_inst3|g_out~4_combout\);

-- Location: FF_X48_Y42_N5
\b2v_inst3|g_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|g_out~4_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|g_out\(4));

-- Location: LCCOMB_X52_Y42_N0
\b2v_inst3|g_out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|g_out~5_combout\ = (\b2v_inst2|IMG~combout\ & ((\b2v_inst3|gi\(5) & ((\b2v_inst3|ngi[5]~0_combout\))) # (!\b2v_inst3|gi\(5) & (!\b2v_inst3|gen~2_combout\ & !\b2v_inst3|ngi[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|IMG~combout\,
	datab => \b2v_inst3|gi\(5),
	datac => \b2v_inst3|gen~2_combout\,
	datad => \b2v_inst3|ngi[5]~0_combout\,
	combout => \b2v_inst3|g_out~5_combout\);

-- Location: FF_X52_Y42_N1
\b2v_inst3|g_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|g_out~5_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|g_out\(5));

-- Location: LCCOMB_X52_Y42_N22
\b2v_inst3|g_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|g_out~6_combout\ = (\b2v_inst2|IMG~combout\ & ((\b2v_inst3|gi\(6) & ((\b2v_inst3|ngi[5]~0_combout\))) # (!\b2v_inst3|gi\(6) & (!\b2v_inst3|gen~2_combout\ & !\b2v_inst3|ngi[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|IMG~combout\,
	datab => \b2v_inst3|gi\(6),
	datac => \b2v_inst3|gen~2_combout\,
	datad => \b2v_inst3|ngi[5]~0_combout\,
	combout => \b2v_inst3|g_out~6_combout\);

-- Location: FF_X52_Y42_N23
\b2v_inst3|g_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|g_out~6_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|g_out\(6));

-- Location: LCCOMB_X50_Y42_N16
\b2v_inst3|g_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|g_out~7_combout\ = (\b2v_inst2|IMG~combout\ & ((\b2v_inst3|gi\(7) & ((\b2v_inst3|ngi[5]~0_combout\))) # (!\b2v_inst3|gi\(7) & (!\b2v_inst3|gen~2_combout\ & !\b2v_inst3|ngi[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi\(7),
	datab => \b2v_inst3|gen~2_combout\,
	datac => \b2v_inst2|IMG~combout\,
	datad => \b2v_inst3|ngi[5]~0_combout\,
	combout => \b2v_inst3|g_out~7_combout\);

-- Location: FF_X50_Y42_N17
\b2v_inst3|g_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|g_out~7_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|g_out\(7));

-- Location: LCCOMB_X50_Y42_N22
\b2v_inst3|nri[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|nri[7]~2_combout\ = (\b2v_inst3|gen~3_combout\ & ((\b2v_inst3|nri[7]~1_combout\) # (!\b2v_inst2|X[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|X[7]~0_combout\,
	datac => \b2v_inst3|gen~3_combout\,
	datad => \b2v_inst3|nri[7]~1_combout\,
	combout => \b2v_inst3|nri[7]~2_combout\);

-- Location: LCCOMB_X50_Y42_N4
\b2v_inst3|r_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|r_out~0_combout\ = (\b2v_inst3|b_out~0_combout\ & (((\b2v_inst3|gen~2_combout\ & \b2v_inst3|nri[7]~2_combout\)) # (!\b2v_inst3|gen~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gen~2_combout\,
	datab => \b2v_inst3|b_out~0_combout\,
	datac => \b2v_inst3|nri[7]~2_combout\,
	datad => \b2v_inst3|gen~11_combout\,
	combout => \b2v_inst3|r_out~0_combout\);

-- Location: LCCOMB_X50_Y42_N18
\b2v_inst3|r_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|r_out~1_combout\ = (\b2v_inst3|b_out~2_combout\ & (\b2v_inst3|gen~11_combout\ & ((!\b2v_inst3|gen~2_combout\) # (!\b2v_inst3|nri[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|b_out~2_combout\,
	datab => \b2v_inst3|gen~11_combout\,
	datac => \b2v_inst3|nri[7]~2_combout\,
	datad => \b2v_inst3|gen~2_combout\,
	combout => \b2v_inst3|r_out~1_combout\);

-- Location: LCCOMB_X50_Y42_N10
\b2v_inst3|r_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|r_out~2_combout\ = (\b2v_inst3|gi\(0) & (\b2v_inst3|r_out~0_combout\)) # (!\b2v_inst3|gi\(0) & ((\b2v_inst3|r_out~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi\(0),
	datac => \b2v_inst3|r_out~0_combout\,
	datad => \b2v_inst3|r_out~1_combout\,
	combout => \b2v_inst3|r_out~2_combout\);

-- Location: FF_X50_Y42_N11
\b2v_inst3|r_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|r_out~2_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|r_out\(0));

-- Location: LCCOMB_X50_Y42_N24
\b2v_inst3|r_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|r_out~3_combout\ = (\b2v_inst3|gi\(1) & (\b2v_inst3|r_out~0_combout\)) # (!\b2v_inst3|gi\(1) & ((\b2v_inst3|r_out~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst3|gi\(1),
	datac => \b2v_inst3|r_out~0_combout\,
	datad => \b2v_inst3|r_out~1_combout\,
	combout => \b2v_inst3|r_out~3_combout\);

-- Location: FF_X50_Y42_N25
\b2v_inst3|r_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|r_out~3_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|r_out\(1));

-- Location: LCCOMB_X50_Y42_N6
\b2v_inst3|r_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|r_out~4_combout\ = (\b2v_inst3|gi\(2) & (\b2v_inst3|r_out~0_combout\)) # (!\b2v_inst3|gi\(2) & ((\b2v_inst3|r_out~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi\(2),
	datac => \b2v_inst3|r_out~0_combout\,
	datad => \b2v_inst3|r_out~1_combout\,
	combout => \b2v_inst3|r_out~4_combout\);

-- Location: FF_X50_Y42_N7
\b2v_inst3|r_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|r_out~4_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|r_out\(2));

-- Location: LCCOMB_X50_Y42_N12
\b2v_inst3|r_out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|r_out~5_combout\ = (\b2v_inst3|gi\(3) & (\b2v_inst3|r_out~0_combout\)) # (!\b2v_inst3|gi\(3) & ((\b2v_inst3|r_out~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst3|gi\(3),
	datac => \b2v_inst3|r_out~0_combout\,
	datad => \b2v_inst3|r_out~1_combout\,
	combout => \b2v_inst3|r_out~5_combout\);

-- Location: FF_X50_Y42_N13
\b2v_inst3|r_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|r_out~5_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|r_out\(3));

-- Location: LCCOMB_X50_Y42_N30
\b2v_inst3|r_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|r_out~6_combout\ = (\b2v_inst3|gi\(4) & (\b2v_inst3|r_out~0_combout\)) # (!\b2v_inst3|gi\(4) & ((\b2v_inst3|r_out~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi\(4),
	datac => \b2v_inst3|r_out~0_combout\,
	datad => \b2v_inst3|r_out~1_combout\,
	combout => \b2v_inst3|r_out~6_combout\);

-- Location: FF_X50_Y42_N31
\b2v_inst3|r_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|r_out~6_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|r_out\(4));

-- Location: LCCOMB_X50_Y42_N28
\b2v_inst3|r_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|r_out~7_combout\ = (\b2v_inst3|gi\(5) & (\b2v_inst3|r_out~0_combout\)) # (!\b2v_inst3|gi\(5) & ((\b2v_inst3|r_out~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst3|gi\(5),
	datac => \b2v_inst3|r_out~0_combout\,
	datad => \b2v_inst3|r_out~1_combout\,
	combout => \b2v_inst3|r_out~7_combout\);

-- Location: FF_X50_Y42_N29
\b2v_inst3|r_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|r_out~7_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|r_out\(5));

-- Location: LCCOMB_X50_Y42_N26
\b2v_inst3|r_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|r_out~8_combout\ = (\b2v_inst3|gi\(6) & (\b2v_inst3|r_out~0_combout\)) # (!\b2v_inst3|gi\(6) & ((\b2v_inst3|r_out~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|gi\(6),
	datac => \b2v_inst3|r_out~0_combout\,
	datad => \b2v_inst3|r_out~1_combout\,
	combout => \b2v_inst3|r_out~8_combout\);

-- Location: FF_X50_Y42_N27
\b2v_inst3|r_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|r_out~8_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|r_out\(6));

-- Location: LCCOMB_X50_Y42_N20
\b2v_inst3|r_out~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \b2v_inst3|r_out~9_combout\ = (\b2v_inst3|gi\(7) & (\b2v_inst3|r_out~0_combout\)) # (!\b2v_inst3|gi\(7) & ((\b2v_inst3|r_out~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst3|gi\(7),
	datac => \b2v_inst3|r_out~0_combout\,
	datad => \b2v_inst3|r_out~1_combout\,
	combout => \b2v_inst3|r_out~9_combout\);

-- Location: FF_X50_Y42_N21
\b2v_inst3|r_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|_clk0~clkctrl_outclk\,
	d => \b2v_inst3|r_out~9_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|r_out\(7));

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X115_Y15_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X115_Y13_N8
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X115_Y18_N8
\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X115_Y11_N8
\SW[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X115_Y10_N1
\SW[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X115_Y15_N1
\SW[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X115_Y4_N22
\SW[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X91_Y0_N15
\I2C_SCLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => I2C_SCLK,
	o => \I2C_SCLK~input_o\);
END structure;


