[12/15 12:40:24      0s] 
[12/15 12:40:24      0s] Cadence Innovus(TM) Implementation System.
[12/15 12:40:24      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/15 12:40:24      0s] 
[12/15 12:40:24      0s] Version:	v21.10-p004_1, built Tue May 18 11:58:29 PDT 2021
[12/15 12:40:24      0s] Options:	-init encounter.tcl 
[12/15 12:40:24      0s] Date:		Thu Dec 15 12:40:24 2022
[12/15 12:40:24      0s] Host:		ece-498hk-01.ece.illinois.edu (x86_64 w/Linux 4.18.0-372.26.1.el8_6.x86_64) (1core*4cpus*Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz 22528KB)
[12/15 12:40:24      0s] OS:		AlmaLinux release 8.6 (Sky Tiger)
[12/15 12:40:24      0s] 
[12/15 12:40:24      0s] License:
[12/15 12:40:24      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/15 12:40:24      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/15 12:40:54     14s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
[12/15 12:41:03     17s] @(#)CDS: NanoRoute 21.10-p004_1 NR210506-1544/21_10-UB (database version 18.20.544) {superthreading v2.14}
[12/15 12:41:03     17s] @(#)CDS: AAE 21.10-p006 (64bit) 05/18/2021 (Linux 3.10.0-693.el7.x86_64)
[12/15 12:41:03     17s] @(#)CDS: CTE 21.10-p004_1 () May 13 2021 20:04:41 ( )
[12/15 12:41:03     17s] @(#)CDS: SYNTECH 21.10-b006_1 () Apr 18 2021 22:44:07 ( )
[12/15 12:41:03     17s] @(#)CDS: CPE v21.10-p004
[12/15 12:41:03     17s] @(#)CDS: IQuantus/TQuantus 20.1.2-s510 (64bit) Sun Apr 18 10:29:16 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/15 12:41:03     17s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[12/15 12:41:03     17s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/15 12:41:03     17s] @(#)CDS: RCDB 11.15.0
[12/15 12:41:03     17s] @(#)CDS: STYLUS 21.10-d038_1 (02/12/2021 04:34 PST)
[12/15 12:41:03     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp.

[12/15 12:41:03     17s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[12/15 12:41:07     19s] 
[12/15 12:41:07     19s] **INFO:  MMMC transition support version v31-84 
[12/15 12:41:07     19s] 
[12/15 12:41:07     19s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/15 12:41:07     19s] <CMD> suppressMessage ENCEXT-2799
[12/15 12:41:07     19s] <CMD> getVersion
[12/15 12:41:07     19s] <CMD> getVersion
[12/15 12:41:08     19s] <CMD> getVersion
[12/15 12:41:10     19s] [INFO] Loading PVS 21.10 fill procedures
[12/15 12:41:11     20s] Sourcing file "encounter.tcl" ...
[12/15 12:41:11     20s] <CMD> set init_lef_file {/ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc65_rvt_sc_adv10_macro.lef}
[12/15 12:41:11     20s] <CMD> set init_verilog .././vlogout/toplevel_498.gate.v
[12/15 12:41:11     20s] <CMD> set init_top_cell toplevel_498
[12/15 12:41:11     20s] <CMD> set init_design_netlisttype Verilog
[12/15 12:41:11     20s] <CMD> set init_design_settop 1
[12/15 12:41:11     20s] Set Using Default Delay Limit as 1000.
[12/15 12:41:11     20s] <CMD> set delaycal_use_default_delay_limit 1000
[12/15 12:41:11     20s] Set Default Net Delay as 1000 ps.
[12/15 12:41:11     20s] <CMD> set delaycal_default_net_delay 1000.0ps
[12/15 12:41:11     20s] Set Default Net Load as 0.5 pF. 
[12/15 12:41:11     20s] <CMD> set delaycal_default_net_load 0.5pf
[12/15 12:41:11     20s] Set Default Input Pin Transition as 120 ps.
[12/15 12:41:11     20s] <CMD> set delaycal_input_transition_delay 120.0ps
[12/15 12:41:11     20s] <CMD> set extract_shrink_factor 1.0
[12/15 12:41:11     20s] <CMD> setLibraryUnit -time 1ns
[12/15 12:41:11     20s] <CMD> setLibraryUnit -cap 1pf
[12/15 12:41:11     20s] <CMD> set init_pwr_net vdd
[12/15 12:41:11     20s] <CMD> set init_gnd_net vss
[12/15 12:41:11     20s] <CMD> set init_assign_buffer 0
[12/15 12:41:11     20s] <CMD> set init_mmmc_file timingSetup.viewDefinition
[12/15 12:41:11     20s] <CMD> init_design
[12/15 12:41:11     20s] #% Begin Load MMMC data ... (date=12/15 12:41:11, mem=838.5M)
[12/15 12:41:11     20s] #% End Load MMMC data ... (date=12/15 12:41:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=839.5M, current mem=839.5M)
[12/15 12:41:11     20s] 
[12/15 12:41:11     20s] Loading LEF file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef ...
[12/15 12:41:11     20s] WARNING (LEFPARS-2009): USEMINSPACING PIN statement is obsolete in version 5.6 or later.
[12/15 12:41:11     20s]  The USEMINSPACING PIN statement will be ignored. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 57.
[12/15 12:41:11     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/15 12:41:11     20s] The LEF parser will ignore this statement.
[12/15 12:41:11     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1382.
[12/15 12:41:11     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/15 12:41:11     20s] The LEF parser will ignore this statement.
[12/15 12:41:11     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1385.
[12/15 12:41:11     20s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/15 12:41:11     20s] The LEF parser will ignore this statement.
[12/15 12:41:11     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1386.
[12/15 12:41:11     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/15 12:41:11     20s] The LEF parser will ignore this statement.
[12/15 12:41:11     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1390.
[12/15 12:41:11     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/15 12:41:11     20s] The LEF parser will ignore this statement.
[12/15 12:41:11     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1393.
[12/15 12:41:11     20s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/15 12:41:11     20s] The LEF parser will ignore this statement.
[12/15 12:41:11     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1394.
[12/15 12:41:11     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/15 12:41:11     20s] The LEF parser will ignore this statement.
[12/15 12:41:11     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1398.
[12/15 12:41:11     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/15 12:41:11     20s] The LEF parser will ignore this statement.
[12/15 12:41:11     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1401.
[12/15 12:41:11     20s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/15 12:41:11     20s] The LEF parser will ignore this statement.
[12/15 12:41:11     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1402.
[12/15 12:41:11     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/15 12:41:11     20s] The LEF parser will ignore this statement.
[12/15 12:41:11     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1406.
[12/15 12:41:11     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/15 12:41:11     20s] The LEF parser will ignore this statement.
[12/15 12:41:11     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1409.
[12/15 12:41:11     20s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/15 12:41:11     20s] The LEF parser will ignore this statement.
[12/15 12:41:11     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1410.
[12/15 12:41:11     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/15 12:41:11     20s] The LEF parser will ignore this statement.
[12/15 12:41:11     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1414.
[12/15 12:41:11     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/15 12:41:11     20s] The LEF parser will ignore this statement.
[12/15 12:41:11     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1417.
[12/15 12:41:11     20s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/15 12:41:11     20s] The LEF parser will ignore this statement.
[12/15 12:41:11     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1418.
[12/15 12:41:11     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/15 12:41:11     20s] The LEF parser will ignore this statement.
[12/15 12:41:11     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1422.
[12/15 12:41:11     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/15 12:41:11     20s] The LEF parser will ignore this statement.
[12/15 12:41:11     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1425.
[12/15 12:41:11     20s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/15 12:41:11     20s] The LEF parser will ignore this statement.
[12/15 12:41:11     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1426.
[12/15 12:41:11     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/15 12:41:11     20s] The LEF parser will ignore this statement.
[12/15 12:41:11     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1430.
[12/15 12:41:11     20s] 
[12/15 12:41:11     20s] Loading LEF file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc65_rvt_sc_adv10_macro.lef ...
[12/15 12:41:11     20s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/15 12:41:11     20s] The LEF parser will ignore this statement.
[12/15 12:41:11     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc65_rvt_sc_adv10_macro.lef at line 2.
[12/15 12:41:11     20s] Set DBUPerIGU to M2 pitch 400.
[12/15 12:41:12     20s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA2A10TR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 12:41:12     20s] Type 'man IMPLF-200' for more detail.
[12/15 12:41:12     20s] 
[12/15 12:41:12     20s] viaInitial starts at Thu Dec 15 12:41:12 2022
viaInitial ends at Thu Dec 15 12:41:12 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/15 12:41:12     20s] Loading view definition file from timingSetup.viewDefinition
[12/15 12:41:12     20s] Reading slowLib timing library '/ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib' ...
[12/15 12:41:14     21s] Both ff/latch and statetable are present in cell 'RF1R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] Both ff/latch and statetable are present in cell 'RF1R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] Both ff/latch and statetable are present in cell 'RF1R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] Both ff/latch and statetable are present in cell 'RF2R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] Both ff/latch and statetable are present in cell 'RF2R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] Both ff/latch and statetable are present in cell 'RF2R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE8A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE6A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE16A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE128A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP8A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP4A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP3A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP16A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP128A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE16A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE12A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE128A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAP64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAP32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/15 12:41:14     21s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/15 12:41:14     21s] Read 890 cells in library 'scadv10_cln65gp_rvt_ss_0p9v_125c' 
[12/15 12:41:14     21s] Reading fastLib timing library '/ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib' ...
[12/15 12:41:15     23s] Both ff/latch and statetable are present in cell 'RF1R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/15 12:41:15     23s] Both ff/latch and statetable are present in cell 'RF1R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/15 12:41:15     23s] Both ff/latch and statetable are present in cell 'RF1R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/15 12:41:15     23s] Both ff/latch and statetable are present in cell 'RF2R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/15 12:41:15     23s] Both ff/latch and statetable are present in cell 'RF2R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/15 12:41:15     23s] Both ff/latch and statetable are present in cell 'RF2R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/15 12:41:16     23s] Read 890 cells in library 'scadv10_cln65gp_rvt_ff_1p1v_m40c' 
[12/15 12:41:16     23s] Ending "PreSetAnalysisView" (total cpu=0:00:03.2, real=0:00:04.0, peak res=967.7M, current mem=869.3M)
[12/15 12:41:16     23s] *** End library_loading (cpu=0.05min, real=0.07min, mem=68.3M, fe_cpu=0.39min, fe_real=0.87min, fe_mem=874.1M) ***
[12/15 12:41:16     23s] #% Begin Load netlist data ... (date=12/15 12:41:16, mem=869.3M)
[12/15 12:41:16     23s] *** Begin netlist parsing (mem=874.1M) ***
[12/15 12:41:16     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4MA10TR' is defined in LEF but not in the timing library.
[12/15 12:41:16     23s] Type 'man IMPVL-159' for more detail.
[12/15 12:41:16     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4MA10TR' is defined in LEF but not in the timing library.
[12/15 12:41:16     23s] Type 'man IMPVL-159' for more detail.
[12/15 12:41:16     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X3MA10TR' is defined in LEF but not in the timing library.
[12/15 12:41:16     23s] Type 'man IMPVL-159' for more detail.
[12/15 12:41:16     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X3MA10TR' is defined in LEF but not in the timing library.
[12/15 12:41:16     23s] Type 'man IMPVL-159' for more detail.
[12/15 12:41:16     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2MA10TR' is defined in LEF but not in the timing library.
[12/15 12:41:16     23s] Type 'man IMPVL-159' for more detail.
[12/15 12:41:16     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2MA10TR' is defined in LEF but not in the timing library.
[12/15 12:41:16     23s] Type 'man IMPVL-159' for more detail.
[12/15 12:41:16     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1P4MA10TR' is defined in LEF but not in the timing library.
[12/15 12:41:16     23s] Type 'man IMPVL-159' for more detail.
[12/15 12:41:16     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1P4MA10TR' is defined in LEF but not in the timing library.
[12/15 12:41:16     23s] Type 'man IMPVL-159' for more detail.
[12/15 12:41:16     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1MA10TR' is defined in LEF but not in the timing library.
[12/15 12:41:16     23s] Type 'man IMPVL-159' for more detail.
[12/15 12:41:16     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1MA10TR' is defined in LEF but not in the timing library.
[12/15 12:41:16     23s] Type 'man IMPVL-159' for more detail.
[12/15 12:41:16     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X0P7MA10TR' is defined in LEF but not in the timing library.
[12/15 12:41:16     23s] Type 'man IMPVL-159' for more detail.
[12/15 12:41:16     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X0P7MA10TR' is defined in LEF but not in the timing library.
[12/15 12:41:16     23s] Type 'man IMPVL-159' for more detail.
[12/15 12:41:16     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X0P5MA10TR' is defined in LEF but not in the timing library.
[12/15 12:41:16     23s] Type 'man IMPVL-159' for more detail.
[12/15 12:41:16     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X0P5MA10TR' is defined in LEF but not in the timing library.
[12/15 12:41:16     23s] Type 'man IMPVL-159' for more detail.
[12/15 12:41:16     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4MA10TR' is defined in LEF but not in the timing library.
[12/15 12:41:16     23s] Type 'man IMPVL-159' for more detail.
[12/15 12:41:16     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4MA10TR' is defined in LEF but not in the timing library.
[12/15 12:41:16     23s] Type 'man IMPVL-159' for more detail.
[12/15 12:41:16     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X3MA10TR' is defined in LEF but not in the timing library.
[12/15 12:41:16     23s] Type 'man IMPVL-159' for more detail.
[12/15 12:41:16     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X3MA10TR' is defined in LEF but not in the timing library.
[12/15 12:41:16     23s] Type 'man IMPVL-159' for more detail.
[12/15 12:41:16     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2MA10TR' is defined in LEF but not in the timing library.
[12/15 12:41:16     23s] Type 'man IMPVL-159' for more detail.
[12/15 12:41:16     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2MA10TR' is defined in LEF but not in the timing library.
[12/15 12:41:16     23s] Type 'man IMPVL-159' for more detail.
[12/15 12:41:16     23s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/15 12:41:16     23s] To increase the message display limit, refer to the product command reference manual.
[12/15 12:41:16     23s] Created 890 new cells from 2 timing libraries.
[12/15 12:41:16     23s] Reading netlist ...
[12/15 12:41:16     23s] Backslashed names will retain backslash and a trailing blank character.
[12/15 12:41:16     23s] Reading verilog netlist '.././vlogout/toplevel_498.gate.v'
[12/15 12:41:17     24s] 
[12/15 12:41:17     24s] *** Memory Usage v#1 (Current mem = 925.105M, initial mem = 316.102M) ***
[12/15 12:41:17     24s] *** End netlist parsing (cpu=0:00:00.9, real=0:00:01.0, mem=925.1M) ***
[12/15 12:41:17     24s] #% End Load netlist data ... (date=12/15 12:41:17, total cpu=0:00:00.9, real=0:00:01.0, peak res=957.7M, current mem=957.7M)
[12/15 12:41:17     24s] Set top cell to toplevel_498.
[12/15 12:41:18     24s] Hooked 1780 DB cells to tlib cells.
[12/15 12:41:18     24s] Ending "BindLib:" (total cpu=0:00:00.3, real=0:00:00.0, peak res=972.3M, current mem=972.3M)
[12/15 12:41:18     24s] Starting recursive module instantiation check.
[12/15 12:41:18     24s] No recursion found.
[12/15 12:41:18     24s] Building hierarchical netlist for Cell toplevel_498 ...
[12/15 12:41:18     25s] *** Netlist is unique.
[12/15 12:41:18     25s] Setting Std. cell height to 4000 DBU (smallest netlist inst).
[12/15 12:41:18     25s] ** info: there are 1829 modules.
[12/15 12:41:18     25s] ** info: there are 113558 stdCell insts.
[12/15 12:41:18     25s] 
[12/15 12:41:18     25s] *** Memory Usage v#1 (Current mem = 1033.020M, initial mem = 316.102M) ***
[12/15 12:41:19     25s] Set Default Net Delay as 1000 ps.
[12/15 12:41:19     25s] Set Default Net Load as 0.5 pF. 
[12/15 12:41:19     25s] Set Default Input Pin Transition as 0.1 ps.
[12/15 12:41:20     25s] Extraction setup Started 
[12/15 12:41:20     25s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/15 12:41:20     25s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/15 12:41:20     25s] Type 'man IMPEXT-2773' for more detail.
[12/15 12:41:20     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/15 12:41:20     25s] Type 'man IMPEXT-2776' for more detail.
[12/15 12:41:20     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/15 12:41:20     25s] Type 'man IMPEXT-2776' for more detail.
[12/15 12:41:20     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/15 12:41:20     25s] Type 'man IMPEXT-2776' for more detail.
[12/15 12:41:20     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/15 12:41:20     25s] Type 'man IMPEXT-2776' for more detail.
[12/15 12:41:20     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/15 12:41:20     25s] Type 'man IMPEXT-2776' for more detail.
[12/15 12:41:20     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/15 12:41:20     25s] Type 'man IMPEXT-2776' for more detail.
[12/15 12:41:20     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.22 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/15 12:41:20     25s] Type 'man IMPEXT-2776' for more detail.
[12/15 12:41:20     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.22 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/15 12:41:20     25s] Type 'man IMPEXT-2776' for more detail.
[12/15 12:41:20     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.16 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/15 12:41:20     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/15 12:41:20     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/15 12:41:20     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/15 12:41:20     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/15 12:41:20     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/15 12:41:20     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/15 12:41:20     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.022 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/15 12:41:20     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.022 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/15 12:41:20     25s] Summary of Active RC-Corners : 
[12/15 12:41:20     25s]  
[12/15 12:41:20     25s]  Analysis View: slowView
[12/15 12:41:20     25s]     RC-Corner Name        : default_rc_corner
[12/15 12:41:20     25s]     RC-Corner Index       : 0
[12/15 12:41:20     25s]     RC-Corner Temperature : 25 Celsius
[12/15 12:41:20     25s]     RC-Corner Cap Table   : ''
[12/15 12:41:20     25s]     RC-Corner PreRoute Res Factor         : 1
[12/15 12:41:20     25s]     RC-Corner PreRoute Cap Factor         : 1
[12/15 12:41:20     25s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/15 12:41:20     25s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/15 12:41:20     25s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/15 12:41:20     25s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/15 12:41:20     25s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/15 12:41:20     25s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/15 12:41:20     25s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/15 12:41:20     25s]  
[12/15 12:41:20     25s]  Analysis View: fastView
[12/15 12:41:20     25s]     RC-Corner Name        : default_rc_corner
[12/15 12:41:20     25s]     RC-Corner Index       : 0
[12/15 12:41:20     25s]     RC-Corner Temperature : 25 Celsius
[12/15 12:41:20     25s]     RC-Corner Cap Table   : ''
[12/15 12:41:20     25s]     RC-Corner PreRoute Res Factor         : 1
[12/15 12:41:20     25s]     RC-Corner PreRoute Cap Factor         : 1
[12/15 12:41:20     25s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/15 12:41:20     25s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/15 12:41:20     25s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/15 12:41:20     25s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/15 12:41:20     25s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/15 12:41:20     25s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/15 12:41:20     25s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/15 12:41:20     25s] LayerId::1 widthSet size::1
[12/15 12:41:20     25s] LayerId::2 widthSet size::1
[12/15 12:41:20     25s] LayerId::3 widthSet size::1
[12/15 12:41:20     25s] LayerId::4 widthSet size::1
[12/15 12:41:20     25s] LayerId::5 widthSet size::1
[12/15 12:41:20     25s] LayerId::6 widthSet size::1
[12/15 12:41:20     25s] LayerId::7 widthSet size::1
[12/15 12:41:20     25s] LayerId::8 widthSet size::1
[12/15 12:41:20     25s] LayerId::9 widthSet size::1
[12/15 12:41:20     25s] Updating RC grid for preRoute extraction ...
[12/15 12:41:20     25s] eee: pegSigSF::1.070000
[12/15 12:41:20     25s] Initializing multi-corner resistance tables ...
[12/15 12:41:20     25s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:41:20     25s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:41:20     25s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:41:20     25s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:41:20     25s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:41:20     25s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:41:20     25s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:41:20     25s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:41:20     25s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:41:20     25s] **Info: Trial Route has Max Route Layer 15/9.
[12/15 12:41:20     25s] {RT default_rc_corner 0 9 9 {8 0} 1}
[12/15 12:41:20     25s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/15 12:41:20     25s] *Info: initialize multi-corner CTS.
[12/15 12:41:20     25s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1277.0M, current mem=1030.2M)
[12/15 12:41:20     26s] Reading timing constraints file '.././sdcout/toplevel_498.gate.sdc' ...
[12/15 12:41:20     26s] Current (total cpu=0:00:26.2, real=0:00:56.0, peak res=1311.2M, current mem=1311.2M)
[12/15 12:41:20     26s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File .././sdcout/toplevel_498.gate.sdc, Line 8).
[12/15 12:41:20     26s] 
[12/15 12:41:21     26s] **WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'mmu_storage_controller/qspi_controller/s_pclk' (File .././sdcout/toplevel_498.gate.sdc, Line 46).
[12/15 12:41:21     26s] 
[12/15 12:41:21     26s] **WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'mmu_storage_controller/qspi_controller/qspi_ck_o' (File .././sdcout/toplevel_498.gate.sdc, Line 46).
[12/15 12:41:21     26s] 
[12/15 12:41:21     26s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File .././sdcout/toplevel_498.gate.sdc, Line 56).
[12/15 12:41:21     26s] 
[12/15 12:41:21     26s] INFO (CTE): Reading of timing constraints file .././sdcout/toplevel_498.gate.sdc completed, with 4 WARNING
[12/15 12:41:21     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1353.1M, current mem=1353.1M)
[12/15 12:41:21     26s] Current (total cpu=0:00:26.4, real=0:00:57.0, peak res=1353.1M, current mem=1353.1M)
[12/15 12:41:21     26s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/15 12:41:21     26s] 
[12/15 12:41:21     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/15 12:41:21     26s] Summary for sequential cells identification: 
[12/15 12:41:21     26s]   Identified SBFF number: 148
[12/15 12:41:21     26s]   Identified MBFF number: 0
[12/15 12:41:21     26s]   Identified SB Latch number: 0
[12/15 12:41:21     26s]   Identified MB Latch number: 0
[12/15 12:41:21     26s]   Not identified SBFF number: 0
[12/15 12:41:21     26s]   Not identified MBFF number: 0
[12/15 12:41:21     26s]   Not identified SB Latch number: 0
[12/15 12:41:21     26s]   Not identified MB Latch number: 0
[12/15 12:41:21     26s]   Number of sequential cells which are not FFs: 106
[12/15 12:41:21     26s] Total number of combinational cells: 627
[12/15 12:41:21     26s] Total number of sequential cells: 254
[12/15 12:41:21     26s] Total number of tristate cells: 9
[12/15 12:41:21     26s] Total number of level shifter cells: 0
[12/15 12:41:21     26s] Total number of power gating cells: 0
[12/15 12:41:21     26s] Total number of isolation cells: 0
[12/15 12:41:21     26s] Total number of power switch cells: 0
[12/15 12:41:21     26s] Total number of pulse generator cells: 0
[12/15 12:41:21     26s] Total number of always on buffers: 0
[12/15 12:41:21     26s] Total number of retention cells: 0
[12/15 12:41:21     26s] List of usable buffers: FRICGX0P5BA10TR FRICGX0P6BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX11BA10TR FRICGX13BA10TR FRICGX16BA10TR FRICGX1BA10TR FRICGX1P2BA10TR FRICGX1P4BA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX3BA10TR FRICGX2P5BA10TR FRICGX4BA10TR FRICGX3P5BA10TR FRICGX5BA10TR FRICGX6BA10TR FRICGX7P5BA10TR FRICGX9BA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFHX11MA10TR BUFHX13MA10TR BUFHX16MA10TR BUFHX1MA10TR BUFHX1P2MA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX2MA10TR BUFHX3MA10TR BUFHX2P5MA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFHX5MA10TR BUFHX6MA10TR BUFHX7P5MA10TR BUFHX9MA10TR BUFX0P7BA10TR BUFX0P7MA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16BA10TR BUFX16MA10TR BUFX1MA10TR BUFX1BA10TR BUFX1P2BA10TR BUFX1P2MA10TR BUFX1P4BA10TR BUFX1P4MA10TR BUFX1P7BA10TR BUFX1P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX2P5BA10TR BUFX2P5MA10TR BUFX3MA10TR BUFX3BA10TR BUFX3P5BA10TR BUFX3P5MA10TR BUFX4MA10TR BUFX4BA10TR BUFX5MA10TR BUFX5BA10TR BUFX6MA10TR BUFX6BA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9BA10TR BUFX9MA10TR
[12/15 12:41:21     26s] Total number of usable buffers: 74
[12/15 12:41:21     26s] List of unusable buffers:
[12/15 12:41:21     26s] Total number of unusable buffers: 0
[12/15 12:41:21     26s] List of usable inverters: INVX0P5BA10TR INVX0P5MA10TR INVX0P6BA10TR INVX0P6MA10TR INVX0P7BA10TR INVX0P7MA10TR INVX0P8MA10TR INVX0P8BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16BA10TR INVX16MA10TR INVX1MA10TR INVX1BA10TR INVX1P2BA10TR INVX1P2MA10TR INVX1P4BA10TR INVX1P4MA10TR INVX1P7BA10TR INVX1P7MA10TR INVX2MA10TR INVX2BA10TR INVX2P5BA10TR INVX2P5MA10TR INVX3MA10TR INVX3BA10TR INVX3P5BA10TR INVX3P5MA10TR INVX4MA10TR INVX4BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR
[12/15 12:41:21     26s] Total number of usable inverters: 40
[12/15 12:41:21     26s] List of unusable inverters:
[12/15 12:41:21     26s] Total number of unusable inverters: 0
[12/15 12:41:21     26s] List of identified usable delay cells: DLY2X0P5MA10TR DLY4X0P5MA10TR
[12/15 12:41:21     26s] Total number of identified usable delay cells: 2
[12/15 12:41:21     26s] List of identified unusable delay cells:
[12/15 12:41:21     26s] Total number of identified unusable delay cells: 0
[12/15 12:41:21     26s] 
[12/15 12:41:21     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/15 12:41:21     26s] 
[12/15 12:41:21     26s] TimeStamp Deleting Cell Server Begin ...
[12/15 12:41:21     26s] 
[12/15 12:41:21     26s] TimeStamp Deleting Cell Server End ...
[12/15 12:41:21     26s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1354.5M, current mem=1354.5M)
[12/15 12:41:21     26s] 
[12/15 12:41:21     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 12:41:21     26s] Summary for sequential cells identification: 
[12/15 12:41:21     26s]   Identified SBFF number: 148
[12/15 12:41:21     26s]   Identified MBFF number: 0
[12/15 12:41:21     26s]   Identified SB Latch number: 0
[12/15 12:41:21     26s]   Identified MB Latch number: 0
[12/15 12:41:21     26s]   Not identified SBFF number: 0
[12/15 12:41:21     26s]   Not identified MBFF number: 0
[12/15 12:41:21     26s]   Not identified SB Latch number: 0
[12/15 12:41:21     26s]   Not identified MB Latch number: 0
[12/15 12:41:21     26s]   Number of sequential cells which are not FFs: 106
[12/15 12:41:21     26s]  Visiting view : slowView
[12/15 12:41:21     26s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 12:41:21     26s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 12:41:21     26s]  Visiting view : fastView
[12/15 12:41:21     26s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 12:41:21     26s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 12:41:21     26s] TLC MultiMap info (StdDelay):
[12/15 12:41:21     26s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 12:41:21     26s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 12:41:21     26s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 12:41:21     26s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 12:41:21     26s]  Setting StdDelay to: 15.6ps
[12/15 12:41:21     26s] 
[12/15 12:41:21     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 12:41:21     26s] 
[12/15 12:41:21     26s] *** Summary of all messages that are not suppressed in this session:
[12/15 12:41:21     26s] Severity  ID               Count  Summary                                  
[12/15 12:41:21     26s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/15 12:41:21     26s] WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
[12/15 12:41:21     26s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/15 12:41:21     26s] WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
[12/15 12:41:21     26s] WARNING   IMPVL-159         1780  Pin '%s' of cell '%s' is defined in LEF ...
[12/15 12:41:21     26s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/15 12:41:21     26s] WARNING   TCLCMD-1531          2  '%s' has been applied on hierarchical pi...
[12/15 12:41:21     26s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[12/15 12:41:21     26s] WARNING   TECHLIB-302         46  No function defined for cell '%s'. The c...
[12/15 12:41:21     26s] *** Message Summary: 1849 warning(s), 0 error(s)
[12/15 12:41:21     26s] 
[12/15 12:41:21     26s] <CMD> saveDesign toplevel_498.init.enc
[12/15 12:41:21     26s] #% Begin save design ... (date=12/15 12:41:21, mem=1356.9M)
[12/15 12:41:21     26s] % Begin Save ccopt configuration ... (date=12/15 12:41:21, mem=1356.9M)
[12/15 12:41:22     26s] % End Save ccopt configuration ... (date=12/15 12:41:22, total cpu=0:00:00.0, real=0:00:01.0, peak res=1358.0M, current mem=1358.0M)
[12/15 12:41:22     26s] % Begin Save netlist data ... (date=12/15 12:41:22, mem=1358.6M)
[12/15 12:41:22     26s] Writing Binary DB to toplevel_498.init.enc.dat/toplevel_498.v.bin in single-threaded mode...
[12/15 12:41:22     26s] % End Save netlist data ... (date=12/15 12:41:22, total cpu=0:00:00.3, real=0:00:00.0, peak res=1361.1M, current mem=1358.7M)
[12/15 12:41:22     26s] Saving symbol-table file ...
[12/15 12:41:23     27s] Saving congestion map file toplevel_498.init.enc.dat/toplevel_498.route.congmap.gz ...
[12/15 12:41:23     27s] % Begin Save AAE data ... (date=12/15 12:41:23, mem=1361.0M)
[12/15 12:41:23     27s] Saving AAE Data ...
[12/15 12:41:23     27s] % End Save AAE data ... (date=12/15 12:41:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1361.0M, current mem=1361.0M)
[12/15 12:41:24     27s] Saving preference file toplevel_498.init.enc.dat/gui.pref.tcl ...
[12/15 12:41:24     27s] Saving mode setting ...
[12/15 12:41:24     27s] Saving global file ...
[12/15 12:41:24     27s] % Begin Save floorplan data ... (date=12/15 12:41:24, mem=1363.7M)
[12/15 12:41:24     27s] Saving floorplan file ...
[12/15 12:41:24     27s] % End Save floorplan data ... (date=12/15 12:41:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=1365.7M, current mem=1365.7M)
[12/15 12:41:24     27s] Saving Drc markers ...
[12/15 12:41:24     27s] ... No Drc file written since there is no markers found.
[12/15 12:41:24     27s] % Begin Save placement data ... (date=12/15 12:41:24, mem=1365.7M)
[12/15 12:41:24     27s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/15 12:41:25     27s] Save Adaptive View Pruning View Names to Binary file
[12/15 12:41:25     27s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=1347.6M) ***
[12/15 12:41:25     27s] % End Save placement data ... (date=12/15 12:41:25, total cpu=0:00:00.1, real=0:00:01.0, peak res=1366.3M, current mem=1366.3M)
[12/15 12:41:25     27s] % Begin Save routing data ... (date=12/15 12:41:25, mem=1366.3M)
[12/15 12:41:25     27s] Saving route file ...
[12/15 12:41:25     27s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1344.6M) ***
[12/15 12:41:25     27s] % End Save routing data ... (date=12/15 12:41:25, total cpu=0:00:00.2, real=0:00:00.0, peak res=1367.1M, current mem=1367.1M)
[12/15 12:41:25     27s] Saving property file toplevel_498.init.enc.dat/toplevel_498.prop
[12/15 12:41:25     27s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1347.6M) ***
[12/15 12:41:26     27s] % Begin Save power constraints data ... (date=12/15 12:41:26, mem=1368.4M)
[12/15 12:41:26     27s] % End Save power constraints data ... (date=12/15 12:41:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1368.4M, current mem=1368.4M)
[12/15 12:41:27     28s] Generated self-contained design toplevel_498.init.enc.dat
[12/15 12:41:27     28s] #% End save design ... (date=12/15 12:41:27, total cpu=0:00:01.7, real=0:00:06.0, peak res=1394.3M, current mem=1372.5M)
[12/15 12:41:27     28s] *** Message Summary: 0 warning(s), 0 error(s)
[12/15 12:41:27     28s] 
[12/15 12:41:27     28s] <CMD> floorPlan -s 850 850 150 150 150 150
[12/15 12:41:27     28s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/15 12:41:27     28s] <CMD> setObjFPlanPolygon cell toplevel_498 0 0 850 850
[12/15 12:41:27     28s] **ERROR: (IMPFP-10102):	Design boundary shape cannot be adjusted due to the design has rectilinear shape.  Do "setFPlanMode -enableRectilinearDesign true" and re-run the command again.
[12/15 12:41:27     28s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 4 -pin external_qspi_ck_o
[12/15 12:41:27     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/15 12:41:28     29s] #create default rule from bind_ndr_rule rule=0x7fa22f15a5e0 0x7fa227f6aa88
[12/15 12:41:28     29s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/15 12:41:28     29s] Successfully spread [1] pins.
[12/15 12:41:28     29s] editPin : finished (cpu = 0:00:00.5 real = 0:00:01.0, mem = 1384.5M).
[12/15 12:41:28     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 4.4 -pin external_qspi_cs_o
[12/15 12:41:28     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/15 12:41:28     29s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/15 12:41:28     29s] Successfully spread [1] pins.
[12/15 12:41:28     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.5M).
[12/15 12:41:28     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 7 -pin {gpio_pins[0]}
[12/15 12:41:28     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/15 12:41:28     29s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/15 12:41:28     29s] Successfully spread [1] pins.
[12/15 12:41:28     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.5M).
[12/15 12:41:28     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 7.2 -pin {gpio_pins[1]}
[12/15 12:41:28     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/15 12:41:28     29s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/15 12:41:28     29s] Successfully spread [1] pins.
[12/15 12:41:28     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[1]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 7.20] due to a blocked pin slot close to the location. Placing the pin at location [825.00 7.50].
[12/15 12:41:28     29s] Type 'man IMPPTN-1520' for more detail.
[12/15 12:41:28     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.5M).
[12/15 12:41:28     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 7.4 -pin {gpio_pins[2]}
[12/15 12:41:28     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/15 12:41:28     29s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/15 12:41:28     29s] Successfully spread [1] pins.
[12/15 12:41:28     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[2]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 7.40] due to a blocked pin slot close to the location. Placing the pin at location [825.00 7.90].
[12/15 12:41:28     29s] Type 'man IMPPTN-1520' for more detail.
[12/15 12:41:28     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.5M).
[12/15 12:41:28     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 7.6 -pin {gpio_pins[3]}
[12/15 12:41:28     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/15 12:41:28     29s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/15 12:41:28     29s] Successfully spread [1] pins.
[12/15 12:41:28     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[3]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 7.60] due to a blocked pin slot close to the location. Placing the pin at location [825.00 8.30].
[12/15 12:41:28     29s] Type 'man IMPPTN-1520' for more detail.
[12/15 12:41:28     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.5M).
[12/15 12:41:28     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 7.8 -pin {gpio_pins[4]}
[12/15 12:41:28     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/15 12:41:28     29s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/15 12:41:28     29s] Successfully spread [1] pins.
[12/15 12:41:28     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[4]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 7.80] due to a blocked pin slot close to the location. Placing the pin at location [825.00 8.70].
[12/15 12:41:28     29s] Type 'man IMPPTN-1520' for more detail.
[12/15 12:41:28     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.5M).
[12/15 12:41:28     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 8 -pin {gpio_pins[5]}
[12/15 12:41:28     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/15 12:41:28     29s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/15 12:41:28     29s] Successfully spread [1] pins.
[12/15 12:41:28     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[5]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 8.00] due to a blocked pin slot close to the location. Placing the pin at location [825.00 9.10].
[12/15 12:41:28     29s] Type 'man IMPPTN-1520' for more detail.
[12/15 12:41:28     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.5M).
[12/15 12:41:28     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 8.2 -pin {gpio_pins[6]}
[12/15 12:41:28     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/15 12:41:28     29s] ### import design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/15 12:41:28     29s] Successfully spread [1] pins.
[12/15 12:41:28     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[6]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 8.20] due to a blocked pin slot close to the location. Placing the pin at location [825.00 9.50].
[12/15 12:41:28     29s] Type 'man IMPPTN-1520' for more detail.
[12/15 12:41:28     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1386.5M).
[12/15 12:41:28     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 8.4 -pin {gpio_pins[7]}
[12/15 12:41:28     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/15 12:41:28     29s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/15 12:41:28     29s] Successfully spread [1] pins.
[12/15 12:41:28     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[7]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 8.40] due to a blocked pin slot close to the location. Placing the pin at location [825.00 9.90].
[12/15 12:41:28     29s] Type 'man IMPPTN-1520' for more detail.
[12/15 12:41:28     29s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1386.5M).
[12/15 12:41:28     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 8.6 -pin {gpio_pins[8]}
[12/15 12:41:28     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/15 12:41:28     29s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/15 12:41:28     29s] Successfully spread [1] pins.
[12/15 12:41:28     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[8]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 8.60] due to a blocked pin slot close to the location. Placing the pin at location [825.00 10.30].
[12/15 12:41:28     29s] Type 'man IMPPTN-1520' for more detail.
[12/15 12:41:28     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.5M).
[12/15 12:41:28     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 8.8 -pin {gpio_pins[9]}
[12/15 12:41:28     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/15 12:41:28     29s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/15 12:41:28     29s] Successfully spread [1] pins.
[12/15 12:41:28     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[9]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 8.80] due to a blocked pin slot close to the location. Placing the pin at location [825.00 10.70].
[12/15 12:41:28     29s] Type 'man IMPPTN-1520' for more detail.
[12/15 12:41:28     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.5M).
[12/15 12:41:29     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 10 -pin {external_qspi_pins[0]}
[12/15 12:41:29     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/15 12:41:29     29s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/15 12:41:29     29s] Successfully spread [1] pins.
[12/15 12:41:29     29s] **WARN: (IMPPTN-1520):	Pin 'external_qspi_pins[0]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 10.00] due to a blocked pin slot close to the location. Placing the pin at location [825.00 11.10].
[12/15 12:41:29     29s] Type 'man IMPPTN-1520' for more detail.
[12/15 12:41:29     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.5M).
[12/15 12:41:29     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 10.2 -pin {external_qspi_pins[1]}
[12/15 12:41:29     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/15 12:41:29     29s] ### import design signature (14): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/15 12:41:29     29s] Successfully spread [1] pins.
[12/15 12:41:29     29s] **WARN: (IMPPTN-1520):	Pin 'external_qspi_pins[1]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 10.20] due to a blocked pin slot close to the location. Placing the pin at location [825.00 11.50].
[12/15 12:41:29     29s] Type 'man IMPPTN-1520' for more detail.
[12/15 12:41:29     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.5M).
[12/15 12:41:29     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 10.4 -pin {external_qspi_pins[2]}
[12/15 12:41:29     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/15 12:41:29     29s] ### import design signature (15): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/15 12:41:29     29s] Successfully spread [1] pins.
[12/15 12:41:29     29s] **WARN: (IMPPTN-1520):	Pin 'external_qspi_pins[2]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 10.40] due to a blocked pin slot close to the location. Placing the pin at location [825.00 11.90].
[12/15 12:41:29     29s] Type 'man IMPPTN-1520' for more detail.
[12/15 12:41:29     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.5M).
[12/15 12:41:29     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 10.8 -pin {external_qspi_pins[3]}
[12/15 12:41:29     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/15 12:41:29     29s] ### import design signature (16): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/15 12:41:29     29s] Successfully spread [1] pins.
[12/15 12:41:29     29s] **WARN: (IMPPTN-1520):	Pin 'external_qspi_pins[3]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 10.80] due to a blocked pin slot close to the location. Placing the pin at location [825.00 12.30].
[12/15 12:41:29     29s] Type 'man IMPPTN-1520' for more detail.
[12/15 12:41:29     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1385.5M).
[12/15 12:41:29     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 0 1 -pin clk
[12/15 12:41:29     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/15 12:41:29     29s] ### import design signature (17): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/15 12:41:29     29s] Successfully spread [1] pins.
[12/15 12:41:29     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1386.5M).
[12/15 12:41:29     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 0 1.4 -pin rst
[12/15 12:41:29     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/15 12:41:29     29s] ### import design signature (18): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/15 12:41:29     29s] Successfully spread [1] pins.
[12/15 12:41:29     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1386.5M).
[12/15 12:41:29     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 0 1.8 -pin set_programming_mode
[12/15 12:41:29     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/15 12:41:29     29s] ### import design signature (19): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/15 12:41:29     29s] Successfully spread [1] pins.
[12/15 12:41:29     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1386.5M).
[12/15 12:41:29     29s] <CMD> setMultiCpuUsage -localCpu 4
[12/15 12:41:29     29s] <CMD> timeDesign -preplace
[12/15 12:41:29     29s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:29.9/0:00:55.1 (0.5), mem = 1386.5M
[12/15 12:41:29     30s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/15 12:41:29     30s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/15 12:41:29     30s] Multithreaded Timing Analysis is initialized with 4 threads
[12/15 12:41:29     30s] 
[12/15 12:41:29     30s] Set Using Default Delay Limit as 101.
[12/15 12:41:29     30s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/15 12:41:29     30s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[12/15 12:41:29     30s] Set Default Net Delay as 0 ps.
[12/15 12:41:29     30s] Set Default Net Load as 0 pF. 
[12/15 12:41:29     30s] 
[12/15 12:41:29     30s] TimeStamp Deleting Cell Server Begin ...
[12/15 12:41:29     30s] 
[12/15 12:41:29     30s] TimeStamp Deleting Cell Server End ...
[12/15 12:41:30     30s] Effort level <high> specified for reg2reg path_group
[12/15 12:41:35     36s] Effort level <high> specified for reg2cgate path_group
[12/15 12:41:35     36s] All LLGs are deleted
[12/15 12:41:35     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1637.4M, EPOCH TIME: 1671129695.228407
[12/15 12:41:35     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.033, MEM:1637.4M, EPOCH TIME: 1671129695.261137
[12/15 12:41:35     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1637.4M, EPOCH TIME: 1671129695.328343
[12/15 12:41:35     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1637.4M, EPOCH TIME: 1671129695.341138
[12/15 12:41:35     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1637.4M, EPOCH TIME: 1671129695.423203
[12/15 12:41:35     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.079, MEM:1669.4M, EPOCH TIME: 1671129695.502001
[12/15 12:41:35     36s] Use non-trimmed site array because memory saving is not enough.
[12/15 12:41:35     36s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1676.5M, EPOCH TIME: 1671129695.592437
[12/15 12:41:35     36s] Process 0 wires and vias for routing blockage analysis
[12/15 12:41:35     36s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.011, REAL:0.028, MEM:1676.5M, EPOCH TIME: 1671129695.620045
[12/15 12:41:35     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.115, REAL:0.311, MEM:1676.5M, EPOCH TIME: 1671129695.652206
[12/15 12:41:35     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.144, REAL:0.359, MEM:1676.5M, EPOCH TIME: 1671129695.687745
[12/15 12:41:35     36s] All LLGs are deleted
[12/15 12:41:35     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1676.5M, EPOCH TIME: 1671129695.795156
[12/15 12:41:35     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1676.5M, EPOCH TIME: 1671129695.795970
[12/15 12:41:35     36s] Starting delay calculation for Setup views
[12/15 12:41:35     37s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/15 12:41:37     37s] AAE DB initialization (MEM=1676.46 CPU=0:00:00.1 REAL=0:00:01.0) 
[12/15 12:41:37     37s] #################################################################################
[12/15 12:41:37     37s] # Design Stage: PreRoute
[12/15 12:41:37     37s] # Design Name: toplevel_498
[12/15 12:41:37     37s] # Design Mode: 90nm
[12/15 12:41:37     37s] # Analysis Mode: MMMC Non-OCV 
[12/15 12:41:37     37s] # Parasitics Mode: No SPEF/RCDB 
[12/15 12:41:37     37s] # Signoff Settings: SI Off 
[12/15 12:41:37     37s] #################################################################################
[12/15 12:41:38     39s] Topological Sorting (REAL = 0:00:00.0, MEM = 1690.4M, InitMEM = 1676.5M)
[12/15 12:41:39     41s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/15 12:41:39     41s] Calculate delays in BcWc mode...
[12/15 12:41:40     41s] Start delay calculation (fullDC) (4 T). (MEM=1690.42)
[12/15 12:41:40     42s] Start AAE Lib Loading. (MEM=1702.94)
[12/15 12:41:40     42s] End AAE Lib Loading. (MEM=1731.55 CPU=0:00:00.0 Real=0:00:00.0)
[12/15 12:41:40     42s] End AAE Lib Interpolated Model. (MEM=1731.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 12:41:49     60s] Total number of fetched objects 116828
[12/15 12:41:49     60s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/15 12:41:49     60s] End delay calculation. (MEM=2083.22 CPU=0:00:16.1 REAL=0:00:07.0)
[12/15 12:41:49     60s] End delay calculation (fullDC). (MEM=2083.22 CPU=0:00:19.1 REAL=0:00:09.0)
[12/15 12:41:49     60s] *** CDM Built up (cpu=0:00:23.0  real=0:00:12.0  mem= 2083.2M) ***
[12/15 12:41:52     64s] *** Done Building Timing Graph (cpu=0:00:27.7 real=0:00:17.0 totSessionCpu=0:01:05 mem=2082.2M)
[12/15 12:41:58     70s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.190  | -0.190  | 32.866  | 28.903  |
|           TNS (ns):| -0.515  | -0.515  |  0.000  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |    0    |
|          All Paths:|  31991  |  31985  |    2    |    4    |
+--------------------+---------+---------+---------+---------+

Density: 71.381%
------------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[12/15 12:41:59     71s] Resetting back High Fanout Nets as non-ideal
[12/15 12:41:59     71s] Set Default Net Delay as 1000 ps.
[12/15 12:41:59     71s] Set Default Net Load as 0.5 pF. 
[12/15 12:41:59     71s] Reported timing to dir ./timingReports
[12/15 12:41:59     71s] Total CPU time: 41.5 sec
[12/15 12:41:59     71s] Total Real time: 30.0 sec
[12/15 12:41:59     71s] Total Memory Usage: 1819.699219 Mbytes
[12/15 12:41:59     71s] *** timeDesign #1 [finish] : cpu/real = 0:00:41.5/0:00:29.9 (1.4), totSession cpu/real = 0:01:11.4/0:01:25.0 (0.8), mem = 1819.7M
[12/15 12:41:59     71s] 
[12/15 12:41:59     71s] =============================================================================================
[12/15 12:41:59     71s]  Final TAT Report for timeDesign #1                                             21.10-p004_1
[12/15 12:41:59     71s] =============================================================================================
[12/15 12:41:59     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:41:59     71s] ---------------------------------------------------------------------------------------------
[12/15 12:41:59     71s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:41:59     71s] [ OptSummaryReport       ]      1   0:00:00.8  (   2.7 % )     0:00:23.3 /  0:00:34.0    1.5
[12/15 12:41:59     71s] [ TimingUpdate           ]      1   0:00:02.9  (   9.6 % )     0:00:16.7 /  0:00:27.8    1.7
[12/15 12:41:59     71s] [ FullDelayCalc          ]      1   0:00:13.8  (  46.3 % )     0:00:13.8 /  0:00:24.0    1.7
[12/15 12:41:59     71s] [ TimingReport           ]      1   0:00:00.6  (   1.9 % )     0:00:00.6 /  0:00:00.9    1.6
[12/15 12:41:59     71s] [ GenerateReports        ]      1   0:00:05.2  (  17.5 % )     0:00:05.2 /  0:00:05.0    1.0
[12/15 12:41:59     71s] [ MISC                   ]          0:00:06.6  (  22.0 % )     0:00:06.6 /  0:00:07.4    1.1
[12/15 12:41:59     71s] ---------------------------------------------------------------------------------------------
[12/15 12:41:59     71s]  timeDesign #1 TOTAL                0:00:29.9  ( 100.0 % )     0:00:29.9 /  0:00:41.5    1.4
[12/15 12:41:59     71s] ---------------------------------------------------------------------------------------------
[12/15 12:41:59     71s] 
[12/15 12:41:59     71s] <CMD> setPlaceMode -congEffort high
[12/15 12:41:59     71s] <CMD> setPlaceMode -clkGateAware false
[12/15 12:41:59     71s] <CMD> setPlaceMode -placeIoPins false
[12/15 12:41:59     71s] <CMD> setPlaceMode -timingDriven true
[12/15 12:41:59     71s] <CMD> setPlaceMode -fp true
[12/15 12:41:59     71s] <CMD> setOptMode -preserveAssertions false
[12/15 12:41:59     71s] <CMD> setOptMode -leakagePowerEffort none
[12/15 12:41:59     71s] **ERROR: (IMPOPT-7109):	The "-leakagePowerEffort" & "-dynamicPowerEffort" switches are obsolete, pls use "setOptMode -powerEffort <none | low | high> -leakageToDynamicRatio <0.0 -> 1.0>"
<CMD> setOptMode -allEndPoints true
[12/15 12:41:59     71s] <CMD> setOptMode -fixFanoutLoad true
[12/15 12:41:59     71s] <CMD> setOptMode -holdFixingEffort high
[12/15 12:41:59     71s] **WARN: (IMPTCM-125):	Option "-holdFixingEffort" for command setOptMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/15 12:41:59     71s] <CMD> setOptMode -effort high
[12/15 12:41:59     71s] <CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
[12/15 12:41:59     71s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 6
[12/15 12:41:59     71s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/15 12:41:59     71s] <CMD> setPinAssignMode -maxLayer 6
[12/15 12:41:59     71s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[12/15 12:41:59     71s] <CMD> setNanoRouteMode -routeTopRoutingLayer 6
[12/15 12:41:59     71s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/15 12:41:59     71s] <CMD> setDesignMode -topRoutingLayer M6
[12/15 12:41:59     71s] **WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
[12/15 12:41:59     71s] <CMD> setViaGenMode -invoke_verifyGeometry true -create_double_row_cut_via 1 -add_pin_to_pin_via true -respect_signal_routes 1
[12/15 12:41:59     71s] Setting -add_pin_to_pin_via to 1. ViaGen will drop vias between pins of different cover macro cell.
[12/15 12:41:59     71s] **WARN: (IMPPP-5022):	Option "-create_double_row_cut_via" is obsolete and can be replaced by "-optimize_cross_via". To avoid this warning and ensure compatibility with future releases, please update your script to use "-optimize_cross_via".
[12/15 12:41:59     71s] Setting -create_double_row_cut_via to 1. ViaGen will try to fit vias with an additional cut than original by allowing via-metal enclosure to overlap existing metal wires outside the intersection area for one-row or one-column vias.
[12/15 12:41:59     71s] Setting -invoke_verifyGeometry to 1. ViaGen will call verify_drc at the end to detect minStep violations and then fixVia to fix them. This may impact its performance negatively.
[12/15 12:41:59     71s] Setting -respect_signal_routes to 1. ViaGen will read pre-existing signal routes and will avoid DRC violations with them. This may impact its performance negatively.
[12/15 12:41:59     71s] <CMD> setAddRingOption -avoid_short 1
[12/15 12:41:59     71s] **WARN: (IMPPP-4018):	Command "setAddRingOption" is obsolete and has been replaced by "setAddRingMode". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode".
[12/15 12:41:59     71s] addRing command will avoid shorts while creating rings.
[12/15 12:41:59     71s] <CMD> addRing -spacing {top 0.2 bottom 0.2 left 0.2 right 0.2} -width {top 0.6 bottom 0.6 left 0.6 right 0.6} -layer {top M1 bottom M1 left M2 right M2} -center 1 -nets {vss vdd clk rst set_programming_mode external_qspi_ck_o external_qspi_cs_o external_qspi_pins\[\0] external_qspi_pins\[\1] external_qspi_pins\[\2] external_qspi_pins\[\3] gpio_pins\[\0] gpio_pins\[\1] gpio_pins\[\2] gpio_pins\[\3] gpio_pins\[\4] gpio_pins\[\5] gpio_pins\[\6] gpio_pins\[\7] gpio_pins\[\8] gpio_pins\[\9]}
[12/15 12:41:59     71s] #% Begin addRing (date=12/15 12:41:59, mem=1608.8M)
[12/15 12:41:59     71s] 
[12/15 12:41:59     71s] **ERROR: (IMPPP-190):	The net 'clk' does not exist in design.
Type 'man IMPPP-190' for more detail.
[12/15 12:41:59     71s] **ERROR: Error: Invalid net names specified. 
[12/15 12:41:59     71s] #% End addRing (date=12/15 12:41:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1609.5M, current mem=1609.5M)
[12/15 12:41:59     71s] <CMD> addStripe -block_ring_top_layer_limit M5 -max_same_layer_jog_length 0.56 -padcore_ring_bottom_layer_limit M1 -number_of_sets 6 -padcore_ring_top_layer_limit M4 -spacing 1.84 -merge_stripes_value 0.28 -layer M5 -block_ring_bottom_layer_limit M1 -width 1 -nets { vss vdd }
[12/15 12:41:59     71s] #% Begin addStripe (date=12/15 12:41:59, mem=1609.5M)
[12/15 12:41:59     71s] 
[12/15 12:41:59     71s] Initialize fgc environment(mem: 1819.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.7M)
[12/15 12:41:59     71s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.7M)
[12/15 12:41:59     71s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.7M)
[12/15 12:41:59     71s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1819.7M)
[12/15 12:41:59     71s] Starting stripe generation ...
[12/15 12:41:59     71s] Non-Default Mode Option Settings :
[12/15 12:41:59     71s]   NONE
[12/15 12:41:59     71s] The core ring for vss is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/15 12:41:59     71s] The core ring for vdd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/15 12:41:59     71s] **WARN: (IMPPP-4063):	Multi-CPU is set to 1 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 1, addStripe gets worse runtime caused by data exchange and other time consuming operations
[12/15 12:41:59     71s] Stripe generation is complete.
[12/15 12:41:59     71s] vias are now being generated.
[12/15 12:41:59     71s] addStripe created 12 wires.
[12/15 12:41:59     71s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/15 12:41:59     71s] +--------+----------------+----------------+
[12/15 12:41:59     71s] |  Layer |     Created    |     Deleted    |
[12/15 12:41:59     71s] +--------+----------------+----------------+
[12/15 12:41:59     71s] |   M5   |       12       |       NA       |
[12/15 12:41:59     71s] +--------+----------------+----------------+
[12/15 12:41:59     71s] #% End addStripe (date=12/15 12:41:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=1612.2M, current mem=1612.2M)
[12/15 12:41:59     71s] <CMD> sroute
[12/15 12:41:59     71s] #% Begin sroute (date=12/15 12:41:59, mem=1612.2M)
[12/15 12:41:59     71s] *** Begin SPECIAL ROUTE on Thu Dec 15 12:41:59 2022 ***
[12/15 12:41:59     71s] SPECIAL ROUTE ran on directory: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/pnr
[12/15 12:41:59     71s] SPECIAL ROUTE ran on machine: ece-498hk-01.ece.illinois.edu (Linux 4.18.0-372.26.1.el8_6.x86_64 Xeon 2.10Ghz)
[12/15 12:41:59     71s] 
[12/15 12:41:59     71s] Begin option processing ...
[12/15 12:41:59     71s] srouteConnectPowerBump set to false
[12/15 12:41:59     71s] routeSpecial set to true
[12/15 12:41:59     71s] srouteConnectConverterPin set to false
[12/15 12:41:59     71s] srouteFollowCorePinEnd set to 3
[12/15 12:41:59     71s] srouteJogControl set to "preferWithChanges differentLayer"
[12/15 12:41:59     71s] sroutePadPinAllPorts set to true
[12/15 12:41:59     71s] sroutePreserveExistingRoutes set to true
[12/15 12:41:59     71s] srouteRoutePowerBarPortOnBothDir set to true
[12/15 12:41:59     71s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3160.00 megs.
[12/15 12:41:59     71s] 
[12/15 12:41:59     71s] Reading DB technology information...
[12/15 12:41:59     71s] Finished reading DB technology information.
[12/15 12:41:59     71s] Reading floorplan and netlist information...
[12/15 12:41:59     71s] Finished reading floorplan and netlist information.
[12/15 12:42:00     72s] Read in 18 layers, 9 routing layers, 1 overlap layer
[12/15 12:42:00     72s] Read in 916 macros, 150 used
[12/15 12:42:00     72s] Read in 149 components
[12/15 12:42:00     72s]   149 core components: 149 unplaced, 0 placed, 0 fixed
[12/15 12:42:00     72s] Read in 19 physical pins
[12/15 12:42:00     72s]   19 physical pins: 0 unplaced, 19 placed, 0 fixed
[12/15 12:42:00     72s] Read in 2 logical pins
[12/15 12:42:00     72s] Read in 21 nets
[12/15 12:42:00     72s] Read in 2 special nets, 2 routed
[12/15 12:42:00     72s] Read in 19 terminals
[12/15 12:42:00     72s] Begin power routing ...
[12/15 12:42:00     72s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vdd net.
[12/15 12:42:00     72s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[12/15 12:42:00     72s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/15 12:42:00     72s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/15 12:42:00     72s] Type 'man IMPSR-1256' for more detail.
[12/15 12:42:00     72s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/15 12:42:00     72s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vss net.
[12/15 12:42:00     72s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[12/15 12:42:00     72s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/15 12:42:00     72s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/15 12:42:00     72s] Type 'man IMPSR-1256' for more detail.
[12/15 12:42:00     72s] Cannot find any AREAIO class pad pin of net vss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/15 12:42:00     72s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[12/15 12:42:00     72s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/15 12:42:00     72s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[12/15 12:42:00     72s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/15 12:42:00     72s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[12/15 12:42:00     72s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/15 12:42:00     72s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[12/15 12:42:00     72s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/15 12:42:00     72s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[12/15 12:42:00     72s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/15 12:42:00     72s] CPU time for vdd FollowPin 0 seconds
[12/15 12:42:00     72s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[12/15 12:42:00     72s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/15 12:42:00     72s] CPU time for vss FollowPin 0 seconds
[12/15 12:42:00     72s]   Number of IO ports routed: 0
[12/15 12:42:00     72s]   Number of Block ports routed: 0
[12/15 12:42:00     72s]   Number of Stripe ports routed: 0  open: 24
[12/15 12:42:00     72s]   Number of Core ports routed: 212  open: 640
[12/15 12:42:00     72s]   Number of Pad ports routed: 0
[12/15 12:42:00     72s]   Number of Power Bump ports routed: 0
[12/15 12:42:00     72s]   Number of Followpin connections: 426
[12/15 12:42:00     72s] End power routing: cpu: 0:00:01, real: 0:00:00, peak: 3162.00 megs.
[12/15 12:42:00     72s] 
[12/15 12:42:00     72s] 
[12/15 12:42:00     72s] 
[12/15 12:42:00     72s]  Begin updating DB with routing results ...
[12/15 12:42:00     72s]  Updating DB with 19 io pins ...
[12/15 12:42:00     72s]  Updating DB with 1 via definition ...Extracting standard cell pins and blockage ...... 
[12/15 12:42:00     72s] Pin and blockage extraction finished
[12/15 12:42:00     72s] 
[12/15 12:42:00     72s] 
[12/15 12:42:00     72s] Calling verify_drc with messages suppressed...
[12/15 12:42:00     72s] verify_drc starts at Thu Dec 15 12:42:00 2022
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {167.040 0.000 250.560 83.520} 3 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {501.120 0.000 584.640 83.520} 7 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {668.160 0.000 751.680 83.520} 9 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {334.080 0.000 417.600 83.520} 5 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {250.560 0.000 334.080 83.520} 4 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {417.600 0.000 501.120 83.520} 6 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {918.720 0.000 1002.240 83.520} 12 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1002.240 0.000 1085.760 83.520} 13 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1085.760 0.000 1150.000 83.520} 14 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 83.520 83.520} 1 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {0.000 83.520 83.520 167.040} 15 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {501.120 83.520 584.640 167.040} 21 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {584.640 83.520 668.160 167.040} 22 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {918.720 83.520 1002.240 167.040} 26 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1002.240 83.520 1085.760 167.040} 27 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1085.760 83.520 1150.000 167.040} 28 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {0.000 167.040 83.520 250.560} 29 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {501.120 167.040 584.640 250.560} 35 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {584.640 167.040 668.160 250.560} 36 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {668.160 167.040 751.680 250.560} 37 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {751.680 167.040 835.200 250.560} 38 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {835.200 167.040 918.720 250.560} 39 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {918.720 167.040 1002.240 250.560} 40 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1002.240 167.040 1085.760 250.560} 41 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1085.760 167.040 1150.000 250.560} 42 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {0.000 250.560 83.520 334.080} 43 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {83.520 250.560 167.040 334.080} 44 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {167.040 250.560 250.560 334.080} 45 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {250.560 250.560 334.080 334.080} 46 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {334.080 250.560 417.600 334.080} 47 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {417.600 250.560 501.120 334.080} 48 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {501.120 250.560 584.640 334.080} 49 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {167.040 83.520 250.560 167.040} 17 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {83.520 0.000 167.040 83.520} 2 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {83.520 83.520 167.040 167.040} 16 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {83.520 167.040 167.040 250.560} 30 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {167.040 167.040 250.560 250.560} 31 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {751.680 250.560 835.200 334.080} 52 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {835.200 250.560 918.720 334.080} 53 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {918.720 250.560 1002.240 334.080} 54 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1002.240 250.560 1085.760 334.080} 55 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1085.760 250.560 1150.000 334.080} 56 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {0.000 334.080 83.520 417.600} 57 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {83.520 334.080 167.040 417.600} 58 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {167.040 334.080 250.560 417.600} 59 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {250.560 334.080 334.080 417.600} 60 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {334.080 334.080 417.600 417.600} 61 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {417.600 334.080 501.120 417.600} 62 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {751.680 334.080 835.200 417.600} 66 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {835.200 334.080 918.720 417.600} 67 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {334.080 83.520 417.600 167.040} 19 of 196  Thread : 2
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {250.560 83.520 334.080 167.040} 18 of 196  Thread : 2
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {417.600 83.520 501.120 167.040} 20 of 196  Thread : 2
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {751.680 0.000 835.200 83.520} 10 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {250.560 167.040 334.080 250.560} 32 of 196  Thread : 2
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {668.160 83.520 751.680 167.040} 23 of 196  Thread : 2
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {835.200 83.520 918.720 167.040} 25 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {334.080 167.040 417.600 250.560} 33 of 196  Thread : 2
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {751.680 83.520 835.200 167.040} 24 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1085.760 334.080 1150.000 417.600} 70 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {0.000 417.600 83.520 501.120} 71 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {417.600 167.040 501.120 250.560} 34 of 196  Thread : 2
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {83.520 417.600 167.040 501.120} 72 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {250.560 417.600 334.080 501.120} 74 of 196  Thread : 2
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {167.040 417.600 250.560 501.120} 73 of 196  Thread : 2
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {417.600 417.600 501.120 501.120} 76 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {334.080 417.600 417.600 501.120} 75 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {584.640 417.600 668.160 501.120} 78 of 196  Thread : 2
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {501.120 417.600 584.640 501.120} 77 of 196  Thread : 2
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1085.760 417.600 1150.000 501.120} 84 of 196  Thread : 2
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {0.000 501.120 83.520 584.640} 85 of 196  Thread : 2
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {751.680 417.600 835.200 501.120} 80 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {584.640 250.560 668.160 334.080} 50 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {668.160 417.600 751.680 501.120} 79 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {501.120 334.080 584.640 417.600} 63 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {668.160 250.560 751.680 334.080} 51 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {83.520 501.120 167.040 584.640} 86 of 196  Thread : 2
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {584.640 334.080 668.160 417.600} 64 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {668.160 334.080 751.680 417.600} 65 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {334.080 501.120 417.600 584.640} 89 of 196  Thread : 2
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {668.160 501.120 751.680 584.640} 93 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1002.240 501.120 1085.760 584.640} 97 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1085.760 501.120 1150.000 584.640} 98 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {0.000 584.640 83.520 668.160} 99 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {584.640 501.120 668.160 584.640} 92 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {83.520 584.640 167.040 668.160} 100 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {250.560 584.640 334.080 668.160} 102 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {417.600 584.640 501.120 668.160} 104 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {334.080 584.640 417.600 668.160} 103 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1002.240 584.640 1085.760 668.160} 111 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1085.760 584.640 1150.000 668.160} 112 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {0.000 668.160 83.520 751.680} 113 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {584.640 584.640 668.160 668.160} 106 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {501.120 584.640 584.640 668.160} 105 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {668.160 584.640 751.680 668.160} 107 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {83.520 668.160 167.040 751.680} 114 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {250.560 668.160 334.080 751.680} 116 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {167.040 668.160 250.560 751.680} 115 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {417.600 668.160 501.120 751.680} 118 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {334.080 668.160 417.600 751.680} 117 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {584.640 668.160 668.160 751.680} 120 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {501.120 668.160 584.640 751.680} 119 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {751.680 668.160 835.200 751.680} 122 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {668.160 668.160 751.680 751.680} 121 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1085.760 668.160 1150.000 751.680} 126 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {0.000 751.680 83.520 835.200} 127 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {918.720 668.160 1002.240 751.680} 124 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {835.200 668.160 918.720 751.680} 123 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1002.240 668.160 1085.760 751.680} 125 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {83.520 751.680 167.040 835.200} 128 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {250.560 751.680 334.080 835.200} 130 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {417.600 751.680 501.120 835.200} 132 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {334.080 751.680 417.600 835.200} 131 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {584.640 751.680 668.160 835.200} 134 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {501.120 751.680 584.640 835.200} 133 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {751.680 751.680 835.200 835.200} 136 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {668.160 751.680 751.680 835.200} 135 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1085.760 751.680 1150.000 835.200} 140 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {0.000 835.200 83.520 918.720} 141 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {835.200 501.120 918.720 584.640} 95 of 196  Thread : 2
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {918.720 751.680 1002.240 835.200} 138 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {83.520 835.200 167.040 918.720} 142 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {835.200 751.680 918.720 835.200} 137 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1002.240 751.680 1085.760 835.200} 139 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {250.560 835.200 334.080 918.720} 144 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {918.720 501.120 1002.240 584.640} 96 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {334.080 835.200 417.600 918.720} 145 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {918.720 584.640 1002.240 668.160} 110 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {501.120 835.200 584.640 918.720} 147 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {668.160 835.200 751.680 918.720} 149 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {835.200 835.200 918.720 918.720} 151 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {584.640 835.200 668.160 918.720} 148 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {751.680 835.200 835.200 918.720} 150 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1085.760 835.200 1150.000 918.720} 154 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {0.000 918.720 83.520 1002.240} 155 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {918.720 835.200 1002.240 918.720} 152 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {167.040 918.720 250.560 1002.240} 157 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1002.240 835.200 1085.760 918.720} 153 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {250.560 918.720 334.080 1002.240} 158 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {417.600 918.720 501.120 1002.240} 160 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {334.080 918.720 417.600 1002.240} 159 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {584.640 918.720 668.160 1002.240} 162 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {501.120 918.720 584.640 1002.240} 161 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {751.680 918.720 835.200 1002.240} 164 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {668.160 918.720 751.680 1002.240} 163 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1085.760 918.720 1150.000 1002.240} 168 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {0.000 1002.240 83.520 1085.760} 169 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {83.520 1002.240 167.040 1085.760} 170 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {167.040 1002.240 250.560 1085.760} 171 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {250.560 1002.240 334.080 1085.760} 172 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {334.080 1002.240 417.600 1085.760} 173 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {417.600 1002.240 501.120 1085.760} 174 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {501.120 1002.240 584.640 1085.760} 175 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {584.640 1002.240 668.160 1085.760} 176 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {668.160 1002.240 751.680 1085.760} 177 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {751.680 1002.240 835.200 1085.760} 178 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1085.760 1002.240 1150.000 1085.760} 182 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {0.000 1085.760 83.520 1150.000} 183 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {83.520 1085.760 167.040 1150.000} 184 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {167.040 1085.760 250.560 1150.000} 185 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {250.560 1085.760 334.080 1150.000} 186 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {334.080 1085.760 417.600 1150.000} 187 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {417.600 1085.760 501.120 1150.000} 188 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {501.120 1085.760 584.640 1150.000} 189 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {584.640 1085.760 668.160 1150.000} 190 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {668.160 1085.760 751.680 1150.000} 191 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {751.680 1085.760 835.200 1150.000} 192 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {835.200 1085.760 918.720 1150.000} 193 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {918.720 1085.760 1002.240 1150.000} 194 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1002.240 1085.760 1085.760 1150.000} 195 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1085.760 1085.760 1150.000 1150.000} 196 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {918.720 918.720 1002.240 1002.240} 166 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {835.200 918.720 918.720 1002.240} 165 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1002.240 1002.240 1085.760 1085.760} 181 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {835.200 1002.240 918.720 1085.760} 179 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {918.720 1002.240 1002.240 1085.760} 180 of 196  Thread : 0
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {751.680 501.120 835.200 584.640} 94 of 196  Thread : 2
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {751.680 584.640 835.200 668.160} 108 of 196  Thread : 2
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {835.200 584.640 918.720 668.160} 109 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {918.720 334.080 1002.240 417.600} 68 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1002.240 334.080 1085.760 417.600} 69 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {835.200 417.600 918.720 501.120} 81 of 196  Thread : 3
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {1002.240 417.600 1085.760 501.120} 83 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Thread : 3 finished.
[12/15 12:42:00     72s]  VERIFY DRC ...... Sub-Area: {918.720 417.600 1002.240 501.120} 82 of 196  Thread : 1
[12/15 12:42:00     72s]  VERIFY DRC ...... Thread : 1 finished.
[12/15 12:42:00     72s]  VERIFY DRC ...... Thread : 2 finished.

[12/15 12:42:00     72s]   Verification Complete : 0 Viols.
[12/15 12:42:00     72s] 
[12/15 12:42:00     72s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: -7.0M) ***
[12/15 12:42:00     72s] 
[12/15 12:42:00     72s] Un-suppress "**DIAG ..." messages.
[12/15 12:42:00     72s] Un-suppress "**WARN ..." messages.
[12/15 12:42:00     72s] verify_drc ends at Thu Dec 15 12:42:00 2022

sroute post-processing starts at Thu Dec 15 12:42:00 2022
The viaGen is rebuilding shadow vias for net vdd.
[12/15 12:42:01     72s] sroute post-processing ends at Thu Dec 15 12:42:01 2022
sroute created 426 wires.
[12/15 12:42:01     72s] ViaGen created 10224 vias, deleted 0 via to avoid violation.
[12/15 12:42:01     72s] +--------+----------------+----------------+
[12/15 12:42:01     72s] |  Layer |     Created    |     Deleted    |
[12/15 12:42:01     72s] +--------+----------------+----------------+
[12/15 12:42:01     72s] |   M1   |       426      |       NA       |
[12/15 12:42:01     72s] |  VIA1  |      2556      |        0       |
[12/15 12:42:01     72s] |  VIA2  |      2556      |        0       |
[12/15 12:42:01     72s] |  VIA3  |      2556      |        0       |
[12/15 12:42:01     72s] |  VIA4  |      2556      |        0       |
[12/15 12:42:01     72s] +--------+----------------+----------------+
[12/15 12:42:01     72s] #% End sroute (date=12/15 12:42:01, total cpu=0:00:01.1, real=0:00:02.0, peak res=1623.9M, current mem=1623.9M)
[12/15 12:42:01     72s] <CMD> addEndCap -prefix PwrCap -preCap FILLCAP16A10TR -postCap FILLCAP16A10TR -flipY
[12/15 12:42:01     72s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[12/15 12:42:01     72s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[12/15 12:42:01     72s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[12/15 12:42:01     72s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[12/15 12:42:01     72s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[12/15 12:42:01     72s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[12/15 12:42:01     72s] **WARN: (IMPSP-5224):	Option '-flipY' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -flipY true'. 
[12/15 12:42:01     72s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[12/15 12:42:01     72s] update your script to use 'setEndCapMode -flipY true' and 'addEndCap'.
[12/15 12:42:01     72s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[12/15 12:42:01     72s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[12/15 12:42:01     72s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[12/15 12:42:01     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:1813.0M, EPOCH TIME: 1671129721.101012
[12/15 12:42:01     72s] z: 2, totalTracks: 1
[12/15 12:42:01     72s] z: 4, totalTracks: 1
[12/15 12:42:01     72s] z: 6, totalTracks: 1
[12/15 12:42:01     72s] z: 8, totalTracks: 1
[12/15 12:42:01     72s] #spOpts: VtWidth mergeVia=F 
[12/15 12:42:01     72s] All LLGs are deleted
[12/15 12:42:01     72s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1825.0M, EPOCH TIME: 1671129721.178344
[12/15 12:42:01     72s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1825.0M, EPOCH TIME: 1671129721.179213
[12/15 12:42:01     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1830.0M, EPOCH TIME: 1671129721.222761
[12/15 12:42:01     72s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1830.0M, EPOCH TIME: 1671129721.223173
[12/15 12:42:01     72s] Core basic site is TSMC65ADV10TSITE
[12/15 12:42:01     72s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1830.0M, EPOCH TIME: 1671129721.230239
[12/15 12:42:01     72s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.015, REAL:0.030, MEM:1838.0M, EPOCH TIME: 1671129721.260338
[12/15 12:42:01     72s] SiteArray: non-trimmed site array dimensions = 425 x 4250
[12/15 12:42:01     72s] SiteArray: use 7,401,472 bytes
[12/15 12:42:01     72s] SiteArray: current memory after site array memory allocation 1838.0M
[12/15 12:42:01     72s] SiteArray: FP blocked sites are writable
[12/15 12:42:01     72s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.074, REAL:0.079, MEM:1838.0M, EPOCH TIME: 1671129721.302423
[12/15 12:42:01     72s] 
[12/15 12:42:01     72s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:42:01     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.102, REAL:0.111, MEM:1838.0M, EPOCH TIME: 1671129721.333618
[12/15 12:42:01     72s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1838.0MB).
[12/15 12:42:01     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.228, REAL:0.249, MEM:1838.0M, EPOCH TIME: 1671129721.350175
[12/15 12:42:01     72s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1838.0M, EPOCH TIME: 1671129721.365461
[12/15 12:42:01     72s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.009, REAL:0.009, MEM:1838.0M, EPOCH TIME: 1671129721.374237
[12/15 12:42:01     72s] Minimum row-size in sites for endcap insertion = 33.
[12/15 12:42:01     72s] Minimum number of sites for row blockage       = 1.
[12/15 12:42:01     73s] Inserted 425 pre-endcap <FILLCAP16A10TR> cells (prefix PwrCap).
[12/15 12:42:01     73s] Inserted 425 post-endcap <FILLCAP16A10TR> cells (prefix PwrCap).
[12/15 12:42:01     73s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1838.0M, EPOCH TIME: 1671129721.396797
[12/15 12:42:01     73s] For 850 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/15 12:42:01     73s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.002, REAL:0.003, MEM:1838.0M, EPOCH TIME: 1671129721.399297
[12/15 12:42:01     73s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1838.0M, EPOCH TIME: 1671129721.399367
[12/15 12:42:01     73s] All LLGs are deleted
[12/15 12:42:01     73s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1838.0M, EPOCH TIME: 1671129721.413899
[12/15 12:42:01     73s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1838.0M, EPOCH TIME: 1671129721.414829
[12/15 12:42:01     73s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.020, MEM:1828.0M, EPOCH TIME: 1671129721.419421
[12/15 12:42:01     73s] <CMD> addWellTap -cell FILLTIE2A10TR -cellInterval 30 -prefix TAP
[12/15 12:42:01     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:1828.0M, EPOCH TIME: 1671129721.445495
[12/15 12:42:01     73s] z: 2, totalTracks: 1
[12/15 12:42:01     73s] z: 4, totalTracks: 1
[12/15 12:42:01     73s] z: 6, totalTracks: 1
[12/15 12:42:01     73s] z: 8, totalTracks: 1
[12/15 12:42:01     73s] #spOpts: VtWidth mergeVia=F 
[12/15 12:42:01     73s] All LLGs are deleted
[12/15 12:42:01     73s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1831.0M, EPOCH TIME: 1671129721.506194
[12/15 12:42:01     73s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1831.0M, EPOCH TIME: 1671129721.507176
[12/15 12:42:01     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1836.0M, EPOCH TIME: 1671129721.548568
[12/15 12:42:01     73s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1836.0M, EPOCH TIME: 1671129721.548826
[12/15 12:42:01     73s] Core basic site is TSMC65ADV10TSITE
[12/15 12:42:01     73s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1836.0M, EPOCH TIME: 1671129721.555405
[12/15 12:42:01     73s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.009, MEM:1836.0M, EPOCH TIME: 1671129721.564129
[12/15 12:42:01     73s] Fast DP-INIT is on for default
[12/15 12:42:01     73s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.059, REAL:0.055, MEM:1836.0M, EPOCH TIME: 1671129721.603435
[12/15 12:42:01     73s] 
[12/15 12:42:01     73s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:42:01     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.089, REAL:0.085, MEM:1836.0M, EPOCH TIME: 1671129721.633446
[12/15 12:42:01     73s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1836.0MB).
[12/15 12:42:01     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.208, REAL:0.205, MEM:1836.0M, EPOCH TIME: 1671129721.650738
[12/15 12:42:01     73s] For 12325 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/15 12:42:01     73s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1842.0M, EPOCH TIME: 1671129721.789217
[12/15 12:42:01     73s] All LLGs are deleted
[12/15 12:42:01     73s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1842.0M, EPOCH TIME: 1671129721.804391
[12/15 12:42:01     73s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:1842.0M, EPOCH TIME: 1671129721.806845
[12/15 12:42:01     73s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.021, REAL:0.021, MEM:1842.0M, EPOCH TIME: 1671129721.810170
[12/15 12:42:01     73s] Inserted 12325 well-taps <FILLTIE2A10TR> cells (prefix TAP).
[12/15 12:42:01     73s] <CMD> setNanoRouteMode -routeInsertAntennaDiode false
[12/15 12:42:01     73s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[12/15 12:42:01     73s] <CMD> report_message -start_cmd
[12/15 12:42:01     73s] <CMD> getRouteMode -maxRouteLayer -quiet
[12/15 12:42:01     73s] <CMD> getRouteMode -user -maxRouteLayer
[12/15 12:42:01     73s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[12/15 12:42:01     73s] <CMD> getPlaceMode -user -maxRouteLayer
[12/15 12:42:01     73s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/15 12:42:01     73s] <CMD> getPlaceMode -timingDriven -quiet
[12/15 12:42:01     73s] <CMD> getPlaceMode -adaptive -quiet
[12/15 12:42:01     73s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/15 12:42:01     73s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/15 12:42:01     73s] <CMD> getPlaceMode -ignoreScan -quiet
[12/15 12:42:01     73s] <CMD> getPlaceMode -user -ignoreScan
[12/15 12:42:01     73s] <CMD> getPlaceMode -repairPlace -quiet
[12/15 12:42:01     73s] <CMD> getPlaceMode -user -repairPlace
[12/15 12:42:01     73s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/15 12:42:01     73s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/15 12:42:02     73s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/15 12:42:02     73s] <CMD> um::push_snapshot_stack
[12/15 12:42:02     73s] <CMD> getDesignMode -quiet -flowEffort
[12/15 12:42:02     73s] <CMD> getDesignMode -highSpeedCore -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -quiet -adaptive
[12/15 12:42:02     73s] <CMD> set spgFlowInInitialPlace 1
[12/15 12:42:02     73s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -softGuide -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/15 12:42:02     73s] <CMD> getPlaceMode -sdpPlace -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -sdpPlace -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/15 12:42:02     73s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/15 12:42:02     73s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/15 12:42:02     73s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 30696, percentage of missing scan cell = 0.00% (0 / 30696)
[12/15 12:42:02     73s] <CMD> getPlaceMode -place_check_library -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -trimView -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/15 12:42:02     73s] <CMD> getPlaceMode -congEffort -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/15 12:42:02     73s] <CMD> getPlaceMode -ignoreScan -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -user -ignoreScan
[12/15 12:42:02     73s] <CMD> getPlaceMode -repairPlace -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -user -repairPlace
[12/15 12:42:02     73s] <CMD> getPlaceMode -congEffort -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -fp -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -timingDriven -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -user -timingDriven
[12/15 12:42:02     73s] <CMD> getPlaceMode -fastFp -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -clusterMode -quiet
[12/15 12:42:02     73s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/15 12:42:02     73s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/15 12:42:02     73s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -forceTiming -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -fp -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -fp -quiet
[12/15 12:42:02     73s] <CMD> getExtractRCMode -quiet -engine
[12/15 12:42:02     73s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/15 12:42:02     73s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/15 12:42:02     73s] <CMD> getAnalysisMode -quiet -cppr
[12/15 12:42:02     73s] <CMD> setExtractRCMode -engine preRoute
[12/15 12:42:02     73s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/15 12:42:02     73s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/15 12:42:02     73s] <CMD_INTERNAL> isAnalysisModeSetup
[12/15 12:42:02     73s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/15 12:42:02     73s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/15 12:42:02     73s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[12/15 12:42:02     73s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -quiet -clusterMode
[12/15 12:42:02     73s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/15 12:42:02     73s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[12/15 12:42:02     73s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/15 12:42:02     73s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[12/15 12:42:02     73s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -user -resetCombineRFLevel
[12/15 12:42:02     73s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[12/15 12:42:02     73s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[12/15 12:42:02     73s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[12/15 12:42:02     73s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/15 12:42:02     73s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/15 12:42:02     73s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/15 12:42:02     73s] <CMD> setPlaceMode -reset -ignoreScan
[12/15 12:42:02     73s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/15 12:42:02     73s] <CMD_INTERNAL> colorizeGeometry
[12/15 12:42:02     73s] #Start colorize_geometry on Thu Dec 15 12:42:02 2022
[12/15 12:42:02     73s] #
[12/15 12:42:02     73s] ### Time Record (colorize_geometry) is installed.
[12/15 12:42:02     73s] ### Time Record (Pre Callback) is installed.
[12/15 12:42:02     73s] ### Time Record (Pre Callback) is uninstalled.
[12/15 12:42:02     73s] ### Time Record (DB Import) is installed.
[12/15 12:42:02     73s] ### info: trigger incremental cell import ( 916 new cells ).
[12/15 12:42:02     73s] ### info: trigger incremental reloading library data ( #cell = 916 ).
[12/15 12:42:02     74s] #WARNING (NRDB-166) Boundary for CELL_VIEW toplevel_498,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[12/15 12:42:03     74s] ### import design signature (20): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1940476291 placement=654563416 pin_access=1 inst_pattern=1
[12/15 12:42:03     74s] ### Time Record (DB Import) is uninstalled.
[12/15 12:42:03     74s] ### Time Record (DB Export) is installed.
[12/15 12:42:03     74s] Extracting standard cell pins and blockage ...... 
[12/15 12:42:03     74s] Pin and blockage extraction finished
[12/15 12:42:03     74s] ### export design design signature (21): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1940476291 placement=654563416 pin_access=1 inst_pattern=1
[12/15 12:42:03     74s] ### Time Record (DB Export) is uninstalled.
[12/15 12:42:03     74s] ### Time Record (Post Callback) is installed.
[12/15 12:42:03     74s] ### Time Record (Post Callback) is uninstalled.
[12/15 12:42:03     74s] #
[12/15 12:42:03     74s] #colorize_geometry statistics:
[12/15 12:42:03     74s] #Cpu time = 00:00:01
[12/15 12:42:03     74s] #Elapsed time = 00:00:01
[12/15 12:42:03     74s] #Increased memory = 76.75 (MB)
[12/15 12:42:03     74s] #Total memory = 1726.24 (MB)
[12/15 12:42:03     74s] #Peak memory = 1853.41 (MB)
[12/15 12:42:03     74s] #Number of warnings = 1
[12/15 12:42:03     74s] #Total number of warnings = 2
[12/15 12:42:03     74s] #Number of fails = 0
[12/15 12:42:03     74s] #Total number of fails = 0
[12/15 12:42:03     74s] #Complete colorize_geometry on Thu Dec 15 12:42:03 2022
[12/15 12:42:03     74s] #
[12/15 12:42:03     74s] ### import design signature (22): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/15 12:42:03     74s] ### Time Record (colorize_geometry) is uninstalled.
[12/15 12:42:03     74s] ### 
[12/15 12:42:03     74s] ###   Scalability Statistics
[12/15 12:42:03     74s] ### 
[12/15 12:42:03     74s] ### ------------------------+----------------+----------------+----------------+
[12/15 12:42:03     74s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/15 12:42:03     74s] ### ------------------------+----------------+----------------+----------------+
[12/15 12:42:03     74s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/15 12:42:03     74s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/15 12:42:03     74s] ###   DB Import             |        00:00:01|        00:00:01|             1.0|
[12/15 12:42:03     74s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/15 12:42:03     74s] ###   Entire Command        |        00:00:01|        00:00:01|             1.0|
[12/15 12:42:03     74s] ### ------------------------+----------------+----------------+----------------+
[12/15 12:42:03     74s] ### 
[12/15 12:42:03     74s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/15 12:42:03     74s] *** Starting placeDesign default flow ***
[12/15 12:42:03     74s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[12/15 12:42:03     74s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[12/15 12:42:03     74s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/15 12:42:03     74s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/15 12:42:03     74s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/15 12:42:03     74s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/15 12:42:03     74s] <CMD> deleteBufferTree -decloneInv
[12/15 12:42:03     74s] ### Creating LA Mngr. totSessionCpu=0:01:15 mem=1914.0M
[12/15 12:42:03     74s] ### Creating LA Mngr, finished. totSessionCpu=0:01:15 mem=1914.0M
[12/15 12:42:03     74s] *** Start deleteBufferTree ***
[12/15 12:42:08     79s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/15 12:42:08     79s] Info: Detect buffers to remove automatically.
[12/15 12:42:08     79s] Analyzing netlist ...
[12/15 12:42:09     81s] Updating netlist
[12/15 12:42:10     81s] 
[12/15 12:42:11     82s] *summary: 851 instances (buffers/inverters) removed
[12/15 12:42:11     82s] *** Finish deleteBufferTree (0:00:07.8) ***
[12/15 12:42:11     82s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[12/15 12:42:11     82s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[12/15 12:42:11     83s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/15 12:42:11     83s] <CMD> all_setup_analysis_views
[12/15 12:42:11     83s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[12/15 12:42:11     83s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/15 12:42:11     83s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[12/15 12:42:11     83s] <CMD> getPlaceMode -quiet -expSkipGP
[12/15 12:42:11     83s] Enhanced MH flow has been turned off for floorplan mode.
[12/15 12:42:11     83s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1962.4M, EPOCH TIME: 1671129731.954727
[12/15 12:42:11     83s] Deleted 0 physical inst  (cell - / prefix -).
[12/15 12:42:11     83s] Did not delete 13175 physical insts as they were marked preplaced.
[12/15 12:42:11     83s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.006, REAL:0.007, MEM:1962.4M, EPOCH TIME: 1671129731.961495
[12/15 12:42:11     83s] INFO: #ExclusiveGroups=0
[12/15 12:42:11     83s] INFO: There are no Exclusive Groups.
[12/15 12:42:11     83s] *** Starting "NanoPlace(TM) placement v#2 (mem=1962.4M)" ...
[12/15 12:42:11     83s] <CMD> setDelayCalMode -engine feDc
[12/15 12:42:11     83s] No user-set net weight.
[12/15 12:42:11     83s] Net fanout histogram:
[12/15 12:42:11     83s] 2		: 70328 (60.6%) nets
[12/15 12:42:11     83s] 3		: 32308 (27.8%) nets
[12/15 12:42:11     83s] 4     -	14	: 10983 (9.5%) nets
[12/15 12:42:11     83s] 15    -	39	: 2065 (1.8%) nets
[12/15 12:42:11     83s] 40    -	79	: 139 (0.1%) nets
[12/15 12:42:11     83s] 80    -	159	: 156 (0.1%) nets
[12/15 12:42:11     83s] 160   -	319	: 70 (0.1%) nets
[12/15 12:42:11     83s] 320   -	639	: 16 (0.0%) nets
[12/15 12:42:11     83s] 640   -	1279	: 3 (0.0%) nets
[12/15 12:42:11     83s] 1280  -	2559	: 1 (0.0%) nets
[12/15 12:42:11     83s] 2560  -	5119	: 0 (0.0%) nets
[12/15 12:42:11     83s] 5120+		: 1 (0.0%) nets
[12/15 12:42:11     83s] no activity file in design. spp won't run.
[12/15 12:42:11     83s] Options: ignoreScan pinGuide congEffort=low gpeffort=fp 
[12/15 12:42:11     83s] Scan chains were not defined.
[12/15 12:42:12     83s] z: 2, totalTracks: 1
[12/15 12:42:12     83s] z: 4, totalTracks: 1
[12/15 12:42:12     83s] z: 6, totalTracks: 1
[12/15 12:42:12     83s] z: 8, totalTracks: 1
[12/15 12:42:12     83s] All LLGs are deleted
[12/15 12:42:12     83s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1962.4M, EPOCH TIME: 1671129732.212272
[12/15 12:42:12     83s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1962.4M, EPOCH TIME: 1671129732.213099
[12/15 12:42:12     83s] #std cell=126046 (13175 fixed + 112871 movable) #buf cell=0 #inv cell=8112 #block=0 (0 floating + 0 preplaced)
[12/15 12:42:12     83s] #ioInst=0 #net=116070 #term=454006 #term/net=3.91, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=19
[12/15 12:42:12     83s] stdCell: 126046 single + 0 double + 0 multi
[12/15 12:42:12     83s] Total standard cell length = 265.0416 (mm), area = 0.5301 (mm^2)
[12/15 12:42:12     83s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1962.4M, EPOCH TIME: 1671129732.274228
[12/15 12:42:12     83s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1962.4M, EPOCH TIME: 1671129732.274491
[12/15 12:42:12     83s] Core basic site is TSMC65ADV10TSITE
[12/15 12:42:12     83s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1962.4M, EPOCH TIME: 1671129732.282248
[12/15 12:42:12     83s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.012, MEM:1970.4M, EPOCH TIME: 1671129732.294574
[12/15 12:42:12     83s] SiteArray: non-trimmed site array dimensions = 425 x 4250
[12/15 12:42:12     83s] SiteArray: use 7,401,472 bytes
[12/15 12:42:12     83s] SiteArray: current memory after site array memory allocation 1970.4M
[12/15 12:42:12     83s] SiteArray: FP blocked sites are writable
[12/15 12:42:12     83s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.114, MEM:1970.4M, EPOCH TIME: 1671129732.388040
[12/15 12:42:12     83s] 
[12/15 12:42:12     83s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:42:12     83s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.123, REAL:0.169, MEM:1970.4M, EPOCH TIME: 1671129732.443548
[12/15 12:42:12     83s] OPERPROF: Starting pre-place ADS at level 1, MEM:1970.4M, EPOCH TIME: 1671129732.450166
[12/15 12:42:12     83s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1970.4M, EPOCH TIME: 1671129732.559403
[12/15 12:42:12     83s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1970.4M, EPOCH TIME: 1671129732.559528
[12/15 12:42:12     83s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1970.4M, EPOCH TIME: 1671129732.559791
[12/15 12:42:12     83s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1970.4M, EPOCH TIME: 1671129732.559835
[12/15 12:42:12     83s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1970.4M, EPOCH TIME: 1671129732.559861
[12/15 12:42:12     83s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.010, MEM:1970.4M, EPOCH TIME: 1671129732.569838
[12/15 12:42:12     83s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1970.4M, EPOCH TIME: 1671129732.569958
[12/15 12:42:12     83s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.001, REAL:0.001, MEM:1970.4M, EPOCH TIME: 1671129732.570698
[12/15 12:42:12     83s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.011, REAL:0.011, MEM:1970.4M, EPOCH TIME: 1671129732.570745
[12/15 12:42:12     83s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.012, REAL:0.012, MEM:1970.4M, EPOCH TIME: 1671129732.571580
[12/15 12:42:12     83s] ADSU 0.728 -> 0.737. GS 16.000
[12/15 12:42:12     83s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.234, REAL:0.290, MEM:1970.4M, EPOCH TIME: 1671129732.739793
[12/15 12:42:12     83s] Average module density = 0.737.
[12/15 12:42:12     83s] Density for the design = 0.737.
[12/15 12:42:12     83s]        = stdcell_area 1286958 sites (514783 um^2) / alloc_area 1746070 sites (698428 um^2).
[12/15 12:42:12     83s] Pin Density = 0.2514.
[12/15 12:42:12     83s]             = total # of pins 454006 / total area 1806250.
[12/15 12:42:12     83s] OPERPROF: Starting spMPad at level 1, MEM:1924.4M, EPOCH TIME: 1671129732.817214
[12/15 12:42:12     83s] OPERPROF:   Starting spContextMPad at level 2, MEM:1924.4M, EPOCH TIME: 1671129732.829494
[12/15 12:42:12     83s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1924.4M, EPOCH TIME: 1671129732.829607
[12/15 12:42:12     83s] OPERPROF: Finished spMPad at level 1, CPU:0.010, REAL:0.012, MEM:1924.4M, EPOCH TIME: 1671129732.829641
[12/15 12:42:13     84s] Initial padding reaches pin density 0.375 for top
[12/15 12:42:13     84s] InitPadU 0.737 -> 0.950 for top
[12/15 12:42:13     84s] Enabling multi-CPU acceleration with 4 CPU(s) for placement
[12/15 12:42:13     84s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1924.4M, EPOCH TIME: 1671129733.243657
[12/15 12:42:13     84s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.025, REAL:0.026, MEM:1924.4M, EPOCH TIME: 1671129733.269694
[12/15 12:42:13     84s] === lastAutoLevel = 10 
[12/15 12:42:13     84s] OPERPROF: Starting spInitNetWt at level 1, MEM:1924.4M, EPOCH TIME: 1671129733.460845
[12/15 12:42:13     84s] no activity file in design. spp won't run.
[12/15 12:42:13     84s] [spp] 0
[12/15 12:42:13     84s] [adp] 0:1:1:3
[12/15 12:42:13     84s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.038, REAL:0.044, MEM:1924.4M, EPOCH TIME: 1671129733.504396
[12/15 12:42:13     84s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/15 12:42:13     84s] OPERPROF: Starting npMain at level 1, MEM:1924.4M, EPOCH TIME: 1671129733.533458
[12/15 12:42:15     85s] OPERPROF:   Starting npPlace at level 2, MEM:2131.7M, EPOCH TIME: 1671129735.004735
[12/15 12:42:16     88s] Iteration  1: Total net bbox = 5.236e+04 (1.45e+04 3.79e+04)
[12/15 12:42:16     88s]               Est.  stn bbox = 6.395e+04 (1.95e+04 4.44e+04)
[12/15 12:42:16     88s]               cpu = 0:00:03.4 real = 0:00:01.0 mem = 2378.7M
[12/15 12:42:16     88s] Iteration  2: Total net bbox = 5.236e+04 (1.45e+04 3.79e+04)
[12/15 12:42:16     88s]               Est.  stn bbox = 6.395e+04 (1.95e+04 4.44e+04)
[12/15 12:42:16     88s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2380.5M
[12/15 12:42:17     88s] exp_mt_sequential is set from setPlaceMode option to 1
[12/15 12:42:17     88s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=4)
[12/15 12:42:17     88s] place_exp_mt_interval set to default 32
[12/15 12:42:17     88s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/15 12:42:22     96s] Iteration  3: Total net bbox = 6.986e+04 (2.67e+04 4.32e+04)
[12/15 12:42:22     96s]               Est.  stn bbox = 9.798e+04 (3.85e+04 5.95e+04)
[12/15 12:42:22     96s]               cpu = 0:00:07.6 real = 0:00:06.0 mem = 2667.5M
[12/15 12:42:30    109s] Iteration  4: Total net bbox = 1.235e+06 (6.41e+05 5.93e+05)
[12/15 12:42:30    109s]               Est.  stn bbox = 1.713e+06 (8.80e+05 8.33e+05)
[12/15 12:42:30    109s]               cpu = 0:00:13.5 real = 0:00:08.0 mem = 2667.8M
[12/15 12:42:39    123s] Iteration  5: Total net bbox = 1.377e+06 (6.65e+05 7.13e+05)
[12/15 12:42:39    123s]               Est.  stn bbox = 1.925e+06 (9.04e+05 1.02e+06)
[12/15 12:42:39    123s]               cpu = 0:00:13.8 real = 0:00:09.0 mem = 2668.0M
[12/15 12:42:39    123s] OPERPROF:   Finished npPlace at level 2, CPU:38.422, REAL:24.420, MEM:2636.0M, EPOCH TIME: 1671129759.425171
[12/15 12:42:39    123s] OPERPROF: Finished npMain at level 1, CPU:39.254, REAL:26.062, MEM:2636.0M, EPOCH TIME: 1671129759.595563
[12/15 12:42:39    123s] OPERPROF: Starting npMain at level 1, MEM:2636.0M, EPOCH TIME: 1671129759.678845
[12/15 12:42:40    124s] OPERPROF:   Starting npPlace at level 2, MEM:2668.0M, EPOCH TIME: 1671129760.477592
[12/15 12:42:53    147s] Iteration  6: Total net bbox = 1.480e+06 (7.53e+05 7.27e+05)
[12/15 12:42:53    147s]               Est.  stn bbox = 2.126e+06 (1.05e+06 1.08e+06)
[12/15 12:42:54    147s]               cpu = 0:00:22.4 real = 0:00:14.0 mem = 2791.4M
[12/15 12:42:54    147s] OPERPROF:   Finished npPlace at level 2, CPU:22.657, REAL:13.540, MEM:2756.4M, EPOCH TIME: 1671129774.017606
[12/15 12:42:54    147s] OPERPROF: Finished npMain at level 1, CPU:23.990, REAL:14.514, MEM:2692.4M, EPOCH TIME: 1671129774.192476
[12/15 12:42:54    147s] Iteration  7: Total net bbox = 1.578e+06 (8.40e+05 7.38e+05)
[12/15 12:42:54    147s]               Est.  stn bbox = 2.225e+06 (1.14e+06 1.09e+06)
[12/15 12:42:54    147s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2692.4M
[12/15 12:42:54    148s] Iteration  8: Total net bbox = 1.578e+06 (8.40e+05 7.38e+05)
[12/15 12:42:54    148s]               Est.  stn bbox = 2.225e+06 (1.14e+06 1.09e+06)
[12/15 12:42:54    148s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2692.4M
[12/15 12:42:54    148s] OPERPROF: Starting npMain at level 1, MEM:2692.4M, EPOCH TIME: 1671129774.672408
[12/15 12:42:55    149s] OPERPROF:   Starting npPlace at level 2, MEM:2724.4M, EPOCH TIME: 1671129775.495081
[12/15 12:43:08    171s] OPERPROF:   Finished npPlace at level 2, CPU:22.681, REAL:13.271, MEM:2756.4M, EPOCH TIME: 1671129788.766148
[12/15 12:43:08    172s] OPERPROF: Finished npMain at level 1, CPU:24.082, REAL:14.260, MEM:2692.4M, EPOCH TIME: 1671129788.932434
[12/15 12:43:09    172s] Iteration  9: Total net bbox = 1.722e+06 (8.91e+05 8.31e+05)
[12/15 12:43:09    172s]               Est.  stn bbox = 2.462e+06 (1.23e+06 1.23e+06)
[12/15 12:43:09    172s]               cpu = 0:00:24.3 real = 0:00:15.0 mem = 2692.4M
[12/15 12:43:09    172s] Iteration 10: Total net bbox = 1.722e+06 (8.91e+05 8.31e+05)
[12/15 12:43:09    172s]               Est.  stn bbox = 2.462e+06 (1.23e+06 1.23e+06)
[12/15 12:43:09    172s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2692.4M
[12/15 12:43:09    172s] OPERPROF: Starting npMain at level 1, MEM:2692.4M, EPOCH TIME: 1671129789.364603
[12/15 12:43:10    173s] OPERPROF:   Starting npPlace at level 2, MEM:2724.4M, EPOCH TIME: 1671129790.147077
[12/15 12:43:28    208s] OPERPROF:   Finished npPlace at level 2, CPU:34.554, REAL:18.180, MEM:2756.4M, EPOCH TIME: 1671129808.327127
[12/15 12:43:28    208s] OPERPROF: Finished npMain at level 1, CPU:35.965, REAL:19.119, MEM:2692.4M, EPOCH TIME: 1671129808.483233
[12/15 12:43:28    208s] Iteration 11: Total net bbox = 1.902e+06 (9.90e+05 9.11e+05)
[12/15 12:43:28    208s]               Est.  stn bbox = 2.691e+06 (1.36e+06 1.33e+06)
[12/15 12:43:28    208s]               cpu = 0:00:36.2 real = 0:00:19.0 mem = 2692.4M
[12/15 12:43:28    208s] Iteration 12: Total net bbox = 1.902e+06 (9.90e+05 9.11e+05)
[12/15 12:43:28    208s]               Est.  stn bbox = 2.691e+06 (1.36e+06 1.33e+06)
[12/15 12:43:28    208s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2692.4M
[12/15 12:43:28    208s] OPERPROF: Starting npMain at level 1, MEM:2692.4M, EPOCH TIME: 1671129808.912445
[12/15 12:43:30    210s] OPERPROF:   Starting npPlace at level 2, MEM:2724.4M, EPOCH TIME: 1671129810.184402
[12/15 12:43:50    245s] OPERPROF:   Finished npPlace at level 2, CPU:35.689, REAL:20.190, MEM:2756.4M, EPOCH TIME: 1671129830.374141
[12/15 12:43:50    246s] OPERPROF: Finished npMain at level 1, CPU:37.102, REAL:21.617, MEM:2692.4M, EPOCH TIME: 1671129830.529078
[12/15 12:43:50    246s] Iteration 13: Total net bbox = 1.962e+06 (1.02e+06 9.38e+05)
[12/15 12:43:50    246s]               Est.  stn bbox = 2.764e+06 (1.40e+06 1.37e+06)
[12/15 12:43:50    246s]               cpu = 0:00:37.3 real = 0:00:22.0 mem = 2692.4M
[12/15 12:43:50    246s] Iteration 14: Total net bbox = 1.962e+06 (1.02e+06 9.38e+05)
[12/15 12:43:50    246s]               Est.  stn bbox = 2.764e+06 (1.40e+06 1.37e+06)
[12/15 12:43:50    246s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2692.4M
[12/15 12:43:50    246s] [adp] clock
[12/15 12:43:50    246s] [adp] weight, nr nets, wire length
[12/15 12:43:50    246s] [adp]      0       11  3212.928500
[12/15 12:43:50    246s] [adp] data
[12/15 12:43:50    246s] [adp] weight, nr nets, wire length
[12/15 12:43:50    246s] [adp]      0   116059  1958292.049000
[12/15 12:43:50    246s] [adp] 0.000000|0.000000|0.000000
[12/15 12:43:51    246s] Iteration 15: Total net bbox = 1.962e+06 (1.02e+06 9.38e+05)
[12/15 12:43:51    246s]               Est.  stn bbox = 2.764e+06 (1.40e+06 1.37e+06)
[12/15 12:43:51    246s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2692.4M
[12/15 12:43:51    246s] *** cost = 1.962e+06 (1.02e+06 9.38e+05) (cpu for global=0:02:42) real=0:01:38***
[12/15 12:43:51    246s] Placement multithread real runtime: 0:01:38 with 4 threads.
[12/15 12:43:51    246s] Saved padding area to DB
[12/15 12:43:51    246s] All LLGs are deleted
[12/15 12:43:51    246s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2692.4M, EPOCH TIME: 1671129831.357947
[12/15 12:43:51    246s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:2692.4M, EPOCH TIME: 1671129831.361116
[12/15 12:43:51    246s] Solver runtime cpu: 0:02:26 real: 0:01:24
[12/15 12:43:51    246s] Core Placement runtime cpu: 0:02:40 real: 0:01:36
[12/15 12:43:51    246s] *** End of Placement (cpu=0:02:44, real=0:01:40, mem=2692.4M) ***
[12/15 12:43:51    246s] <CMD> setDelayCalMode -engine aae
[12/15 12:43:51    247s] <CMD> all_setup_analysis_views
[12/15 12:43:51    247s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/15 12:43:51    247s] <CMD> get_ccopt_clock_trees *
[12/15 12:43:51    247s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/15 12:43:51    247s] <CMD> getPlaceMode -quiet -timingEffort
[12/15 12:43:51    247s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/15 12:43:51    247s] <CMD> all_setup_analysis_views
[12/15 12:43:51    247s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/15 12:43:51    247s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/15 12:43:51    247s] <CMD> setPlaceMode -reset -improveWithPsp
[12/15 12:43:51    247s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/15 12:43:51    247s] <CMD> getPlaceMode -congRepair -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -fp -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -nrgrAware -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -fp -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/15 12:43:51    247s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/15 12:43:51    247s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/15 12:43:51    247s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/15 12:43:51    247s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[12/15 12:43:51    247s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/15 12:43:51    247s] <CMD> getPlaceMode -quiet -congRepair
[12/15 12:43:51    247s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/15 12:43:51    247s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/15 12:43:51    247s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/15 12:43:51    247s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/15 12:43:51    247s] <CMD> all_setup_analysis_views
[12/15 12:43:51    247s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/15 12:43:51    247s] <CMD> getPlaceMode -quiet -timingEffort
[12/15 12:43:51    247s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/15 12:43:51    247s] *** Finishing placeDesign default flow ***
[12/15 12:43:51    247s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/15 12:43:51    247s] **placeDesign ... cpu = 0: 2:53, real = 0: 1:49, mem = 2101.4M **
[12/15 12:43:51    247s] <CMD> getPlaceMode -trimView -quiet
[12/15 12:43:51    247s] <CMD> getOptMode -quiet -viewOptPolishing
[12/15 12:43:51    247s] <CMD> getOptMode -quiet -fastViewOpt
[12/15 12:43:51    247s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/15 12:43:51    247s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[12/15 12:43:51    247s] Tdgp not successfully inited but do clear! skip clearing
[12/15 12:43:51    247s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/15 12:43:51    247s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/15 12:43:51    247s] <CMD> setExtractRCMode -engine preRoute
[12/15 12:43:51    247s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/15 12:43:51    247s] <CMD> setPlaceMode -reset -ignoreScan
[12/15 12:43:51    247s] <CMD> setPlaceMode -reset -repairPlace
[12/15 12:43:51    247s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/15 12:43:51    247s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[12/15 12:43:51    247s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/15 12:43:51    247s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[12/15 12:43:51    247s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -quiet -clusterMode
[12/15 12:43:51    247s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/15 12:43:51    247s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/15 12:43:51    247s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/15 12:43:51    247s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/15 12:43:51    247s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/15 12:43:51    247s] <CMD> getPlaceMode -fp -quiet
[12/15 12:43:51    247s] INFO: Finished place_design in floorplan mode - no legalization done.
[12/15 12:43:51    247s] 
[12/15 12:43:51    247s] <CMD> getPlaceMode -quickCTS -quiet
[12/15 12:43:51    247s] <CMD> set spgFlowInInitialPlace 0
[12/15 12:43:51    247s] <CMD> getPlaceMode -user -maxRouteLayer
[12/15 12:43:51    247s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/15 12:43:51    247s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/15 12:43:51    247s] <CMD> getDesignMode -quiet -flowEffort
[12/15 12:43:51    247s] <CMD> report_message -end_cmd
[12/15 12:43:51    247s] 
[12/15 12:43:51    247s] *** Summary of all messages that are not suppressed in this session:
[12/15 12:43:51    247s] Severity  ID               Count  Summary                                  
[12/15 12:43:51    247s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/15 12:43:51    247s] *** Message Summary: 1 warning(s), 0 error(s)
[12/15 12:43:51    247s] 
[12/15 12:43:51    247s] <CMD> um::create_snapshot -name final -auto min
[12/15 12:43:51    247s] <CMD> um::pop_snapshot_stack
[12/15 12:43:51    247s] <CMD> um::create_snapshot -name place_design
[12/15 12:43:51    247s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/15 12:43:51    247s] <CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0 -checkPinLayerForAccess 1
[12/15 12:43:51    247s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command refinePlace is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/15 12:43:51    247s] Enhanced MH flow has been turned off for floorplan mode.
[12/15 12:43:51    247s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2101.4M, EPOCH TIME: 1671129831.701251
[12/15 12:43:51    247s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2101.4M, EPOCH TIME: 1671129831.708614
[12/15 12:43:51    247s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2101.4M, EPOCH TIME: 1671129831.708774
[12/15 12:43:51    247s] z: 2, totalTracks: 1
[12/15 12:43:51    247s] z: 4, totalTracks: 1
[12/15 12:43:51    247s] z: 6, totalTracks: 1
[12/15 12:43:51    247s] z: 8, totalTracks: 1
[12/15 12:43:51    247s] All LLGs are deleted
[12/15 12:43:51    247s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2101.4M, EPOCH TIME: 1671129831.772244
[12/15 12:43:51    247s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.001, REAL:0.001, MEM:2101.4M, EPOCH TIME: 1671129831.773076
[12/15 12:43:51    247s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2101.4M, EPOCH TIME: 1671129831.817030
[12/15 12:43:51    247s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2101.4M, EPOCH TIME: 1671129831.821622
[12/15 12:43:51    247s] Core basic site is TSMC65ADV10TSITE
[12/15 12:43:51    247s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2101.4M, EPOCH TIME: 1671129831.829929
[12/15 12:43:51    247s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.008, REAL:0.015, MEM:2101.4M, EPOCH TIME: 1671129831.844773
[12/15 12:43:51    247s] Fast DP-INIT is on for default
[12/15 12:43:51    247s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.062, REAL:0.087, MEM:2101.4M, EPOCH TIME: 1671129831.908678
[12/15 12:43:51    247s] 
[12/15 12:43:51    247s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:43:51    247s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.126, REAL:0.153, MEM:2101.4M, EPOCH TIME: 1671129831.970494
[12/15 12:43:52    247s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2101.4MB).
[12/15 12:43:52    247s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.300, REAL:0.331, MEM:2101.4M, EPOCH TIME: 1671129832.040245
[12/15 12:43:52    247s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.300, REAL:0.332, MEM:2101.4M, EPOCH TIME: 1671129832.040292
[12/15 12:43:52    247s] TDRefine: refinePlace mode is spiral
[12/15 12:43:52    247s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.602034.1
[12/15 12:43:52    247s] OPERPROF:   Starting RefinePlace at level 2, MEM:2101.4M, EPOCH TIME: 1671129832.046455
[12/15 12:43:52    247s] *** Starting refinePlace (0:04:07 mem=2101.4M) ***
[12/15 12:43:52    247s] Total net bbox length = 1.962e+06 (1.023e+06 9.384e+05) (ext = 4.145e+03)
[12/15 12:43:52    247s] 
[12/15 12:43:52    247s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:43:52    247s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/15 12:43:52    247s] (I)      Default power domain name = toplevel_498
[12/15 12:43:52    247s] .Default power domain name = toplevel_498
[12/15 12:43:52    247s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:2101.4M, EPOCH TIME: 1671129832.332866
[12/15 12:43:52    247s] Starting refinePlace ...
[12/15 12:43:52    247s] Default power domain name = toplevel_498
[12/15 12:43:52    247s] .One DDP V2 for no tweak run.
[12/15 12:43:52    247s] Default power domain name = toplevel_498
[12/15 12:43:52    247s] .** Cut row section cpu time 0:00:00.0.
[12/15 12:43:52    248s]    Spread Effort: high, standalone mode, useDDP on.
[12/15 12:43:53    248s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.3, real=0:00:01.0, mem=2130.7MB) @(0:04:08 - 0:04:09).
[12/15 12:43:53    248s] Move report: preRPlace moves 112871 insts, mean move: 2.16 um, max move: 11.91 um 
[12/15 12:43:53    248s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_1__op_flags__5__shift_): (704.13, 541.78) --> (694.00, 540.00)
[12/15 12:43:53    248s] 	Length: 31 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: EDFFQX0P5MA10TR
[12/15 12:43:53    248s] wireLenOptFixPriorityInst 0 inst fixed
[12/15 12:43:54    249s] 
[12/15 12:43:54    249s] Running Spiral MT with 4 threads  fetchWidth=441 
[12/15 12:43:56    251s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/15 12:43:56    251s] [CPU] RefinePlace/Spiral (cpu=0:00:00.7, real=0:00:00.0)
[12/15 12:43:56    251s] [CPU] RefinePlace/Commit (cpu=0:00:01.4, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.4, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/15 12:43:56    251s] [CPU] RefinePlace/Legalization (cpu=0:00:02.6, real=0:00:03.0, mem=2130.7MB) @(0:04:09 - 0:04:12).
[12/15 12:43:56    251s] Move report: Detail placement moves 112871 insts, mean move: 2.16 um, max move: 11.91 um 
[12/15 12:43:56    251s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_1__op_flags__5__shift_): (704.13, 541.78) --> (694.00, 540.00)
[12/15 12:43:56    251s] 	Runtime: CPU: 0:00:04.0 REAL: 0:00:04.0 MEM: 2130.7MB
[12/15 12:43:56    251s] Statistics of distance of Instance movement in refine placement:
[12/15 12:43:56    251s]   maximum (X+Y) =        11.91 um
[12/15 12:43:56    251s]   inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_1__op_flags__5__shift_) with max move: (704.131, 541.78) -> (694, 540)
[12/15 12:43:56    251s]   mean    (X+Y) =         2.16 um
[12/15 12:43:56    251s] Summary Report:
[12/15 12:43:56    251s] Instances move: 112871 (out of 112871 movable)
[12/15 12:43:56    251s] Instances flipped: 0
[12/15 12:43:56    251s] Mean displacement: 2.16 um
[12/15 12:43:56    251s] Max displacement: 11.91 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_1__op_flags__5__shift_) (704.131, 541.78) -> (694, 540)
[12/15 12:43:56    251s] 	Length: 31 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: EDFFQX0P5MA10TR
[12/15 12:43:56    251s] Total instances moved : 112871
[12/15 12:43:56    251s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.039, REAL:3.826, MEM:2130.7M, EPOCH TIME: 1671129836.158713
[12/15 12:43:56    251s] Total net bbox length = 2.139e+06 (1.098e+06 1.041e+06) (ext = 4.166e+03)
[12/15 12:43:56    251s] Runtime: CPU: 0:00:04.2 REAL: 0:00:04.0 MEM: 2130.7MB
[12/15 12:43:56    251s] [CPU] RefinePlace/total (cpu=0:00:04.2, real=0:00:04.0, mem=2130.7MB) @(0:04:07 - 0:04:12).
[12/15 12:43:56    251s] *** Finished refinePlace (0:04:12 mem=2130.7M) ***
[12/15 12:43:56    251s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.602034.1
[12/15 12:43:56    251s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.327, REAL:4.185, MEM:2130.7M, EPOCH TIME: 1671129836.231610
[12/15 12:43:56    251s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2130.7M, EPOCH TIME: 1671129836.238006
[12/15 12:43:56    251s] All LLGs are deleted
[12/15 12:43:56    251s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2130.7M, EPOCH TIME: 1671129836.255863
[12/15 12:43:56    251s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.065, REAL:0.067, MEM:2130.7M, EPOCH TIME: 1671129836.322661
[12/15 12:43:56    251s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.088, REAL:0.091, MEM:2106.7M, EPOCH TIME: 1671129836.329229
[12/15 12:43:56    251s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.728, REAL:4.628, MEM:2106.7M, EPOCH TIME: 1671129836.329363
[12/15 12:43:56    251s] <CMD> addTieHiLo -cell {TIEHIX1MA10TR TIELOX1MA10TR} -createHierPort true -reportHierPort true
[12/15 12:43:56    251s] OPERPROF: Starting DPlace-Init at level 1, MEM:2106.7M, EPOCH TIME: 1671129836.339190
[12/15 12:43:56    251s] z: 2, totalTracks: 1
[12/15 12:43:56    251s] z: 4, totalTracks: 1
[12/15 12:43:56    251s] z: 6, totalTracks: 1
[12/15 12:43:56    251s] z: 8, totalTracks: 1
[12/15 12:43:56    251s] All LLGs are deleted
[12/15 12:43:56    251s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2106.7M, EPOCH TIME: 1671129836.402151
[12/15 12:43:56    251s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2106.7M, EPOCH TIME: 1671129836.402956
[12/15 12:43:56    251s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2106.7M, EPOCH TIME: 1671129836.443709
[12/15 12:43:56    251s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2106.7M, EPOCH TIME: 1671129836.448119
[12/15 12:43:56    251s] Core basic site is TSMC65ADV10TSITE
[12/15 12:43:56    251s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2106.7M, EPOCH TIME: 1671129836.455834
[12/15 12:43:56    251s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.007, MEM:2106.7M, EPOCH TIME: 1671129836.462915
[12/15 12:43:56    251s] Fast DP-INIT is on for default
[12/15 12:43:56    251s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.061, REAL:0.055, MEM:2106.7M, EPOCH TIME: 1671129836.502824
[12/15 12:43:56    252s] 
[12/15 12:43:56    252s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:43:56    252s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.117, REAL:0.112, MEM:2106.7M, EPOCH TIME: 1671129836.555453
[12/15 12:43:56    252s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2106.7MB).
[12/15 12:43:56    252s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.292, REAL:0.287, MEM:2106.7M, EPOCH TIME: 1671129836.626616
[12/15 12:43:56    252s] Options: No distance constraint, No Fan-out constraint.
[12/15 12:43:56    252s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2106.7M, EPOCH TIME: 1671129836.626773
[12/15 12:43:56    252s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.005, REAL:0.005, MEM:2106.7M, EPOCH TIME: 1671129836.631928
[12/15 12:43:57    252s] ### Creating TopoMgr, started
[12/15 12:43:57    252s] ### Creating TopoMgr, finished
[12/15 12:43:57    252s] #optDebug: Start CG creation (mem=2108.2M)
[12/15 12:43:57    252s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/15 12:43:57    252s] (cpu=0:00:00.1, mem=2166.7M)
[12/15 12:43:57    252s]  ...processing cgPrt (cpu=0:00:00.1, mem=2166.7M)
[12/15 12:43:57    252s]  ...processing cgEgp (cpu=0:00:00.1, mem=2166.7M)
[12/15 12:43:57    252s]  ...processing cgPbk (cpu=0:00:00.1, mem=2166.7M)
[12/15 12:43:57    252s]  ...processing cgNrb(cpu=0:00:00.1, mem=2166.7M)
[12/15 12:43:57    252s]  ...processing cgObs (cpu=0:00:00.1, mem=2166.7M)
[12/15 12:43:57    252s]  ...processing cgCon (cpu=0:00:00.1, mem=2166.7M)
[12/15 12:43:57    252s]  ...processing cgPdm (cpu=0:00:00.1, mem=2166.7M)
[12/15 12:43:57    252s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2166.7M)
[12/15 12:44:20    275s] Re-routed 116071 nets
[12/15 12:44:20    275s] INFO: Total Number of Tie Cells (TIEHIX1MA10TR) placed: 1  
[12/15 12:44:20    275s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2238.7M, EPOCH TIME: 1671129860.612327
[12/15 12:44:20    275s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.005, REAL:0.005, MEM:2238.7M, EPOCH TIME: 1671129860.617787
[12/15 12:44:20    275s] Re-routed 1 nets
[12/15 12:44:20    275s] INFO: Total Number of Tie Cells (TIELOX1MA10TR) placed: 1  
[12/15 12:44:20    275s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2238.7M, EPOCH TIME: 1671129860.843698
[12/15 12:44:20    275s] All LLGs are deleted
[12/15 12:44:20    275s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2238.7M, EPOCH TIME: 1671129860.859642
[12/15 12:44:20    275s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.043, REAL:0.049, MEM:2238.7M, EPOCH TIME: 1671129860.908492
[12/15 12:44:20    275s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.062, REAL:0.068, MEM:2238.7M, EPOCH TIME: 1671129860.912181
[12/15 12:44:21    275s] <CMD> optDesign -preCTS
[12/15 12:44:21    275s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1936.4M, totSessionCpu=0:04:36 **
[12/15 12:44:21    275s] Executing: place_opt_design -opt
[12/15 12:44:21    275s] **ERROR: (IMPSP-9537):	'setPlaceMode -place_design_floorplan_mode true' is not supported in place_opt_design. Please use place_design instead.<CMD> optDesign -preCTS -drv
[12/15 12:44:21    275s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1936.4M, totSessionCpu=0:04:36 **
[12/15 12:44:21    275s] **INFO: User settings:
[12/15 12:44:21    275s] setDesignMode -topRoutingLayer               M6
[12/15 12:44:21    275s] setExtractRCMode -engine                     preRoute
[12/15 12:44:21    275s] setDelayCalMode -enable_high_fanout          true
[12/15 12:44:21    275s] setDelayCalMode -engine                      aae
[12/15 12:44:21    275s] setDelayCalMode -ignoreNetLoad               false
[12/15 12:44:21    275s] setDelayCalMode -socv_accuracy_mode          low
[12/15 12:44:21    275s] setOptMode -allEndPoints                     true
[12/15 12:44:21    275s] setOptMode -effort                           high
[12/15 12:44:21    275s] setOptMode -fixFanoutLoad                    true
[12/15 12:44:21    275s] setOptMode -fixHoldAllowSetupTnsDegrade      false
[12/15 12:44:21    275s] setOptMode -leakagePowerEffort               none
[12/15 12:44:21    275s] setOptMode -preserveAssertions               false
[12/15 12:44:21    275s] setPlaceMode -place_design_floorplan_mode    true
[12/15 12:44:21    275s] setPlaceMode -place_global_clock_gate_aware  false
[12/15 12:44:21    275s] setPlaceMode -place_global_cong_effort       high
[12/15 12:44:21    275s] setPlaceMode -place_global_place_io_pins     false
[12/15 12:44:21    275s] setPlaceMode -timingDriven                   true
[12/15 12:44:21    275s] setAnalysisMode -analysisType                bcwc
[12/15 12:44:21    275s] setAnalysisMode -checkType                   setup
[12/15 12:44:21    275s] setAnalysisMode -clkSrcPath                  false
[12/15 12:44:21    275s] setAnalysisMode -clockPropagation            forcedIdeal
[12/15 12:44:21    275s] setRouteMode -earlyGlobalMaxRouteLayer       6
[12/15 12:44:21    275s] 
[12/15 12:44:21    275s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[12/15 12:44:21    275s] [EEQ-INFO] #EEQ #Cell
[12/15 12:44:21    275s] [EEQ-INFO] 1    868
[12/15 12:44:21    275s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/15 12:44:21    275s] *** optDesign #1 [begin] : totSession cpu/real = 0:04:35.6/0:03:46.9 (1.2), mem = 2238.7M
[12/15 12:44:21    275s] *** InitOpt #1 [begin] : totSession cpu/real = 0:04:35.6/0:03:46.9 (1.2), mem = 2238.7M
[12/15 12:44:21    275s] GigaOpt running with 4 threads.
[12/15 12:44:21    275s] Info: 4 threads available for lower-level modules during optimization.
[12/15 12:44:21    275s] OPERPROF: Starting DPlace-Init at level 1, MEM:2238.7M, EPOCH TIME: 1671129861.185529
[12/15 12:44:21    275s] z: 2, totalTracks: 1
[12/15 12:44:21    275s] z: 4, totalTracks: 1
[12/15 12:44:21    275s] z: 6, totalTracks: 1
[12/15 12:44:21    275s] z: 8, totalTracks: 1
[12/15 12:44:21    275s] All LLGs are deleted
[12/15 12:44:21    275s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2238.7M, EPOCH TIME: 1671129861.271448
[12/15 12:44:21    275s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2238.7M, EPOCH TIME: 1671129861.272272
[12/15 12:44:21    275s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2238.7M, EPOCH TIME: 1671129861.317857
[12/15 12:44:21    275s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2238.7M, EPOCH TIME: 1671129861.322697
[12/15 12:44:21    275s] Core basic site is TSMC65ADV10TSITE
[12/15 12:44:21    275s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2238.7M, EPOCH TIME: 1671129861.332438
[12/15 12:44:21    275s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.018, MEM:2238.7M, EPOCH TIME: 1671129861.350583
[12/15 12:44:21    275s] Fast DP-INIT is on for default
[12/15 12:44:21    275s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.063, REAL:0.097, MEM:2238.7M, EPOCH TIME: 1671129861.419913
[12/15 12:44:21    275s] 
[12/15 12:44:21    275s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:44:21    275s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.122, REAL:0.180, MEM:2238.7M, EPOCH TIME: 1671129861.498138
[12/15 12:44:21    275s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2238.7MB).
[12/15 12:44:21    275s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.298, REAL:0.393, MEM:2238.7M, EPOCH TIME: 1671129861.578531
[12/15 12:44:21    275s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2238.7M, EPOCH TIME: 1671129861.578950
[12/15 12:44:21    275s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.018, REAL:0.019, MEM:2238.7M, EPOCH TIME: 1671129861.597492
[12/15 12:44:21    275s] 
[12/15 12:44:21    275s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 12:44:21    275s] Summary for sequential cells identification: 
[12/15 12:44:21    275s]   Identified SBFF number: 148
[12/15 12:44:21    275s]   Identified MBFF number: 0
[12/15 12:44:21    275s]   Identified SB Latch number: 0
[12/15 12:44:21    275s]   Identified MB Latch number: 0
[12/15 12:44:21    275s]   Not identified SBFF number: 0
[12/15 12:44:21    275s]   Not identified MBFF number: 0
[12/15 12:44:21    275s]   Not identified SB Latch number: 0
[12/15 12:44:21    275s]   Not identified MB Latch number: 0
[12/15 12:44:21    275s]   Number of sequential cells which are not FFs: 106
[12/15 12:44:21    275s]  Visiting view : slowView
[12/15 12:44:21    275s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 12:44:21    275s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 12:44:21    275s]  Visiting view : fastView
[12/15 12:44:21    275s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 12:44:21    275s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 12:44:21    275s] TLC MultiMap info (StdDelay):
[12/15 12:44:21    275s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 12:44:21    275s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 12:44:21    275s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 12:44:21    275s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 12:44:21    275s]  Setting StdDelay to: 15.6ps
[12/15 12:44:21    275s] 
[12/15 12:44:21    275s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 12:44:21    275s] 
[12/15 12:44:21    275s] Creating Lib Analyzer ...
[12/15 12:44:21    276s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/15 12:44:21    276s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/15 12:44:21    276s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/15 12:44:21    276s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/15 12:44:21    276s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/15 12:44:21    276s] 
[12/15 12:44:21    276s] {RT default_rc_corner 0 6 6 0}
[12/15 12:44:24    278s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:38 mem=2242.7M
[12/15 12:44:24    278s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:38 mem=2242.7M
[12/15 12:44:24    278s] Creating Lib Analyzer, finished. 
[12/15 12:44:24    278s] #optDebug: fT-S <1 1 0 0 0>
[12/15 12:44:24    278s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1898.4M, totSessionCpu=0:04:38 **
[12/15 12:44:24    278s] *** optDesign -preCTS ***
[12/15 12:44:24    278s] DRC Margin: user margin 0.0; extra margin 0.2
[12/15 12:44:24    278s] Setup Target Slack: user slack 0; extra slack 0.0
[12/15 12:44:24    278s] Hold Target Slack: user slack 0
[12/15 12:44:24    278s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/15 12:44:24    278s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2203.7M, EPOCH TIME: 1671129864.592899
[12/15 12:44:24    278s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.086, REAL:0.087, MEM:2203.7M, EPOCH TIME: 1671129864.679838
[12/15 12:44:24    278s] 
[12/15 12:44:24    278s] TimeStamp Deleting Cell Server Begin ...
[12/15 12:44:24    278s] Deleting Lib Analyzer.
[12/15 12:44:24    278s] 
[12/15 12:44:24    278s] TimeStamp Deleting Cell Server End ...
[12/15 12:44:24    278s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/15 12:44:24    278s] 
[12/15 12:44:24    278s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 12:44:24    278s] Summary for sequential cells identification: 
[12/15 12:44:24    278s]   Identified SBFF number: 148
[12/15 12:44:24    278s]   Identified MBFF number: 0
[12/15 12:44:24    278s]   Identified SB Latch number: 0
[12/15 12:44:24    278s]   Identified MB Latch number: 0
[12/15 12:44:24    278s]   Not identified SBFF number: 0
[12/15 12:44:24    278s]   Not identified MBFF number: 0
[12/15 12:44:24    278s]   Not identified SB Latch number: 0
[12/15 12:44:24    278s]   Not identified MB Latch number: 0
[12/15 12:44:24    278s]   Number of sequential cells which are not FFs: 106
[12/15 12:44:24    278s]  Visiting view : slowView
[12/15 12:44:24    278s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 12:44:24    278s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 12:44:24    278s]  Visiting view : fastView
[12/15 12:44:24    278s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 12:44:24    278s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 12:44:24    278s] TLC MultiMap info (StdDelay):
[12/15 12:44:24    278s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 12:44:24    278s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 12:44:24    278s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 12:44:24    278s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 12:44:24    278s]  Setting StdDelay to: 15.6ps
[12/15 12:44:24    278s] 
[12/15 12:44:24    278s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 12:44:24    279s] 
[12/15 12:44:24    279s] TimeStamp Deleting Cell Server Begin ...
[12/15 12:44:24    279s] 
[12/15 12:44:24    279s] TimeStamp Deleting Cell Server End ...
[12/15 12:44:24    279s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2203.7M, EPOCH TIME: 1671129864.949611
[12/15 12:44:24    279s] All LLGs are deleted
[12/15 12:44:24    279s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2203.7M, EPOCH TIME: 1671129864.949717
[12/15 12:44:24    279s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:2203.7M, EPOCH TIME: 1671129864.951804
[12/15 12:44:24    279s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:2195.7M, EPOCH TIME: 1671129864.952632
[12/15 12:44:24    279s] Start to check current routing status for nets...
[12/15 12:44:25    279s] All nets are already routed correctly.
[12/15 12:44:25    279s] End to check current routing status for nets (mem=2195.7M)
[12/15 12:44:25    279s] Extraction called for design 'toplevel_498' of instances=126048 and nets=119694 using extraction engine 'preRoute' .
[12/15 12:44:25    279s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/15 12:44:25    279s] Type 'man IMPEXT-3530' for more detail.
[12/15 12:44:25    279s] PreRoute RC Extraction called for design toplevel_498.
[12/15 12:44:25    279s] RC Extraction called in multi-corner(1) mode.
[12/15 12:44:25    279s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/15 12:44:25    279s] Type 'man IMPEXT-6197' for more detail.
[12/15 12:44:25    279s] RCMode: PreRoute
[12/15 12:44:25    279s]       RC Corner Indexes            0   
[12/15 12:44:25    279s] Capacitance Scaling Factor   : 1.00000 
[12/15 12:44:25    279s] Resistance Scaling Factor    : 1.00000 
[12/15 12:44:25    279s] Clock Cap. Scaling Factor    : 1.00000 
[12/15 12:44:25    279s] Clock Res. Scaling Factor    : 1.00000 
[12/15 12:44:25    279s] Shrink Factor                : 1.00000
[12/15 12:44:25    279s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/15 12:44:25    279s] LayerId::1 widthSet size::1
[12/15 12:44:25    279s] LayerId::2 widthSet size::1
[12/15 12:44:25    279s] LayerId::3 widthSet size::1
[12/15 12:44:25    279s] LayerId::4 widthSet size::1
[12/15 12:44:25    279s] LayerId::5 widthSet size::1
[12/15 12:44:25    279s] LayerId::6 widthSet size::1
[12/15 12:44:25    279s] LayerId::7 widthSet size::1
[12/15 12:44:25    279s] LayerId::8 widthSet size::1
[12/15 12:44:25    279s] LayerId::9 widthSet size::1
[12/15 12:44:25    279s] Updating RC grid for preRoute extraction ...
[12/15 12:44:25    279s] eee: pegSigSF::1.070000
[12/15 12:44:25    279s] Initializing multi-corner resistance tables ...
[12/15 12:44:25    279s] eee: l::1 avDens::0.105351 usedTrk::19932.500000 availTrk::189200.000000 sigTrk::19932.500000
[12/15 12:44:25    279s] eee: l::2 avDens::0.381007 usedTrk::70981.530620 availTrk::186300.000000 sigTrk::70981.530620
[12/15 12:44:25    279s] eee: l::3 avDens::0.393303 usedTrk::74727.645818 availTrk::190000.000000 sigTrk::74750.795827
[12/15 12:44:25    279s] eee: l::4 avDens::0.066121 usedTrk::125.630000 availTrk::1900.000000 sigTrk::125.630000
[12/15 12:44:25    279s] eee: l::5 avDens::0.000750 usedTrk::26.400000 availTrk::35200.000000 sigTrk::26.400000
[12/15 12:44:25    279s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:44:25    279s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:44:25    279s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:44:25    279s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:44:25    279s] {RT default_rc_corner 0 6 6 0}
[12/15 12:44:25    279s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/15 12:44:26    280s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2195.723M)
[12/15 12:44:26    280s] All LLGs are deleted
[12/15 12:44:26    280s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2195.7M, EPOCH TIME: 1671129866.341596
[12/15 12:44:26    280s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2195.7M, EPOCH TIME: 1671129866.342441
[12/15 12:44:26    280s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2195.7M, EPOCH TIME: 1671129866.395428
[12/15 12:44:26    280s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2195.7M, EPOCH TIME: 1671129866.399872
[12/15 12:44:26    280s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2195.7M, EPOCH TIME: 1671129866.407346
[12/15 12:44:26    280s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.022, REAL:0.039, MEM:2195.7M, EPOCH TIME: 1671129866.446203
[12/15 12:44:26    280s] Fast DP-INIT is on for default
[12/15 12:44:26    280s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.075, REAL:0.093, MEM:2195.7M, EPOCH TIME: 1671129866.493041
[12/15 12:44:26    280s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.133, REAL:0.152, MEM:2195.7M, EPOCH TIME: 1671129866.547024
[12/15 12:44:26    280s] Starting delay calculation for Setup views
[12/15 12:44:26    280s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/15 12:44:26    280s] #################################################################################
[12/15 12:44:26    280s] # Design Stage: PreRoute
[12/15 12:44:26    280s] # Design Name: toplevel_498
[12/15 12:44:26    280s] # Design Mode: 90nm
[12/15 12:44:26    280s] # Analysis Mode: MMMC Non-OCV 
[12/15 12:44:26    280s] # Parasitics Mode: No SPEF/RCDB 
[12/15 12:44:26    280s] # Signoff Settings: SI Off 
[12/15 12:44:26    280s] #################################################################################
[12/15 12:44:28    285s] Topological Sorting (REAL = 0:00:00.0, MEM = 2279.7M, InitMEM = 2263.8M)
[12/15 12:44:29    286s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/15 12:44:29    286s] Calculate delays in BcWc mode...
[12/15 12:44:29    286s] Start delay calculation (fullDC) (4 T). (MEM=2279.73)
[12/15 12:44:30    287s] End AAE Lib Interpolated Model. (MEM=2292.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 12:44:42    311s] Total number of fetched objects 116143
[12/15 12:44:42    312s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/15 12:44:42    312s] End delay calculation. (MEM=2500.73 CPU=0:00:21.0 REAL=0:00:10.0)
[12/15 12:44:42    312s] End delay calculation (fullDC). (MEM=2500.73 CPU=0:00:25.3 REAL=0:00:13.0)
[12/15 12:44:42    312s] *** CDM Built up (cpu=0:00:31.4  real=0:00:16.0  mem= 2500.7M) ***
[12/15 12:44:45    315s] *** Done Building Timing Graph (cpu=0:00:35.0 real=0:00:19.0 totSessionCpu=0:05:16 mem=2531.7M)
[12/15 12:44:47    318s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -28.435 |
|           TNS (ns):|-975.897 |
|    Violating Paths:|   36    |
|          All Paths:|  31991  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1637 (1637)    |   -1.840   |   1638 (1638)    |
|   max_tran     |  15067 (136746)  |  -49.360   |  15067 (136994)  |
|   max_fanout   |      2 (2)       |   -1190    |      3 (3)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.792%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:43, real = 0:00:26, mem = 2036.4M, totSessionCpu=0:05:18 **
[12/15 12:44:47    318s] *** InitOpt #1 [finish] : cpu/real = 0:00:42.5/0:00:26.2 (1.6), totSession cpu/real = 0:05:18.1/0:04:13.2 (1.3), mem = 2319.2M
[12/15 12:44:47    318s] 
[12/15 12:44:47    318s] =============================================================================================
[12/15 12:44:47    318s]  Step TAT Report for InitOpt #1                                                 21.10-p004_1
[12/15 12:44:47    318s] =============================================================================================
[12/15 12:44:47    318s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:44:47    318s] ---------------------------------------------------------------------------------------------
[12/15 12:44:47    318s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:44:47    318s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.3 % )     0:00:21.1 /  0:00:37.8    1.8
[12/15 12:44:47    318s] [ DrvReport              ]      1   0:00:01.7  (   6.4 % )     0:00:01.7 /  0:00:02.1    1.3
[12/15 12:44:47    318s] [ CellServerInit         ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/15 12:44:47    318s] [ LibAnalyzerInit        ]      1   0:00:02.5  (   9.6 % )     0:00:02.5 /  0:00:02.4    1.0
[12/15 12:44:47    318s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:44:47    318s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:44:47    318s] [ ExtractRC              ]      1   0:00:00.7  (   2.5 % )     0:00:00.7 /  0:00:00.6    0.9
[12/15 12:44:47    318s] [ TimingUpdate           ]      1   0:00:02.4  (   9.3 % )     0:00:18.8 /  0:00:35.0    1.9
[12/15 12:44:47    318s] [ FullDelayCalc          ]      1   0:00:16.4  (  62.6 % )     0:00:16.4 /  0:00:31.7    1.9
[12/15 12:44:47    318s] [ TimingReport           ]      1   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.4    1.5
[12/15 12:44:47    318s] [ MISC                   ]          0:00:01.9  (   7.1 % )     0:00:01.9 /  0:00:01.6    0.9
[12/15 12:44:47    318s] ---------------------------------------------------------------------------------------------
[12/15 12:44:47    318s]  InitOpt #1 TOTAL                   0:00:26.2  ( 100.0 % )     0:00:26.2 /  0:00:42.5    1.6
[12/15 12:44:47    318s] ---------------------------------------------------------------------------------------------
[12/15 12:44:47    318s] 
[12/15 12:44:47    318s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/15 12:44:47    318s] ### Creating PhyDesignMc. totSessionCpu=0:05:18 mem=2319.2M
[12/15 12:44:47    318s] OPERPROF: Starting DPlace-Init at level 1, MEM:2319.2M, EPOCH TIME: 1671129887.402044
[12/15 12:44:47    318s] z: 2, totalTracks: 1
[12/15 12:44:47    318s] z: 4, totalTracks: 1
[12/15 12:44:47    318s] z: 6, totalTracks: 1
[12/15 12:44:47    318s] z: 8, totalTracks: 1
[12/15 12:44:47    318s] #spOpts: VtWidth mergeVia=F 
[12/15 12:44:47    318s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2319.2M, EPOCH TIME: 1671129887.509657
[12/15 12:44:47    318s] 
[12/15 12:44:47    318s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:44:47    318s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.086, REAL:0.091, MEM:2319.2M, EPOCH TIME: 1671129887.600600
[12/15 12:44:47    318s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2319.2MB).
[12/15 12:44:47    318s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.222, REAL:0.228, MEM:2319.2M, EPOCH TIME: 1671129887.630501
[12/15 12:44:48    318s] TotalInstCnt at PhyDesignMc Initialization: 112,873
[12/15 12:44:48    318s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:19 mem=2322.3M
[12/15 12:44:48    318s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2322.3M, EPOCH TIME: 1671129888.006456
[12/15 12:44:48    318s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.019, REAL:0.019, MEM:2322.3M, EPOCH TIME: 1671129888.025802
[12/15 12:44:48    318s] TotalInstCnt at PhyDesignMc Destruction: 112,873
[12/15 12:44:48    318s] *** Starting optimizing excluded clock nets MEM= 2322.3M) ***
[12/15 12:44:48    320s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:01.8  MEM= 2324.3M) ***
[12/15 12:44:48    320s] 
[12/15 12:44:48    320s] Creating Lib Analyzer ...
[12/15 12:44:48    320s] 
[12/15 12:44:48    320s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 12:44:48    320s] Summary for sequential cells identification: 
[12/15 12:44:48    320s]   Identified SBFF number: 148
[12/15 12:44:48    320s]   Identified MBFF number: 0
[12/15 12:44:48    320s]   Identified SB Latch number: 0
[12/15 12:44:48    320s]   Identified MB Latch number: 0
[12/15 12:44:48    320s]   Not identified SBFF number: 0
[12/15 12:44:48    320s]   Not identified MBFF number: 0
[12/15 12:44:48    320s]   Not identified SB Latch number: 0
[12/15 12:44:48    320s]   Not identified MB Latch number: 0
[12/15 12:44:48    320s]   Number of sequential cells which are not FFs: 106
[12/15 12:44:48    320s]  Visiting view : slowView
[12/15 12:44:48    320s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 12:44:48    320s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 12:44:48    320s]  Visiting view : fastView
[12/15 12:44:48    320s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 12:44:48    320s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 12:44:48    320s] TLC MultiMap info (StdDelay):
[12/15 12:44:48    320s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 12:44:48    320s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 12:44:48    320s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 12:44:48    320s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 12:44:48    320s]  Setting StdDelay to: 15.6ps
[12/15 12:44:48    320s] 
[12/15 12:44:48    320s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 12:44:49    320s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/15 12:44:49    320s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/15 12:44:49    320s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/15 12:44:49    320s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/15 12:44:49    320s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/15 12:44:49    320s] 
[12/15 12:44:49    320s] {RT default_rc_corner 0 6 6 0}
[12/15 12:44:50    322s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:22 mem=2331.7M
[12/15 12:44:50    322s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:22 mem=2331.7M
[12/15 12:44:50    322s] Creating Lib Analyzer, finished. 
[12/15 12:44:50    322s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2331.7M, EPOCH TIME: 1671129890.583584
[12/15 12:44:50    322s] All LLGs are deleted
[12/15 12:44:50    322s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2331.7M, EPOCH TIME: 1671129890.583640
[12/15 12:44:50    322s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.007, REAL:0.007, MEM:2331.7M, EPOCH TIME: 1671129890.590299
[12/15 12:44:50    322s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.007, REAL:0.007, MEM:2329.7M, EPOCH TIME: 1671129890.590649
[12/15 12:44:50    322s] ### Creating LA Mngr. totSessionCpu=0:05:22 mem=2329.7M
[12/15 12:44:50    322s] ### Creating LA Mngr, finished. totSessionCpu=0:05:22 mem=2329.7M
[12/15 12:44:50    322s] Started Early Global Route kernel ( Curr Mem: 2329.74 MB )
[12/15 12:44:50    322s] (I)      ==================== Layers =====================
[12/15 12:44:50    322s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:44:50    322s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/15 12:44:50    322s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:44:50    322s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/15 12:44:50    322s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/15 12:44:50    322s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/15 12:44:50    322s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/15 12:44:50    322s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/15 12:44:50    322s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/15 12:44:50    322s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/15 12:44:50    322s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/15 12:44:50    322s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/15 12:44:50    322s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/15 12:44:50    322s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/15 12:44:50    322s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/15 12:44:50    322s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/15 12:44:50    322s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/15 12:44:50    322s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/15 12:44:50    322s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/15 12:44:50    322s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/15 12:44:50    322s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:44:50    322s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/15 12:44:50    322s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/15 12:44:50    322s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/15 12:44:50    322s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/15 12:44:50    322s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/15 12:44:50    322s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:44:50    322s] (I)      Started Import and model ( Curr Mem: 2329.74 MB )
[12/15 12:44:50    322s] (I)      Default power domain name = toplevel_498
[12/15 12:44:50    322s] .Number of ignored instance 0
[12/15 12:44:50    322s] (I)      Number of inbound cells 0
[12/15 12:44:50    322s] (I)      Number of opened ILM blockages 0
[12/15 12:44:50    322s] (I)      Number of instances temporarily fixed by detailed placement 13175
[12/15 12:44:50    322s] (I)      numMoveCells=112873, numMacros=0  numPads=19  numMultiRowHeightInsts=0
[12/15 12:44:50    322s] (I)      cell height: 4000, count: 112873
[12/15 12:44:51    322s] (I)      Number of nets = 116072 ( 0 ignored )
[12/15 12:44:51    322s] (I)      Read rows... (mem=2385.6M)
[12/15 12:44:51    322s] (I)      Done Read rows (cpu=0.000s, mem=2385.6M)
[12/15 12:44:51    322s] (I)      Identified Clock instances: Flop 30693, Clock buffer/inverter 2, Gate 0, Logic 8
[12/15 12:44:51    322s] (I)      Read module constraints... (mem=2385.6M)
[12/15 12:44:51    322s] (I)      Done Read module constraints (cpu=0.000s, mem=2385.6M)
[12/15 12:44:51    322s] (I)      == Non-default Options ==
[12/15 12:44:51    322s] (I)      Maximum routing layer                              : 6
[12/15 12:44:51    322s] (I)      Buffering-aware routing                            : true
[12/15 12:44:51    322s] (I)      Spread congestion away from blockages              : true
[12/15 12:44:51    322s] (I)      Number of threads                                  : 4
[12/15 12:44:51    322s] (I)      Overflow penalty cost                              : 10
[12/15 12:44:51    322s] (I)      Source-to-sink ratio                               : 0.300000
[12/15 12:44:51    322s] (I)      Method to set GCell size                           : row
[12/15 12:44:51    322s] (I)      Counted 10662 PG shapes. We will not process PG shapes layer by layer.
[12/15 12:44:51    322s] (I)      Use row-based GCell size
[12/15 12:44:51    322s] (I)      Use row-based GCell align
[12/15 12:44:51    322s] (I)      layer 0 area = 168000
[12/15 12:44:51    322s] (I)      layer 1 area = 208000
[12/15 12:44:51    322s] (I)      layer 2 area = 208000
[12/15 12:44:51    322s] (I)      layer 3 area = 208000
[12/15 12:44:51    322s] (I)      layer 4 area = 208000
[12/15 12:44:51    322s] (I)      layer 5 area = 208000
[12/15 12:44:51    322s] (I)      GCell unit size   : 4000
[12/15 12:44:51    322s] (I)      GCell multiplier  : 1
[12/15 12:44:51    322s] (I)      GCell row height  : 4000
[12/15 12:44:51    322s] (I)      Actual row height : 4000
[12/15 12:44:51    322s] (I)      GCell align ref   : 300000 300000
[12/15 12:44:51    322s] [NR-eGR] Track table information for default rule: 
[12/15 12:44:51    322s] [NR-eGR] M1 has no routable track
[12/15 12:44:51    322s] [NR-eGR] M2 has single uniform track structure
[12/15 12:44:51    322s] [NR-eGR] M3 has single uniform track structure
[12/15 12:44:51    322s] [NR-eGR] M4 has single uniform track structure
[12/15 12:44:51    322s] [NR-eGR] M5 has single uniform track structure
[12/15 12:44:51    322s] [NR-eGR] M6 has single uniform track structure
[12/15 12:44:51    322s] (I)      =============== Default via ================
[12/15 12:44:51    322s] (I)      +---+------------------+-------------------+
[12/15 12:44:51    322s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/15 12:44:51    322s] (I)      +---+------------------+-------------------+
[12/15 12:44:51    322s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/15 12:44:51    322s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/15 12:44:51    322s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/15 12:44:51    322s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/15 12:44:51    322s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/15 12:44:51    322s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/15 12:44:51    322s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/15 12:44:51    322s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/15 12:44:51    322s] (I)      +---+------------------+-------------------+
[12/15 12:44:51    322s] [NR-eGR] Read 17904 PG shapes
[12/15 12:44:51    322s] [NR-eGR] Read 0 clock shapes
[12/15 12:44:51    322s] [NR-eGR] Read 0 other shapes
[12/15 12:44:51    322s] [NR-eGR] #Routing Blockages  : 0
[12/15 12:44:51    322s] [NR-eGR] #Instance Blockages : 0
[12/15 12:44:51    322s] [NR-eGR] #PG Blockages       : 17904
[12/15 12:44:51    322s] [NR-eGR] #Halo Blockages     : 0
[12/15 12:44:51    322s] [NR-eGR] #Boundary Blockages : 0
[12/15 12:44:51    322s] [NR-eGR] #Clock Blockages    : 0
[12/15 12:44:51    322s] [NR-eGR] #Other Blockages    : 0
[12/15 12:44:51    322s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 12:44:51    322s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/15 12:44:51    323s] [NR-eGR] Read 116072 nets ( ignored 0 )
[12/15 12:44:51    323s] (I)      early_global_route_priority property id does not exist.
[12/15 12:44:51    323s] (I)      Read Num Blocks=17904  Num Prerouted Wires=0  Num CS=0
[12/15 12:44:51    323s] (I)      Layer 1 (V) : #blockages 5112 : #preroutes 0
[12/15 12:44:51    323s] (I)      Layer 2 (H) : #blockages 5112 : #preroutes 0
[12/15 12:44:51    323s] (I)      Layer 3 (V) : #blockages 5112 : #preroutes 0
[12/15 12:44:51    323s] (I)      Layer 4 (H) : #blockages 2568 : #preroutes 0
[12/15 12:44:51    323s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/15 12:44:51    323s] (I)      Number of ignored nets                =      0
[12/15 12:44:51    323s] (I)      Number of connected nets              =      0
[12/15 12:44:51    323s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/15 12:44:51    323s] (I)      Number of clock nets                  =     11.  Ignored: No
[12/15 12:44:51    323s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 12:44:51    323s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 12:44:51    323s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 12:44:51    323s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 12:44:51    323s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 12:44:51    323s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/15 12:44:51    323s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/15 12:44:51    323s] (I)      Constructing bin map
[12/15 12:44:51    323s] (I)      Initialize bin information with width=8000 height=8000
[12/15 12:44:51    323s] (I)      Done constructing bin map
[12/15 12:44:51    323s] [NR-eGR] There are 11 clock nets ( 0 with NDR ).
[12/15 12:44:51    323s] (I)      Ndr track 0 does not exist
[12/15 12:44:51    323s] (I)      ---------------------Grid Graph Info--------------------
[12/15 12:44:51    323s] (I)      Routing area        : (0, 0) - (2300000, 2300000)
[12/15 12:44:51    323s] (I)      Core area           : (300000, 300000) - (2000000, 2000000)
[12/15 12:44:51    323s] (I)      Site width          :   400  (dbu)
[12/15 12:44:51    323s] (I)      Row height          :  4000  (dbu)
[12/15 12:44:51    323s] (I)      GCell row height    :  4000  (dbu)
[12/15 12:44:51    323s] (I)      GCell width         :  4000  (dbu)
[12/15 12:44:51    323s] (I)      GCell height        :  4000  (dbu)
[12/15 12:44:51    323s] (I)      Grid                :   575   575     6
[12/15 12:44:51    323s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/15 12:44:51    323s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/15 12:44:51    323s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/15 12:44:51    323s] (I)      Default wire width  :   180   200   200   200   200   200
[12/15 12:44:51    323s] (I)      Default wire space  :   180   200   200   200   200   200
[12/15 12:44:51    323s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/15 12:44:51    323s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/15 12:44:51    323s] (I)      First track coord   :     0   200   200   200   200   200
[12/15 12:44:51    323s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/15 12:44:51    323s] (I)      Total num of tracks :     0  5750  5750  5750  5750  5750
[12/15 12:44:51    323s] (I)      Num of masks        :     1     1     1     1     1     1
[12/15 12:44:51    323s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/15 12:44:51    323s] (I)      --------------------------------------------------------
[12/15 12:44:51    323s] 
[12/15 12:44:51    323s] [NR-eGR] ============ Routing rule table ============
[12/15 12:44:51    323s] [NR-eGR] Rule id: 0  Nets: 116072
[12/15 12:44:51    323s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/15 12:44:51    323s] (I)                    Layer    2    3    4    5    6 
[12/15 12:44:51    323s] (I)                    Pitch  400  400  400  400  400 
[12/15 12:44:51    323s] (I)             #Used tracks    1    1    1    1    1 
[12/15 12:44:51    323s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 12:44:51    323s] [NR-eGR] ========================================
[12/15 12:44:51    323s] [NR-eGR] 
[12/15 12:44:51    323s] (I)      =============== Blocked Tracks ===============
[12/15 12:44:51    323s] (I)      +-------+---------+----------+---------------+
[12/15 12:44:51    323s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 12:44:51    323s] (I)      +-------+---------+----------+---------------+
[12/15 12:44:51    323s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 12:44:51    323s] (I)      |     2 | 3306250 |    33654 |         1.02% |
[12/15 12:44:51    323s] (I)      |     3 | 3306250 |    17040 |         0.52% |
[12/15 12:44:51    323s] (I)      |     4 | 3306250 |    33654 |         1.02% |
[12/15 12:44:51    323s] (I)      |     5 | 3306250 |    76554 |         2.32% |
[12/15 12:44:51    323s] (I)      |     6 | 3306250 |        0 |         0.00% |
[12/15 12:44:51    323s] (I)      +-------+---------+----------+---------------+
[12/15 12:44:51    323s] (I)      Finished Import and model ( CPU: 1.08 sec, Real: 1.15 sec, Curr Mem: 2436.66 MB )
[12/15 12:44:51    323s] (I)      Reset routing kernel
[12/15 12:44:51    323s] (I)      Started Global Routing ( Curr Mem: 2436.66 MB )
[12/15 12:44:52    323s] (I)      totalPins=454997  totalGlobalPin=443295 (97.43%)
[12/15 12:44:52    323s] (I)      total 2D Cap : 16453344 = (6558876 H, 9894468 V)
[12/15 12:44:52    323s] (I)      #blocked areas for congestion spreading : 0
[12/15 12:44:52    323s] [NR-eGR] Layer group 1: route 116072 net(s) in layer range [2, 6]
[12/15 12:44:52    323s] (I)      
[12/15 12:44:52    323s] (I)      ============  Phase 1a Route ============
[12/15 12:44:53    324s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/15 12:44:53    324s] (I)      Usage: 1481105 = (752865 H, 728240 V) = (11.48% H, 7.36% V) = (1.506e+06um H, 1.456e+06um V)
[12/15 12:44:53    324s] (I)      
[12/15 12:44:53    324s] (I)      ============  Phase 1b Route ============
[12/15 12:44:53    324s] (I)      Usage: 1481186 = (752900 H, 728286 V) = (11.48% H, 7.36% V) = (1.506e+06um H, 1.457e+06um V)
[12/15 12:44:53    324s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.962372e+06um
[12/15 12:44:53    324s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/15 12:44:53    324s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/15 12:44:53    324s] (I)      
[12/15 12:44:53    324s] (I)      ============  Phase 1c Route ============
[12/15 12:44:53    324s] (I)      Level2 Grid: 115 x 115
[12/15 12:44:53    325s] (I)      Usage: 1481186 = (752900 H, 728286 V) = (11.48% H, 7.36% V) = (1.506e+06um H, 1.457e+06um V)
[12/15 12:44:53    325s] (I)      
[12/15 12:44:53    325s] (I)      ============  Phase 1d Route ============
[12/15 12:44:53    325s] (I)      Usage: 1481226 = (752906 H, 728320 V) = (11.48% H, 7.36% V) = (1.506e+06um H, 1.457e+06um V)
[12/15 12:44:53    325s] (I)      
[12/15 12:44:53    325s] (I)      ============  Phase 1e Route ============
[12/15 12:44:53    325s] (I)      Usage: 1481226 = (752906 H, 728320 V) = (11.48% H, 7.36% V) = (1.506e+06um H, 1.457e+06um V)
[12/15 12:44:53    325s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.962452e+06um
[12/15 12:44:53    325s] (I)      
[12/15 12:44:53    325s] (I)      ============  Phase 1l Route ============
[12/15 12:44:54    326s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/15 12:44:54    326s] (I)      Layer  2:    3290404    643173        26           0     3300500    ( 0.00%) 
[12/15 12:44:54    326s] (I)      Layer  3:    3288572    633881        46           0     3300500    ( 0.00%) 
[12/15 12:44:54    326s] (I)      Layer  4:    3290404    250210         0           0     3300500    ( 0.00%) 
[12/15 12:44:54    326s] (I)      Layer  5:    3261516    136677       139           0     3300500    ( 0.00%) 
[12/15 12:44:54    326s] (I)      Layer  6:    3300500     14373         0           0     3300500    ( 0.00%) 
[12/15 12:44:54    326s] (I)      Total:      16431396   1678314       211           0    16502500    ( 0.00%) 
[12/15 12:44:54    326s] (I)      
[12/15 12:44:54    326s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/15 12:44:54    326s] [NR-eGR]                        OverCon           OverCon            
[12/15 12:44:54    326s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/15 12:44:54    326s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/15 12:44:54    326s] [NR-eGR] ---------------------------------------------------------------
[12/15 12:44:54    326s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:44:54    326s] [NR-eGR]      M2 ( 2)        24( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/15 12:44:54    326s] [NR-eGR]      M3 ( 3)        38( 0.01%)         1( 0.00%)   ( 0.01%) 
[12/15 12:44:54    326s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:44:54    326s] [NR-eGR]      M5 ( 5)        97( 0.03%)         5( 0.00%)   ( 0.03%) 
[12/15 12:44:54    326s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:44:54    326s] [NR-eGR] ---------------------------------------------------------------
[12/15 12:44:54    326s] [NR-eGR]        Total       159( 0.01%)         6( 0.00%)   ( 0.01%) 
[12/15 12:44:54    326s] [NR-eGR] 
[12/15 12:44:54    326s] (I)      Finished Global Routing ( CPU: 2.97 sec, Real: 2.53 sec, Curr Mem: 2502.66 MB )
[12/15 12:44:54    326s] (I)      total 2D Cap : 16459742 = (6561440 H, 9898302 V)
[12/15 12:44:54    326s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/15 12:44:54    326s] (I)      ============= Track Assignment ============
[12/15 12:44:54    326s] (I)      Started Track Assignment (4T) ( Curr Mem: 2502.66 MB )
[12/15 12:44:54    326s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/15 12:44:54    326s] (I)      Run Multi-thread track assignment
[12/15 12:44:55    329s] (I)      Finished Track Assignment (4T) ( CPU: 2.79 sec, Real: 1.26 sec, Curr Mem: 2594.28 MB )
[12/15 12:44:55    329s] (I)      Started Export ( Curr Mem: 2594.28 MB )
[12/15 12:44:56    330s] [NR-eGR]             Length (um)     Vias 
[12/15 12:44:56    330s] [NR-eGR] ---------------------------------
[12/15 12:44:56    330s] [NR-eGR]  M1  (1H)             0   454978 
[12/15 12:44:56    330s] [NR-eGR]  M2  (2V)       1018262   700035 
[12/15 12:44:56    330s] [NR-eGR]  M3  (3H)       1268774    59185 
[12/15 12:44:56    330s] [NR-eGR]  M4  (4V)        493686    17277 
[12/15 12:44:56    330s] [NR-eGR]  M5  (5H)        274051     1098 
[12/15 12:44:56    330s] [NR-eGR]  M6  (6V)         28815        0 
[12/15 12:44:56    330s] [NR-eGR]  M7  (7H)             0        0 
[12/15 12:44:56    330s] [NR-eGR]  M8  (8V)             0        0 
[12/15 12:44:56    330s] [NR-eGR]  M9  (9H)             0        0 
[12/15 12:44:56    330s] [NR-eGR] ---------------------------------
[12/15 12:44:56    330s] [NR-eGR]      Total      3083588  1232573 
[12/15 12:44:56    330s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:44:56    330s] [NR-eGR] Total half perimeter of net bounding box: 2141238um
[12/15 12:44:56    330s] [NR-eGR] Total length: 3083588um, number of vias: 1232573
[12/15 12:44:56    330s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:44:56    330s] [NR-eGR] Total eGR-routed clock nets wire length: 122262um, number of vias: 86335
[12/15 12:44:56    330s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:44:57    331s] (I)      Finished Export ( CPU: 2.02 sec, Real: 1.67 sec, Curr Mem: 2623.76 MB )
[12/15 12:44:57    331s] [NR-eGR] Finished Early Global Route kernel ( CPU: 9.03 sec, Real: 6.82 sec, Curr Mem: 2623.76 MB )
[12/15 12:44:57    331s] (I)      ========================================= Runtime Summary ==========================================
[12/15 12:44:57    331s] (I)       Step                                                     %     Start    Finish      Real       CPU 
[12/15 12:44:57    331s] (I)      ----------------------------------------------------------------------------------------------------
[12/15 12:44:57    331s] (I)       Early Global Route kernel                          100.00%  0.00 sec  6.82 sec  6.82 sec  9.03 sec 
[12/15 12:44:57    331s] (I)       +-Import and model                                  16.92%  0.01 sec  1.16 sec  1.15 sec  1.08 sec 
[12/15 12:44:57    331s] (I)       | +-Create place DB                                 10.30%  0.01 sec  0.71 sec  0.70 sec  0.68 sec 
[12/15 12:44:57    331s] (I)       | | +-Import place data                             10.30%  0.01 sec  0.71 sec  0.70 sec  0.68 sec 
[12/15 12:44:57    331s] (I)       | | | +-Read instances and placement                 2.25%  0.01 sec  0.16 sec  0.15 sec  0.15 sec 
[12/15 12:44:57    331s] (I)       | | | +-Read nets                                    6.63%  0.16 sec  0.61 sec  0.45 sec  0.43 sec 
[12/15 12:44:57    331s] (I)       | +-Create route DB                                  5.32%  0.71 sec  1.07 sec  0.36 sec  0.32 sec 
[12/15 12:44:57    331s] (I)       | | +-Import route data (4T)                         5.25%  0.71 sec  1.07 sec  0.36 sec  0.32 sec 
[12/15 12:44:57    331s] (I)       | | | +-Read blockages ( Layer 2-6 )                 0.50%  0.73 sec  0.76 sec  0.03 sec  0.03 sec 
[12/15 12:44:57    331s] (I)       | | | | +-Read routing blockages                     0.00%  0.73 sec  0.73 sec  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)       | | | | +-Read instance blockages                    0.42%  0.73 sec  0.76 sec  0.03 sec  0.03 sec 
[12/15 12:44:57    331s] (I)       | | | | +-Read PG blockages                          0.07%  0.76 sec  0.76 sec  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)       | | | | +-Read clock blockages                       0.00%  0.76 sec  0.76 sec  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)       | | | | +-Read other blockages                       0.00%  0.76 sec  0.76 sec  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)       | | | | +-Read boundary cut boxes                    0.00%  0.76 sec  0.76 sec  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)       | | | +-Read blackboxes                              0.00%  0.76 sec  0.76 sec  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)       | | | +-Read prerouted                               0.07%  0.76 sec  0.77 sec  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)       | | | +-Read unlegalized nets                        0.39%  0.77 sec  0.79 sec  0.03 sec  0.03 sec 
[12/15 12:44:57    331s] (I)       | | | +-Read nets                                    0.77%  0.79 sec  0.85 sec  0.05 sec  0.05 sec 
[12/15 12:44:57    331s] (I)       | | | +-Set up via pillars                           0.03%  0.86 sec  0.86 sec  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)       | | | +-Initialize 3D grid graph                     0.04%  0.87 sec  0.87 sec  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)       | | | +-Model blockage capacity                      2.72%  0.87 sec  1.06 sec  0.19 sec  0.16 sec 
[12/15 12:44:57    331s] (I)       | | | | +-Initialize 3D capacity                     2.64%  0.87 sec  1.05 sec  0.18 sec  0.16 sec 
[12/15 12:44:57    331s] (I)       | +-Read aux data                                    0.49%  1.07 sec  1.11 sec  0.03 sec  0.03 sec 
[12/15 12:44:57    331s] (I)       | +-Others data preparation                          0.18%  1.11 sec  1.12 sec  0.01 sec  0.01 sec 
[12/15 12:44:57    331s] (I)       | +-Create route kernel                              0.29%  1.12 sec  1.14 sec  0.02 sec  0.01 sec 
[12/15 12:44:57    331s] (I)       +-Global Routing                                    37.07%  1.16 sec  3.69 sec  2.53 sec  2.97 sec 
[12/15 12:44:57    331s] (I)       | +-Initialization                                   0.77%  1.16 sec  1.21 sec  0.05 sec  0.05 sec 
[12/15 12:44:57    331s] (I)       | +-Net group 1                                     35.35%  1.22 sec  3.63 sec  2.41 sec  2.87 sec 
[12/15 12:44:57    331s] (I)       | | +-Generate topology (4T)                         2.95%  1.22 sec  1.42 sec  0.20 sec  0.26 sec 
[12/15 12:44:57    331s] (I)       | | +-Phase 1a                                      13.20%  1.47 sec  2.38 sec  0.90 sec  0.98 sec 
[12/15 12:44:57    331s] (I)       | | | +-Pattern routing (4T)                         9.97%  1.47 sec  2.16 sec  0.68 sec  0.79 sec 
[12/15 12:44:57    331s] (I)       | | | +-Pattern Routing Avoiding Blockages           1.67%  2.16 sec  2.27 sec  0.11 sec  0.10 sec 
[12/15 12:44:57    331s] (I)       | | | +-Add via demand to 2D                         1.55%  2.27 sec  2.37 sec  0.11 sec  0.10 sec 
[12/15 12:44:57    331s] (I)       | | +-Phase 1b                                       3.20%  2.38 sec  2.59 sec  0.22 sec  0.25 sec 
[12/15 12:44:57    331s] (I)       | | | +-Monotonic routing (4T)                       3.15%  2.38 sec  2.59 sec  0.22 sec  0.24 sec 
[12/15 12:44:57    331s] (I)       | | +-Phase 1c                                       1.03%  2.59 sec  2.66 sec  0.07 sec  0.06 sec 
[12/15 12:44:57    331s] (I)       | | | +-Two level Routing                            1.02%  2.59 sec  2.66 sec  0.07 sec  0.06 sec 
[12/15 12:44:57    331s] (I)       | | | | +-Two Level Routing (Regular)                0.59%  2.60 sec  2.64 sec  0.04 sec  0.03 sec 
[12/15 12:44:57    331s] (I)       | | | | +-Two Level Routing (Strong)                 0.16%  2.64 sec  2.65 sec  0.01 sec  0.01 sec 
[12/15 12:44:57    331s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.19%  2.65 sec  2.66 sec  0.01 sec  0.01 sec 
[12/15 12:44:57    331s] (I)       | | +-Phase 1d                                       3.39%  2.66 sec  2.90 sec  0.23 sec  0.21 sec 
[12/15 12:44:57    331s] (I)       | | | +-Detoured routing                             3.39%  2.66 sec  2.90 sec  0.23 sec  0.21 sec 
[12/15 12:44:57    331s] (I)       | | +-Phase 1e                                       0.80%  2.90 sec  2.95 sec  0.05 sec  0.04 sec 
[12/15 12:44:57    331s] (I)       | | | +-Route legalization                           0.77%  2.90 sec  2.95 sec  0.05 sec  0.04 sec 
[12/15 12:44:57    331s] (I)       | | | | +-Legalize Reach Aware Violations            0.77%  2.90 sec  2.95 sec  0.05 sec  0.04 sec 
[12/15 12:44:57    331s] (I)       | | +-Phase 1l                                       9.98%  2.95 sec  3.63 sec  0.68 sec  1.02 sec 
[12/15 12:44:57    331s] (I)       | | | +-Layer assignment (4T)                        9.64%  2.97 sec  3.63 sec  0.66 sec  1.00 sec 
[12/15 12:44:57    331s] (I)       | +-Clean cong LA                                    0.00%  3.63 sec  3.63 sec  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)       +-Export 3D cong map                                 1.50%  3.69 sec  3.79 sec  0.10 sec  0.08 sec 
[12/15 12:44:57    331s] (I)       | +-Export 2D cong map                               0.20%  3.78 sec  3.79 sec  0.01 sec  0.01 sec 
[12/15 12:44:57    331s] (I)       +-Extract Global 3D Wires                            0.77%  3.80 sec  3.85 sec  0.05 sec  0.03 sec 
[12/15 12:44:57    331s] (I)       +-Track Assignment (4T)                             18.45%  3.85 sec  5.11 sec  1.26 sec  2.79 sec 
[12/15 12:44:57    331s] (I)       | +-Initialization                                   0.31%  3.85 sec  3.87 sec  0.02 sec  0.01 sec 
[12/15 12:44:57    331s] (I)       | +-Track Assignment Kernel                         18.13%  3.87 sec  5.11 sec  1.24 sec  2.78 sec 
[12/15 12:44:57    331s] (I)       | +-Free Memory                                      0.01%  5.11 sec  5.11 sec  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)       +-Export                                            24.41%  5.11 sec  6.78 sec  1.67 sec  2.02 sec 
[12/15 12:44:57    331s] (I)       | +-Export DB wires                                  6.16%  5.11 sec  5.53 sec  0.42 sec  0.74 sec 
[12/15 12:44:57    331s] (I)       | | +-Export all nets (4T)                           4.77%  5.15 sec  5.47 sec  0.33 sec  0.56 sec 
[12/15 12:44:57    331s] (I)       | | +-Set wire vias (4T)                             0.80%  5.47 sec  5.53 sec  0.05 sec  0.14 sec 
[12/15 12:44:57    331s] (I)       | +-Report wirelength                                3.33%  5.53 sec  5.76 sec  0.23 sec  0.21 sec 
[12/15 12:44:57    331s] (I)       | +-Update net boxes                                 1.88%  5.76 sec  5.89 sec  0.13 sec  0.24 sec 
[12/15 12:44:57    331s] (I)       | +-Update timing                                   13.02%  5.89 sec  6.78 sec  0.89 sec  0.84 sec 
[12/15 12:44:57    331s] (I)       +-Postprocess design                                 0.00%  6.78 sec  6.78 sec  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)      ========================== Summary by functions ==========================
[12/15 12:44:57    331s] (I)       Lv  Step                                           %      Real       CPU 
[12/15 12:44:57    331s] (I)      --------------------------------------------------------------------------
[12/15 12:44:57    331s] (I)        0  Early Global Route kernel                100.00%  6.82 sec  9.03 sec 
[12/15 12:44:57    331s] (I)        1  Global Routing                            37.07%  2.53 sec  2.97 sec 
[12/15 12:44:57    331s] (I)        1  Export                                    24.41%  1.67 sec  2.02 sec 
[12/15 12:44:57    331s] (I)        1  Track Assignment (4T)                     18.45%  1.26 sec  2.79 sec 
[12/15 12:44:57    331s] (I)        1  Import and model                          16.92%  1.15 sec  1.08 sec 
[12/15 12:44:57    331s] (I)        1  Export 3D cong map                         1.50%  0.10 sec  0.08 sec 
[12/15 12:44:57    331s] (I)        1  Extract Global 3D Wires                    0.77%  0.05 sec  0.03 sec 
[12/15 12:44:57    331s] (I)        1  Postprocess design                         0.00%  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)        2  Net group 1                               35.35%  2.41 sec  2.87 sec 
[12/15 12:44:57    331s] (I)        2  Track Assignment Kernel                   18.13%  1.24 sec  2.78 sec 
[12/15 12:44:57    331s] (I)        2  Update timing                             13.02%  0.89 sec  0.84 sec 
[12/15 12:44:57    331s] (I)        2  Create place DB                           10.30%  0.70 sec  0.68 sec 
[12/15 12:44:57    331s] (I)        2  Export DB wires                            6.16%  0.42 sec  0.74 sec 
[12/15 12:44:57    331s] (I)        2  Create route DB                            5.32%  0.36 sec  0.32 sec 
[12/15 12:44:57    331s] (I)        2  Report wirelength                          3.33%  0.23 sec  0.21 sec 
[12/15 12:44:57    331s] (I)        2  Update net boxes                           1.88%  0.13 sec  0.24 sec 
[12/15 12:44:57    331s] (I)        2  Initialization                             1.08%  0.07 sec  0.05 sec 
[12/15 12:44:57    331s] (I)        2  Read aux data                              0.49%  0.03 sec  0.03 sec 
[12/15 12:44:57    331s] (I)        2  Create route kernel                        0.29%  0.02 sec  0.01 sec 
[12/15 12:44:57    331s] (I)        2  Export 2D cong map                         0.20%  0.01 sec  0.01 sec 
[12/15 12:44:57    331s] (I)        2  Others data preparation                    0.18%  0.01 sec  0.01 sec 
[12/15 12:44:57    331s] (I)        2  Free Memory                                0.01%  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)        3  Phase 1a                                  13.20%  0.90 sec  0.98 sec 
[12/15 12:44:57    331s] (I)        3  Import place data                         10.30%  0.70 sec  0.68 sec 
[12/15 12:44:57    331s] (I)        3  Phase 1l                                   9.98%  0.68 sec  1.02 sec 
[12/15 12:44:57    331s] (I)        3  Import route data (4T)                     5.25%  0.36 sec  0.32 sec 
[12/15 12:44:57    331s] (I)        3  Export all nets (4T)                       4.77%  0.33 sec  0.56 sec 
[12/15 12:44:57    331s] (I)        3  Phase 1d                                   3.39%  0.23 sec  0.21 sec 
[12/15 12:44:57    331s] (I)        3  Phase 1b                                   3.20%  0.22 sec  0.25 sec 
[12/15 12:44:57    331s] (I)        3  Generate topology (4T)                     2.95%  0.20 sec  0.26 sec 
[12/15 12:44:57    331s] (I)        3  Phase 1c                                   1.03%  0.07 sec  0.06 sec 
[12/15 12:44:57    331s] (I)        3  Set wire vias (4T)                         0.80%  0.05 sec  0.14 sec 
[12/15 12:44:57    331s] (I)        3  Phase 1e                                   0.80%  0.05 sec  0.04 sec 
[12/15 12:44:57    331s] (I)        4  Pattern routing (4T)                       9.97%  0.68 sec  0.79 sec 
[12/15 12:44:57    331s] (I)        4  Layer assignment (4T)                      9.64%  0.66 sec  1.00 sec 
[12/15 12:44:57    331s] (I)        4  Read nets                                  7.40%  0.50 sec  0.48 sec 
[12/15 12:44:57    331s] (I)        4  Detoured routing                           3.39%  0.23 sec  0.21 sec 
[12/15 12:44:57    331s] (I)        4  Monotonic routing (4T)                     3.15%  0.22 sec  0.24 sec 
[12/15 12:44:57    331s] (I)        4  Model blockage capacity                    2.72%  0.19 sec  0.16 sec 
[12/15 12:44:57    331s] (I)        4  Read instances and placement               2.25%  0.15 sec  0.15 sec 
[12/15 12:44:57    331s] (I)        4  Pattern Routing Avoiding Blockages         1.67%  0.11 sec  0.10 sec 
[12/15 12:44:57    331s] (I)        4  Add via demand to 2D                       1.55%  0.11 sec  0.10 sec 
[12/15 12:44:57    331s] (I)        4  Two level Routing                          1.02%  0.07 sec  0.06 sec 
[12/15 12:44:57    331s] (I)        4  Route legalization                         0.77%  0.05 sec  0.04 sec 
[12/15 12:44:57    331s] (I)        4  Read blockages ( Layer 2-6 )               0.50%  0.03 sec  0.03 sec 
[12/15 12:44:57    331s] (I)        4  Read unlegalized nets                      0.39%  0.03 sec  0.03 sec 
[12/15 12:44:57    331s] (I)        4  Read prerouted                             0.07%  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)        4  Initialize 3D grid graph                   0.04%  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)        4  Set up via pillars                         0.03%  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)        4  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)        5  Initialize 3D capacity                     2.64%  0.18 sec  0.16 sec 
[12/15 12:44:57    331s] (I)        5  Legalize Reach Aware Violations            0.77%  0.05 sec  0.04 sec 
[12/15 12:44:57    331s] (I)        5  Two Level Routing (Regular)                0.59%  0.04 sec  0.03 sec 
[12/15 12:44:57    331s] (I)        5  Read instance blockages                    0.42%  0.03 sec  0.03 sec 
[12/15 12:44:57    331s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.19%  0.01 sec  0.01 sec 
[12/15 12:44:57    331s] (I)        5  Two Level Routing (Strong)                 0.16%  0.01 sec  0.01 sec 
[12/15 12:44:57    331s] (I)        5  Read PG blockages                          0.07%  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)        5  Read clock blockages                       0.00%  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)        5  Read other blockages                       0.00%  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[12/15 12:44:57    331s] Extraction called for design 'toplevel_498' of instances=126048 and nets=119694 using extraction engine 'preRoute' .
[12/15 12:44:57    331s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/15 12:44:57    331s] Type 'man IMPEXT-3530' for more detail.
[12/15 12:44:57    331s] PreRoute RC Extraction called for design toplevel_498.
[12/15 12:44:57    331s] RC Extraction called in multi-corner(1) mode.
[12/15 12:44:57    331s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/15 12:44:57    331s] Type 'man IMPEXT-6197' for more detail.
[12/15 12:44:57    331s] RCMode: PreRoute
[12/15 12:44:57    331s]       RC Corner Indexes            0   
[12/15 12:44:57    331s] Capacitance Scaling Factor   : 1.00000 
[12/15 12:44:57    331s] Resistance Scaling Factor    : 1.00000 
[12/15 12:44:57    331s] Clock Cap. Scaling Factor    : 1.00000 
[12/15 12:44:57    331s] Clock Res. Scaling Factor    : 1.00000 
[12/15 12:44:57    331s] Shrink Factor                : 1.00000
[12/15 12:44:57    331s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/15 12:44:57    331s] LayerId::1 widthSet size::1
[12/15 12:44:57    331s] LayerId::2 widthSet size::1
[12/15 12:44:57    331s] LayerId::3 widthSet size::1
[12/15 12:44:57    331s] LayerId::4 widthSet size::1
[12/15 12:44:57    331s] LayerId::5 widthSet size::1
[12/15 12:44:57    331s] LayerId::6 widthSet size::1
[12/15 12:44:57    331s] LayerId::7 widthSet size::1
[12/15 12:44:57    331s] LayerId::8 widthSet size::1
[12/15 12:44:57    331s] LayerId::9 widthSet size::1
[12/15 12:44:57    331s] Updating RC grid for preRoute extraction ...
[12/15 12:44:57    331s] eee: pegSigSF::1.070000
[12/15 12:44:57    331s] Initializing multi-corner resistance tables ...
[12/15 12:44:57    331s] eee: l::1 avDens::0.105351 usedTrk::19932.500000 availTrk::189200.000000 sigTrk::19932.500000
[12/15 12:44:57    331s] eee: l::2 avDens::0.271681 usedTrk::50913.101242 availTrk::187400.000000 sigTrk::50913.101242
[12/15 12:44:57    331s] eee: l::3 avDens::0.336902 usedTrk::63438.695004 availTrk::188300.000000 sigTrk::63438.695004
[12/15 12:44:57    331s] eee: l::4 avDens::0.133573 usedTrk::24684.308255 availTrk::184800.000000 sigTrk::24684.308255
[12/15 12:44:57    331s] eee: l::5 avDens::0.080286 usedTrk::13728.964989 availTrk::171000.000000 sigTrk::13728.964989
[12/15 12:44:57    331s] eee: l::6 avDens::0.030851 usedTrk::1440.734996 availTrk::46700.000000 sigTrk::1440.734996
[12/15 12:44:57    331s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:44:57    331s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:44:57    331s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:44:57    331s] {RT default_rc_corner 0 6 6 0}
[12/15 12:44:58    331s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.275157 ; uaWl: 1.000000 ; uaWlH: 0.258320 ; aWlH: 0.000000 ; Pmax: 0.836500 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 82 ; 
[12/15 12:44:58    332s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2623.758M)
[12/15 12:44:58    332s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/15 12:44:58    332s] #################################################################################
[12/15 12:44:58    332s] # Design Stage: PreRoute
[12/15 12:44:58    332s] # Design Name: toplevel_498
[12/15 12:44:58    332s] # Design Mode: 90nm
[12/15 12:44:58    332s] # Analysis Mode: MMMC Non-OCV 
[12/15 12:44:58    332s] # Parasitics Mode: No SPEF/RCDB 
[12/15 12:44:58    332s] # Signoff Settings: SI Off 
[12/15 12:44:58    332s] #################################################################################
[12/15 12:45:01    336s] Topological Sorting (REAL = 0:00:00.0, MEM = 2621.8M, InitMEM = 2621.8M)
[12/15 12:45:02    338s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/15 12:45:02    338s] Calculate delays in BcWc mode...
[12/15 12:45:02    338s] Start delay calculation (fullDC) (4 T). (MEM=2621.76)
[12/15 12:45:03    339s] End AAE Lib Interpolated Model. (MEM=2634.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 12:45:14    363s] Total number of fetched objects 116143
[12/15 12:45:14    364s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/15 12:45:14    364s] End delay calculation. (MEM=2754.9 CPU=0:00:20.9 REAL=0:00:09.0)
[12/15 12:45:14    364s] End delay calculation (fullDC). (MEM=2754.9 CPU=0:00:25.4 REAL=0:00:12.0)
[12/15 12:45:14    364s] *** CDM Built up (cpu=0:00:31.6  real=0:00:16.0  mem= 2754.9M) ***
[12/15 12:45:20    371s] 
[12/15 12:45:20    371s] TimeStamp Deleting Cell Server Begin ...
[12/15 12:45:20    371s] Deleting Lib Analyzer.
[12/15 12:45:20    371s] 
[12/15 12:45:20    371s] TimeStamp Deleting Cell Server End ...
[12/15 12:45:20    371s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/15 12:45:20    371s] 
[12/15 12:45:20    371s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 12:45:20    371s] Summary for sequential cells identification: 
[12/15 12:45:20    371s]   Identified SBFF number: 148
[12/15 12:45:20    371s]   Identified MBFF number: 0
[12/15 12:45:20    371s]   Identified SB Latch number: 0
[12/15 12:45:20    371s]   Identified MB Latch number: 0
[12/15 12:45:20    371s]   Not identified SBFF number: 0
[12/15 12:45:20    371s]   Not identified MBFF number: 0
[12/15 12:45:20    371s]   Not identified SB Latch number: 0
[12/15 12:45:20    371s]   Not identified MB Latch number: 0
[12/15 12:45:20    371s]   Number of sequential cells which are not FFs: 106
[12/15 12:45:20    371s]  Visiting view : slowView
[12/15 12:45:20    371s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 12:45:20    371s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 12:45:20    371s]  Visiting view : fastView
[12/15 12:45:20    371s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 12:45:20    371s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 12:45:20    371s] TLC MultiMap info (StdDelay):
[12/15 12:45:20    371s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 12:45:20    371s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 12:45:20    371s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 12:45:20    371s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 12:45:20    371s]  Setting StdDelay to: 15.6ps
[12/15 12:45:20    371s] 
[12/15 12:45:20    371s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 12:45:20    371s] 
[12/15 12:45:20    371s] TimeStamp Deleting Cell Server Begin ...
[12/15 12:45:20    371s] 
[12/15 12:45:20    371s] TimeStamp Deleting Cell Server End ...
[12/15 12:45:20    371s] Begin: GigaOpt high fanout net optimization
[12/15 12:45:20    371s] GigaOpt HFN: use maxLocalDensity 1.2
[12/15 12:45:20    371s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 4 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/15 12:45:20    371s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:06:11.6/0:04:46.2 (1.3), mem = 2785.9M
[12/15 12:45:20    371s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/15 12:45:20    371s] Info: 11 clock nets excluded from IPO operation.
[12/15 12:45:20    372s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.602034.1
[12/15 12:45:20    372s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/15 12:45:20    372s] ### Creating PhyDesignMc. totSessionCpu=0:06:12 mem=2785.9M
[12/15 12:45:20    372s] OPERPROF: Starting DPlace-Init at level 1, MEM:2785.9M, EPOCH TIME: 1671129920.912168
[12/15 12:45:20    372s] z: 2, totalTracks: 1
[12/15 12:45:20    372s] z: 4, totalTracks: 1
[12/15 12:45:20    372s] z: 6, totalTracks: 1
[12/15 12:45:20    372s] z: 8, totalTracks: 1
[12/15 12:45:20    372s] #spOpts: VtWidth mergeVia=F 
[12/15 12:45:20    372s] All LLGs are deleted
[12/15 12:45:20    372s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2785.9M, EPOCH TIME: 1671129920.979495
[12/15 12:45:20    372s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2785.9M, EPOCH TIME: 1671129920.980331
[12/15 12:45:21    372s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2785.9M, EPOCH TIME: 1671129921.032327
[12/15 12:45:21    372s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2785.9M, EPOCH TIME: 1671129921.038857
[12/15 12:45:21    372s] Core basic site is TSMC65ADV10TSITE
[12/15 12:45:21    372s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2785.9M, EPOCH TIME: 1671129921.046860
[12/15 12:45:21    372s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.023, MEM:2786.9M, EPOCH TIME: 1671129921.070111
[12/15 12:45:21    372s] Fast DP-INIT is on for default
[12/15 12:45:21    372s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.062, REAL:0.075, MEM:2786.9M, EPOCH TIME: 1671129921.114230
[12/15 12:45:21    372s] 
[12/15 12:45:21    372s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:45:21    372s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.144, MEM:2786.9M, EPOCH TIME: 1671129921.176223
[12/15 12:45:21    372s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2786.9MB).
[12/15 12:45:21    372s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.256, REAL:0.293, MEM:2786.9M, EPOCH TIME: 1671129921.205064
[12/15 12:45:21    373s] TotalInstCnt at PhyDesignMc Initialization: 112,873
[12/15 12:45:21    373s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:13 mem=2786.9M
[12/15 12:45:21    373s] 
[12/15 12:45:21    373s] Footprint cell information for calculating maxBufDist
[12/15 12:45:21    373s] 
[12/15 12:45:21    373s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 12:45:21    373s] Summary for sequential cells identification: 
[12/15 12:45:21    373s]   Identified SBFF number: 148
[12/15 12:45:21    373s]   Identified MBFF number: 0
[12/15 12:45:21    373s]   Identified SB Latch number: 0
[12/15 12:45:21    373s]   Identified MB Latch number: 0
[12/15 12:45:21    373s]   Not identified SBFF number: 0
[12/15 12:45:21    373s]   Not identified MBFF number: 0
[12/15 12:45:21    373s]   Not identified SB Latch number: 0
[12/15 12:45:21    373s]   Not identified MB Latch number: 0
[12/15 12:45:21    373s]   Number of sequential cells which are not FFs: 106
[12/15 12:45:21    373s]  Visiting view : slowView
[12/15 12:45:21    373s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 12:45:21    373s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 12:45:21    373s]  Visiting view : fastView
[12/15 12:45:21    373s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 12:45:21    373s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 12:45:21    373s] TLC MultiMap info (StdDelay):
[12/15 12:45:21    373s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 12:45:21    373s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 12:45:21    373s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 12:45:21    373s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 12:45:21    373s]  Setting StdDelay to: 15.6ps
[12/15 12:45:21    373s] 
[12/15 12:45:21    373s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 12:45:21    373s] *info: There are 28 candidate Buffer cells
[12/15 12:45:21    373s] *info: There are 20 candidate Inverter cells
[12/15 12:45:21    373s] 
[12/15 12:45:22    373s] #optDebug: Start CG creation (mem=2786.9M)
[12/15 12:45:22    373s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/15 12:45:22    374s] (cpu=0:00:00.1, mem=2786.9M)
[12/15 12:45:22    374s]  ...processing cgPrt (cpu=0:00:00.1, mem=2786.9M)
[12/15 12:45:22    374s]  ...processing cgEgp (cpu=0:00:00.1, mem=2786.9M)
[12/15 12:45:22    374s]  ...processing cgPbk (cpu=0:00:00.1, mem=2786.9M)
[12/15 12:45:22    374s]  ...processing cgNrb(cpu=0:00:00.1, mem=2786.9M)
[12/15 12:45:22    374s]  ...processing cgObs (cpu=0:00:00.1, mem=2786.9M)
[12/15 12:45:22    374s]  ...processing cgCon (cpu=0:00:00.1, mem=2786.9M)
[12/15 12:45:22    374s]  ...processing cgPdm (cpu=0:00:00.1, mem=2786.9M)
[12/15 12:45:22    374s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2786.9M)
[12/15 12:45:22    374s] ### Creating RouteCongInterface, started
[12/15 12:45:22    374s] 
[12/15 12:45:22    374s] Creating Lib Analyzer ...
[12/15 12:45:22    374s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/15 12:45:22    374s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/15 12:45:22    374s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/15 12:45:22    374s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/15 12:45:22    374s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/15 12:45:22    374s] 
[12/15 12:45:22    374s] {RT default_rc_corner 0 6 6 0}
[12/15 12:45:24    375s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:16 mem=2786.9M
[12/15 12:45:24    375s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:16 mem=2786.9M
[12/15 12:45:24    375s] Creating Lib Analyzer, finished. 
[12/15 12:45:24    375s] 
[12/15 12:45:24    375s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/15 12:45:24    375s] 
[12/15 12:45:24    375s] #optDebug: {0, 1.000}
[12/15 12:45:24    375s] ### Creating RouteCongInterface, finished
[12/15 12:45:27    379s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/15 12:45:27    379s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/15 12:45:27    379s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/15 12:45:27    379s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2896.4M, EPOCH TIME: 1671129927.030036
[12/15 12:45:27    379s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.004, MEM:2896.4M, EPOCH TIME: 1671129927.034164
[12/15 12:45:28    381s] +---------+---------+--------+--------+------------+--------+
[12/15 12:45:28    381s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/15 12:45:28    381s] +---------+---------+--------+--------+------------+--------+
[12/15 12:45:28    381s] |   72.79%|        -| -28.035|-963.104|   0:00:00.0| 2896.4M|
[12/15 12:45:28    381s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/15 12:45:28    381s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/15 12:45:28    381s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/15 12:45:31    386s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/15 12:45:31    386s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/15 12:45:31    386s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/15 12:45:31    386s] |   72.90%|      245| -28.035|-963.104|   0:00:03.0| 2904.4M|
[12/15 12:45:31    386s] +---------+---------+--------+--------+------------+--------+
[12/15 12:45:31    386s] 
[12/15 12:45:31    386s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:05.2 real=0:00:03.0 mem=2904.4M) ***
[12/15 12:45:31    386s] 
[12/15 12:45:31    386s] ###############################################################################
[12/15 12:45:31    386s] #
[12/15 12:45:31    386s] #  Large fanout net report:  
[12/15 12:45:31    386s] #     - there are 7 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/15 12:45:31    386s] #     - current density: 72.90
[12/15 12:45:31    386s] #
[12/15 12:45:31    386s] #  List of high fanout nets:
[12/15 12:45:31    386s] #        Net(1):  vproc_top_u_core_gen_regfile_ff_register_file_i/n1472: (fanouts = 198)
[12/15 12:45:31    386s] #        Net(2):  vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/n768: (fanouts = 99)
[12/15 12:45:31    386s] #        Net(3):  vproc_top_genblk4_vcache/way0/n3813: (fanouts = 87)
[12/15 12:45:31    386s] #        Net(4):  vproc_top_u_core_u_ibex_core_cs_registers_i/n2238: (fanouts = 78)
[12/15 12:45:31    386s] #        Net(5):  vproc_top_u_core_u_ibex_core_cs_registers_i/n2239: (fanouts = 78)
[12/15 12:45:31    386s] #        Net(6):  vproc_top_u_core_u_ibex_core_cs_registers_i/n2240: (fanouts = 78)
[12/15 12:45:31    386s] #        Net(7):  vproc_top_u_core_u_ibex_core_cs_registers_i/n2241: (fanouts = 78)
[12/15 12:45:31    386s] #
[12/15 12:45:31    386s] ###############################################################################
[12/15 12:45:31    386s] 
[12/15 12:45:31    386s] 
[12/15 12:45:31    386s] =======================================================================
[12/15 12:45:31    386s]                 Reasons for remaining drv violations
[12/15 12:45:31    386s] =======================================================================
[12/15 12:45:31    386s] *info: Total 7 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[12/15 12:45:31    386s] 
[12/15 12:45:31    386s] Total-nets :: 116317, Stn-nets :: 264, ratio :: 0.226966 %
[12/15 12:45:31    386s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2793.4M, EPOCH TIME: 1671129931.133337
[12/15 12:45:31    386s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.038, REAL:0.042, MEM:2551.4M, EPOCH TIME: 1671129931.175634
[12/15 12:45:31    386s] TotalInstCnt at PhyDesignMc Destruction: 113,118
[12/15 12:45:31    386s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.602034.1
[12/15 12:45:31    386s] *** DrvOpt #1 [finish] : cpu/real = 0:00:14.8/0:00:10.7 (1.4), totSession cpu/real = 0:06:26.4/0:04:56.9 (1.3), mem = 2551.4M
[12/15 12:45:31    386s] 
[12/15 12:45:31    386s] =============================================================================================
[12/15 12:45:31    386s]  Step TAT Report for DrvOpt #1                                                  21.10-p004_1
[12/15 12:45:31    386s] =============================================================================================
[12/15 12:45:31    386s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:45:31    386s] ---------------------------------------------------------------------------------------------
[12/15 12:45:31    386s] [ SlackTraversorInit     ]      1   0:00:00.8  (   7.5 % )     0:00:00.8 /  0:00:00.8    1.0
[12/15 12:45:31    386s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/15 12:45:31    386s] [ LibAnalyzerInit        ]      1   0:00:01.5  (  14.2 % )     0:00:01.5 /  0:00:01.5    1.0
[12/15 12:45:31    386s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:45:31    386s] [ PlacerInterfaceInit    ]      1   0:00:01.0  (   9.4 % )     0:00:01.0 /  0:00:01.4    1.4
[12/15 12:45:31    386s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   3.4 % )     0:00:01.9 /  0:00:01.9    1.0
[12/15 12:45:31    386s] [ SteinerInterfaceInit   ]      1   0:00:00.6  (   5.3 % )     0:00:00.6 /  0:00:00.6    1.0
[12/15 12:45:31    386s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:02.7 /  0:00:05.1    1.9
[12/15 12:45:31    386s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:45:31    386s] [ OptEval                ]      1   0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.6    2.4
[12/15 12:45:31    386s] [ OptCommit              ]      1   0:00:00.4  (   3.6 % )     0:00:00.4 /  0:00:00.4    1.0
[12/15 12:45:31    386s] [ PostCommitDelayUpdate  ]      1   0:00:00.2  (   1.6 % )     0:00:01.0 /  0:00:02.3    2.2
[12/15 12:45:31    386s] [ IncrDelayCalc          ]      9   0:00:00.9  (   8.1 % )     0:00:00.9 /  0:00:02.1    2.5
[12/15 12:45:31    386s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    1.1
[12/15 12:45:31    386s] [ IncrTimingUpdate       ]      1   0:00:01.0  (   9.4 % )     0:00:01.0 /  0:00:01.8    1.8
[12/15 12:45:31    386s] [ MISC                   ]          0:00:03.6  (  33.7 % )     0:00:03.6 /  0:00:04.9    1.4
[12/15 12:45:31    386s] ---------------------------------------------------------------------------------------------
[12/15 12:45:31    386s]  DrvOpt #1 TOTAL                    0:00:10.7  ( 100.0 % )     0:00:10.7 /  0:00:14.8    1.4
[12/15 12:45:31    386s] ---------------------------------------------------------------------------------------------
[12/15 12:45:31    386s] 
[12/15 12:45:31    386s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/15 12:45:31    386s] End: GigaOpt high fanout net optimization
[12/15 12:45:31    386s] Begin: GigaOpt DRV Optimization
[12/15 12:45:31    386s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 4 -largeScaleFixing -maxIter 2 -max_fanout -preCTS
[12/15 12:45:31    386s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:06:26.5/0:04:57.0 (1.3), mem = 2551.4M
[12/15 12:45:31    386s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/15 12:45:31    386s] Info: 11 clock nets excluded from IPO operation.
[12/15 12:45:31    386s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.602034.2
[12/15 12:45:31    386s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/15 12:45:31    386s] ### Creating PhyDesignMc. totSessionCpu=0:06:27 mem=2551.4M
[12/15 12:45:31    386s] OPERPROF: Starting DPlace-Init at level 1, MEM:2551.4M, EPOCH TIME: 1671129931.585074
[12/15 12:45:31    386s] z: 2, totalTracks: 1
[12/15 12:45:31    386s] z: 4, totalTracks: 1
[12/15 12:45:31    386s] z: 6, totalTracks: 1
[12/15 12:45:31    386s] z: 8, totalTracks: 1
[12/15 12:45:31    386s] #spOpts: VtWidth mergeVia=F 
[12/15 12:45:31    386s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2551.4M, EPOCH TIME: 1671129931.690134
[12/15 12:45:31    386s] 
[12/15 12:45:31    386s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:45:31    387s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.127, REAL:0.146, MEM:2551.4M, EPOCH TIME: 1671129931.836244
[12/15 12:45:31    387s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2551.4MB).
[12/15 12:45:31    387s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.293, MEM:2551.4M, EPOCH TIME: 1671129931.877607
[12/15 12:45:32    388s] TotalInstCnt at PhyDesignMc Initialization: 113,118
[12/15 12:45:32    388s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:28 mem=2560.2M
[12/15 12:45:32    388s] ### Creating RouteCongInterface, started
[12/15 12:45:33    388s] 
[12/15 12:45:33    388s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/15 12:45:33    388s] 
[12/15 12:45:33    388s] #optDebug: {0, 1.000}
[12/15 12:45:33    388s] ### Creating RouteCongInterface, finished
[12/15 12:45:35    392s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2749.0M, EPOCH TIME: 1671129935.883789
[12/15 12:45:35    392s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:2749.0M, EPOCH TIME: 1671129935.886488
[12/15 12:45:37    393s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 12:45:37    393s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/15 12:45:37    393s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 12:45:37    393s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/15 12:45:37    393s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 12:45:37    393s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/15 12:45:37    394s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/15 12:45:37    394s] Info: violation cost 680994.250000 (cap = 1970.587769, tran = 678847.000000, len = 0.000000, fanout load = 1.000000, fanout count = 174.000000, glitch 0.000000)
[12/15 12:45:37    394s] | 11931|127083|   -20.61|  1837|  1837|    -1.92|     1|     1|     0|     0|   -28.04|  -963.10|       0|       0|       0| 72.90%|          |         |
[12/15 12:46:23    479s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/15 12:46:23    480s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/15 12:46:23    480s] Info: violation cost 146.809830 (cap = 1.392462, tran = 145.417358, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 12:46:23    480s] |    20|   384|    -0.34|     8|     8|    -0.07|     0|     0|     0|     0|   -13.02|  -417.00|    1314|     160|    1718| 73.41%| 0:00:46.0|  2996.1M|
[12/15 12:46:26    484s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/15 12:46:26    484s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/15 12:46:26    484s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 12:46:26    484s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   -13.02|  -417.00|       2|       0|      18| 73.41%| 0:00:03.0|  2996.1M|
[12/15 12:46:26    484s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 12:46:26    484s] 
[12/15 12:46:26    484s] *** Finish DRV Fixing (cpu=0:01:32 real=0:00:51.0 mem=2996.1M) ***
[12/15 12:46:26    484s] 
[12/15 12:46:26    484s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2996.1M, EPOCH TIME: 1671129986.350747
[12/15 12:46:26    484s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.026, REAL:0.027, MEM:2991.1M, EPOCH TIME: 1671129986.377258
[12/15 12:46:26    484s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2991.1M, EPOCH TIME: 1671129986.412442
[12/15 12:46:26    484s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2991.1M, EPOCH TIME: 1671129986.412584
[12/15 12:46:26    484s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2991.1M, EPOCH TIME: 1671129986.532826
[12/15 12:46:26    484s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.136, REAL:0.144, MEM:2991.1M, EPOCH TIME: 1671129986.676675
[12/15 12:46:26    485s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2991.1M, EPOCH TIME: 1671129986.707987
[12/15 12:46:26    485s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.003, REAL:0.003, MEM:2991.1M, EPOCH TIME: 1671129986.710775
[12/15 12:46:26    485s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.276, REAL:0.298, MEM:2991.1M, EPOCH TIME: 1671129986.710919
[12/15 12:46:26    485s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.276, REAL:0.299, MEM:2991.1M, EPOCH TIME: 1671129986.710946
[12/15 12:46:26    485s] TDRefine: refinePlace mode is spiral
[12/15 12:46:26    485s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.602034.2
[12/15 12:46:26    485s] OPERPROF: Starting RefinePlace at level 1, MEM:2991.1M, EPOCH TIME: 1671129986.711076
[12/15 12:46:26    485s] *** Starting refinePlace (0:08:05 mem=2991.1M) ***
[12/15 12:46:26    485s] Total net bbox length = 2.289e+06 (1.173e+06 1.117e+06) (ext = 3.574e+03)
[12/15 12:46:26    485s] 
[12/15 12:46:26    485s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:46:26    485s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/15 12:46:26    485s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:46:26    485s] Enhanced MH flow has been turned off for floorplan mode.
[12/15 12:46:26    485s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/15 12:46:26    485s] Type 'man IMPSP-5140' for more detail.
[12/15 12:46:26    485s] **WARN: (IMPSP-315):	Found 127769 instances insts with no PG Term connections.
[12/15 12:46:26    485s] Type 'man IMPSP-315' for more detail.
[12/15 12:46:26    485s] (I)      Default power domain name = toplevel_498
[12/15 12:46:26    485s] .Default power domain name = toplevel_498
[12/15 12:46:26    485s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2991.1M, EPOCH TIME: 1671129986.953833
[12/15 12:46:26    485s] Starting refinePlace ...
[12/15 12:46:26    485s] Default power domain name = toplevel_498
[12/15 12:46:26    485s] .One DDP V2 for no tweak run.
[12/15 12:46:27    485s] Default power domain name = toplevel_498
[12/15 12:46:27    485s] .DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/15 12:46:27    485s] ** Cut row section cpu time 0:00:00.0.
[12/15 12:46:27    485s]    Spread Effort: high, pre-route mode, useDDP on.
[12/15 12:46:28    486s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:02.0, mem=3022.6MB) @(0:08:05 - 0:08:06).
[12/15 12:46:28    486s] Move report: preRPlace moves 7365 insts, mean move: 0.72 um, max move: 6.20 um 
[12/15 12:46:28    486s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unit_mux_genblk1_2__genblk1_unit_genblk1_div_state_ex3_q_reg_res_vaddr__1_): (711.80, 584.00) --> (707.60, 582.00)
[12/15 12:46:28    486s] 	Length: 31 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: EDFFQX0P5MA10TR
[12/15 12:46:28    486s] wireLenOptFixPriorityInst 0 inst fixed
[12/15 12:46:28    486s] 
[12/15 12:46:28    486s] Running Spiral MT with 4 threads  fetchWidth=441 
[12/15 12:46:30    488s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/15 12:46:30    488s] [CPU] RefinePlace/Spiral (cpu=0:00:00.7, real=0:00:01.0)
[12/15 12:46:30    488s] [CPU] RefinePlace/Commit (cpu=0:00:01.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/15 12:46:30    488s] [CPU] RefinePlace/Legalization (cpu=0:00:02.5, real=0:00:02.0, mem=3022.6MB) @(0:08:06 - 0:08:09).
[12/15 12:46:30    488s] Move report: Detail placement moves 7365 insts, mean move: 0.72 um, max move: 6.20 um 
[12/15 12:46:30    488s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unit_mux_genblk1_2__genblk1_unit_genblk1_div_state_ex3_q_reg_res_vaddr__1_): (711.80, 584.00) --> (707.60, 582.00)
[12/15 12:46:30    488s] 	Runtime: CPU: 0:00:03.7 REAL: 0:00:04.0 MEM: 3022.6MB
[12/15 12:46:30    488s] Statistics of distance of Instance movement in refine placement:
[12/15 12:46:30    488s]   maximum (X+Y) =         6.20 um
[12/15 12:46:30    488s]   inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unit_mux_genblk1_2__genblk1_unit_genblk1_div_state_ex3_q_reg_res_vaddr__1_) with max move: (711.8, 584) -> (707.6, 582)
[12/15 12:46:30    488s]   mean    (X+Y) =         0.72 um
[12/15 12:46:30    488s] Summary Report:
[12/15 12:46:30    488s] Instances move: 7365 (out of 114594 movable)
[12/15 12:46:30    488s] Instances flipped: 0
[12/15 12:46:30    488s] Mean displacement: 0.72 um
[12/15 12:46:30    488s] Max displacement: 6.20 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unit_mux_genblk1_2__genblk1_unit_genblk1_div_state_ex3_q_reg_res_vaddr__1_) (711.8, 584) -> (707.6, 582)
[12/15 12:46:30    488s] 	Length: 31 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: EDFFQX0P5MA10TR
[12/15 12:46:30    488s] Total instances moved : 7365
[12/15 12:46:30    489s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.748, REAL:3.450, MEM:3022.6M, EPOCH TIME: 1671129990.403386
[12/15 12:46:30    489s] Total net bbox length = 2.292e+06 (1.175e+06 1.117e+06) (ext = 3.575e+03)
[12/15 12:46:30    489s] Runtime: CPU: 0:00:04.0 REAL: 0:00:04.0 MEM: 3022.6MB
[12/15 12:46:30    489s] [CPU] RefinePlace/total (cpu=0:00:04.0, real=0:00:04.0, mem=3022.6MB) @(0:08:05 - 0:08:09).
[12/15 12:46:30    489s] *** Finished refinePlace (0:08:09 mem=3022.6M) ***
[12/15 12:46:30    489s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.602034.2
[12/15 12:46:30    489s] OPERPROF: Finished RefinePlace at level 1, CPU:4.045, REAL:3.771, MEM:3022.6M, EPOCH TIME: 1671129990.481988
[12/15 12:46:31    489s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3022.6M, EPOCH TIME: 1671129991.061198
[12/15 12:46:31    489s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.023, MEM:2993.6M, EPOCH TIME: 1671129991.084155
[12/15 12:46:31    489s] *** maximum move = 6.20 um ***
[12/15 12:46:31    489s] *** Finished re-routing un-routed nets (2993.6M) ***
[12/15 12:46:31    489s] OPERPROF: Starting DPlace-Init at level 1, MEM:2993.6M, EPOCH TIME: 1671129991.330008
[12/15 12:46:31    489s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2993.6M, EPOCH TIME: 1671129991.442319
[12/15 12:46:31    490s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.149, REAL:0.152, MEM:2993.6M, EPOCH TIME: 1671129991.593982
[12/15 12:46:31    490s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2993.6M, EPOCH TIME: 1671129991.624242
[12/15 12:46:31    490s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.003, REAL:0.003, MEM:2993.6M, EPOCH TIME: 1671129991.627024
[12/15 12:46:31    490s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.289, REAL:0.297, MEM:2993.6M, EPOCH TIME: 1671129991.627152
[12/15 12:46:32    491s] 
[12/15 12:46:32    491s] *** Finish Physical Update (cpu=0:00:06.7 real=0:00:06.0 mem=2993.6M) ***
[12/15 12:46:33    492s] Total-nets :: 117793, Stn-nets :: 272, ratio :: 0.230914 %
[12/15 12:46:33    492s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2883.3M, EPOCH TIME: 1671129993.284296
[12/15 12:46:33    492s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.034, REAL:0.035, MEM:2675.3M, EPOCH TIME: 1671129993.319220
[12/15 12:46:33    492s] TotalInstCnt at PhyDesignMc Destruction: 114,594
[12/15 12:46:33    492s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.602034.2
[12/15 12:46:33    492s] *** DrvOpt #2 [finish] : cpu/real = 0:01:45.8/0:01:02.1 (1.7), totSession cpu/real = 0:08:12.3/0:05:59.1 (1.4), mem = 2675.3M
[12/15 12:46:33    492s] 
[12/15 12:46:33    492s] =============================================================================================
[12/15 12:46:33    492s]  Step TAT Report for DrvOpt #2                                                  21.10-p004_1
[12/15 12:46:33    492s] =============================================================================================
[12/15 12:46:33    492s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:46:33    492s] ---------------------------------------------------------------------------------------------
[12/15 12:46:33    492s] [ SlackTraversorInit     ]      2   0:00:01.8  (   2.8 % )     0:00:01.8 /  0:00:01.6    0.9
[12/15 12:46:33    492s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:46:33    492s] [ PlacerInterfaceInit    ]      1   0:00:01.1  (   1.8 % )     0:00:01.1 /  0:00:01.5    1.3
[12/15 12:46:33    492s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.0
[12/15 12:46:33    492s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:46:33    492s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:47.9 /  0:01:29.0    1.9
[12/15 12:46:33    492s] [ OptGetWeight           ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:46:33    492s] [ OptEval                ]     14   0:00:05.5  (   8.9 % )     0:00:05.5 /  0:00:13.7    2.5
[12/15 12:46:33    492s] [ OptCommit              ]     14   0:00:02.0  (   3.2 % )     0:00:02.0 /  0:00:01.9    1.0
[12/15 12:46:33    492s] [ PostCommitDelayUpdate  ]     12   0:00:03.6  (   5.8 % )     0:00:24.7 /  0:00:54.3    2.2
[12/15 12:46:33    492s] [ IncrDelayCalc          ]    970   0:00:21.1  (  34.0 % )     0:00:21.1 /  0:00:50.7    2.4
[12/15 12:46:33    492s] [ DrvFindVioNets         ]      3   0:00:01.1  (   1.7 % )     0:00:01.1 /  0:00:01.6    1.5
[12/15 12:46:33    492s] [ DrvComputeSummary      ]      3   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.3
[12/15 12:46:33    492s] [ RefinePlace            ]      1   0:00:06.1  (   9.8 % )     0:00:06.1 /  0:00:06.7    1.1
[12/15 12:46:33    492s] [ IncrTimingUpdate       ]     12   0:00:15.6  (  25.2 % )     0:00:15.6 /  0:00:19.0    1.2
[12/15 12:46:33    492s] [ MISC                   ]          0:00:03.7  (   5.9 % )     0:00:03.7 /  0:00:04.8    1.3
[12/15 12:46:33    492s] ---------------------------------------------------------------------------------------------
[12/15 12:46:33    492s]  DrvOpt #2 TOTAL                    0:01:02.1  ( 100.0 % )     0:01:02.1 /  0:01:45.8    1.7
[12/15 12:46:33    492s] ---------------------------------------------------------------------------------------------
[12/15 12:46:33    492s] 
[12/15 12:46:33    492s] End: GigaOpt DRV Optimization
[12/15 12:46:33    492s] GigaOpt: Cleaning up trial route
[12/15 12:46:33    492s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2675.3M, EPOCH TIME: 1671129993.320909
[12/15 12:46:33    492s] All LLGs are deleted
[12/15 12:46:33    492s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2675.3M, EPOCH TIME: 1671129993.320960
[12/15 12:46:33    492s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.008, REAL:0.008, MEM:2675.3M, EPOCH TIME: 1671129993.329023
[12/15 12:46:33    492s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.009, REAL:0.009, MEM:2675.3M, EPOCH TIME: 1671129993.329974
[12/15 12:46:33    492s] ### Creating LA Mngr. totSessionCpu=0:08:13 mem=2675.3M
[12/15 12:46:33    492s] ### Creating LA Mngr, finished. totSessionCpu=0:08:13 mem=2675.3M
[12/15 12:46:33    492s] Started Early Global Route kernel ( Curr Mem: 2675.33 MB )
[12/15 12:46:33    492s] (I)      ==================== Layers =====================
[12/15 12:46:33    492s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:46:33    492s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/15 12:46:33    492s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:46:33    492s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/15 12:46:33    492s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/15 12:46:33    492s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/15 12:46:33    492s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/15 12:46:33    492s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/15 12:46:33    492s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/15 12:46:33    492s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/15 12:46:33    492s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/15 12:46:33    492s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/15 12:46:33    492s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/15 12:46:33    492s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/15 12:46:33    492s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/15 12:46:33    492s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/15 12:46:33    492s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/15 12:46:33    492s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/15 12:46:33    492s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/15 12:46:33    492s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/15 12:46:33    492s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:46:33    492s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/15 12:46:33    492s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/15 12:46:33    492s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/15 12:46:33    492s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/15 12:46:33    492s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/15 12:46:33    492s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:46:33    492s] (I)      Started Import and model ( Curr Mem: 2675.33 MB )
[12/15 12:46:33    492s] (I)      Default power domain name = toplevel_498
[12/15 12:46:33    492s] .== Non-default Options ==
[12/15 12:46:34    493s] (I)      Maximum routing layer                              : 6
[12/15 12:46:34    493s] (I)      Number of threads                                  : 4
[12/15 12:46:34    493s] (I)      Method to set GCell size                           : row
[12/15 12:46:34    493s] (I)      Counted 10662 PG shapes. We will not process PG shapes layer by layer.
[12/15 12:46:34    493s] (I)      Use row-based GCell size
[12/15 12:46:34    493s] (I)      Use row-based GCell align
[12/15 12:46:34    493s] (I)      layer 0 area = 168000
[12/15 12:46:34    493s] (I)      layer 1 area = 208000
[12/15 12:46:34    493s] (I)      layer 2 area = 208000
[12/15 12:46:34    493s] (I)      layer 3 area = 208000
[12/15 12:46:34    493s] (I)      layer 4 area = 208000
[12/15 12:46:34    493s] (I)      layer 5 area = 208000
[12/15 12:46:34    493s] (I)      GCell unit size   : 4000
[12/15 12:46:34    493s] (I)      GCell multiplier  : 1
[12/15 12:46:34    493s] (I)      GCell row height  : 4000
[12/15 12:46:34    493s] (I)      Actual row height : 4000
[12/15 12:46:34    493s] (I)      GCell align ref   : 300000 300000
[12/15 12:46:34    493s] [NR-eGR] Track table information for default rule: 
[12/15 12:46:34    493s] [NR-eGR] M1 has no routable track
[12/15 12:46:34    493s] [NR-eGR] M2 has single uniform track structure
[12/15 12:46:34    493s] [NR-eGR] M3 has single uniform track structure
[12/15 12:46:34    493s] [NR-eGR] M4 has single uniform track structure
[12/15 12:46:34    493s] [NR-eGR] M5 has single uniform track structure
[12/15 12:46:34    493s] [NR-eGR] M6 has single uniform track structure
[12/15 12:46:34    493s] (I)      =============== Default via ================
[12/15 12:46:34    493s] (I)      +---+------------------+-------------------+
[12/15 12:46:34    493s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/15 12:46:34    493s] (I)      +---+------------------+-------------------+
[12/15 12:46:34    493s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/15 12:46:34    493s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/15 12:46:34    493s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/15 12:46:34    493s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/15 12:46:34    493s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/15 12:46:34    493s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/15 12:46:34    493s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/15 12:46:34    493s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/15 12:46:34    493s] (I)      +---+------------------+-------------------+
[12/15 12:46:34    493s] [NR-eGR] Read 17904 PG shapes
[12/15 12:46:34    493s] [NR-eGR] Read 0 clock shapes
[12/15 12:46:34    493s] [NR-eGR] Read 0 other shapes
[12/15 12:46:34    493s] [NR-eGR] #Routing Blockages  : 0
[12/15 12:46:34    493s] [NR-eGR] #Instance Blockages : 0
[12/15 12:46:34    493s] [NR-eGR] #PG Blockages       : 17904
[12/15 12:46:34    493s] [NR-eGR] #Halo Blockages     : 0
[12/15 12:46:34    493s] [NR-eGR] #Boundary Blockages : 0
[12/15 12:46:34    493s] [NR-eGR] #Clock Blockages    : 0
[12/15 12:46:34    493s] [NR-eGR] #Other Blockages    : 0
[12/15 12:46:34    493s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 12:46:34    493s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/15 12:46:34    493s] [NR-eGR] Read 117793 nets ( ignored 0 )
[12/15 12:46:34    493s] (I)      early_global_route_priority property id does not exist.
[12/15 12:46:34    493s] (I)      Read Num Blocks=17904  Num Prerouted Wires=0  Num CS=0
[12/15 12:46:34    493s] (I)      Layer 1 (V) : #blockages 5112 : #preroutes 0
[12/15 12:46:34    493s] (I)      Layer 2 (H) : #blockages 5112 : #preroutes 0
[12/15 12:46:34    493s] (I)      Layer 3 (V) : #blockages 5112 : #preroutes 0
[12/15 12:46:34    493s] (I)      Layer 4 (H) : #blockages 2568 : #preroutes 0
[12/15 12:46:34    493s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/15 12:46:34    493s] (I)      Number of ignored nets                =      0
[12/15 12:46:34    493s] (I)      Number of connected nets              =      0
[12/15 12:46:34    493s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/15 12:46:34    493s] (I)      Number of clock nets                  =     11.  Ignored: No
[12/15 12:46:34    493s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 12:46:34    493s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 12:46:34    493s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 12:46:34    493s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 12:46:34    493s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 12:46:34    493s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/15 12:46:34    493s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/15 12:46:34    493s] [NR-eGR] There are 11 clock nets ( 0 with NDR ).
[12/15 12:46:34    493s] (I)      Ndr track 0 does not exist
[12/15 12:46:34    493s] (I)      ---------------------Grid Graph Info--------------------
[12/15 12:46:34    493s] (I)      Routing area        : (0, 0) - (2300000, 2300000)
[12/15 12:46:34    493s] (I)      Core area           : (300000, 300000) - (2000000, 2000000)
[12/15 12:46:34    493s] (I)      Site width          :   400  (dbu)
[12/15 12:46:34    493s] (I)      Row height          :  4000  (dbu)
[12/15 12:46:34    493s] (I)      GCell row height    :  4000  (dbu)
[12/15 12:46:34    493s] (I)      GCell width         :  4000  (dbu)
[12/15 12:46:34    493s] (I)      GCell height        :  4000  (dbu)
[12/15 12:46:34    493s] (I)      Grid                :   575   575     6
[12/15 12:46:34    493s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/15 12:46:34    493s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/15 12:46:34    493s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/15 12:46:34    493s] (I)      Default wire width  :   180   200   200   200   200   200
[12/15 12:46:34    493s] (I)      Default wire space  :   180   200   200   200   200   200
[12/15 12:46:34    493s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/15 12:46:34    493s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/15 12:46:34    493s] (I)      First track coord   :     0   200   200   200   200   200
[12/15 12:46:34    493s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/15 12:46:34    493s] (I)      Total num of tracks :     0  5750  5750  5750  5750  5750
[12/15 12:46:34    493s] (I)      Num of masks        :     1     1     1     1     1     1
[12/15 12:46:34    493s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/15 12:46:34    493s] (I)      --------------------------------------------------------
[12/15 12:46:34    493s] 
[12/15 12:46:34    493s] [NR-eGR] ============ Routing rule table ============
[12/15 12:46:34    493s] [NR-eGR] Rule id: 0  Nets: 117793
[12/15 12:46:34    493s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/15 12:46:34    493s] (I)                    Layer    2    3    4    5    6 
[12/15 12:46:34    493s] (I)                    Pitch  400  400  400  400  400 
[12/15 12:46:34    493s] (I)             #Used tracks    1    1    1    1    1 
[12/15 12:46:34    493s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 12:46:34    493s] [NR-eGR] ========================================
[12/15 12:46:34    493s] [NR-eGR] 
[12/15 12:46:34    493s] (I)      =============== Blocked Tracks ===============
[12/15 12:46:34    493s] (I)      +-------+---------+----------+---------------+
[12/15 12:46:34    493s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 12:46:34    493s] (I)      +-------+---------+----------+---------------+
[12/15 12:46:34    493s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 12:46:34    493s] (I)      |     2 | 3306250 |    33654 |         1.02% |
[12/15 12:46:34    493s] (I)      |     3 | 3306250 |    17040 |         0.52% |
[12/15 12:46:34    493s] (I)      |     4 | 3306250 |    33654 |         1.02% |
[12/15 12:46:34    493s] (I)      |     5 | 3306250 |    76554 |         2.32% |
[12/15 12:46:34    493s] (I)      |     6 | 3306250 |        0 |         0.00% |
[12/15 12:46:34    493s] (I)      +-------+---------+----------+---------------+
[12/15 12:46:34    493s] (I)      Finished Import and model ( CPU: 0.99 sec, Real: 1.04 sec, Curr Mem: 2759.44 MB )
[12/15 12:46:34    493s] (I)      Reset routing kernel
[12/15 12:46:34    493s] (I)      Started Global Routing ( Curr Mem: 2759.44 MB )
[12/15 12:46:34    493s] (I)      totalPins=458439  totalGlobalPin=446231 (97.34%)
[12/15 12:46:34    493s] (I)      total 2D Cap : 16453344 = (6558876 H, 9894468 V)
[12/15 12:46:34    493s] [NR-eGR] Layer group 1: route 117793 net(s) in layer range [2, 6]
[12/15 12:46:34    493s] (I)      
[12/15 12:46:34    493s] (I)      ============  Phase 1a Route ============
[12/15 12:46:35    494s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/15 12:46:35    494s] (I)      Usage: 1474235 = (752833 H, 721402 V) = (11.48% H, 7.29% V) = (1.506e+06um H, 1.443e+06um V)
[12/15 12:46:35    494s] (I)      
[12/15 12:46:35    494s] (I)      ============  Phase 1b Route ============
[12/15 12:46:36    495s] (I)      Usage: 1474297 = (752846 H, 721451 V) = (11.48% H, 7.29% V) = (1.506e+06um H, 1.443e+06um V)
[12/15 12:46:36    495s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.948594e+06um
[12/15 12:46:36    495s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/15 12:46:36    495s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/15 12:46:36    495s] (I)      
[12/15 12:46:36    495s] (I)      ============  Phase 1c Route ============
[12/15 12:46:36    495s] (I)      Level2 Grid: 115 x 115
[12/15 12:46:36    495s] (I)      Usage: 1474297 = (752846 H, 721451 V) = (11.48% H, 7.29% V) = (1.506e+06um H, 1.443e+06um V)
[12/15 12:46:36    495s] (I)      
[12/15 12:46:36    495s] (I)      ============  Phase 1d Route ============
[12/15 12:46:36    495s] (I)      Usage: 1474336 = (752849 H, 721487 V) = (11.48% H, 7.29% V) = (1.506e+06um H, 1.443e+06um V)
[12/15 12:46:36    495s] (I)      
[12/15 12:46:36    495s] (I)      ============  Phase 1e Route ============
[12/15 12:46:36    495s] (I)      Usage: 1474336 = (752849 H, 721487 V) = (11.48% H, 7.29% V) = (1.506e+06um H, 1.443e+06um V)
[12/15 12:46:36    495s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.948672e+06um
[12/15 12:46:36    495s] (I)      
[12/15 12:46:36    495s] (I)      ============  Phase 1l Route ============
[12/15 12:46:37    496s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/15 12:46:37    496s] (I)      Layer  2:    3290404    640220        22           0     3300500    ( 0.00%) 
[12/15 12:46:37    496s] (I)      Layer  3:    3288572    630913        17           0     3300500    ( 0.00%) 
[12/15 12:46:37    496s] (I)      Layer  4:    3290404    250845         0           0     3300500    ( 0.00%) 
[12/15 12:46:37    496s] (I)      Layer  5:    3261516    139815       131           0     3300500    ( 0.00%) 
[12/15 12:46:37    496s] (I)      Layer  6:    3300500     12942         0           0     3300500    ( 0.00%) 
[12/15 12:46:37    496s] (I)      Total:      16431396   1674735       170           0    16502500    ( 0.00%) 
[12/15 12:46:37    496s] (I)      
[12/15 12:46:37    496s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/15 12:46:37    496s] [NR-eGR]                        OverCon           OverCon            
[12/15 12:46:37    496s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/15 12:46:37    496s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/15 12:46:37    496s] [NR-eGR] ---------------------------------------------------------------
[12/15 12:46:37    496s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:46:37    496s] [NR-eGR]      M2 ( 2)        19( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/15 12:46:37    496s] [NR-eGR]      M3 ( 3)        16( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:46:37    496s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:46:37    496s] [NR-eGR]      M5 ( 5)        83( 0.03%)         9( 0.00%)   ( 0.03%) 
[12/15 12:46:37    496s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:46:37    496s] [NR-eGR] ---------------------------------------------------------------
[12/15 12:46:37    496s] [NR-eGR]        Total       118( 0.01%)         9( 0.00%)   ( 0.01%) 
[12/15 12:46:37    496s] [NR-eGR] 
[12/15 12:46:37    496s] (I)      Finished Global Routing ( CPU: 3.29 sec, Real: 2.61 sec, Curr Mem: 2834.18 MB )
[12/15 12:46:37    496s] (I)      total 2D Cap : 16459742 = (6561440 H, 9898302 V)
[12/15 12:46:37    496s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/15 12:46:37    496s] (I)      ============= Track Assignment ============
[12/15 12:46:37    496s] (I)      Started Track Assignment (4T) ( Curr Mem: 2834.18 MB )
[12/15 12:46:37    496s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/15 12:46:37    496s] (I)      Run Multi-thread track assignment
[12/15 12:46:38    499s] (I)      Finished Track Assignment (4T) ( CPU: 2.49 sec, Real: 1.06 sec, Curr Mem: 2834.18 MB )
[12/15 12:46:38    499s] (I)      Started Export ( Curr Mem: 2834.18 MB )
[12/15 12:46:38    500s] [NR-eGR]             Length (um)     Vias 
[12/15 12:46:38    500s] [NR-eGR] ---------------------------------
[12/15 12:46:38    500s] [NR-eGR]  M1  (1H)             0   458420 
[12/15 12:46:38    500s] [NR-eGR]  M2  (2V)       1005999   703402 
[12/15 12:46:38    500s] [NR-eGR]  M3  (3H)       1262482    58223 
[12/15 12:46:38    500s] [NR-eGR]  M4  (4V)        494688    16894 
[12/15 12:46:38    500s] [NR-eGR]  M5  (5H)        280268      874 
[12/15 12:46:38    500s] [NR-eGR]  M6  (6V)         25960        0 
[12/15 12:46:38    500s] [NR-eGR]  M7  (7H)             0        0 
[12/15 12:46:38    500s] [NR-eGR]  M8  (8V)             0        0 
[12/15 12:46:38    500s] [NR-eGR]  M9  (9H)             0        0 
[12/15 12:46:38    500s] [NR-eGR] ---------------------------------
[12/15 12:46:38    500s] [NR-eGR]      Total      3069396  1237813 
[12/15 12:46:38    500s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:46:38    500s] [NR-eGR] Total half perimeter of net bounding box: 2292048um
[12/15 12:46:38    500s] [NR-eGR] Total length: 3069396um, number of vias: 1237813
[12/15 12:46:38    500s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:46:38    500s] [NR-eGR] Total eGR-routed clock nets wire length: 116318um, number of vias: 86562
[12/15 12:46:38    500s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:46:39    501s] (I)      Finished Export ( CPU: 1.99 sec, Real: 1.51 sec, Curr Mem: 2823.66 MB )
[12/15 12:46:39    501s] [NR-eGR] Finished Early Global Route kernel ( CPU: 8.93 sec, Real: 6.39 sec, Curr Mem: 2823.66 MB )
[12/15 12:46:39    501s] (I)      ======================================== Runtime Summary ========================================
[12/15 12:46:39    501s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/15 12:46:39    501s] (I)      -------------------------------------------------------------------------------------------------
[12/15 12:46:39    501s] (I)       Early Global Route kernel                   100.00%  102.79 sec  109.19 sec  6.39 sec  8.93 sec 
[12/15 12:46:39    501s] (I)       +-Import and model                           16.32%  102.79 sec  103.84 sec  1.04 sec  0.99 sec 
[12/15 12:46:39    501s] (I)       | +-Create place DB                          10.29%  102.79 sec  103.45 sec  0.66 sec  0.62 sec 
[12/15 12:46:39    501s] (I)       | | +-Import place data                      10.29%  102.79 sec  103.45 sec  0.66 sec  0.62 sec 
[12/15 12:46:39    501s] (I)       | | | +-Read instances and placement          3.20%  102.79 sec  103.00 sec  0.20 sec  0.19 sec 
[12/15 12:46:39    501s] (I)       | | | +-Read nets                             7.08%  103.00 sec  103.45 sec  0.45 sec  0.43 sec 
[12/15 12:46:39    501s] (I)       | +-Create route DB                           5.21%  103.45 sec  103.78 sec  0.33 sec  0.33 sec 
[12/15 12:46:39    501s] (I)       | | +-Import route data (4T)                  5.20%  103.45 sec  103.78 sec  0.33 sec  0.32 sec 
[12/15 12:46:39    501s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.46%  103.46 sec  103.49 sec  0.03 sec  0.03 sec 
[12/15 12:46:39    501s] (I)       | | | | +-Read routing blockages              0.00%  103.46 sec  103.46 sec  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)       | | | | +-Read instance blockages             0.41%  103.46 sec  103.48 sec  0.03 sec  0.03 sec 
[12/15 12:46:39    501s] (I)       | | | | +-Read PG blockages                   0.04%  103.48 sec  103.49 sec  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)       | | | | +-Read clock blockages                0.00%  103.49 sec  103.49 sec  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)       | | | | +-Read other blockages                0.00%  103.49 sec  103.49 sec  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)       | | | | +-Read boundary cut boxes             0.00%  103.49 sec  103.49 sec  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)       | | | +-Read blackboxes                       0.00%  103.49 sec  103.49 sec  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)       | | | +-Read prerouted                        0.08%  103.49 sec  103.49 sec  0.01 sec  0.01 sec 
[12/15 12:46:39    501s] (I)       | | | +-Read unlegalized nets                 0.48%  103.49 sec  103.52 sec  0.03 sec  0.03 sec 
[12/15 12:46:39    501s] (I)       | | | +-Read nets                             0.86%  103.52 sec  103.58 sec  0.05 sec  0.05 sec 
[12/15 12:46:39    501s] (I)       | | | +-Set up via pillars                    0.03%  103.59 sec  103.59 sec  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)       | | | +-Initialize 3D grid graph              0.03%  103.60 sec  103.60 sec  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)       | | | +-Model blockage capacity               2.60%  103.60 sec  103.77 sec  0.17 sec  0.16 sec 
[12/15 12:46:39    501s] (I)       | | | | +-Initialize 3D capacity              2.52%  103.60 sec  103.77 sec  0.16 sec  0.16 sec 
[12/15 12:46:39    501s] (I)       | +-Read aux data                             0.00%  103.78 sec  103.78 sec  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)       | +-Others data preparation                   0.20%  103.78 sec  103.80 sec  0.01 sec  0.01 sec 
[12/15 12:46:39    501s] (I)       | +-Create route kernel                       0.21%  103.80 sec  103.81 sec  0.01 sec  0.01 sec 
[12/15 12:46:39    501s] (I)       +-Global Routing                             40.83%  103.84 sec  106.45 sec  2.61 sec  3.29 sec 
[12/15 12:46:39    501s] (I)       | +-Initialization                            0.64%  103.84 sec  103.88 sec  0.04 sec  0.04 sec 
[12/15 12:46:39    501s] (I)       | +-Net group 1                              39.30%  103.88 sec  106.40 sec  2.51 sec  3.20 sec 
[12/15 12:46:39    501s] (I)       | | +-Generate topology (4T)                  2.83%  103.88 sec  104.06 sec  0.18 sec  0.20 sec 
[12/15 12:46:39    501s] (I)       | | +-Phase 1a                               13.78%  104.11 sec  104.99 sec  0.88 sec  1.15 sec 
[12/15 12:46:39    501s] (I)       | | | +-Pattern routing (4T)                 10.68%  104.11 sec  104.79 sec  0.68 sec  0.95 sec 
[12/15 12:46:39    501s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.54%  104.79 sec  104.89 sec  0.10 sec  0.10 sec 
[12/15 12:46:39    501s] (I)       | | | +-Add via demand to 2D                  1.55%  104.89 sec  104.99 sec  0.10 sec  0.10 sec 
[12/15 12:46:39    501s] (I)       | | +-Phase 1b                                3.36%  104.99 sec  105.21 sec  0.22 sec  0.26 sec 
[12/15 12:46:39    501s] (I)       | | | +-Monotonic routing (4T)                3.31%  104.99 sec  105.20 sec  0.21 sec  0.25 sec 
[12/15 12:46:39    501s] (I)       | | +-Phase 1c                                0.73%  105.21 sec  105.25 sec  0.05 sec  0.05 sec 
[12/15 12:46:39    501s] (I)       | | | +-Two level Routing                     0.73%  105.21 sec  105.25 sec  0.05 sec  0.05 sec 
[12/15 12:46:39    501s] (I)       | | | | +-Two Level Routing (Regular)         0.48%  105.21 sec  105.24 sec  0.03 sec  0.03 sec 
[12/15 12:46:39    501s] (I)       | | | | +-Two Level Routing (Strong)          0.17%  105.24 sec  105.25 sec  0.01 sec  0.01 sec 
[12/15 12:46:39    501s] (I)       | | +-Phase 1d                                7.92%  105.25 sec  105.76 sec  0.51 sec  0.49 sec 
[12/15 12:46:39    501s] (I)       | | | +-Detoured routing                      7.91%  105.25 sec  105.76 sec  0.51 sec  0.49 sec 
[12/15 12:46:39    501s] (I)       | | +-Phase 1e                                0.03%  105.76 sec  105.76 sec  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)       | | | +-Route legalization                    0.00%  105.76 sec  105.76 sec  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)       | | +-Phase 1l                                9.92%  105.76 sec  106.40 sec  0.63 sec  1.00 sec 
[12/15 12:46:39    501s] (I)       | | | +-Layer assignment (4T)                 9.57%  105.78 sec  106.40 sec  0.61 sec  0.98 sec 
[12/15 12:46:39    501s] (I)       | +-Clean cong LA                             0.00%  106.40 sec  106.40 sec  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)       +-Export 3D cong map                          1.23%  106.45 sec  106.53 sec  0.08 sec  0.08 sec 
[12/15 12:46:39    501s] (I)       | +-Export 2D cong map                        0.20%  106.51 sec  106.53 sec  0.01 sec  0.01 sec 
[12/15 12:46:39    501s] (I)       +-Extract Global 3D Wires                     0.53%  106.53 sec  106.57 sec  0.03 sec  0.03 sec 
[12/15 12:46:39    501s] (I)       +-Track Assignment (4T)                      16.62%  106.57 sec  107.63 sec  1.06 sec  2.49 sec 
[12/15 12:46:39    501s] (I)       | +-Initialization                            0.12%  106.57 sec  106.58 sec  0.01 sec  0.01 sec 
[12/15 12:46:39    501s] (I)       | +-Track Assignment Kernel                  16.17%  106.58 sec  107.61 sec  1.03 sec  2.46 sec 
[12/15 12:46:39    501s] (I)       | +-Free Memory                               0.01%  107.63 sec  107.63 sec  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)       +-Export                                     23.58%  107.63 sec  109.14 sec  1.51 sec  1.99 sec 
[12/15 12:46:39    501s] (I)       | +-Export DB wires                           5.61%  107.63 sec  107.99 sec  0.36 sec  0.74 sec 
[12/15 12:46:39    501s] (I)       | | +-Export all nets (4T)                    4.03%  107.67 sec  107.93 sec  0.26 sec  0.56 sec 
[12/15 12:46:39    501s] (I)       | | +-Set wire vias (4T)                      0.91%  107.93 sec  107.99 sec  0.06 sec  0.14 sec 
[12/15 12:46:39    501s] (I)       | +-Report wirelength                         3.29%  107.99 sec  108.20 sec  0.21 sec  0.21 sec 
[12/15 12:46:39    501s] (I)       | +-Update net boxes                          1.67%  108.20 sec  108.31 sec  0.11 sec  0.24 sec 
[12/15 12:46:39    501s] (I)       | +-Update timing                            13.00%  108.31 sec  109.14 sec  0.83 sec  0.80 sec 
[12/15 12:46:39    501s] (I)       +-Postprocess design                          0.00%  109.14 sec  109.14 sec  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)      ======================= Summary by functions ========================
[12/15 12:46:39    501s] (I)       Lv  Step                                      %      Real       CPU 
[12/15 12:46:39    501s] (I)      ---------------------------------------------------------------------
[12/15 12:46:39    501s] (I)        0  Early Global Route kernel           100.00%  6.39 sec  8.93 sec 
[12/15 12:46:39    501s] (I)        1  Global Routing                       40.83%  2.61 sec  3.29 sec 
[12/15 12:46:39    501s] (I)        1  Export                               23.58%  1.51 sec  1.99 sec 
[12/15 12:46:39    501s] (I)        1  Track Assignment (4T)                16.62%  1.06 sec  2.49 sec 
[12/15 12:46:39    501s] (I)        1  Import and model                     16.32%  1.04 sec  0.99 sec 
[12/15 12:46:39    501s] (I)        1  Export 3D cong map                    1.23%  0.08 sec  0.08 sec 
[12/15 12:46:39    501s] (I)        1  Extract Global 3D Wires               0.53%  0.03 sec  0.03 sec 
[12/15 12:46:39    501s] (I)        1  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)        2  Net group 1                          39.30%  2.51 sec  3.20 sec 
[12/15 12:46:39    501s] (I)        2  Track Assignment Kernel              16.17%  1.03 sec  2.46 sec 
[12/15 12:46:39    501s] (I)        2  Update timing                        13.00%  0.83 sec  0.80 sec 
[12/15 12:46:39    501s] (I)        2  Create place DB                      10.29%  0.66 sec  0.62 sec 
[12/15 12:46:39    501s] (I)        2  Export DB wires                       5.61%  0.36 sec  0.74 sec 
[12/15 12:46:39    501s] (I)        2  Create route DB                       5.21%  0.33 sec  0.33 sec 
[12/15 12:46:39    501s] (I)        2  Report wirelength                     3.29%  0.21 sec  0.21 sec 
[12/15 12:46:39    501s] (I)        2  Update net boxes                      1.67%  0.11 sec  0.24 sec 
[12/15 12:46:39    501s] (I)        2  Initialization                        0.76%  0.05 sec  0.05 sec 
[12/15 12:46:39    501s] (I)        2  Create route kernel                   0.21%  0.01 sec  0.01 sec 
[12/15 12:46:39    501s] (I)        2  Others data preparation               0.20%  0.01 sec  0.01 sec 
[12/15 12:46:39    501s] (I)        2  Export 2D cong map                    0.20%  0.01 sec  0.01 sec 
[12/15 12:46:39    501s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)        3  Phase 1a                             13.78%  0.88 sec  1.15 sec 
[12/15 12:46:39    501s] (I)        3  Import place data                    10.29%  0.66 sec  0.62 sec 
[12/15 12:46:39    501s] (I)        3  Phase 1l                              9.92%  0.63 sec  1.00 sec 
[12/15 12:46:39    501s] (I)        3  Phase 1d                              7.92%  0.51 sec  0.49 sec 
[12/15 12:46:39    501s] (I)        3  Import route data (4T)                5.20%  0.33 sec  0.32 sec 
[12/15 12:46:39    501s] (I)        3  Export all nets (4T)                  4.03%  0.26 sec  0.56 sec 
[12/15 12:46:39    501s] (I)        3  Phase 1b                              3.36%  0.22 sec  0.26 sec 
[12/15 12:46:39    501s] (I)        3  Generate topology (4T)                2.83%  0.18 sec  0.20 sec 
[12/15 12:46:39    501s] (I)        3  Set wire vias (4T)                    0.91%  0.06 sec  0.14 sec 
[12/15 12:46:39    501s] (I)        3  Phase 1c                              0.73%  0.05 sec  0.05 sec 
[12/15 12:46:39    501s] (I)        3  Phase 1e                              0.03%  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)        4  Pattern routing (4T)                 10.68%  0.68 sec  0.95 sec 
[12/15 12:46:39    501s] (I)        4  Layer assignment (4T)                 9.57%  0.61 sec  0.98 sec 
[12/15 12:46:39    501s] (I)        4  Read nets                             7.94%  0.51 sec  0.49 sec 
[12/15 12:46:39    501s] (I)        4  Detoured routing                      7.91%  0.51 sec  0.49 sec 
[12/15 12:46:39    501s] (I)        4  Monotonic routing (4T)                3.31%  0.21 sec  0.25 sec 
[12/15 12:46:39    501s] (I)        4  Read instances and placement          3.20%  0.20 sec  0.19 sec 
[12/15 12:46:39    501s] (I)        4  Model blockage capacity               2.60%  0.17 sec  0.16 sec 
[12/15 12:46:39    501s] (I)        4  Add via demand to 2D                  1.55%  0.10 sec  0.10 sec 
[12/15 12:46:39    501s] (I)        4  Pattern Routing Avoiding Blockages    1.54%  0.10 sec  0.10 sec 
[12/15 12:46:39    501s] (I)        4  Two level Routing                     0.73%  0.05 sec  0.05 sec 
[12/15 12:46:39    501s] (I)        4  Read unlegalized nets                 0.48%  0.03 sec  0.03 sec 
[12/15 12:46:39    501s] (I)        4  Read blockages ( Layer 2-6 )          0.46%  0.03 sec  0.03 sec 
[12/15 12:46:39    501s] (I)        4  Read prerouted                        0.08%  0.01 sec  0.01 sec 
[12/15 12:46:39    501s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)        4  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)        5  Initialize 3D capacity                2.52%  0.16 sec  0.16 sec 
[12/15 12:46:39    501s] (I)        5  Two Level Routing (Regular)           0.48%  0.03 sec  0.03 sec 
[12/15 12:46:39    501s] (I)        5  Read instance blockages               0.41%  0.03 sec  0.03 sec 
[12/15 12:46:39    501s] (I)        5  Two Level Routing (Strong)            0.17%  0.01 sec  0.01 sec 
[12/15 12:46:39    501s] (I)        5  Read PG blockages                     0.04%  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/15 12:46:39    501s] GigaOpt: Cleaning up extraction
[12/15 12:46:39    501s] Extraction called for design 'toplevel_498' of instances=127769 and nets=121427 using extraction engine 'preRoute' .
[12/15 12:46:39    501s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/15 12:46:39    501s] Type 'man IMPEXT-3530' for more detail.
[12/15 12:46:39    501s] PreRoute RC Extraction called for design toplevel_498.
[12/15 12:46:39    501s] RC Extraction called in multi-corner(1) mode.
[12/15 12:46:39    501s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/15 12:46:39    501s] Type 'man IMPEXT-6197' for more detail.
[12/15 12:46:39    501s] RCMode: PreRoute
[12/15 12:46:39    501s]       RC Corner Indexes            0   
[12/15 12:46:39    501s] Capacitance Scaling Factor   : 1.00000 
[12/15 12:46:39    501s] Resistance Scaling Factor    : 1.00000 
[12/15 12:46:39    501s] Clock Cap. Scaling Factor    : 1.00000 
[12/15 12:46:39    501s] Clock Res. Scaling Factor    : 1.00000 
[12/15 12:46:39    501s] Shrink Factor                : 1.00000
[12/15 12:46:39    501s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/15 12:46:40    501s] LayerId::1 widthSet size::1
[12/15 12:46:40    501s] LayerId::2 widthSet size::1
[12/15 12:46:40    501s] LayerId::3 widthSet size::1
[12/15 12:46:40    501s] LayerId::4 widthSet size::1
[12/15 12:46:40    501s] LayerId::5 widthSet size::1
[12/15 12:46:40    501s] LayerId::6 widthSet size::1
[12/15 12:46:40    501s] LayerId::7 widthSet size::1
[12/15 12:46:40    501s] LayerId::8 widthSet size::1
[12/15 12:46:40    501s] LayerId::9 widthSet size::1
[12/15 12:46:40    501s] Updating RC grid for preRoute extraction ...
[12/15 12:46:40    501s] eee: pegSigSF::1.070000
[12/15 12:46:40    501s] Initializing multi-corner resistance tables ...
[12/15 12:46:40    501s] eee: l::1 avDens::0.105351 usedTrk::19932.500000 availTrk::189200.000000 sigTrk::19932.500000
[12/15 12:46:40    501s] eee: l::2 avDens::0.268984 usedTrk::50299.941532 availTrk::187000.000000 sigTrk::50299.941532
[12/15 12:46:40    501s] eee: l::3 avDens::0.336482 usedTrk::63124.085005 availTrk::187600.000000 sigTrk::63124.085005
[12/15 12:46:40    501s] eee: l::4 avDens::0.133555 usedTrk::24734.375503 availTrk::185200.000000 sigTrk::24734.375503
[12/15 12:46:40    501s] eee: l::5 avDens::0.081674 usedTrk::14039.775007 availTrk::171900.000000 sigTrk::14039.775007
[12/15 12:46:40    501s] eee: l::6 avDens::0.034799 usedTrk::1298.019999 availTrk::37300.000000 sigTrk::1298.019999
[12/15 12:46:40    501s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:46:40    501s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:46:40    501s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:46:40    501s] {RT default_rc_corner 0 6 6 0}
[12/15 12:46:40    501s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.271907 ; uaWl: 1.000000 ; uaWlH: 0.260936 ; aWlH: 0.000000 ; Pmax: 0.837000 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 82 ; 
[12/15 12:46:41    502s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:02.0  MEM: 2823.660M)
[12/15 12:46:41    502s] GigaOpt: Cleaning up delay & timing
[12/15 12:46:41    502s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/15 12:46:41    502s] #################################################################################
[12/15 12:46:41    502s] # Design Stage: PreRoute
[12/15 12:46:41    502s] # Design Name: toplevel_498
[12/15 12:46:41    502s] # Design Mode: 90nm
[12/15 12:46:41    502s] # Analysis Mode: MMMC Non-OCV 
[12/15 12:46:41    502s] # Parasitics Mode: No SPEF/RCDB 
[12/15 12:46:41    502s] # Signoff Settings: SI Off 
[12/15 12:46:41    502s] #################################################################################
[12/15 12:46:43    507s] Topological Sorting (REAL = 0:00:00.0, MEM = 2789.7M, InitMEM = 2789.7M)
[12/15 12:46:44    508s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/15 12:46:45    508s] Calculate delays in BcWc mode...
[12/15 12:46:45    508s] Start delay calculation (fullDC) (4 T). (MEM=2789.66)
[12/15 12:46:46    509s] End AAE Lib Interpolated Model. (MEM=2802.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 12:46:58    532s] Total number of fetched objects 117864
[12/15 12:46:58    533s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/15 12:46:58    533s] End delay calculation. (MEM=2915.54 CPU=0:00:20.1 REAL=0:00:10.0)
[12/15 12:46:58    533s] End delay calculation (fullDC). (MEM=2915.54 CPU=0:00:24.8 REAL=0:00:13.0)
[12/15 12:46:58    533s] *** CDM Built up (cpu=0:00:30.9  real=0:00:17.0  mem= 2915.5M) ***
[12/15 12:47:00    537s] Begin: GigaOpt DRV Optimization (small scale fixing)
[12/15 12:47:00    537s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 4 -max_fanout -preCTS -smallScaleFixing  -maxIter 3 -setupTNSCostFactor 3.0
[12/15 12:47:00    537s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:08:57.1/0:06:26.5 (1.4), mem = 2946.5M
[12/15 12:47:00    537s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/15 12:47:01    537s] Info: 11 clock nets excluded from IPO operation.
[12/15 12:47:01    537s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.602034.3
[12/15 12:47:01    537s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/15 12:47:01    537s] ### Creating PhyDesignMc. totSessionCpu=0:08:57 mem=2946.5M
[12/15 12:47:01    537s] OPERPROF: Starting DPlace-Init at level 1, MEM:2946.5M, EPOCH TIME: 1671130021.089319
[12/15 12:47:01    537s] z: 2, totalTracks: 1
[12/15 12:47:01    537s] z: 4, totalTracks: 1
[12/15 12:47:01    537s] z: 6, totalTracks: 1
[12/15 12:47:01    537s] z: 8, totalTracks: 1
[12/15 12:47:01    537s] #spOpts: VtWidth mergeVia=F 
[12/15 12:47:01    537s] All LLGs are deleted
[12/15 12:47:01    537s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2946.5M, EPOCH TIME: 1671130021.158210
[12/15 12:47:01    537s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2946.5M, EPOCH TIME: 1671130021.159099
[12/15 12:47:01    537s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2946.5M, EPOCH TIME: 1671130021.204421
[12/15 12:47:01    537s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2946.5M, EPOCH TIME: 1671130021.209044
[12/15 12:47:01    537s] Core basic site is TSMC65ADV10TSITE
[12/15 12:47:01    537s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2946.5M, EPOCH TIME: 1671130021.217238
[12/15 12:47:01    537s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.011, MEM:2947.5M, EPOCH TIME: 1671130021.228553
[12/15 12:47:01    537s] Fast DP-INIT is on for default
[12/15 12:47:01    537s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.063, REAL:0.079, MEM:2947.5M, EPOCH TIME: 1671130021.287973
[12/15 12:47:01    537s] 
[12/15 12:47:01    537s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:47:01    537s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.123, REAL:0.144, MEM:2947.5M, EPOCH TIME: 1671130021.348456
[12/15 12:47:01    537s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2947.5MB).
[12/15 12:47:01    537s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.265, REAL:0.292, MEM:2947.5M, EPOCH TIME: 1671130021.381540
[12/15 12:47:02    538s] TotalInstCnt at PhyDesignMc Initialization: 114,594
[12/15 12:47:02    538s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:59 mem=2947.5M
[12/15 12:47:02    538s] ### Creating RouteCongInterface, started
[12/15 12:47:02    539s] 
[12/15 12:47:02    539s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/15 12:47:02    539s] 
[12/15 12:47:02    539s] #optDebug: {0, 1.000}
[12/15 12:47:02    539s] ### Creating RouteCongInterface, finished
[12/15 12:47:05    544s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3041.0M, EPOCH TIME: 1671130025.815601
[12/15 12:47:05    544s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.015, MEM:3041.0M, EPOCH TIME: 1671130025.830794
[12/15 12:47:08    547s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 12:47:08    547s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/15 12:47:08    547s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 12:47:08    547s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/15 12:47:08    547s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 12:47:08    547s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/15 12:47:08    548s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/15 12:47:08    548s] Info: violation cost 0.612000 (cap = 0.000000, tran = 0.612000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 12:47:08    548s] |    10|    89|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|   -13.09|  -418.61|       0|       0|       0| 73.41%|          |         |
[12/15 12:47:09    548s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/15 12:47:09    548s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/15 12:47:09    548s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 12:47:09    548s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   -13.09|  -418.61|       0|       0|      10| 73.41%| 0:00:01.0|  3057.0M|
[12/15 12:47:09    548s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/15 12:47:09    548s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/15 12:47:09    548s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 12:47:09    549s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   -13.09|  -418.61|       0|       0|       0| 73.41%| 0:00:00.0|  3057.0M|
[12/15 12:47:09    549s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 12:47:09    549s] 
[12/15 12:47:09    549s] *** Finish DRV Fixing (cpu=0:00:04.7 real=0:00:04.0 mem=3057.0M) ***
[12/15 12:47:09    549s] 
[12/15 12:47:09    549s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3057.0M, EPOCH TIME: 1671130029.663742
[12/15 12:47:09    549s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.032, REAL:0.034, MEM:2961.0M, EPOCH TIME: 1671130029.697819
[12/15 12:47:09    549s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2961.0M, EPOCH TIME: 1671130029.738648
[12/15 12:47:09    549s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2961.0M, EPOCH TIME: 1671130029.738797
[12/15 12:47:09    549s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2961.0M, EPOCH TIME: 1671130029.872094
[12/15 12:47:10    549s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.139, REAL:0.144, MEM:2961.0M, EPOCH TIME: 1671130030.015652
[12/15 12:47:10    549s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2961.0M, EPOCH TIME: 1671130030.047567
[12/15 12:47:10    549s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.003, REAL:0.003, MEM:2961.0M, EPOCH TIME: 1671130030.050569
[12/15 12:47:10    549s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.282, REAL:0.312, MEM:2961.0M, EPOCH TIME: 1671130030.050716
[12/15 12:47:10    549s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.282, REAL:0.312, MEM:2961.0M, EPOCH TIME: 1671130030.050743
[12/15 12:47:10    549s] TDRefine: refinePlace mode is spiral
[12/15 12:47:10    549s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.602034.3
[12/15 12:47:10    549s] OPERPROF: Starting RefinePlace at level 1, MEM:2961.0M, EPOCH TIME: 1671130030.050818
[12/15 12:47:10    549s] *** Starting refinePlace (0:09:09 mem=2961.0M) ***
[12/15 12:47:10    549s] Total net bbox length = 2.292e+06 (1.175e+06 1.117e+06) (ext = 3.575e+03)
[12/15 12:47:10    549s] 
[12/15 12:47:10    549s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:47:10    549s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/15 12:47:10    549s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:47:10    549s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/15 12:47:10    549s] Type 'man IMPSP-5140' for more detail.
[12/15 12:47:10    549s] **WARN: (IMPSP-315):	Found 127769 instances insts with no PG Term connections.
[12/15 12:47:10    549s] Type 'man IMPSP-315' for more detail.
[12/15 12:47:10    549s] (I)      Default power domain name = toplevel_498
[12/15 12:47:10    549s] .Default power domain name = toplevel_498
[12/15 12:47:10    549s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2962.0M, EPOCH TIME: 1671130030.288701
[12/15 12:47:10    549s] Starting refinePlace ...
[12/15 12:47:10    549s] Default power domain name = toplevel_498
[12/15 12:47:10    549s] .One DDP V2 for no tweak run.
[12/15 12:47:10    549s] Default power domain name = toplevel_498
[12/15 12:47:10    549s] .  Spread Effort: high, pre-route mode, useDDP on.
[12/15 12:47:10    550s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2997.8MB) @(0:09:10 - 0:09:10).
[12/15 12:47:10    550s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:47:10    550s] wireLenOptFixPriorityInst 0 inst fixed
[12/15 12:47:11    550s] 
[12/15 12:47:11    550s] Running Spiral MT with 4 threads  fetchWidth=441 
[12/15 12:47:13    552s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/15 12:47:13    552s] [CPU] RefinePlace/Spiral (cpu=0:00:00.7, real=0:00:01.0)
[12/15 12:47:13    552s] [CPU] RefinePlace/Commit (cpu=0:00:01.6, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.6, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/15 12:47:13    552s] [CPU] RefinePlace/Legalization (cpu=0:00:02.7, real=0:00:03.0, mem=2997.8MB) @(0:09:10 - 0:09:13).
[12/15 12:47:13    552s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:47:13    552s] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2997.8MB
[12/15 12:47:13    552s] Statistics of distance of Instance movement in refine placement:
[12/15 12:47:13    552s]   maximum (X+Y) =         0.00 um
[12/15 12:47:13    552s]   mean    (X+Y) =         0.00 um
[12/15 12:47:13    552s] Summary Report:
[12/15 12:47:13    552s] Instances move: 0 (out of 114594 movable)
[12/15 12:47:13    552s] Instances flipped: 0
[12/15 12:47:13    552s] Mean displacement: 0.00 um
[12/15 12:47:13    552s] Max displacement: 0.00 um 
[12/15 12:47:13    552s] Total instances moved : 0
[12/15 12:47:13    552s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.276, REAL:3.469, MEM:2997.8M, EPOCH TIME: 1671130033.757412
[12/15 12:47:13    552s] Total net bbox length = 2.292e+06 (1.175e+06 1.117e+06) (ext = 3.575e+03)
[12/15 12:47:13    552s] Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 2997.8MB
[12/15 12:47:13    552s] [CPU] RefinePlace/total (cpu=0:00:03.5, real=0:00:03.0, mem=2997.8MB) @(0:09:09 - 0:09:13).
[12/15 12:47:13    552s] *** Finished refinePlace (0:09:13 mem=2997.8M) ***
[12/15 12:47:13    552s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.602034.3
[12/15 12:47:13    552s] OPERPROF: Finished RefinePlace at level 1, CPU:3.574, REAL:3.799, MEM:2997.8M, EPOCH TIME: 1671130033.849729
[12/15 12:47:14    553s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2997.8M, EPOCH TIME: 1671130034.394698
[12/15 12:47:14    553s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.023, MEM:2966.8M, EPOCH TIME: 1671130034.417979
[12/15 12:47:14    553s] *** maximum move = 0.00 um ***
[12/15 12:47:14    553s] *** Finished re-routing un-routed nets (2966.8M) ***
[12/15 12:47:14    553s] OPERPROF: Starting DPlace-Init at level 1, MEM:2966.8M, EPOCH TIME: 1671130034.637742
[12/15 12:47:14    553s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2966.8M, EPOCH TIME: 1671130034.749566
[12/15 12:47:14    553s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.147, REAL:0.148, MEM:2966.8M, EPOCH TIME: 1671130034.897104
[12/15 12:47:14    554s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2966.8M, EPOCH TIME: 1671130034.927615
[12/15 12:47:14    554s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.002, REAL:0.002, MEM:2966.8M, EPOCH TIME: 1671130034.929903
[12/15 12:47:14    554s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.291, REAL:0.292, MEM:2966.8M, EPOCH TIME: 1671130034.930015
[12/15 12:47:15    555s] 
[12/15 12:47:15    555s] *** Finish Physical Update (cpu=0:00:06.2 real=0:00:06.0 mem=2966.8M) ***
[12/15 12:47:16    556s] Total-nets :: 117793, Stn-nets :: 0, ratio :: 0 %
[12/15 12:47:16    556s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2852.9M, EPOCH TIME: 1671130036.609397
[12/15 12:47:16    556s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:2657.9M, EPOCH TIME: 1671130036.639279
[12/15 12:47:16    556s] TotalInstCnt at PhyDesignMc Destruction: 114,594
[12/15 12:47:16    556s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.602034.3
[12/15 12:47:16    556s] *** DrvOpt #3 [finish] : cpu/real = 0:00:19.0/0:00:15.9 (1.2), totSession cpu/real = 0:09:16.2/0:06:42.4 (1.4), mem = 2657.9M
[12/15 12:47:16    556s] 
[12/15 12:47:16    556s] =============================================================================================
[12/15 12:47:16    556s]  Step TAT Report for DrvOpt #3                                                  21.10-p004_1
[12/15 12:47:16    556s] =============================================================================================
[12/15 12:47:16    556s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:47:16    556s] ---------------------------------------------------------------------------------------------
[12/15 12:47:16    556s] [ SlackTraversorInit     ]      2   0:00:03.0  (  18.6 % )     0:00:03.0 /  0:00:03.4    1.2
[12/15 12:47:16    556s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:47:16    556s] [ PlacerInterfaceInit    ]      1   0:00:01.1  (   6.7 % )     0:00:01.1 /  0:00:01.5    1.4
[12/15 12:47:16    556s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   2.3 % )     0:00:00.4 /  0:00:00.4    1.1
[12/15 12:47:16    556s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:47:16    556s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/15 12:47:16    556s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:47:16    556s] [ OptEval                ]      2   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.2    1.6
[12/15 12:47:16    556s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:47:16    556s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.5
[12/15 12:47:16    556s] [ IncrDelayCalc          ]     14   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.5
[12/15 12:47:16    556s] [ DrvFindVioNets         ]      3   0:00:00.6  (   3.6 % )     0:00:00.6 /  0:00:01.0    1.7
[12/15 12:47:16    556s] [ DrvComputeSummary      ]      3   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.4
[12/15 12:47:16    556s] [ RefinePlace            ]      1   0:00:06.0  (  38.0 % )     0:00:06.0 /  0:00:06.2    1.0
[12/15 12:47:16    556s] [ IncrTimingUpdate       ]      2   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.2    0.6
[12/15 12:47:16    556s] [ MISC                   ]          0:00:04.2  (  26.4 % )     0:00:04.2 /  0:00:05.8    1.4
[12/15 12:47:16    556s] ---------------------------------------------------------------------------------------------
[12/15 12:47:16    556s]  DrvOpt #3 TOTAL                    0:00:15.9  ( 100.0 % )     0:00:15.9 /  0:00:19.0    1.2
[12/15 12:47:16    556s] ---------------------------------------------------------------------------------------------
[12/15 12:47:16    556s] 
[12/15 12:47:16    556s] End: GigaOpt DRV Optimization (small scale fixing)
[12/15 12:47:16    556s] GigaOpt: Cleaning up delay & timing
[12/15 12:47:16    556s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/15 12:47:16    556s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2657.9M, EPOCH TIME: 1671130036.762717
[12/15 12:47:16    556s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.095, REAL:0.123, MEM:2657.9M, EPOCH TIME: 1671130036.885585
[12/15 12:47:18    558s] 
------------------------------------------------------------------
     Summary (cpu=3.08min real=1.93min mem=2657.9M)
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -13.085 |
|           TNS (ns):|-418.610 |
|    Violating Paths:|   36    |
|          All Paths:|  31991  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.406%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:04:43, real = 0:02:57, mem = 2326.4M, totSessionCpu=0:09:19 **
[12/15 12:47:18    558s] Started Early Global Route kernel ( Curr Mem: 2659.61 MB )
[12/15 12:47:18    558s] (I)      ==================== Layers =====================
[12/15 12:47:18    558s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:47:18    558s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/15 12:47:18    558s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:47:18    558s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/15 12:47:18    558s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/15 12:47:18    558s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/15 12:47:18    558s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/15 12:47:18    558s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/15 12:47:18    558s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/15 12:47:18    558s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/15 12:47:18    558s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/15 12:47:18    558s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/15 12:47:18    558s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/15 12:47:18    558s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/15 12:47:18    558s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/15 12:47:18    558s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/15 12:47:18    558s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/15 12:47:18    558s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/15 12:47:18    558s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/15 12:47:18    558s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/15 12:47:18    558s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:47:18    558s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/15 12:47:18    558s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/15 12:47:18    558s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/15 12:47:18    558s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/15 12:47:18    558s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/15 12:47:18    558s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:47:18    558s] (I)      Started Import and model ( Curr Mem: 2659.61 MB )
[12/15 12:47:18    558s] (I)      Default power domain name = toplevel_498
[12/15 12:47:18    558s] .== Non-default Options ==
[12/15 12:47:19    559s] (I)      Build term to term wires                           : false
[12/15 12:47:19    559s] (I)      Maximum routing layer                              : 6
[12/15 12:47:19    559s] (I)      Number of threads                                  : 4
[12/15 12:47:19    559s] (I)      Method to set GCell size                           : row
[12/15 12:47:19    559s] (I)      Counted 10662 PG shapes. We will not process PG shapes layer by layer.
[12/15 12:47:19    559s] (I)      Use row-based GCell size
[12/15 12:47:19    559s] (I)      Use row-based GCell align
[12/15 12:47:19    559s] (I)      layer 0 area = 168000
[12/15 12:47:19    559s] (I)      layer 1 area = 208000
[12/15 12:47:19    559s] (I)      layer 2 area = 208000
[12/15 12:47:19    559s] (I)      layer 3 area = 208000
[12/15 12:47:19    559s] (I)      layer 4 area = 208000
[12/15 12:47:19    559s] (I)      layer 5 area = 208000
[12/15 12:47:19    559s] (I)      GCell unit size   : 4000
[12/15 12:47:19    559s] (I)      GCell multiplier  : 1
[12/15 12:47:19    559s] (I)      GCell row height  : 4000
[12/15 12:47:19    559s] (I)      Actual row height : 4000
[12/15 12:47:19    559s] (I)      GCell align ref   : 300000 300000
[12/15 12:47:19    559s] [NR-eGR] Track table information for default rule: 
[12/15 12:47:19    559s] [NR-eGR] M1 has no routable track
[12/15 12:47:19    559s] [NR-eGR] M2 has single uniform track structure
[12/15 12:47:19    559s] [NR-eGR] M3 has single uniform track structure
[12/15 12:47:19    559s] [NR-eGR] M4 has single uniform track structure
[12/15 12:47:19    559s] [NR-eGR] M5 has single uniform track structure
[12/15 12:47:19    559s] [NR-eGR] M6 has single uniform track structure
[12/15 12:47:19    559s] (I)      =============== Default via ================
[12/15 12:47:19    559s] (I)      +---+------------------+-------------------+
[12/15 12:47:19    559s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/15 12:47:19    559s] (I)      +---+------------------+-------------------+
[12/15 12:47:19    559s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/15 12:47:19    559s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/15 12:47:19    559s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/15 12:47:19    559s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/15 12:47:19    559s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/15 12:47:19    559s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/15 12:47:19    559s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/15 12:47:19    559s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/15 12:47:19    559s] (I)      +---+------------------+-------------------+
[12/15 12:47:19    559s] [NR-eGR] Read 17904 PG shapes
[12/15 12:47:19    559s] [NR-eGR] Read 0 clock shapes
[12/15 12:47:19    559s] [NR-eGR] Read 0 other shapes
[12/15 12:47:19    559s] [NR-eGR] #Routing Blockages  : 0
[12/15 12:47:19    559s] [NR-eGR] #Instance Blockages : 0
[12/15 12:47:19    559s] [NR-eGR] #PG Blockages       : 17904
[12/15 12:47:19    559s] [NR-eGR] #Halo Blockages     : 0
[12/15 12:47:19    559s] [NR-eGR] #Boundary Blockages : 0
[12/15 12:47:19    559s] [NR-eGR] #Clock Blockages    : 0
[12/15 12:47:19    559s] [NR-eGR] #Other Blockages    : 0
[12/15 12:47:19    559s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 12:47:19    559s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/15 12:47:19    559s] [NR-eGR] Read 117793 nets ( ignored 0 )
[12/15 12:47:19    559s] (I)      early_global_route_priority property id does not exist.
[12/15 12:47:19    559s] (I)      Read Num Blocks=17904  Num Prerouted Wires=0  Num CS=0
[12/15 12:47:19    559s] (I)      Layer 1 (V) : #blockages 5112 : #preroutes 0
[12/15 12:47:19    559s] (I)      Layer 2 (H) : #blockages 5112 : #preroutes 0
[12/15 12:47:19    559s] (I)      Layer 3 (V) : #blockages 5112 : #preroutes 0
[12/15 12:47:19    559s] (I)      Layer 4 (H) : #blockages 2568 : #preroutes 0
[12/15 12:47:19    559s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/15 12:47:19    559s] (I)      Number of ignored nets                =      0
[12/15 12:47:19    559s] (I)      Number of connected nets              =      0
[12/15 12:47:19    559s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/15 12:47:19    559s] (I)      Number of clock nets                  =     11.  Ignored: No
[12/15 12:47:19    559s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 12:47:19    559s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 12:47:19    559s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 12:47:19    559s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 12:47:19    559s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 12:47:19    559s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/15 12:47:19    559s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/15 12:47:19    559s] [NR-eGR] There are 11 clock nets ( 0 with NDR ).
[12/15 12:47:19    559s] (I)      Ndr track 0 does not exist
[12/15 12:47:19    559s] (I)      ---------------------Grid Graph Info--------------------
[12/15 12:47:19    559s] (I)      Routing area        : (0, 0) - (2300000, 2300000)
[12/15 12:47:19    559s] (I)      Core area           : (300000, 300000) - (2000000, 2000000)
[12/15 12:47:19    559s] (I)      Site width          :   400  (dbu)
[12/15 12:47:19    559s] (I)      Row height          :  4000  (dbu)
[12/15 12:47:19    559s] (I)      GCell row height    :  4000  (dbu)
[12/15 12:47:19    559s] (I)      GCell width         :  4000  (dbu)
[12/15 12:47:19    559s] (I)      GCell height        :  4000  (dbu)
[12/15 12:47:19    559s] (I)      Grid                :   575   575     6
[12/15 12:47:19    559s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/15 12:47:19    559s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/15 12:47:19    559s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/15 12:47:19    559s] (I)      Default wire width  :   180   200   200   200   200   200
[12/15 12:47:19    559s] (I)      Default wire space  :   180   200   200   200   200   200
[12/15 12:47:19    559s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/15 12:47:19    559s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/15 12:47:19    559s] (I)      First track coord   :     0   200   200   200   200   200
[12/15 12:47:19    559s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/15 12:47:19    559s] (I)      Total num of tracks :     0  5750  5750  5750  5750  5750
[12/15 12:47:19    559s] (I)      Num of masks        :     1     1     1     1     1     1
[12/15 12:47:19    559s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/15 12:47:19    559s] (I)      --------------------------------------------------------
[12/15 12:47:19    559s] 
[12/15 12:47:19    559s] [NR-eGR] ============ Routing rule table ============
[12/15 12:47:19    559s] [NR-eGR] Rule id: 0  Nets: 117793
[12/15 12:47:19    559s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/15 12:47:19    559s] (I)                    Layer    2    3    4    5    6 
[12/15 12:47:19    559s] (I)                    Pitch  400  400  400  400  400 
[12/15 12:47:19    559s] (I)             #Used tracks    1    1    1    1    1 
[12/15 12:47:19    559s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 12:47:19    559s] [NR-eGR] ========================================
[12/15 12:47:19    559s] [NR-eGR] 
[12/15 12:47:19    559s] (I)      =============== Blocked Tracks ===============
[12/15 12:47:19    559s] (I)      +-------+---------+----------+---------------+
[12/15 12:47:19    559s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 12:47:19    559s] (I)      +-------+---------+----------+---------------+
[12/15 12:47:19    559s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 12:47:19    559s] (I)      |     2 | 3306250 |    33654 |         1.02% |
[12/15 12:47:19    559s] (I)      |     3 | 3306250 |    17040 |         0.52% |
[12/15 12:47:19    559s] (I)      |     4 | 3306250 |    33654 |         1.02% |
[12/15 12:47:19    559s] (I)      |     5 | 3306250 |    76554 |         2.32% |
[12/15 12:47:19    559s] (I)      |     6 | 3306250 |        0 |         0.00% |
[12/15 12:47:19    559s] (I)      +-------+---------+----------+---------------+
[12/15 12:47:19    559s] (I)      Finished Import and model ( CPU: 1.06 sec, Real: 1.16 sec, Curr Mem: 2766.60 MB )
[12/15 12:47:19    559s] (I)      Reset routing kernel
[12/15 12:47:19    559s] (I)      Started Global Routing ( Curr Mem: 2766.60 MB )
[12/15 12:47:19    559s] (I)      totalPins=458439  totalGlobalPin=446231 (97.34%)
[12/15 12:47:19    560s] (I)      total 2D Cap : 16453344 = (6558876 H, 9894468 V)
[12/15 12:47:19    560s] [NR-eGR] Layer group 1: route 117793 net(s) in layer range [2, 6]
[12/15 12:47:19    560s] (I)      
[12/15 12:47:19    560s] (I)      ============  Phase 1a Route ============
[12/15 12:47:20    560s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/15 12:47:20    560s] (I)      Usage: 1474235 = (752833 H, 721402 V) = (11.48% H, 7.29% V) = (1.506e+06um H, 1.443e+06um V)
[12/15 12:47:20    561s] (I)      
[12/15 12:47:20    561s] (I)      ============  Phase 1b Route ============
[12/15 12:47:20    561s] (I)      Usage: 1474297 = (752846 H, 721451 V) = (11.48% H, 7.29% V) = (1.506e+06um H, 1.443e+06um V)
[12/15 12:47:20    561s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.948594e+06um
[12/15 12:47:20    561s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/15 12:47:20    561s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/15 12:47:20    561s] (I)      
[12/15 12:47:20    561s] (I)      ============  Phase 1c Route ============
[12/15 12:47:20    561s] (I)      Level2 Grid: 115 x 115
[12/15 12:47:20    561s] (I)      Usage: 1474297 = (752846 H, 721451 V) = (11.48% H, 7.29% V) = (1.506e+06um H, 1.443e+06um V)
[12/15 12:47:20    561s] (I)      
[12/15 12:47:20    561s] (I)      ============  Phase 1d Route ============
[12/15 12:47:21    561s] (I)      Usage: 1474336 = (752849 H, 721487 V) = (11.48% H, 7.29% V) = (1.506e+06um H, 1.443e+06um V)
[12/15 12:47:21    561s] (I)      
[12/15 12:47:21    561s] (I)      ============  Phase 1e Route ============
[12/15 12:47:21    561s] (I)      Usage: 1474336 = (752849 H, 721487 V) = (11.48% H, 7.29% V) = (1.506e+06um H, 1.443e+06um V)
[12/15 12:47:21    561s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.948672e+06um
[12/15 12:47:21    561s] (I)      
[12/15 12:47:21    561s] (I)      ============  Phase 1l Route ============
[12/15 12:47:21    562s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/15 12:47:21    562s] (I)      Layer  2:    3290404    640220        22           0     3300500    ( 0.00%) 
[12/15 12:47:21    562s] (I)      Layer  3:    3288572    630913        17           0     3300500    ( 0.00%) 
[12/15 12:47:21    562s] (I)      Layer  4:    3290404    250845         0           0     3300500    ( 0.00%) 
[12/15 12:47:21    562s] (I)      Layer  5:    3261516    139815       131           0     3300500    ( 0.00%) 
[12/15 12:47:21    562s] (I)      Layer  6:    3300500     12942         0           0     3300500    ( 0.00%) 
[12/15 12:47:21    562s] (I)      Total:      16431396   1674735       170           0    16502500    ( 0.00%) 
[12/15 12:47:21    562s] (I)      
[12/15 12:47:21    562s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/15 12:47:21    562s] [NR-eGR]                        OverCon           OverCon            
[12/15 12:47:21    562s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/15 12:47:21    562s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/15 12:47:21    562s] [NR-eGR] ---------------------------------------------------------------
[12/15 12:47:21    562s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:47:21    562s] [NR-eGR]      M2 ( 2)        19( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/15 12:47:21    562s] [NR-eGR]      M3 ( 3)        16( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:47:21    562s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:47:21    562s] [NR-eGR]      M5 ( 5)        83( 0.03%)         9( 0.00%)   ( 0.03%) 
[12/15 12:47:21    562s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:47:21    562s] [NR-eGR] ---------------------------------------------------------------
[12/15 12:47:21    562s] [NR-eGR]        Total       118( 0.01%)         9( 0.00%)   ( 0.01%) 
[12/15 12:47:21    562s] [NR-eGR] 
[12/15 12:47:21    562s] (I)      Finished Global Routing ( CPU: 3.17 sec, Real: 2.47 sec, Curr Mem: 2841.34 MB )
[12/15 12:47:21    562s] (I)      total 2D Cap : 16459742 = (6561440 H, 9898302 V)
[12/15 12:47:22    563s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/15 12:47:22    563s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.32 sec, Real: 3.73 sec, Curr Mem: 2841.34 MB )
[12/15 12:47:22    563s] (I)      ======================================== Runtime Summary ========================================
[12/15 12:47:22    563s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/15 12:47:22    563s] (I)      -------------------------------------------------------------------------------------------------
[12/15 12:47:22    563s] (I)       Early Global Route kernel                   100.00%  147.51 sec  151.23 sec  3.73 sec  4.32 sec 
[12/15 12:47:22    563s] (I)       +-Import and model                           31.11%  147.51 sec  148.67 sec  1.16 sec  1.06 sec 
[12/15 12:47:22    563s] (I)       | +-Create place DB                          18.57%  147.51 sec  148.20 sec  0.69 sec  0.64 sec 
[12/15 12:47:22    563s] (I)       | | +-Import place data                      18.57%  147.51 sec  148.20 sec  0.69 sec  0.64 sec 
[12/15 12:47:22    563s] (I)       | | | +-Read instances and placement          5.39%  147.51 sec  147.71 sec  0.20 sec  0.19 sec 
[12/15 12:47:22    563s] (I)       | | | +-Read nets                            13.17%  147.71 sec  148.20 sec  0.49 sec  0.45 sec 
[12/15 12:47:22    563s] (I)       | +-Create route DB                          11.01%  148.20 sec  148.61 sec  0.41 sec  0.37 sec 
[12/15 12:47:22    563s] (I)       | | +-Import route data (4T)                 11.00%  148.20 sec  148.61 sec  0.41 sec  0.36 sec 
[12/15 12:47:22    563s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.79%  148.21 sec  148.24 sec  0.03 sec  0.03 sec 
[12/15 12:47:22    563s] (I)       | | | | +-Read routing blockages              0.00%  148.21 sec  148.21 sec  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)       | | | | +-Read instance blockages             0.71%  148.21 sec  148.23 sec  0.03 sec  0.03 sec 
[12/15 12:47:22    563s] (I)       | | | | +-Read PG blockages                   0.06%  148.23 sec  148.24 sec  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)       | | | | +-Read clock blockages                0.00%  148.24 sec  148.24 sec  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)       | | | | +-Read other blockages                0.00%  148.24 sec  148.24 sec  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)       | | | | +-Read boundary cut boxes             0.00%  148.24 sec  148.24 sec  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)       | | | +-Read blackboxes                       0.00%  148.24 sec  148.24 sec  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)       | | | +-Read prerouted                        1.11%  148.24 sec  148.28 sec  0.04 sec  0.04 sec 
[12/15 12:47:22    563s] (I)       | | | +-Read unlegalized nets                 1.12%  148.28 sec  148.32 sec  0.04 sec  0.03 sec 
[12/15 12:47:22    563s] (I)       | | | +-Read nets                             2.28%  148.32 sec  148.40 sec  0.09 sec  0.06 sec 
[12/15 12:47:22    563s] (I)       | | | +-Set up via pillars                    0.06%  148.42 sec  148.42 sec  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)       | | | +-Initialize 3D grid graph              0.05%  148.43 sec  148.43 sec  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)       | | | +-Model blockage capacity               4.47%  148.43 sec  148.60 sec  0.17 sec  0.16 sec 
[12/15 12:47:22    563s] (I)       | | | | +-Initialize 3D capacity              4.33%  148.43 sec  148.59 sec  0.16 sec  0.16 sec 
[12/15 12:47:22    563s] (I)       | +-Read aux data                             0.00%  148.61 sec  148.61 sec  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)       | +-Others data preparation                   0.34%  148.61 sec  148.62 sec  0.01 sec  0.01 sec 
[12/15 12:47:22    563s] (I)       | +-Create route kernel                       0.32%  148.62 sec  148.64 sec  0.01 sec  0.01 sec 
[12/15 12:47:22    563s] (I)       +-Global Routing                             66.24%  148.67 sec  151.14 sec  2.47 sec  3.17 sec 
[12/15 12:47:22    563s] (I)       | +-Initialization                            1.13%  148.67 sec  148.71 sec  0.04 sec  0.04 sec 
[12/15 12:47:22    563s] (I)       | +-Net group 1                              63.56%  148.72 sec  151.09 sec  2.37 sec  3.07 sec 
[12/15 12:47:22    563s] (I)       | | +-Generate topology (4T)                  3.89%  148.72 sec  148.86 sec  0.15 sec  0.20 sec 
[12/15 12:47:22    563s] (I)       | | +-Phase 1a                               21.37%  148.90 sec  149.70 sec  0.80 sec  1.05 sec 
[12/15 12:47:22    563s] (I)       | | | +-Pattern routing (4T)                 15.76%  148.90 sec  149.49 sec  0.59 sec  0.84 sec 
[12/15 12:47:22    563s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.76%  149.49 sec  149.59 sec  0.10 sec  0.10 sec 
[12/15 12:47:22    563s] (I)       | | | +-Add via demand to 2D                  2.84%  149.59 sec  149.70 sec  0.11 sec  0.10 sec 
[12/15 12:47:22    563s] (I)       | | +-Phase 1b                                6.03%  149.70 sec  149.92 sec  0.22 sec  0.27 sec 
[12/15 12:47:22    563s] (I)       | | | +-Monotonic routing (4T)                5.94%  149.70 sec  149.92 sec  0.22 sec  0.26 sec 
[12/15 12:47:22    563s] (I)       | | +-Phase 1c                                1.28%  149.92 sec  149.97 sec  0.05 sec  0.05 sec 
[12/15 12:47:22    563s] (I)       | | | +-Two level Routing                     1.27%  149.92 sec  149.97 sec  0.05 sec  0.05 sec 
[12/15 12:47:22    563s] (I)       | | | | +-Two Level Routing (Regular)         0.84%  149.93 sec  149.96 sec  0.03 sec  0.03 sec 
[12/15 12:47:22    563s] (I)       | | | | +-Two Level Routing (Strong)          0.30%  149.96 sec  149.97 sec  0.01 sec  0.01 sec 
[12/15 12:47:22    563s] (I)       | | +-Phase 1d                               13.56%  149.97 sec  150.48 sec  0.51 sec  0.50 sec 
[12/15 12:47:22    563s] (I)       | | | +-Detoured routing                     13.55%  149.97 sec  150.48 sec  0.51 sec  0.50 sec 
[12/15 12:47:22    563s] (I)       | | +-Phase 1e                                0.05%  150.48 sec  150.48 sec  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)       | | | +-Route legalization                    0.00%  150.48 sec  150.48 sec  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)       | | +-Phase 1l                               16.25%  150.48 sec  151.09 sec  0.61 sec  0.96 sec 
[12/15 12:47:22    563s] (I)       | | | +-Layer assignment (4T)                15.62%  150.50 sec  151.09 sec  0.58 sec  0.94 sec 
[12/15 12:47:22    563s] (I)       | +-Clean cong LA                             0.00%  151.09 sec  151.09 sec  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)       +-Export 3D cong map                          2.14%  151.14 sec  151.22 sec  0.08 sec  0.08 sec 
[12/15 12:47:22    563s] (I)       | +-Export 2D cong map                        0.35%  151.21 sec  151.22 sec  0.01 sec  0.01 sec 
[12/15 12:47:22    563s] (I)      ======================= Summary by functions ========================
[12/15 12:47:22    563s] (I)       Lv  Step                                      %      Real       CPU 
[12/15 12:47:22    563s] (I)      ---------------------------------------------------------------------
[12/15 12:47:22    563s] (I)        0  Early Global Route kernel           100.00%  3.73 sec  4.32 sec 
[12/15 12:47:22    563s] (I)        1  Global Routing                       66.24%  2.47 sec  3.17 sec 
[12/15 12:47:22    563s] (I)        1  Import and model                     31.11%  1.16 sec  1.06 sec 
[12/15 12:47:22    563s] (I)        1  Export 3D cong map                    2.14%  0.08 sec  0.08 sec 
[12/15 12:47:22    563s] (I)        2  Net group 1                          63.56%  2.37 sec  3.07 sec 
[12/15 12:47:22    563s] (I)        2  Create place DB                      18.57%  0.69 sec  0.64 sec 
[12/15 12:47:22    563s] (I)        2  Create route DB                      11.01%  0.41 sec  0.37 sec 
[12/15 12:47:22    563s] (I)        2  Initialization                        1.13%  0.04 sec  0.04 sec 
[12/15 12:47:22    563s] (I)        2  Export 2D cong map                    0.35%  0.01 sec  0.01 sec 
[12/15 12:47:22    563s] (I)        2  Others data preparation               0.34%  0.01 sec  0.01 sec 
[12/15 12:47:22    563s] (I)        2  Create route kernel                   0.32%  0.01 sec  0.01 sec 
[12/15 12:47:22    563s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)        3  Phase 1a                             21.37%  0.80 sec  1.05 sec 
[12/15 12:47:22    563s] (I)        3  Import place data                    18.57%  0.69 sec  0.64 sec 
[12/15 12:47:22    563s] (I)        3  Phase 1l                             16.25%  0.61 sec  0.96 sec 
[12/15 12:47:22    563s] (I)        3  Phase 1d                             13.56%  0.51 sec  0.50 sec 
[12/15 12:47:22    563s] (I)        3  Import route data (4T)               11.00%  0.41 sec  0.36 sec 
[12/15 12:47:22    563s] (I)        3  Phase 1b                              6.03%  0.22 sec  0.27 sec 
[12/15 12:47:22    563s] (I)        3  Generate topology (4T)                3.89%  0.15 sec  0.20 sec 
[12/15 12:47:22    563s] (I)        3  Phase 1c                              1.28%  0.05 sec  0.05 sec 
[12/15 12:47:22    563s] (I)        3  Phase 1e                              0.05%  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)        4  Pattern routing (4T)                 15.76%  0.59 sec  0.84 sec 
[12/15 12:47:22    563s] (I)        4  Layer assignment (4T)                15.62%  0.58 sec  0.94 sec 
[12/15 12:47:22    563s] (I)        4  Read nets                            15.45%  0.58 sec  0.50 sec 
[12/15 12:47:22    563s] (I)        4  Detoured routing                     13.55%  0.51 sec  0.50 sec 
[12/15 12:47:22    563s] (I)        4  Monotonic routing (4T)                5.94%  0.22 sec  0.26 sec 
[12/15 12:47:22    563s] (I)        4  Read instances and placement          5.39%  0.20 sec  0.19 sec 
[12/15 12:47:22    563s] (I)        4  Model blockage capacity               4.47%  0.17 sec  0.16 sec 
[12/15 12:47:22    563s] (I)        4  Add via demand to 2D                  2.84%  0.11 sec  0.10 sec 
[12/15 12:47:22    563s] (I)        4  Pattern Routing Avoiding Blockages    2.76%  0.10 sec  0.10 sec 
[12/15 12:47:22    563s] (I)        4  Two level Routing                     1.27%  0.05 sec  0.05 sec 
[12/15 12:47:22    563s] (I)        4  Read unlegalized nets                 1.12%  0.04 sec  0.03 sec 
[12/15 12:47:22    563s] (I)        4  Read prerouted                        1.11%  0.04 sec  0.04 sec 
[12/15 12:47:22    563s] (I)        4  Read blockages ( Layer 2-6 )          0.79%  0.03 sec  0.03 sec 
[12/15 12:47:22    563s] (I)        4  Set up via pillars                    0.06%  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)        4  Initialize 3D grid graph              0.05%  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)        5  Initialize 3D capacity                4.33%  0.16 sec  0.16 sec 
[12/15 12:47:22    563s] (I)        5  Two Level Routing (Regular)           0.84%  0.03 sec  0.03 sec 
[12/15 12:47:22    563s] (I)        5  Read instance blockages               0.71%  0.03 sec  0.03 sec 
[12/15 12:47:22    563s] (I)        5  Two Level Routing (Strong)            0.30%  0.01 sec  0.01 sec 
[12/15 12:47:22    563s] (I)        5  Read PG blockages                     0.06%  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/15 12:47:22    563s] OPERPROF: Starting HotSpotCal at level 1, MEM:2841.3M, EPOCH TIME: 1671130042.047249
[12/15 12:47:22    563s] [hotspot] +------------+---------------+---------------+
[12/15 12:47:22    563s] [hotspot] |            |   max hotspot | total hotspot |
[12/15 12:47:22    563s] [hotspot] +------------+---------------+---------------+
[12/15 12:47:22    563s] [hotspot] | normalized |          0.00 |          0.00 |
[12/15 12:47:22    563s] [hotspot] +------------+---------------+---------------+
[12/15 12:47:22    563s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/15 12:47:22    563s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/15 12:47:22    563s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.029, REAL:0.048, MEM:2834.1M, EPOCH TIME: 1671130042.095505
[12/15 12:47:22    563s] [hotspot] Hotspot report including placement blocked areas
[12/15 12:47:22    563s] OPERPROF: Starting HotSpotCal at level 1, MEM:2834.1M, EPOCH TIME: 1671130042.095720
[12/15 12:47:22    563s] [hotspot] +------------+---------------+---------------+
[12/15 12:47:22    563s] [hotspot] |            |   max hotspot | total hotspot |
[12/15 12:47:22    563s] [hotspot] +------------+---------------+---------------+
[12/15 12:47:22    563s] [hotspot] | normalized |          0.00 |          0.00 |
[12/15 12:47:22    563s] [hotspot] +------------+---------------+---------------+
[12/15 12:47:22    563s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/15 12:47:22    563s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/15 12:47:22    563s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.029, REAL:0.049, MEM:2834.1M, EPOCH TIME: 1671130042.144444
[12/15 12:47:22    563s] Effort level <high> specified for reg2reg path_group
[12/15 12:47:25    566s] Effort level <high> specified for reg2cgate path_group
[12/15 12:47:29    573s] Reported timing to dir ./timingReports
[12/15 12:47:30    573s] **optDesign ... cpu = 0:04:58, real = 0:03:08, mem = 2342.2M, totSessionCpu=0:09:34 **
[12/15 12:47:30    573s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2663.1M, EPOCH TIME: 1671130050.138340
[12/15 12:47:30    573s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.087, REAL:0.094, MEM:2663.1M, EPOCH TIME: 1671130050.231954
[12/15 12:47:41    584s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -13.085 | -13.085 | 32.475  | 28.562  |
|           TNS (ns):|-418.610 |-418.610 |  0.000  |  0.000  |
|    Violating Paths:|   36    |   36    |    0    |    0    |
|          All Paths:|  31991  |  31985  |    2    |    4    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.406%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:05:09, real = 0:03:20, mem = 2329.9M, totSessionCpu=0:09:44 **
[12/15 12:47:41    584s] 
[12/15 12:47:41    584s] TimeStamp Deleting Cell Server Begin ...
[12/15 12:47:41    584s] Deleting Lib Analyzer.
[12/15 12:47:41    584s] 
[12/15 12:47:41    584s] TimeStamp Deleting Cell Server End ...
[12/15 12:47:41    584s] *** Finished optDesign ***
[12/15 12:47:41    584s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/15 12:47:41    584s] Info: pop threads available for lower-level modules during optimization.
[12/15 12:47:41    584s] clean pInstBBox. size 0
[12/15 12:47:41    584s] All LLGs are deleted
[12/15 12:47:41    584s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2661.9M, EPOCH TIME: 1671130061.705772
[12/15 12:47:41    584s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:2661.9M, EPOCH TIME: 1671130061.708472
[12/15 12:47:41    584s] *** optDesign #1 [finish] : cpu/real = 0:05:08.9/0:03:20.5 (1.5), totSession cpu/real = 0:09:44.5/0:07:07.5 (1.4), mem = 2661.9M
[12/15 12:47:41    584s] 
[12/15 12:47:41    584s] =============================================================================================
[12/15 12:47:41    584s]  Final TAT Report for optDesign #1                                              21.10-p004_1
[12/15 12:47:41    584s] =============================================================================================
[12/15 12:47:41    584s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:47:41    584s] ---------------------------------------------------------------------------------------------
[12/15 12:47:41    584s] [ InitOpt                ]      1   0:00:04.5  (   2.2 % )     0:00:26.2 /  0:00:42.5    1.6
[12/15 12:47:41    584s] [ DrvOpt                 ]      3   0:01:16.7  (  38.2 % )     0:01:28.8 /  0:02:19.7    1.6
[12/15 12:47:41    584s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:47:41    584s] [ OptSummaryReport       ]      3   0:00:00.9  (   0.5 % )     0:00:34.1 /  0:00:50.7    1.5
[12/15 12:47:41    584s] [ DrvReport              ]      3   0:00:07.7  (   3.9 % )     0:00:07.7 /  0:00:08.0    1.0
[12/15 12:47:41    584s] [ SlackTraversorInit     ]      1   0:00:02.5  (   1.2 % )     0:00:02.5 /  0:00:03.4    1.4
[12/15 12:47:41    584s] [ CellServerInit         ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/15 12:47:41    584s] [ LibAnalyzerInit        ]      1   0:00:01.6  (   0.8 % )     0:00:01.6 /  0:00:01.6    1.0
[12/15 12:47:41    584s] [ ReportFanoutViolation  ]      1   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/15 12:47:41    584s] [ RefinePlace            ]      2   0:00:12.1  (   6.0 % )     0:00:12.1 /  0:00:13.0    1.1
[12/15 12:47:41    584s] [ EarlyGlobalRoute       ]      3   0:00:17.0  (   8.5 % )     0:00:17.0 /  0:00:22.3    1.3
[12/15 12:47:41    584s] [ ExtractRC              ]      3   0:00:02.6  (   1.3 % )     0:00:02.6 /  0:00:02.5    1.0
[12/15 12:47:41    584s] [ TimingUpdate           ]      4   0:00:02.4  (   1.2 % )     0:00:18.8 /  0:00:35.0    1.9
[12/15 12:47:41    584s] [ FullDelayCalc          ]      3   0:00:42.0  (  21.0 % )     0:00:42.0 /  0:01:21.9    1.9
[12/15 12:47:41    584s] [ TimingReport           ]      3   0:00:01.1  (   0.5 % )     0:00:01.1 /  0:00:01.8    1.7
[12/15 12:47:41    584s] [ GenerateReports        ]      1   0:00:05.5  (   2.7 % )     0:00:05.5 /  0:00:05.2    0.9
[12/15 12:47:41    584s] [ MISC                   ]          0:00:23.3  (  11.6 % )     0:00:23.3 /  0:00:33.8    1.5
[12/15 12:47:41    584s] ---------------------------------------------------------------------------------------------
[12/15 12:47:41    584s]  optDesign #1 TOTAL                 0:03:20.5  ( 100.0 % )     0:03:20.5 /  0:05:08.9    1.5
[12/15 12:47:41    584s] ---------------------------------------------------------------------------------------------
[12/15 12:47:41    584s] 
[12/15 12:47:41    584s] <CMD> group_path -name CLOCK -from $env(DESIGN_CLOCK)
[12/15 12:47:41    584s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/15 12:47:41    584s] <CMD> set_ccopt_property buffer_cells {BUFX16MA10TR BUFX16BA10TR FRICGX11BA10TR BUFX5BA10TR FRICGX13BA10TR INVX16BA10TR INVX9BA10TR}
[12/15 12:47:41    584s] <CMD> ccopt_design
[12/15 12:47:41    584s] #% Begin ccopt_design (date=12/15 12:47:41, mem=2259.6M)
[12/15 12:47:41    584s] Turning off fast DC mode.
[12/15 12:47:42    585s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:09:45.3/0:07:08.3 (1.4), mem = 2602.4M
[12/15 12:47:42    585s] Runtime...
[12/15 12:47:42    585s] **INFO: User's settings:
[12/15 12:47:42    585s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[12/15 12:47:42    585s] setNanoRouteMode -extractThirdPartyCompatible       false
[12/15 12:47:42    585s] setNanoRouteMode -routeInsertAntennaDiode           false
[12/15 12:47:42    585s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[12/15 12:47:42    585s] setNanoRouteMode -routeTopRoutingLayer              6
[12/15 12:47:42    585s] setDesignMode -topRoutingLayer                      M6
[12/15 12:47:42    585s] setExtractRCMode -engine                            preRoute
[12/15 12:47:42    585s] setDelayCalMode -enable_high_fanout                 true
[12/15 12:47:42    585s] setDelayCalMode -engine                             aae
[12/15 12:47:42    585s] setDelayCalMode -ignoreNetLoad                      false
[12/15 12:47:42    585s] setDelayCalMode -socv_accuracy_mode                 low
[12/15 12:47:42    585s] setOptMode -allEndPoints                            true
[12/15 12:47:42    585s] setOptMode -drcMargin                               0
[12/15 12:47:42    585s] setOptMode -effort                                  high
[12/15 12:47:42    585s] setOptMode -fixFanoutLoad                           true
[12/15 12:47:42    585s] setOptMode -fixHoldAllowSetupTnsDegrade             false
[12/15 12:47:42    585s] setOptMode -leakagePowerEffort                      none
[12/15 12:47:42    585s] setOptMode -preserveAllSequential                   true
[12/15 12:47:42    585s] setOptMode -preserveAssertions                      false
[12/15 12:47:42    585s] setOptMode -setupTargetSlack                        0
[12/15 12:47:42    585s] setPlaceMode -place_design_floorplan_mode           true
[12/15 12:47:42    585s] setPlaceMode -place_global_clock_gate_aware         false
[12/15 12:47:42    585s] setPlaceMode -place_global_cong_effort              high
[12/15 12:47:42    585s] setPlaceMode -place_global_place_io_pins            false
[12/15 12:47:42    585s] setPlaceMode -timingDriven                          true
[12/15 12:47:42    585s] setRouteMode -earlyGlobalMaxRouteLayer              6
[12/15 12:47:42    585s] 
[12/15 12:47:42    585s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/15 12:47:42    585s] (ccopt_design): create_ccopt_clock_tree_spec
[12/15 12:47:42    585s] Creating clock tree spec for modes (timing configs): mode
[12/15 12:47:42    585s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/15 12:47:42    585s] 
[12/15 12:47:42    585s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 12:47:42    585s] Summary for sequential cells identification: 
[12/15 12:47:42    585s]   Identified SBFF number: 148
[12/15 12:47:42    585s]   Identified MBFF number: 0
[12/15 12:47:42    585s]   Identified SB Latch number: 0
[12/15 12:47:42    585s]   Identified MB Latch number: 0
[12/15 12:47:42    585s]   Not identified SBFF number: 0
[12/15 12:47:42    585s]   Not identified MBFF number: 0
[12/15 12:47:42    585s]   Not identified SB Latch number: 0
[12/15 12:47:42    585s]   Not identified MB Latch number: 0
[12/15 12:47:42    585s]   Number of sequential cells which are not FFs: 106
[12/15 12:47:42    585s]  Visiting view : slowView
[12/15 12:47:42    585s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 12:47:42    585s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 12:47:42    585s]  Visiting view : fastView
[12/15 12:47:42    585s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 12:47:42    585s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 12:47:42    585s] TLC MultiMap info (StdDelay):
[12/15 12:47:42    585s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 12:47:42    585s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 12:47:42    585s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 12:47:42    585s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 12:47:42    585s]  Setting StdDelay to: 15.6ps
[12/15 12:47:42    585s] 
[12/15 12:47:42    585s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 12:47:42    585s] Reset timing graph...
[12/15 12:47:42    585s] Ignoring AAE DB Resetting ...
[12/15 12:47:42    585s] Reset timing graph done.
[12/15 12:47:42    585s] Ignoring AAE DB Resetting ...
[12/15 12:47:48    590s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/15 12:47:48    590s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
[12/15 12:47:48    591s] **WARN: (IMPCCOPT-2248):	Clock external_qspi_ck_o has a source defined at module port mmu_storage_controller/qspi_controller/qspi_ck_o. CCOpt does not support module port clocks and will consider the clock to be sourced at mmu_storage_controller/qspi_controller/U155/Y. This may lead to clock latency differences between CCOpt and timing analysis. Consider changing the clock source in the SDC file.
[12/15 12:47:48    591s] Analyzing clock structure...
[12/15 12:47:50    592s]   Creating skew group _clock_gen_my_clk_state_reg_0_/mode to balance generator flop mmu_storage_controller/qspi_controller/state_reg_0_ with adjacent flops with respect to master clock my_clk and generated clock(s) [ ] in constraint mode mode:
[12/15 12:47:50    592s]     mmu_storage_controller/qspi_controller/state_reg_1_/CK
[12/15 12:47:50    592s]     mmu_storage_controller/qspi_controller/state_reg_2_/CK
[12/15 12:47:50    592s]     mmu_storage_controller/state_reg_2_/CK
[12/15 12:47:50    592s]     mmu_storage_controller/state_reg_1_/CK
[12/15 12:47:50    592s]     mmu_storage_controller/state_reg_0_/CK
[12/15 12:47:50    592s]     mmu_storage_controller/qspi_controller/nibble_counter_q_reg_2_/CK
[12/15 12:47:50    592s]     mmu_storage_controller/qspi_controller/nibble_counter_q_reg_1_/CK
[12/15 12:47:50    592s]     mmu_storage_controller/qspi_controller/nibble_counter_q_reg_0_/CK
[12/15 12:47:50    592s]     mmu_storage_controller/qspi_controller/state_reg_0_/CK
[12/15 12:47:50    592s]   Creating skew group _clock_gen_my_clk_state_reg_1_/mode to balance generator flop mmu_storage_controller/qspi_controller/state_reg_1_ with adjacent flops with respect to master clock my_clk and generated clock(s) [ ] in constraint mode mode:
[12/15 12:47:50    592s]     mmu_storage_controller/qspi_controller/state_reg_0_/CK
[12/15 12:47:50    592s]     mmu_storage_controller/qspi_controller/state_reg_2_/CK
[12/15 12:47:50    592s]     mmu_storage_controller/qspi_controller/nibble_counter_q_reg_2_/CK
[12/15 12:47:50    592s]     mmu_storage_controller/qspi_controller/nibble_counter_q_reg_1_/CK
[12/15 12:47:50    592s]     mmu_storage_controller/qspi_controller/nibble_counter_q_reg_0_/CK
[12/15 12:47:50    592s]     mmu_storage_controller/qspi_controller/state_reg_1_/CK
[12/15 12:47:50    592s]   Creating skew group _clock_gen_my_clk_state_reg_2_/mode to balance generator flop mmu_storage_controller/qspi_controller/state_reg_2_ with adjacent flops with respect to master clock my_clk and generated clock(s) [ ] in constraint mode mode:
[12/15 12:47:50    592s]     mmu_storage_controller/qspi_controller/state_reg_0_/CK
[12/15 12:47:50    592s]     mmu_storage_controller/qspi_controller/state_reg_1_/CK
[12/15 12:47:50    592s]     mmu_storage_controller/qspi_controller/nibble_counter_q_reg_2_/CK
[12/15 12:47:50    592s]     mmu_storage_controller/qspi_controller/nibble_counter_q_reg_1_/CK
[12/15 12:47:50    592s]     mmu_storage_controller/qspi_controller/nibble_counter_q_reg_0_/CK
[12/15 12:47:50    592s]     mmu_storage_controller/qspi_controller/state_reg_2_/CK
[12/15 12:47:50    593s] Analyzing clock structure done.
[12/15 12:47:50    593s] Reset timing graph...
[12/15 12:47:51    593s] Ignoring AAE DB Resetting ...
[12/15 12:47:51    593s] Reset timing graph done.
[12/15 12:47:51    593s] Extracting original clock gating for my_clk...
[12/15 12:47:52    594s]   clock_tree my_clk contains 30597 sinks and 1 clock gates.
[12/15 12:47:52    594s] Extracting original clock gating for my_clk done.
[12/15 12:47:52    594s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<1>...
[12/15 12:47:52    594s]   clock_tree my_clk_generator_for_external_qspi_ck_o<1> contains 10 sinks and 0 clock gates.
[12/15 12:47:52    594s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<1> done.
[12/15 12:47:52    595s] Found 1 generator input for clock tree my_clk_generator_for_external_qspi_ck_o<1>.
[12/15 12:47:52    595s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<2>...
[12/15 12:47:52    595s]   clock_tree my_clk_generator_for_external_qspi_ck_o<2> contains 8 sinks and 0 clock gates.
[12/15 12:47:52    595s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<2> done.
[12/15 12:47:52    595s] Found 1 generator input for clock tree my_clk_generator_for_external_qspi_ck_o<2>.
[12/15 12:47:52    595s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<3>...
[12/15 12:47:52    595s]   clock_tree my_clk_generator_for_external_qspi_ck_o<3> contains 7 sinks and 0 clock gates.
[12/15 12:47:52    595s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<3> done.
[12/15 12:47:52    595s] Found 1 generator input for clock tree my_clk_generator_for_external_qspi_ck_o<3>.
[12/15 12:47:52    595s] The skew group external_qspi_ck_o/mode was created. It contains 1 sinks and 1 sources.
[12/15 12:47:52    595s] The skew group my_clk/mode was created. It contains 30609 sinks and 1 sources.
[12/15 12:47:52    595s] The skew group _clock_gen_my_clk_state_reg_0_/mode was created. It contains 9 sinks and 1 sources.
[12/15 12:47:52    595s] The skew group _clock_gen_my_clk_state_reg_1_/mode was created. It contains 6 sinks and 1 sources.
[12/15 12:47:52    595s] The skew group _clock_gen_my_clk_state_reg_2_/mode was created. It contains 6 sinks and 1 sources.
[12/15 12:47:52    595s] Checking clock tree convergence...
[12/15 12:47:52    595s] Checking clock tree convergence done.
[12/15 12:47:52    595s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/15 12:47:52    595s] Set place::cacheFPlanSiteMark to 1
[12/15 12:47:52    595s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/15 12:47:52    595s] Using CCOpt effort standard.
[12/15 12:47:52    595s] CCOpt::Phase::Initialization...
[12/15 12:47:52    595s] Check Prerequisites...
[12/15 12:47:52    595s] Leaving CCOpt scope - CheckPlace...
[12/15 12:47:52    595s] OPERPROF: Starting checkPlace at level 1, MEM:2602.4M, EPOCH TIME: 1671130072.654685
[12/15 12:47:52    595s] z: 2, totalTracks: 1
[12/15 12:47:52    595s] z: 4, totalTracks: 1
[12/15 12:47:52    595s] z: 6, totalTracks: 1
[12/15 12:47:52    595s] z: 8, totalTracks: 1
[12/15 12:47:52    595s] All LLGs are deleted
[12/15 12:47:52    595s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2602.4M, EPOCH TIME: 1671130072.737809
[12/15 12:47:52    595s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2602.4M, EPOCH TIME: 1671130072.738633
[12/15 12:47:52    595s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2602.4M, EPOCH TIME: 1671130072.743487
[12/15 12:47:52    595s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2602.4M, EPOCH TIME: 1671130072.748080
[12/15 12:47:52    595s] Core basic site is TSMC65ADV10TSITE
[12/15 12:47:52    595s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2602.4M, EPOCH TIME: 1671130072.755646
[12/15 12:47:52    595s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.015, REAL:0.019, MEM:2611.2M, EPOCH TIME: 1671130072.774935
[12/15 12:47:52    595s] SiteArray: non-trimmed site array dimensions = 425 x 4250
[12/15 12:47:52    595s] SiteArray: use 7,401,472 bytes
[12/15 12:47:52    595s] SiteArray: current memory after site array memory allocation 2611.2M
[12/15 12:47:52    595s] SiteArray: FP blocked sites are writable
[12/15 12:47:52    595s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.067, REAL:0.066, MEM:2603.9M, EPOCH TIME: 1671130072.813862
[12/15 12:47:52    595s] 
[12/15 12:47:52    595s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:47:52    595s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.079, MEM:2603.9M, EPOCH TIME: 1671130072.822535
[12/15 12:47:52    595s] Begin checking placement ... (start mem=2602.4M, init mem=2603.9M)
[12/15 12:47:53    595s] 
[12/15 12:47:53    595s] Running CheckPlace using 4 threads!...
[12/15 12:47:53    596s] 
[12/15 12:47:53    596s] ...checkPlace MT is done!
[12/15 12:47:53    596s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2603.9M, EPOCH TIME: 1671130073.788402
[12/15 12:47:53    596s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.056, REAL:0.069, MEM:2603.9M, EPOCH TIME: 1671130073.857514
[12/15 12:47:53    596s] *info: Placed = 127769         (Fixed = 13175)
[12/15 12:47:53    596s] *info: Unplaced = 0           
[12/15 12:47:53    596s] Placement Density:73.41%(519129/707200)
[12/15 12:47:53    596s] Placement Density (including fixed std cells):73.97%(534429/722500)
[12/15 12:47:53    596s] All LLGs are deleted
[12/15 12:47:53    596s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2603.9M, EPOCH TIME: 1671130073.895665
[12/15 12:47:53    596s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.043, REAL:0.060, MEM:2603.9M, EPOCH TIME: 1671130073.955664
[12/15 12:47:53    596s] Finished checkPlace (total: cpu=0:00:01.8, real=0:00:01.0; vio checks: cpu=0:00:01.5, real=0:00:01.0; mem=2603.9M)
[12/15 12:47:53    596s] OPERPROF: Finished checkPlace at level 1, CPU:1.762, REAL:1.324, MEM:2603.9M, EPOCH TIME: 1671130073.978614
[12/15 12:47:54    596s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.8 real=0:00:01.4)
[12/15 12:47:54    596s] Innovus will update I/O latencies
[12/15 12:47:54    596s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/15 12:47:54    596s] 
[12/15 12:47:54    596s] 
[12/15 12:47:54    596s] 
[12/15 12:47:54    596s] Check Prerequisites done. (took cpu=0:00:01.8 real=0:00:01.4)
[12/15 12:47:54    596s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.8 real=0:00:01.4)
[12/15 12:47:54    596s] Executing ccopt post-processing.
[12/15 12:47:54    596s] Synthesizing clock trees with CCOpt...
[12/15 12:47:54    596s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/15 12:47:54    596s] CCOpt::Phase::PreparingToBalance...
[12/15 12:47:54    596s] Leaving CCOpt scope - Initializing power interface...
[12/15 12:47:54    596s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 12:47:54    596s] 
[12/15 12:47:54    596s] Positive (advancing) pin insertion delays
[12/15 12:47:54    596s] =========================================
[12/15 12:47:54    596s] 
[12/15 12:47:54    596s] Found 0 advancing pin insertion delay (0.000% of 30609 clock tree sinks)
[12/15 12:47:54    596s] 
[12/15 12:47:54    596s] Negative (delaying) pin insertion delays
[12/15 12:47:54    596s] ========================================
[12/15 12:47:54    596s] 
[12/15 12:47:54    596s] Found 0 delaying pin insertion delay (0.000% of 30609 clock tree sinks)
[12/15 12:47:54    596s] **WARN: (IMPCCOPT-1127):	The skew group default._clock_gen_my_clk_state_reg_2_/mode has been identified as a duplicate of: _clock_gen_my_clk_state_reg_1_/mode
[12/15 12:47:54    596s] The skew group _clock_gen_my_clk_state_reg_2_/mode has been identified as a duplicate of: _clock_gen_my_clk_state_reg_1_/mode, so it will not be cloned.
[12/15 12:47:54    596s] Notify start of optimization...
[12/15 12:47:54    596s] Notify start of optimization done.
[12/15 12:47:54    596s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/15 12:47:54    596s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2603.9M, EPOCH TIME: 1671130074.221987
[12/15 12:47:54    596s] All LLGs are deleted
[12/15 12:47:54    596s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2603.9M, EPOCH TIME: 1671130074.222088
[12/15 12:47:54    596s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2603.9M, EPOCH TIME: 1671130074.222128
[12/15 12:47:54    597s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.011, MEM:2531.9M, EPOCH TIME: 1671130074.233172
[12/15 12:47:54    597s] ### Creating LA Mngr. totSessionCpu=0:09:57 mem=2531.9M
[12/15 12:47:54    597s] ### Creating LA Mngr, finished. totSessionCpu=0:09:57 mem=2531.9M
[12/15 12:47:54    597s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2531.90 MB )
[12/15 12:47:54    597s] (I)      ==================== Layers =====================
[12/15 12:47:54    597s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:47:54    597s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/15 12:47:54    597s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:47:54    597s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/15 12:47:54    597s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/15 12:47:54    597s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/15 12:47:54    597s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/15 12:47:54    597s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/15 12:47:54    597s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/15 12:47:54    597s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/15 12:47:54    597s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/15 12:47:54    597s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/15 12:47:54    597s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/15 12:47:54    597s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/15 12:47:54    597s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/15 12:47:54    597s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/15 12:47:54    597s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/15 12:47:54    597s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/15 12:47:54    597s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/15 12:47:54    597s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/15 12:47:54    597s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:47:54    597s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/15 12:47:54    597s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/15 12:47:54    597s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/15 12:47:54    597s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/15 12:47:54    597s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/15 12:47:54    597s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:47:54    597s] (I)      Started Import and model ( Curr Mem: 2531.90 MB )
[12/15 12:47:54    597s] (I)      Default power domain name = toplevel_498
[12/15 12:47:54    597s] .== Non-default Options ==
[12/15 12:47:55    597s] (I)      Maximum routing layer                              : 6
[12/15 12:47:55    597s] (I)      Number of threads                                  : 4
[12/15 12:47:55    597s] (I)      Method to set GCell size                           : row
[12/15 12:47:55    597s] (I)      Counted 10662 PG shapes. We will not process PG shapes layer by layer.
[12/15 12:47:55    597s] (I)      Use row-based GCell size
[12/15 12:47:55    597s] (I)      Use row-based GCell align
[12/15 12:47:55    597s] (I)      layer 0 area = 168000
[12/15 12:47:55    597s] (I)      layer 1 area = 208000
[12/15 12:47:55    597s] (I)      layer 2 area = 208000
[12/15 12:47:55    597s] (I)      layer 3 area = 208000
[12/15 12:47:55    597s] (I)      layer 4 area = 208000
[12/15 12:47:55    597s] (I)      layer 5 area = 208000
[12/15 12:47:55    597s] (I)      GCell unit size   : 4000
[12/15 12:47:55    597s] (I)      GCell multiplier  : 1
[12/15 12:47:55    597s] (I)      GCell row height  : 4000
[12/15 12:47:55    597s] (I)      Actual row height : 4000
[12/15 12:47:55    597s] (I)      GCell align ref   : 300000 300000
[12/15 12:47:55    597s] [NR-eGR] Track table information for default rule: 
[12/15 12:47:55    597s] [NR-eGR] M1 has no routable track
[12/15 12:47:55    597s] [NR-eGR] M2 has single uniform track structure
[12/15 12:47:55    597s] [NR-eGR] M3 has single uniform track structure
[12/15 12:47:55    597s] [NR-eGR] M4 has single uniform track structure
[12/15 12:47:55    597s] [NR-eGR] M5 has single uniform track structure
[12/15 12:47:55    597s] [NR-eGR] M6 has single uniform track structure
[12/15 12:47:55    597s] (I)      =============== Default via ================
[12/15 12:47:55    597s] (I)      +---+------------------+-------------------+
[12/15 12:47:55    597s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/15 12:47:55    597s] (I)      +---+------------------+-------------------+
[12/15 12:47:55    597s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/15 12:47:55    597s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/15 12:47:55    597s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/15 12:47:55    597s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/15 12:47:55    597s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/15 12:47:55    597s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/15 12:47:55    597s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/15 12:47:55    597s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/15 12:47:55    597s] (I)      +---+------------------+-------------------+
[12/15 12:47:55    597s] [NR-eGR] Read 17904 PG shapes
[12/15 12:47:55    597s] [NR-eGR] Read 0 clock shapes
[12/15 12:47:55    597s] [NR-eGR] Read 0 other shapes
[12/15 12:47:55    597s] [NR-eGR] #Routing Blockages  : 0
[12/15 12:47:55    597s] [NR-eGR] #Instance Blockages : 0
[12/15 12:47:55    597s] [NR-eGR] #PG Blockages       : 17904
[12/15 12:47:55    597s] [NR-eGR] #Halo Blockages     : 0
[12/15 12:47:55    597s] [NR-eGR] #Boundary Blockages : 0
[12/15 12:47:55    597s] [NR-eGR] #Clock Blockages    : 0
[12/15 12:47:55    597s] [NR-eGR] #Other Blockages    : 0
[12/15 12:47:55    597s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 12:47:55    597s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/15 12:47:55    597s] [NR-eGR] Read 117793 nets ( ignored 0 )
[12/15 12:47:55    598s] (I)      early_global_route_priority property id does not exist.
[12/15 12:47:55    598s] (I)      Read Num Blocks=17904  Num Prerouted Wires=0  Num CS=0
[12/15 12:47:55    598s] (I)      Layer 1 (V) : #blockages 5112 : #preroutes 0
[12/15 12:47:55    598s] (I)      Layer 2 (H) : #blockages 5112 : #preroutes 0
[12/15 12:47:55    598s] (I)      Layer 3 (V) : #blockages 5112 : #preroutes 0
[12/15 12:47:55    598s] (I)      Layer 4 (H) : #blockages 2568 : #preroutes 0
[12/15 12:47:55    598s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/15 12:47:55    598s] (I)      Number of ignored nets                =      0
[12/15 12:47:55    598s] (I)      Number of connected nets              =      0
[12/15 12:47:55    598s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/15 12:47:55    598s] (I)      Number of clock nets                  =     11.  Ignored: No
[12/15 12:47:55    598s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 12:47:55    598s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 12:47:55    598s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 12:47:55    598s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 12:47:55    598s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 12:47:55    598s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/15 12:47:55    598s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/15 12:47:55    598s] [NR-eGR] There are 11 clock nets ( 0 with NDR ).
[12/15 12:47:55    598s] (I)      Ndr track 0 does not exist
[12/15 12:47:55    598s] (I)      ---------------------Grid Graph Info--------------------
[12/15 12:47:55    598s] (I)      Routing area        : (0, 0) - (2300000, 2300000)
[12/15 12:47:55    598s] (I)      Core area           : (300000, 300000) - (2000000, 2000000)
[12/15 12:47:55    598s] (I)      Site width          :   400  (dbu)
[12/15 12:47:55    598s] (I)      Row height          :  4000  (dbu)
[12/15 12:47:55    598s] (I)      GCell row height    :  4000  (dbu)
[12/15 12:47:55    598s] (I)      GCell width         :  4000  (dbu)
[12/15 12:47:55    598s] (I)      GCell height        :  4000  (dbu)
[12/15 12:47:55    598s] (I)      Grid                :   575   575     6
[12/15 12:47:55    598s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/15 12:47:55    598s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/15 12:47:55    598s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/15 12:47:55    598s] (I)      Default wire width  :   180   200   200   200   200   200
[12/15 12:47:55    598s] (I)      Default wire space  :   180   200   200   200   200   200
[12/15 12:47:55    598s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/15 12:47:55    598s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/15 12:47:55    598s] (I)      First track coord   :     0   200   200   200   200   200
[12/15 12:47:55    598s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/15 12:47:55    598s] (I)      Total num of tracks :     0  5750  5750  5750  5750  5750
[12/15 12:47:55    598s] (I)      Num of masks        :     1     1     1     1     1     1
[12/15 12:47:55    598s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/15 12:47:55    598s] (I)      --------------------------------------------------------
[12/15 12:47:55    598s] 
[12/15 12:47:55    598s] [NR-eGR] ============ Routing rule table ============
[12/15 12:47:55    598s] [NR-eGR] Rule id: 0  Nets: 117793
[12/15 12:47:55    598s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/15 12:47:55    598s] (I)                    Layer    2    3    4    5    6 
[12/15 12:47:55    598s] (I)                    Pitch  400  400  400  400  400 
[12/15 12:47:55    598s] (I)             #Used tracks    1    1    1    1    1 
[12/15 12:47:55    598s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 12:47:55    598s] [NR-eGR] ========================================
[12/15 12:47:55    598s] [NR-eGR] 
[12/15 12:47:55    598s] (I)      =============== Blocked Tracks ===============
[12/15 12:47:55    598s] (I)      +-------+---------+----------+---------------+
[12/15 12:47:55    598s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 12:47:55    598s] (I)      +-------+---------+----------+---------------+
[12/15 12:47:55    598s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 12:47:55    598s] (I)      |     2 | 3306250 |    33654 |         1.02% |
[12/15 12:47:55    598s] (I)      |     3 | 3306250 |    17040 |         0.52% |
[12/15 12:47:55    598s] (I)      |     4 | 3306250 |    33654 |         1.02% |
[12/15 12:47:55    598s] (I)      |     5 | 3306250 |    76554 |         2.32% |
[12/15 12:47:55    598s] (I)      |     6 | 3306250 |        0 |         0.00% |
[12/15 12:47:55    598s] (I)      +-------+---------+----------+---------------+
[12/15 12:47:55    598s] (I)      Finished Import and model ( CPU: 1.04 sec, Real: 1.05 sec, Curr Mem: 2638.88 MB )
[12/15 12:47:55    598s] (I)      Reset routing kernel
[12/15 12:47:55    598s] (I)      Started Global Routing ( Curr Mem: 2638.88 MB )
[12/15 12:47:55    598s] (I)      totalPins=458439  totalGlobalPin=446231 (97.34%)
[12/15 12:47:55    598s] (I)      total 2D Cap : 16453344 = (6558876 H, 9894468 V)
[12/15 12:47:55    598s] [NR-eGR] Layer group 1: route 117793 net(s) in layer range [2, 6]
[12/15 12:47:55    598s] (I)      
[12/15 12:47:55    598s] (I)      ============  Phase 1a Route ============
[12/15 12:47:56    599s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/15 12:47:56    599s] (I)      Usage: 1474235 = (752833 H, 721402 V) = (11.48% H, 7.29% V) = (1.506e+06um H, 1.443e+06um V)
[12/15 12:47:56    599s] (I)      
[12/15 12:47:56    599s] (I)      ============  Phase 1b Route ============
[12/15 12:47:56    599s] (I)      Usage: 1474297 = (752846 H, 721451 V) = (11.48% H, 7.29% V) = (1.506e+06um H, 1.443e+06um V)
[12/15 12:47:56    599s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.948594e+06um
[12/15 12:47:56    599s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/15 12:47:56    599s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/15 12:47:56    599s] (I)      
[12/15 12:47:56    599s] (I)      ============  Phase 1c Route ============
[12/15 12:47:56    599s] (I)      Level2 Grid: 115 x 115
[12/15 12:47:56    599s] (I)      Usage: 1474297 = (752846 H, 721451 V) = (11.48% H, 7.29% V) = (1.506e+06um H, 1.443e+06um V)
[12/15 12:47:56    599s] (I)      
[12/15 12:47:56    599s] (I)      ============  Phase 1d Route ============
[12/15 12:47:57    600s] (I)      Usage: 1474336 = (752849 H, 721487 V) = (11.48% H, 7.29% V) = (1.506e+06um H, 1.443e+06um V)
[12/15 12:47:57    600s] (I)      
[12/15 12:47:57    600s] (I)      ============  Phase 1e Route ============
[12/15 12:47:57    600s] (I)      Usage: 1474336 = (752849 H, 721487 V) = (11.48% H, 7.29% V) = (1.506e+06um H, 1.443e+06um V)
[12/15 12:47:57    600s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.948672e+06um
[12/15 12:47:57    600s] (I)      
[12/15 12:47:57    600s] (I)      ============  Phase 1l Route ============
[12/15 12:47:58    601s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/15 12:47:58    601s] (I)      Layer  2:    3290404    640220        22           0     3300500    ( 0.00%) 
[12/15 12:47:58    601s] (I)      Layer  3:    3288572    630913        17           0     3300500    ( 0.00%) 
[12/15 12:47:58    601s] (I)      Layer  4:    3290404    250845         0           0     3300500    ( 0.00%) 
[12/15 12:47:58    601s] (I)      Layer  5:    3261516    139815       131           0     3300500    ( 0.00%) 
[12/15 12:47:58    601s] (I)      Layer  6:    3300500     12942         0           0     3300500    ( 0.00%) 
[12/15 12:47:58    601s] (I)      Total:      16431396   1674735       170           0    16502500    ( 0.00%) 
[12/15 12:47:58    601s] (I)      
[12/15 12:47:58    601s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/15 12:47:58    601s] [NR-eGR]                        OverCon           OverCon            
[12/15 12:47:58    601s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/15 12:47:58    601s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/15 12:47:58    601s] [NR-eGR] ---------------------------------------------------------------
[12/15 12:47:58    601s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:47:58    601s] [NR-eGR]      M2 ( 2)        19( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/15 12:47:58    601s] [NR-eGR]      M3 ( 3)        16( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:47:58    601s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:47:58    601s] [NR-eGR]      M5 ( 5)        83( 0.03%)         9( 0.00%)   ( 0.03%) 
[12/15 12:47:58    601s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:47:58    601s] [NR-eGR] ---------------------------------------------------------------
[12/15 12:47:58    601s] [NR-eGR]        Total       118( 0.01%)         9( 0.00%)   ( 0.01%) 
[12/15 12:47:58    601s] [NR-eGR] 
[12/15 12:47:58    601s] (I)      Finished Global Routing ( CPU: 3.09 sec, Real: 2.66 sec, Curr Mem: 2704.88 MB )
[12/15 12:47:58    601s] (I)      total 2D Cap : 16459742 = (6561440 H, 9898302 V)
[12/15 12:47:58    601s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/15 12:47:58    601s] (I)      ============= Track Assignment ============
[12/15 12:47:58    601s] (I)      Started Track Assignment (4T) ( Curr Mem: 2704.88 MB )
[12/15 12:47:58    601s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/15 12:47:58    601s] (I)      Run Multi-thread track assignment
[12/15 12:47:59    603s] (I)      Finished Track Assignment (4T) ( CPU: 2.46 sec, Real: 1.13 sec, Curr Mem: 2704.88 MB )
[12/15 12:47:59    603s] (I)      Started Export ( Curr Mem: 2704.88 MB )
[12/15 12:47:59    604s] [NR-eGR]             Length (um)     Vias 
[12/15 12:47:59    604s] [NR-eGR] ---------------------------------
[12/15 12:47:59    604s] [NR-eGR]  M1  (1H)             0   458420 
[12/15 12:47:59    604s] [NR-eGR]  M2  (2V)       1006000   703401 
[12/15 12:47:59    604s] [NR-eGR]  M3  (3H)       1262482    58223 
[12/15 12:47:59    604s] [NR-eGR]  M4  (4V)        494688    16894 
[12/15 12:47:59    604s] [NR-eGR]  M5  (5H)        280267      874 
[12/15 12:47:59    604s] [NR-eGR]  M6  (6V)         25960        0 
[12/15 12:47:59    604s] [NR-eGR]  M7  (7H)             0        0 
[12/15 12:47:59    604s] [NR-eGR]  M8  (8V)             0        0 
[12/15 12:47:59    604s] [NR-eGR]  M9  (9H)             0        0 
[12/15 12:47:59    604s] [NR-eGR] ---------------------------------
[12/15 12:47:59    604s] [NR-eGR]      Total      3069396  1237812 
[12/15 12:47:59    604s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:47:59    604s] [NR-eGR] Total half perimeter of net bounding box: 2292049um
[12/15 12:47:59    604s] [NR-eGR] Total length: 3069396um, number of vias: 1237812
[12/15 12:47:59    604s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:48:00    604s] [NR-eGR] Total eGR-routed clock nets wire length: 116318um, number of vias: 86562
[12/15 12:48:00    604s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:48:00    605s] (I)      Finished Export ( CPU: 1.19 sec, Real: 0.72 sec, Curr Mem: 2704.88 MB )
[12/15 12:48:00    605s] [NR-eGR] Finished Early Global Route kernel ( CPU: 7.95 sec, Real: 5.75 sec, Curr Mem: 2704.88 MB )
[12/15 12:48:00    605s] (I)      ======================================== Runtime Summary ========================================
[12/15 12:48:00    605s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/15 12:48:00    605s] (I)      -------------------------------------------------------------------------------------------------
[12/15 12:48:00    605s] (I)       Early Global Route kernel                   100.00%  183.71 sec  189.46 sec  5.75 sec  7.95 sec 
[12/15 12:48:00    605s] (I)       +-Import and model                           18.29%  183.71 sec  184.77 sec  1.05 sec  1.04 sec 
[12/15 12:48:00    605s] (I)       | +-Create place DB                          11.40%  183.71 sec  184.37 sec  0.66 sec  0.64 sec 
[12/15 12:48:00    605s] (I)       | | +-Import place data                      11.40%  183.71 sec  184.37 sec  0.65 sec  0.64 sec 
[12/15 12:48:00    605s] (I)       | | | +-Read instances and placement          3.58%  183.71 sec  183.92 sec  0.21 sec  0.20 sec 
[12/15 12:48:00    605s] (I)       | | | +-Read nets                             7.81%  183.92 sec  184.37 sec  0.45 sec  0.44 sec 
[12/15 12:48:00    605s] (I)       | +-Create route DB                           5.82%  184.37 sec  184.70 sec  0.33 sec  0.33 sec 
[12/15 12:48:00    605s] (I)       | | +-Import route data (4T)                  5.82%  184.37 sec  184.70 sec  0.33 sec  0.33 sec 
[12/15 12:48:00    605s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.62%  184.38 sec  184.41 sec  0.04 sec  0.03 sec 
[12/15 12:48:00    605s] (I)       | | | | +-Read routing blockages              0.00%  184.38 sec  184.38 sec  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)       | | | | +-Read instance blockages             0.57%  184.38 sec  184.41 sec  0.03 sec  0.03 sec 
[12/15 12:48:00    605s] (I)       | | | | +-Read PG blockages                   0.04%  184.41 sec  184.41 sec  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)       | | | | +-Read clock blockages                0.00%  184.41 sec  184.41 sec  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)       | | | | +-Read other blockages                0.00%  184.41 sec  184.41 sec  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)       | | | | +-Read boundary cut boxes             0.00%  184.41 sec  184.41 sec  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)       | | | +-Read blackboxes                       0.00%  184.41 sec  184.41 sec  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)       | | | +-Read prerouted                        0.09%  184.41 sec  184.42 sec  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)       | | | +-Read unlegalized nets                 0.53%  184.42 sec  184.45 sec  0.03 sec  0.03 sec 
[12/15 12:48:00    605s] (I)       | | | +-Read nets                             0.92%  184.45 sec  184.50 sec  0.05 sec  0.05 sec 
[12/15 12:48:00    605s] (I)       | | | +-Set up via pillars                    0.03%  184.51 sec  184.51 sec  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)       | | | +-Initialize 3D grid graph              0.03%  184.52 sec  184.53 sec  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)       | | | +-Model blockage capacity               2.84%  184.53 sec  184.69 sec  0.16 sec  0.16 sec 
[12/15 12:48:00    605s] (I)       | | | | +-Initialize 3D capacity              2.72%  184.53 sec  184.68 sec  0.16 sec  0.15 sec 
[12/15 12:48:00    605s] (I)       | +-Read aux data                             0.00%  184.70 sec  184.70 sec  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)       | +-Others data preparation                   0.27%  184.70 sec  184.72 sec  0.02 sec  0.03 sec 
[12/15 12:48:00    605s] (I)       | +-Create route kernel                       0.34%  184.72 sec  184.74 sec  0.02 sec  0.02 sec 
[12/15 12:48:00    605s] (I)       +-Global Routing                             46.22%  184.77 sec  187.42 sec  2.66 sec  3.09 sec 
[12/15 12:48:00    605s] (I)       | +-Initialization                            0.72%  184.77 sec  184.81 sec  0.04 sec  0.04 sec 
[12/15 12:48:00    605s] (I)       | +-Net group 1                              44.51%  184.81 sec  187.37 sec  2.56 sec  3.00 sec 
[12/15 12:48:00    605s] (I)       | | +-Generate topology (4T)                  2.57%  184.81 sec  184.96 sec  0.15 sec  0.20 sec 
[12/15 12:48:00    605s] (I)       | | +-Phase 1a                               15.54%  185.00 sec  185.90 sec  0.89 sec  0.99 sec 
[12/15 12:48:00    605s] (I)       | | | +-Pattern routing (4T)                 12.19%  185.00 sec  185.70 sec  0.70 sec  0.80 sec 
[12/15 12:48:00    605s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.68%  185.70 sec  185.80 sec  0.10 sec  0.10 sec 
[12/15 12:48:00    605s] (I)       | | | +-Add via demand to 2D                  1.66%  185.80 sec  185.90 sec  0.10 sec  0.09 sec 
[12/15 12:48:00    605s] (I)       | | +-Phase 1b                                3.92%  185.90 sec  186.12 sec  0.23 sec  0.25 sec 
[12/15 12:48:00    605s] (I)       | | | +-Monotonic routing (4T)                3.86%  185.90 sec  186.12 sec  0.22 sec  0.25 sec 
[12/15 12:48:00    605s] (I)       | | +-Phase 1c                                0.80%  186.12 sec  186.17 sec  0.05 sec  0.05 sec 
[12/15 12:48:00    605s] (I)       | | | +-Two level Routing                     0.80%  186.12 sec  186.17 sec  0.05 sec  0.05 sec 
[12/15 12:48:00    605s] (I)       | | | | +-Two Level Routing (Regular)         0.53%  186.13 sec  186.16 sec  0.03 sec  0.03 sec 
[12/15 12:48:00    605s] (I)       | | | | +-Two Level Routing (Strong)          0.19%  186.16 sec  186.17 sec  0.01 sec  0.01 sec 
[12/15 12:48:00    605s] (I)       | | +-Phase 1d                                9.43%  186.17 sec  186.71 sec  0.54 sec  0.49 sec 
[12/15 12:48:00    605s] (I)       | | | +-Detoured routing                      9.43%  186.17 sec  186.71 sec  0.54 sec  0.49 sec 
[12/15 12:48:00    605s] (I)       | | +-Phase 1e                                0.03%  186.71 sec  186.71 sec  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)       | | | +-Route legalization                    0.00%  186.71 sec  186.71 sec  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)       | | +-Phase 1l                               11.45%  186.71 sec  187.37 sec  0.66 sec  0.97 sec 
[12/15 12:48:00    605s] (I)       | | | +-Layer assignment (4T)                10.78%  186.75 sec  187.37 sec  0.62 sec  0.95 sec 
[12/15 12:48:00    605s] (I)       | +-Clean cong LA                             0.00%  187.37 sec  187.37 sec  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)       +-Export 3D cong map                          1.74%  187.42 sec  187.52 sec  0.10 sec  0.08 sec 
[12/15 12:48:00    605s] (I)       | +-Export 2D cong map                        0.23%  187.51 sec  187.52 sec  0.01 sec  0.01 sec 
[12/15 12:48:00    605s] (I)       +-Extract Global 3D Wires                     0.61%  187.53 sec  187.56 sec  0.04 sec  0.03 sec 
[12/15 12:48:00    605s] (I)       +-Track Assignment (4T)                      19.68%  187.56 sec  188.69 sec  1.13 sec  2.46 sec 
[12/15 12:48:00    605s] (I)       | +-Initialization                            0.13%  187.56 sec  187.57 sec  0.01 sec  0.01 sec 
[12/15 12:48:00    605s] (I)       | +-Track Assignment Kernel                  19.53%  187.57 sec  188.69 sec  1.12 sec  2.45 sec 
[12/15 12:48:00    605s] (I)       | +-Free Memory                               0.01%  188.69 sec  188.69 sec  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)       +-Export                                     12.45%  188.69 sec  189.41 sec  0.72 sec  1.19 sec 
[12/15 12:48:00    605s] (I)       | +-Export DB wires                           6.29%  188.69 sec  189.06 sec  0.36 sec  0.74 sec 
[12/15 12:48:00    605s] (I)       | | +-Export all nets (4T)                    4.38%  188.74 sec  188.99 sec  0.25 sec  0.56 sec 
[12/15 12:48:00    605s] (I)       | | +-Set wire vias (4T)                      1.16%  188.99 sec  189.05 sec  0.07 sec  0.14 sec 
[12/15 12:48:00    605s] (I)       | +-Report wirelength                         4.10%  189.06 sec  189.29 sec  0.24 sec  0.21 sec 
[12/15 12:48:00    605s] (I)       | +-Update net boxes                          2.05%  189.29 sec  189.41 sec  0.12 sec  0.24 sec 
[12/15 12:48:00    605s] (I)       | +-Update timing                             0.00%  189.41 sec  189.41 sec  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)       +-Postprocess design                          0.00%  189.41 sec  189.41 sec  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)      ======================= Summary by functions ========================
[12/15 12:48:00    605s] (I)       Lv  Step                                      %      Real       CPU 
[12/15 12:48:00    605s] (I)      ---------------------------------------------------------------------
[12/15 12:48:00    605s] (I)        0  Early Global Route kernel           100.00%  5.75 sec  7.95 sec 
[12/15 12:48:00    605s] (I)        1  Global Routing                       46.22%  2.66 sec  3.09 sec 
[12/15 12:48:00    605s] (I)        1  Track Assignment (4T)                19.68%  1.13 sec  2.46 sec 
[12/15 12:48:00    605s] (I)        1  Import and model                     18.29%  1.05 sec  1.04 sec 
[12/15 12:48:00    605s] (I)        1  Export                               12.45%  0.72 sec  1.19 sec 
[12/15 12:48:00    605s] (I)        1  Export 3D cong map                    1.74%  0.10 sec  0.08 sec 
[12/15 12:48:00    605s] (I)        1  Extract Global 3D Wires               0.61%  0.04 sec  0.03 sec 
[12/15 12:48:00    605s] (I)        1  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)        2  Net group 1                          44.51%  2.56 sec  3.00 sec 
[12/15 12:48:00    605s] (I)        2  Track Assignment Kernel              19.53%  1.12 sec  2.45 sec 
[12/15 12:48:00    605s] (I)        2  Create place DB                      11.40%  0.66 sec  0.64 sec 
[12/15 12:48:00    605s] (I)        2  Export DB wires                       6.29%  0.36 sec  0.74 sec 
[12/15 12:48:00    605s] (I)        2  Create route DB                       5.82%  0.33 sec  0.33 sec 
[12/15 12:48:00    605s] (I)        2  Report wirelength                     4.10%  0.24 sec  0.21 sec 
[12/15 12:48:00    605s] (I)        2  Update net boxes                      2.05%  0.12 sec  0.24 sec 
[12/15 12:48:00    605s] (I)        2  Initialization                        0.86%  0.05 sec  0.05 sec 
[12/15 12:48:00    605s] (I)        2  Create route kernel                   0.34%  0.02 sec  0.02 sec 
[12/15 12:48:00    605s] (I)        2  Others data preparation               0.27%  0.02 sec  0.03 sec 
[12/15 12:48:00    605s] (I)        2  Export 2D cong map                    0.23%  0.01 sec  0.01 sec 
[12/15 12:48:00    605s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)        3  Phase 1a                             15.54%  0.89 sec  0.99 sec 
[12/15 12:48:00    605s] (I)        3  Phase 1l                             11.45%  0.66 sec  0.97 sec 
[12/15 12:48:00    605s] (I)        3  Import place data                    11.40%  0.65 sec  0.64 sec 
[12/15 12:48:00    605s] (I)        3  Phase 1d                              9.43%  0.54 sec  0.49 sec 
[12/15 12:48:00    605s] (I)        3  Import route data (4T)                5.82%  0.33 sec  0.33 sec 
[12/15 12:48:00    605s] (I)        3  Export all nets (4T)                  4.38%  0.25 sec  0.56 sec 
[12/15 12:48:00    605s] (I)        3  Phase 1b                              3.92%  0.23 sec  0.25 sec 
[12/15 12:48:00    605s] (I)        3  Generate topology (4T)                2.57%  0.15 sec  0.20 sec 
[12/15 12:48:00    605s] (I)        3  Set wire vias (4T)                    1.16%  0.07 sec  0.14 sec 
[12/15 12:48:00    605s] (I)        3  Phase 1c                              0.80%  0.05 sec  0.05 sec 
[12/15 12:48:00    605s] (I)        3  Phase 1e                              0.03%  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)        4  Pattern routing (4T)                 12.19%  0.70 sec  0.80 sec 
[12/15 12:48:00    605s] (I)        4  Layer assignment (4T)                10.78%  0.62 sec  0.95 sec 
[12/15 12:48:00    605s] (I)        4  Detoured routing                      9.43%  0.54 sec  0.49 sec 
[12/15 12:48:00    605s] (I)        4  Read nets                             8.73%  0.50 sec  0.49 sec 
[12/15 12:48:00    605s] (I)        4  Monotonic routing (4T)                3.86%  0.22 sec  0.25 sec 
[12/15 12:48:00    605s] (I)        4  Read instances and placement          3.58%  0.21 sec  0.20 sec 
[12/15 12:48:00    605s] (I)        4  Model blockage capacity               2.84%  0.16 sec  0.16 sec 
[12/15 12:48:00    605s] (I)        4  Pattern Routing Avoiding Blockages    1.68%  0.10 sec  0.10 sec 
[12/15 12:48:00    605s] (I)        4  Add via demand to 2D                  1.66%  0.10 sec  0.09 sec 
[12/15 12:48:00    605s] (I)        4  Two level Routing                     0.80%  0.05 sec  0.05 sec 
[12/15 12:48:00    605s] (I)        4  Read blockages ( Layer 2-6 )          0.62%  0.04 sec  0.03 sec 
[12/15 12:48:00    605s] (I)        4  Read unlegalized nets                 0.53%  0.03 sec  0.03 sec 
[12/15 12:48:00    605s] (I)        4  Read prerouted                        0.09%  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)        4  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)        5  Initialize 3D capacity                2.72%  0.16 sec  0.15 sec 
[12/15 12:48:00    605s] (I)        5  Read instance blockages               0.57%  0.03 sec  0.03 sec 
[12/15 12:48:00    605s] (I)        5  Two Level Routing (Regular)           0.53%  0.03 sec  0.03 sec 
[12/15 12:48:00    605s] (I)        5  Two Level Routing (Strong)            0.19%  0.01 sec  0.01 sec 
[12/15 12:48:00    605s] (I)        5  Read PG blockages                     0.04%  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/15 12:48:00    605s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:08.2 real=0:00:06.0)
[12/15 12:48:00    605s] Legalization setup...
[12/15 12:48:00    605s] Using cell based legalization.
[12/15 12:48:00    605s] Initializing placement interface...
[12/15 12:48:00    605s]   Use check_library -place or consult logv if problems occur.
[12/15 12:48:00    605s]   Leaving CCOpt scope - Initializing placement interface...
[12/15 12:48:00    605s] OPERPROF: Starting DPlace-Init at level 1, MEM:2704.9M, EPOCH TIME: 1671130080.292577
[12/15 12:48:00    605s] z: 2, totalTracks: 1
[12/15 12:48:00    605s] z: 4, totalTracks: 1
[12/15 12:48:00    605s] z: 6, totalTracks: 1
[12/15 12:48:00    605s] z: 8, totalTracks: 1
[12/15 12:48:00    605s] All LLGs are deleted
[12/15 12:48:00    605s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2704.9M, EPOCH TIME: 1671130080.358848
[12/15 12:48:00    605s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2704.9M, EPOCH TIME: 1671130080.359668
[12/15 12:48:00    605s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2704.9M, EPOCH TIME: 1671130080.412894
[12/15 12:48:00    605s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2704.9M, EPOCH TIME: 1671130080.417456
[12/15 12:48:00    605s] Core basic site is TSMC65ADV10TSITE
[12/15 12:48:00    605s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2704.9M, EPOCH TIME: 1671130080.425544
[12/15 12:48:00    605s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.032, MEM:2704.9M, EPOCH TIME: 1671130080.457794
[12/15 12:48:00    605s] SiteArray: non-trimmed site array dimensions = 425 x 4250
[12/15 12:48:00    605s] SiteArray: use 7,401,472 bytes
[12/15 12:48:00    605s] SiteArray: current memory after site array memory allocation 2704.9M
[12/15 12:48:00    605s] SiteArray: FP blocked sites are writable
[12/15 12:48:00    605s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.068, REAL:0.114, MEM:2704.9M, EPOCH TIME: 1671130080.531207
[12/15 12:48:00    605s] 
[12/15 12:48:00    605s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:48:00    605s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.128, REAL:0.177, MEM:2704.9M, EPOCH TIME: 1671130080.589817
[12/15 12:48:00    605s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2704.9MB).
[12/15 12:48:00    605s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.375, MEM:2704.9M, EPOCH TIME: 1671130080.667806
[12/15 12:48:00    605s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.4)
[12/15 12:48:00    605s] Initializing placement interface done.
[12/15 12:48:00    605s] Leaving CCOpt scope - Cleaning up placement interface...
[12/15 12:48:00    605s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2704.9M, EPOCH TIME: 1671130080.668020
[12/15 12:48:00    605s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.035, REAL:0.036, MEM:2532.9M, EPOCH TIME: 1671130080.703817
[12/15 12:48:00    605s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 12:48:00    605s] Leaving CCOpt scope - Initializing placement interface...
[12/15 12:48:00    605s] OPERPROF: Starting DPlace-Init at level 1, MEM:2532.9M, EPOCH TIME: 1671130080.779440
[12/15 12:48:00    605s] z: 2, totalTracks: 1
[12/15 12:48:00    605s] z: 4, totalTracks: 1
[12/15 12:48:00    605s] z: 6, totalTracks: 1
[12/15 12:48:00    605s] z: 8, totalTracks: 1
[12/15 12:48:00    605s] #spOpts: VtWidth mergeVia=F 
[12/15 12:48:00    605s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2532.9M, EPOCH TIME: 1671130080.944912
[12/15 12:48:00    605s] 
[12/15 12:48:00    605s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:48:01    605s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.088, REAL:0.091, MEM:2532.9M, EPOCH TIME: 1671130081.035690
[12/15 12:48:01    605s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2532.9MB).
[12/15 12:48:01    605s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.226, REAL:0.288, MEM:2532.9M, EPOCH TIME: 1671130081.067260
[12/15 12:48:01    605s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.3)
[12/15 12:48:01    605s] (I)      Default power domain name = toplevel_498
[12/15 12:48:01    605s] .Load db... (mem=2532.9M)
[12/15 12:48:01    605s] (I)      Read data from FE... (mem=2532.9M)
[12/15 12:48:01    606s] (I)      Number of ignored instance 0
[12/15 12:48:01    606s] (I)      Number of inbound cells 0
[12/15 12:48:01    606s] (I)      Number of opened ILM blockages 0
[12/15 12:48:01    606s] (I)      Number of instances temporarily fixed by detailed placement 13178
[12/15 12:48:01    606s] (I)      numMoveCells=114591, numMacros=0  numPads=19  numMultiRowHeightInsts=0
[12/15 12:48:01    606s] (I)      cell height: 4000, count: 114594
[12/15 12:48:01    606s] (I)      Read rows... (mem=2564.8M)
[12/15 12:48:01    606s] (I)      Done Read rows (cpu=0.000s, mem=2564.8M)
[12/15 12:48:01    606s] (I)      Done Read data from FE (cpu=0.204s, mem=2564.8M)
[12/15 12:48:01    606s] (I)      Done Load db (cpu=0.204s, mem=2564.8M)
[12/15 12:48:01    606s] (I)      Constructing placeable region... (mem=2564.8M)
[12/15 12:48:01    606s] (I)      Constructing bin map
[12/15 12:48:01    606s] (I)      Initialize bin information with width=40000 height=40000
[12/15 12:48:01    606s] (I)      Done constructing bin map
[12/15 12:48:01    606s] (I)      Removing 0 blocked bin with high fixed inst density
[12/15 12:48:01    606s] (I)      Compute region effective width... (mem=2564.8M)
[12/15 12:48:01    606s] (I)      Done Compute region effective width (cpu=0.002s, mem=2564.8M)
[12/15 12:48:01    606s] (I)      Done Constructing placeable region (cpu=0.054s, mem=2564.8M)
[12/15 12:48:01    606s] Legalization setup done. (took cpu=0:00:00.9 real=0:00:01.1)
[12/15 12:48:01    606s] Validating CTS configuration...
[12/15 12:48:01    606s] Checking module port directions...
[12/15 12:48:01    606s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 12:48:01    606s] Non-default CCOpt properties:
[12/15 12:48:01    606s]   Public non-default CCOpt properties:
[12/15 12:48:01    606s]     buffer_cells is set for at least one object
[12/15 12:48:01    606s]     cts_merge_clock_gates is set for at least one object
[12/15 12:48:01    606s]     cts_merge_clock_logic is set for at least one object
[12/15 12:48:01    606s]     exclusive_sinks_rank is set for at least one object
[12/15 12:48:01    606s]     route_type is set for at least one object
[12/15 12:48:01    606s]   No private non-default CCOpt properties
[12/15 12:48:01    606s] Route type trimming info:
[12/15 12:48:01    606s]   No route type modifications were made.
[12/15 12:48:01    606s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/15 12:48:01    606s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/15 12:48:01    606s] LayerId::1 widthSet size::1
[12/15 12:48:01    606s] LayerId::2 widthSet size::1
[12/15 12:48:01    606s] LayerId::3 widthSet size::1
[12/15 12:48:01    606s] LayerId::4 widthSet size::1
[12/15 12:48:01    606s] LayerId::5 widthSet size::1
[12/15 12:48:01    606s] LayerId::6 widthSet size::1
[12/15 12:48:01    606s] LayerId::7 widthSet size::1
[12/15 12:48:01    606s] LayerId::8 widthSet size::1
[12/15 12:48:01    606s] LayerId::9 widthSet size::1
[12/15 12:48:01    606s] Updating RC grid for preRoute extraction ...
[12/15 12:48:01    606s] eee: pegSigSF::1.070000
[12/15 12:48:01    606s] Initializing multi-corner resistance tables ...
[12/15 12:48:01    606s] eee: l::1 avDens::0.105351 usedTrk::19932.500000 availTrk::189200.000000 sigTrk::19932.500000
[12/15 12:48:01    606s] eee: l::2 avDens::0.268984 usedTrk::50299.999033 availTrk::187000.000000 sigTrk::50299.999033
[12/15 12:48:01    606s] eee: l::3 avDens::0.336482 usedTrk::63124.085005 availTrk::187600.000000 sigTrk::63124.085005
[12/15 12:48:01    606s] eee: l::4 avDens::0.133555 usedTrk::24734.395505 availTrk::185200.000000 sigTrk::24734.395505
[12/15 12:48:01    606s] eee: l::5 avDens::0.081674 usedTrk::14039.725006 availTrk::171900.000000 sigTrk::14039.725006
[12/15 12:48:01    606s] eee: l::6 avDens::0.034799 usedTrk::1298.019999 availTrk::37300.000000 sigTrk::1298.019999
[12/15 12:48:01    606s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:48:01    606s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:48:01    606s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:48:02    606s] {RT default_rc_corner 0 6 6 0}
[12/15 12:48:02    606s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.271908 ; uaWl: 1.000000 ; uaWlH: 0.260936 ; aWlH: 0.000000 ; Pmax: 0.837000 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 82 ; 
[12/15 12:48:02    607s] End AAE Lib Interpolated Model. (MEM=2564.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 12:48:02    607s] Accumulated time to calculate placeable region: 3.6e-05
[12/15 12:48:02    607s] Accumulated time to calculate placeable region: 0.000126
[12/15 12:48:02    607s] Accumulated time to calculate placeable region: 0.000221
[12/15 12:48:02    607s] Accumulated time to calculate placeable region: 0.00026
[12/15 12:48:02    607s] Accumulated time to calculate placeable region: 0.000275
[12/15 12:48:02    607s] (I)      Initializing Steiner engine. 
[12/15 12:48:02    607s] (I)      ==================== Layers =====================
[12/15 12:48:02    607s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:48:02    607s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/15 12:48:02    607s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:48:02    607s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/15 12:48:02    607s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/15 12:48:02    607s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/15 12:48:02    607s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/15 12:48:02    607s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/15 12:48:02    607s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/15 12:48:02    607s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/15 12:48:02    607s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/15 12:48:02    607s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/15 12:48:02    607s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/15 12:48:02    607s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/15 12:48:02    607s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/15 12:48:02    607s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/15 12:48:02    607s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/15 12:48:02    607s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/15 12:48:02    607s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/15 12:48:02    607s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/15 12:48:02    607s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:48:02    607s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/15 12:48:02    607s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/15 12:48:02    607s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/15 12:48:02    607s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/15 12:48:02    607s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/15 12:48:02    607s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:48:03    607s] Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 1 of 5 cells
[12/15 12:48:03    607s] Original list had 5 cells:
[12/15 12:48:03    607s] BUFX16MA10TR BUFX16BA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/15 12:48:03    607s] New trimmed list has 4 cells:
[12/15 12:48:03    607s] BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000363
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000409
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000416
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000425
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.00044
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000459
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000463
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000467
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000485
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.00049
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000507
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000512
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000529
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000534
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000541
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000552
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000557
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000565
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000569
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.00058
[12/15 12:48:03    607s] Library trimming inverters in power domain auto-default and half-corner slowDC:setup.late removed 9 of 20 cells
[12/15 12:48:03    607s] Original list had 20 cells:
[12/15 12:48:03    607s] INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3P5BA10TR INVX3BA10TR INVX2P5BA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX1P2BA10TR INVX1BA10TR INVX0P8BA10TR INVX0P7BA10TR INVX0P6BA10TR INVX0P5BA10TR 
[12/15 12:48:03    607s] New trimmed list has 11 cells:
[12/15 12:48:03    607s] INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR 
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000612
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.00062
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000627
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000633
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.00064
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000646
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000651
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000657
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000663
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000669
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000675
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.00068
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000686
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000692
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000698
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000704
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000721
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000727
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000733
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000739
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000752
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000759
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000765
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000771
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000777
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000782
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000787
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000792
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000796
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.0008
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000805
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.00081
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000813
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000816
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.00082
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000825
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000829
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000834
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000844
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000849
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000855
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.00086
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000871
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000876
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000881
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000886
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.00089
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000895
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000899
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000904
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000908
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000912
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000915
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000919
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000923
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000926
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000935
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000941
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000946
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000951
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000956
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.000961
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.00098
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.00103
[12/15 12:48:03    607s] Accumulated time to calculate placeable region: 0.00102
[12/15 12:48:05    610s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/15 12:48:05    610s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/15 12:48:05    610s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/15 12:48:05    610s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/15 12:48:05    610s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/15 12:48:05    610s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/15 12:48:05    610s] Clock tree balancer configuration for clock_trees my_clk_generator_for_external_qspi_ck_o<3> my_clk_generator_for_external_qspi_ck_o<2> my_clk_generator_for_external_qspi_ck_o<1> my_clk:
[12/15 12:48:05    610s] Non-default CCOpt properties:
[12/15 12:48:05    610s]   Public non-default CCOpt properties:
[12/15 12:48:05    610s]     cts_merge_clock_gates: true (default: false)
[12/15 12:48:05    610s]     cts_merge_clock_logic: true (default: false)
[12/15 12:48:05    610s]     route_type (leaf): default_route_type_leaf (default: default)
[12/15 12:48:05    610s]     route_type (top): default_route_type_nonleaf (default: default)
[12/15 12:48:05    610s]     route_type (trunk): default_route_type_nonleaf (default: default)
[12/15 12:48:05    610s]   No private non-default CCOpt properties
[12/15 12:48:05    610s] For power domain auto-default:
[12/15 12:48:05    610s]   Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/15 12:48:05    610s]   Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/15 12:48:05    610s]   Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/15 12:48:05    610s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 716720.000um^2
[12/15 12:48:05    610s] Top Routing info:
[12/15 12:48:05    610s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/15 12:48:05    610s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/15 12:48:05    610s] Trunk Routing info:
[12/15 12:48:05    610s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/15 12:48:05    610s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/15 12:48:05    610s] Leaf Routing info:
[12/15 12:48:05    610s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/15 12:48:05    610s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/15 12:48:05    610s] For timing_corner slowDC:setup, late and power domain auto-default:
[12/15 12:48:05    610s]   Slew time target (leaf):    0.118ns
[12/15 12:48:05    610s]   Slew time target (trunk):   0.118ns
[12/15 12:48:05    610s]   Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/15 12:48:05    610s]   Buffer unit delay: 0.058ns
[12/15 12:48:05    610s]   Buffer max distance: 650.909um
[12/15 12:48:05    610s] Fastest wire driving cells and distances:
[12/15 12:48:05    610s]   Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/15 12:48:05    610s]   Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/15 12:48:05    610s]   Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/15 12:48:05    610s] 
[12/15 12:48:05    610s] 
[12/15 12:48:05    610s] Logic Sizing Table:
[12/15 12:48:05    610s] 
[12/15 12:48:05    610s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/15 12:48:05    610s] Cell               Instance count    Source         Eligible library cells
[12/15 12:48:05    610s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/15 12:48:05    610s] BUFZX1MA10TR             1           library set    {BUFZX16MA10TR BUFZX11MA10TR BUFZX8MA10TR BUFZX6MA10TR BUFZX4MA10TR BUFZX3MA10TR BUFZX2MA10TR BUFZX1P4MA10TR BUFZX1MA10TR}
[12/15 12:48:05    610s] NAND2X0P5AA10TR          1           library set    {NAND2X8BA10TR NAND2X8AA10TR NAND2X6BA10TR NAND2X6AA10TR NAND2X4BA10TR NAND2X4AA10TR NAND2X3BA10TR NAND2X3AA10TR NAND2X2BA10TR NAND2X2AA10TR NAND2X1P4BA10TR NAND2X1P4AA10TR NAND2X1BA10TR NAND2X1AA10TR NAND2X0P7BA10TR NAND2X0P7AA10TR NAND2X0P5BA10TR NAND2X0P5AA10TR}
[12/15 12:48:05    610s] NOR2X0P5MA10TR           2           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/15 12:48:05    610s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/15 12:48:05    610s] 
[12/15 12:48:05    610s] 
[12/15 12:48:05    610s] Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_0_/mode:
[12/15 12:48:05    610s]   Sources:                     pin clk
[12/15 12:48:05    610s]   Total number of sinks:       9
[12/15 12:48:05    610s]   Delay constrained sinks:     9
[12/15 12:48:05    610s]   Constrains:                  default
[12/15 12:48:05    610s]   Non-leaf sinks:              3
[12/15 12:48:05    610s]   Ignore pins:                 0
[12/15 12:48:05    610s]  Timing corner slowDC:setup.late:
[12/15 12:48:05    610s]   Skew target:                 0.058ns
[12/15 12:48:05    610s] Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_1_/mode:
[12/15 12:48:05    610s]   Sources:                     pin clk
[12/15 12:48:05    610s]   Total number of sinks:       6
[12/15 12:48:05    610s]   Delay constrained sinks:     6
[12/15 12:48:05    610s]   Constrains:                  default
[12/15 12:48:05    610s]   Non-leaf sinks:              3
[12/15 12:48:05    610s]   Ignore pins:                 0
[12/15 12:48:05    610s]  Timing corner slowDC:setup.late:
[12/15 12:48:05    610s]   Skew target:                 0.058ns
[12/15 12:48:05    610s] Clock tree balancer configuration for skew_group my_clk/mode:
[12/15 12:48:05    610s]   Sources:                     pin clk
[12/15 12:48:05    610s]   Total number of sinks:       30609
[12/15 12:48:05    610s]   Delay constrained sinks:     30586
[12/15 12:48:05    610s]   Constrains:                  default
[12/15 12:48:05    610s]   Non-leaf sinks:              0
[12/15 12:48:05    610s]   Ignore pins:                 0
[12/15 12:48:05    610s]  Timing corner slowDC:setup.late:
[12/15 12:48:05    610s]   Skew target:                 0.058ns
[12/15 12:48:05    610s] Primary reporting skew groups are:
[12/15 12:48:05    610s] skew_group my_clk/mode with 30609 clock sinks
[12/15 12:48:05    610s] 
[12/15 12:48:05    610s] Clock DAG stats initial state:
[12/15 12:48:05    610s]   cell counts      : b=0, i=2, icg=0, nicg=1, l=4, total=7
[12/15 12:48:05    610s]   misc counts      : r=4, pp=2
[12/15 12:48:05    610s]   cell areas       : b=0.000um^2, i=2.400um^2, icg=0.000um^2, nicg=2.400um^2, l=9.200um^2, total=14.000um^2
[12/15 12:48:05    610s]   hp wire lengths  : top=0.000um, trunk=8.200um, leaf=1194.600um, total=1202.800um
[12/15 12:48:05    610s] Clock DAG library cell distribution initial state {count}:
[12/15 12:48:05    610s]    Invs: INVX0P5MA10TR: 2 
[12/15 12:48:05    610s]   NICGs: AND2X0P5MA10TR: 1 
[12/15 12:48:05    610s]  Logics: BUFZX1MA10TR: 1 NAND2X0P5AA10TR: 1 NOR2X0P5MA10TR: 2 
[12/15 12:48:05    610s] Clock DAG hash initial state: 12377492963837849448 3587579496654902969
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] Distribution of half-perimeter wire length by ICG depth:
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] -------------------------------------------------------------------------------
[12/15 12:48:06    610s] Min ICG    Max ICG    Count    HPWL
[12/15 12:48:06    610s] Depth      Depth               (um)
[12/15 12:48:06    610s] -------------------------------------------------------------------------------
[12/15 12:48:06    610s]    0          0        10      [min=5, max=693, avg=124, sd=225, total=1236]
[12/15 12:48:06    610s]    0          1         1      [min=1994, max=1994, avg=1994, sd=0, total=1994]
[12/15 12:48:06    610s] -------------------------------------------------------------------------------
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/15 12:48:06    610s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] Layer information for route type default_route_type_leaf:
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] --------------------------------------------------------------------
[12/15 12:48:06    610s] Layer    Preferred    Route    Res.          Cap.          RC
[12/15 12:48:06    610s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/15 12:48:06    610s] --------------------------------------------------------------------
[12/15 12:48:06    610s] M1       N            H          1.778         0.160         0.284
[12/15 12:48:06    610s] M2       N            V          1.400         0.174         0.244
[12/15 12:48:06    610s] M3       Y            H          1.400         0.174         0.244
[12/15 12:48:06    610s] M4       Y            V          1.400         0.174         0.244
[12/15 12:48:06    610s] M5       N            H          1.400         0.174         0.244
[12/15 12:48:06    610s] M6       N            V          1.400         0.174         0.244
[12/15 12:48:06    610s] M7       N            H          1.400         0.174         0.244
[12/15 12:48:06    610s] M8       N            V          0.055         0.208         0.011
[12/15 12:48:06    610s] M9       N            H          0.055         0.194         0.011
[12/15 12:48:06    610s] --------------------------------------------------------------------
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/15 12:48:06    610s] Unshielded; Mask Constraint: 0; Source: route_type.
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] Layer information for route type default_route_type_nonleaf:
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] --------------------------------------------------------------------
[12/15 12:48:06    610s] Layer    Preferred    Route    Res.          Cap.          RC
[12/15 12:48:06    610s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/15 12:48:06    610s] --------------------------------------------------------------------
[12/15 12:48:06    610s] M1       N            H          1.778         0.243         0.431
[12/15 12:48:06    610s] M2       N            V          1.400         0.267         0.374
[12/15 12:48:06    610s] M3       Y            H          1.400         0.267         0.374
[12/15 12:48:06    610s] M4       Y            V          1.400         0.267         0.374
[12/15 12:48:06    610s] M5       N            H          1.400         0.267         0.374
[12/15 12:48:06    610s] M6       N            V          1.400         0.267         0.374
[12/15 12:48:06    610s] M7       N            H          1.400         0.267         0.374
[12/15 12:48:06    610s] M8       N            V          0.055         0.293         0.016
[12/15 12:48:06    610s] M9       N            H          0.055         0.308         0.017
[12/15 12:48:06    610s] --------------------------------------------------------------------
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/15 12:48:06    610s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] Layer information for route type default_route_type_nonleaf:
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] --------------------------------------------------------------------
[12/15 12:48:06    610s] Layer    Preferred    Route    Res.          Cap.          RC
[12/15 12:48:06    610s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/15 12:48:06    610s] --------------------------------------------------------------------
[12/15 12:48:06    610s] M1       N            H          1.778         0.160         0.284
[12/15 12:48:06    610s] M2       N            V          1.400         0.174         0.244
[12/15 12:48:06    610s] M3       Y            H          1.400         0.174         0.244
[12/15 12:48:06    610s] M4       Y            V          1.400         0.174         0.244
[12/15 12:48:06    610s] M5       N            H          1.400         0.174         0.244
[12/15 12:48:06    610s] M6       N            V          1.400         0.174         0.244
[12/15 12:48:06    610s] M7       N            H          1.400         0.174         0.244
[12/15 12:48:06    610s] M8       N            V          0.055         0.208         0.011
[12/15 12:48:06    610s] M9       N            H          0.055         0.194         0.011
[12/15 12:48:06    610s] --------------------------------------------------------------------
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] Via selection for estimated routes (rule default):
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] ------------------------------------------------------------
[12/15 12:48:06    610s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/15 12:48:06    610s] Range                (Ohm)    (fF)     (fs)     Only
[12/15 12:48:06    610s] ------------------------------------------------------------
[12/15 12:48:06    610s] M1-M2    VIA1_X      1.500    0.000    0.000    false
[12/15 12:48:06    610s] M2-M3    VIA2_X      1.500    0.000    0.000    false
[12/15 12:48:06    610s] M3-M4    VIA3_X      1.500    0.000    0.000    false
[12/15 12:48:06    610s] M4-M5    VIA4_X      1.500    0.000    0.000    false
[12/15 12:48:06    610s] M5-M6    VIA5_X      1.500    0.000    0.000    false
[12/15 12:48:06    610s] M6-M7    VIA6_X      1.500    0.000    0.000    false
[12/15 12:48:06    610s] M7-M8    VIA7_X      0.220    0.000    0.000    false
[12/15 12:48:06    610s] M8-M9    VIA8_X      0.220    0.000    0.000    false
[12/15 12:48:06    610s] ------------------------------------------------------------
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/15 12:48:06    610s] No ideal or dont_touch nets found in the clock tree
[12/15 12:48:06    610s] No dont_touch hnets found in the clock tree
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] Total number of dont_touch hpins in the clock network: 2
[12/15 12:48:06    610s]   Large numbers of dont_touch hpins may damage runtime and QoR.
[12/15 12:48:06    610s]   Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] Summary of reasons for dont_touch hpins in the clock network:
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] -----------------------
[12/15 12:48:06    610s] Reason            Count
[12/15 12:48:06    610s] -----------------------
[12/15 12:48:06    610s] sdc_constraint      2
[12/15 12:48:06    610s] -----------------------
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] Summary of dont_touch hpins in the clock network representing physical hierarchy:
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] ---------------------
[12/15 12:48:06    610s] Type            Count
[12/15 12:48:06    610s] ---------------------
[12/15 12:48:06    610s] ilm               0
[12/15 12:48:06    610s] partition         0
[12/15 12:48:06    610s] power_domain      0
[12/15 12:48:06    610s] fence             0
[12/15 12:48:06    610s] none              2
[12/15 12:48:06    610s] ---------------------
[12/15 12:48:06    610s] Total             2
[12/15 12:48:06    610s] ---------------------
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] Checking for illegal sizes of clock logic instances...
[12/15 12:48:06    610s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] Filtering reasons for cell type: buffer
[12/15 12:48:06    610s] =======================================
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] -------------------------------------------------------------------
[12/15 12:48:06    610s] Clock trees    Power domain    Reason              Library cells
[12/15 12:48:06    610s] -------------------------------------------------------------------
[12/15 12:48:06    610s] all            auto-default    Library trimming    { BUFX16BA10TR }
[12/15 12:48:06    610s] -------------------------------------------------------------------
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] Filtering reasons for cell type: inverter
[12/15 12:48:06    610s] =========================================
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] -------------------------------------------------------------------------------------------------------------------------------------
[12/15 12:48:06    610s] Clock trees    Power domain    Reason                         Library cells
[12/15 12:48:06    610s] -------------------------------------------------------------------------------------------------------------------------------------
[12/15 12:48:06    610s] all            auto-default    Library trimming               { INVX0P5BA10TR INVX0P6BA10TR INVX0P7BA10TR INVX0P8BA10TR INVX1P2BA10TR
[12/15 12:48:06    610s]                                                                 INVX1P4BA10TR INVX1P7BA10TR INVX2P5BA10TR INVX3P5BA10TR }
[12/15 12:48:06    610s] all            auto-default    Unbalanced rise/fall delays    { INVX0P5MA10TR INVX0P6MA10TR INVX0P7MA10TR INVX0P8MA10TR INVX11MA10TR
[12/15 12:48:06    610s]                                                                 INVX13MA10TR INVX16MA10TR INVX1MA10TR INVX1P2MA10TR INVX1P4MA10TR
[12/15 12:48:06    610s]                                                                 INVX1P7MA10TR INVX2MA10TR INVX2P5MA10TR INVX3MA10TR INVX3P5MA10TR
[12/15 12:48:06    610s]                                                                 INVX4MA10TR INVX5MA10TR INVX6MA10TR INVX7P5MA10TR INVX9MA10TR }
[12/15 12:48:06    610s] -------------------------------------------------------------------------------------------------------------------------------------
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] 
[12/15 12:48:06    610s] Validating CTS configuration done. (took cpu=0:00:04.5 real=0:00:04.8)
[12/15 12:48:06    610s] CCOpt configuration status: all checks passed.
[12/15 12:48:06    610s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/15 12:48:06    610s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/15 12:48:06    610s]   No exclusion drivers are needed.
[12/15 12:48:06    610s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/15 12:48:06    610s] Antenna diode management...
[12/15 12:48:06    610s]   Found 0 antenna diodes in the clock trees.
[12/15 12:48:06    610s]   
[12/15 12:48:06    610s] Antenna diode management done.
[12/15 12:48:06    610s] Adding driver cells for primary IOs...
[12/15 12:48:06    610s]   
[12/15 12:48:06    610s]   ----------------------------------------------------------------------------------------------
[12/15 12:48:06    610s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/15 12:48:06    610s]   ----------------------------------------------------------------------------------------------
[12/15 12:48:06    610s]     (empty table)
[12/15 12:48:06    610s]   ----------------------------------------------------------------------------------------------
[12/15 12:48:06    610s]   
[12/15 12:48:06    610s]   
[12/15 12:48:06    610s] Adding driver cells for primary IOs done.
[12/15 12:48:06    610s] Adding driver cell for primary IO roots...
[12/15 12:48:06    610s] Adding driver cell for primary IO roots done.
[12/15 12:48:06    610s] Maximizing clock DAG abstraction...
[12/15 12:48:06    610s]   Removing clock DAG drivers
[12/15 12:48:06    610s] Maximizing clock DAG abstraction done.
[12/15 12:48:06    610s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:13.9 real=0:00:12.4)
[12/15 12:48:06    610s] Synthesizing clock trees...
[12/15 12:48:06    610s]   Preparing To Balance...
[12/15 12:48:06    610s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/15 12:48:06    610s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2746.8M, EPOCH TIME: 1671130086.541856
[12/15 12:48:06    610s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.024, REAL:0.030, MEM:2733.8M, EPOCH TIME: 1671130086.571666
[12/15 12:48:06    610s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 12:48:06    610s]   Leaving CCOpt scope - Initializing placement interface...
[12/15 12:48:06    610s] OPERPROF: Starting DPlace-Init at level 1, MEM:2724.2M, EPOCH TIME: 1671130086.573912
[12/15 12:48:06    610s] z: 2, totalTracks: 1
[12/15 12:48:06    610s] z: 4, totalTracks: 1
[12/15 12:48:06    610s] z: 6, totalTracks: 1
[12/15 12:48:06    610s] z: 8, totalTracks: 1
[12/15 12:48:06    610s] #spOpts: VtWidth mergeVia=F 
[12/15 12:48:06    611s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2724.2M, EPOCH TIME: 1671130086.705209
[12/15 12:48:06    611s] 
[12/15 12:48:06    611s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:48:06    611s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.086, REAL:0.089, MEM:2724.2M, EPOCH TIME: 1671130086.794059
[12/15 12:48:06    611s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2724.2MB).
[12/15 12:48:06    611s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.224, REAL:0.251, MEM:2724.2M, EPOCH TIME: 1671130086.824633
[12/15 12:48:06    611s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.3)
[12/15 12:48:06    611s] End AAE Lib Interpolated Model. (MEM=2724.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 12:48:06    611s]   Merging duplicate siblings in DAG...
[12/15 12:48:06    611s]     Clock DAG stats before merging:
[12/15 12:48:06    611s]       cell counts      : b=0, i=2, icg=0, nicg=1, l=4, total=7
[12/15 12:48:06    611s]       misc counts      : r=4, pp=2
[12/15 12:48:06    611s]       cell areas       : b=0.000um^2, i=2.400um^2, icg=0.000um^2, nicg=2.400um^2, l=9.200um^2, total=14.000um^2
[12/15 12:48:06    611s]       hp wire lengths  : top=0.000um, trunk=8.200um, leaf=1194.600um, total=1202.800um
[12/15 12:48:06    611s]     Clock DAG library cell distribution before merging {count}:
[12/15 12:48:06    611s]        Invs: INVX0P5MA10TR: 2 
[12/15 12:48:06    611s]       NICGs: AND2X0P5MA10TR: 1 
[12/15 12:48:06    611s]      Logics: BUFZX1MA10TR: 1 NAND2X0P5AA10TR: 1 NOR2X0P5MA10TR: 2 
[12/15 12:48:06    611s]     Clock DAG hash before merging: 12377492963837849448 3587579496654902969
[12/15 12:48:06    611s]     Resynthesising clock tree into netlist...
[12/15 12:48:06    611s]       Reset timing graph...
[12/15 12:48:06    611s] Ignoring AAE DB Resetting ...
[12/15 12:48:06    611s]       Reset timing graph done.
[12/15 12:48:06    611s]     Resynthesising clock tree into netlist done.
[12/15 12:48:06    611s]     
[12/15 12:48:06    611s]     Clock gate merging summary:
[12/15 12:48:06    611s]     
[12/15 12:48:06    611s]     ----------------------------------------------------------
[12/15 12:48:06    611s]     Description                          Number of occurrences
[12/15 12:48:06    611s]     ----------------------------------------------------------
[12/15 12:48:06    611s]     Total clock gates                              1
[12/15 12:48:06    611s]     Globally unique enables                        1
[12/15 12:48:06    611s]     Potentially mergeable clock gates              0
[12/15 12:48:06    611s]     Actually merged clock gates                    0
[12/15 12:48:06    611s]     ----------------------------------------------------------
[12/15 12:48:06    611s]     
[12/15 12:48:06    611s]     --------------------------------------------
[12/15 12:48:06    611s]     Cannot merge reason    Number of occurrences
[12/15 12:48:06    611s]     --------------------------------------------
[12/15 12:48:06    611s]     GloballyUnique                   1
[12/15 12:48:06    611s]     --------------------------------------------
[12/15 12:48:06    611s]     
[12/15 12:48:06    611s]     Clock logic merging summary:
[12/15 12:48:06    611s]     
[12/15 12:48:06    611s]     -----------------------------------------------------------
[12/15 12:48:06    611s]     Description                           Number of occurrences
[12/15 12:48:06    611s]     -----------------------------------------------------------
[12/15 12:48:06    611s]     Total clock logics                              4
[12/15 12:48:06    611s]     Globally unique logic expressions               4
[12/15 12:48:06    611s]     Potentially mergeable clock logics              0
[12/15 12:48:06    611s]     Actually merged clock logics                    0
[12/15 12:48:06    611s]     -----------------------------------------------------------
[12/15 12:48:06    611s]     
[12/15 12:48:06    611s]     --------------------------------------------
[12/15 12:48:06    611s]     Cannot merge reason    Number of occurrences
[12/15 12:48:06    611s]     --------------------------------------------
[12/15 12:48:06    611s]     GloballyUnique                   4
[12/15 12:48:06    611s]     --------------------------------------------
[12/15 12:48:06    611s]     
[12/15 12:48:06    611s]     Disconnecting clock tree from netlist...
[12/15 12:48:06    611s]     Disconnecting clock tree from netlist done.
[12/15 12:48:06    611s]   Merging duplicate siblings in DAG done.
[12/15 12:48:06    611s]   Accumulated time to calculate placeable region: 0.00106
[12/15 12:48:06    611s]   Preparing To Balance done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/15 12:48:06    611s]   CCOpt::Phase::Construction...
[12/15 12:48:06    611s]   Stage::Clustering...
[12/15 12:48:06    611s]   Clustering...
[12/15 12:48:07    611s]     Clock DAG hash before 'Clustering': 4409585881024198773 11977881885281046248
[12/15 12:48:07    611s]     Initialize for clustering...
[12/15 12:48:07    611s]     Clock DAG stats before clustering:
[12/15 12:48:07    611s]       cell counts      : b=0, i=2, icg=0, nicg=1, l=4, total=7
[12/15 12:48:07    611s]       misc counts      : r=4, pp=2
[12/15 12:48:07    611s]       cell areas       : b=0.000um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=82.800um^2
[12/15 12:48:07    611s]       hp wire lengths  : top=0.000um, trunk=8.200um, leaf=1194.600um, total=1202.800um
[12/15 12:48:07    611s]     Clock DAG library cell distribution before clustering {count}:
[12/15 12:48:07    611s]        Invs: INVX16BA10TR: 2 
[12/15 12:48:07    611s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:48:07    611s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/15 12:48:07    611s]     Clock DAG hash before clustering: 4409585881024198773 11977881885281046248
[12/15 12:48:07    611s]     Computing optimal clock node locations...
[12/15 12:48:07    611s] End AAE Lib Interpolated Model. (MEM=2724.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 12:48:07    611s]       Optimal path computation stats:
[12/15 12:48:07    611s]         Successful          : 6
[12/15 12:48:07    611s]         Unsuccessful        : 0
[12/15 12:48:07    611s]         Immovable           : 4
[12/15 12:48:07    611s]         lockedParentLocation: 3
[12/15 12:48:07    611s]       Unsuccessful details:
[12/15 12:48:07    611s]       
[12/15 12:48:07    611s]     Computing optimal clock node locations done.
[12/15 12:48:07    611s]     Computing max distances from locked parents...
[12/15 12:48:07    611s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/15 12:48:07    611s]     Computing max distances from locked parents done.
[12/15 12:48:07    611s]     
[12/15 12:48:07    611s]     MT Status Report:
[12/15 12:48:07    611s]     
[12/15 12:48:07    611s]     -----------------------------------------------------------------------
[12/15 12:48:07    611s]     Node                                           Reason
[12/15 12:48:07    611s]     -----------------------------------------------------------------------
[12/15 12:48:07    611s]     U12860                                         IsNonIntegratedClockGate
[12/15 12:48:07    611s]     mmu_storage_controller/qspi_controller/U155    IsMultiInputNode
[12/15 12:48:07    611s]     mmu_storage_controller/qspi_controller/U26     IsMultiInputNode
[12/15 12:48:07    611s]     mmu_storage_controller/qspi_controller/U33     IsMultiInputNode
[12/15 12:48:07    611s]     -----------------------------------------------------------------------
[12/15 12:48:07    611s]     
[12/15 12:48:07    611s]     Found 2 MT nodes and marked 15 non-MT because of 4 problematic nodes.
[12/15 12:48:07    611s]     
[12/15 12:48:07    611s]     
[12/15 12:48:07    611s]     Initialize for clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/15 12:48:07    611s]     Bottom-up phase...
[12/15 12:48:07    611s]     Clustering bottom-up starting from leaves...
[12/15 12:48:07    612s]         Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/15 12:48:08    612s]         Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/15 12:48:08    612s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<3>...
[12/15 12:48:08    612s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<3> done.
[12/15 12:48:08    612s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<2>...
[12/15 12:48:08    612s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<2> done.
[12/15 12:48:08    612s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<1>...
[12/15 12:48:08    612s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<1> done.
[12/15 12:48:08    612s]       Clustering clock_tree my_clk...
[12/15 12:48:08    612s]         Accumulated time to calculate placeable region: 0.00107
[12/15 12:48:17    627s]       Clustering clock_tree my_clk done.
[12/15 12:48:17    627s]     Clustering bottom-up starting from leaves done.
[12/15 12:48:17    627s]     Rebuilding the clock tree after clustering...
[12/15 12:48:18    628s]     Rebuilding the clock tree after clustering done.
[12/15 12:48:18    628s]     Clock DAG stats after bottom-up phase:
[12/15 12:48:18    628s]       cell counts      : b=349, i=2, icg=0, nicg=1, l=4, total=356
[12/15 12:48:18    628s]       misc counts      : r=4, pp=2
[12/15 12:48:18    628s]       cell areas       : b=3699.200um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3782.000um^2
[12/15 12:48:18    628s]       hp wire lengths  : top=0.000um, trunk=8905.600um, leaf=30396.100um, total=39301.700um
[12/15 12:48:18    628s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/15 12:48:18    628s]        Bufs: BUFX16MA10TR: 58 FRICGX11BA10TR: 291 
[12/15 12:48:18    628s]        Invs: INVX16BA10TR: 2 
[12/15 12:48:18    628s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:48:18    628s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/15 12:48:18    628s]     Clock DAG hash after bottom-up phase: 10526472645964408938 6122798267621236360
[12/15 12:48:18    628s]     Bottom-up phase done. (took cpu=0:00:16.3 real=0:00:10.9)
[12/15 12:48:18    628s]     Legalizing clock trees...
[12/15 12:48:18    628s]     Resynthesising clock tree into netlist...
[12/15 12:48:18    628s]       Reset timing graph...
[12/15 12:48:18    628s] Ignoring AAE DB Resetting ...
[12/15 12:48:18    628s]       Reset timing graph done.
[12/15 12:48:18    628s]     Resynthesising clock tree into netlist done.
[12/15 12:48:18    628s]     Commiting net attributes....
[12/15 12:48:18    628s]     Commiting net attributes. done.
[12/15 12:48:18    628s]     Leaving CCOpt scope - ClockRefiner...
[12/15 12:48:18    628s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2881.1M, EPOCH TIME: 1671130098.837813
[12/15 12:48:18    628s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.026, REAL:0.049, MEM:2724.1M, EPOCH TIME: 1671130098.886718
[12/15 12:48:18    628s]     Assigned high priority to 30961 instances.
[12/15 12:48:18    628s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/15 12:48:18    628s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/15 12:48:18    628s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2724.1M, EPOCH TIME: 1671130098.948808
[12/15 12:48:18    628s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2724.1M, EPOCH TIME: 1671130098.948948
[12/15 12:48:18    628s] z: 2, totalTracks: 1
[12/15 12:48:18    628s] z: 4, totalTracks: 1
[12/15 12:48:18    628s] z: 6, totalTracks: 1
[12/15 12:48:18    628s] z: 8, totalTracks: 1
[12/15 12:48:18    628s] #spOpts: VtWidth mergeVia=F 
[12/15 12:48:19    628s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2724.1M, EPOCH TIME: 1671130099.077956
[12/15 12:48:19    628s] 
[12/15 12:48:19    628s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:48:19    628s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.096, REAL:0.146, MEM:2724.1M, EPOCH TIME: 1671130099.223856
[12/15 12:48:19    628s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2724.1MB).
[12/15 12:48:19    628s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.237, REAL:0.308, MEM:2724.1M, EPOCH TIME: 1671130099.257426
[12/15 12:48:19    628s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.237, REAL:0.309, MEM:2724.1M, EPOCH TIME: 1671130099.257460
[12/15 12:48:19    628s] TDRefine: refinePlace mode is spiral
[12/15 12:48:19    628s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.602034.4
[12/15 12:48:19    628s] OPERPROF: Starting RefinePlace at level 1, MEM:2724.1M, EPOCH TIME: 1671130099.257539
[12/15 12:48:19    628s] *** Starting refinePlace (0:10:29 mem=2724.1M) ***
[12/15 12:48:19    629s] Total net bbox length = 2.329e+06 (1.194e+06 1.135e+06) (ext = 4.085e+03)
[12/15 12:48:19    629s] 
[12/15 12:48:19    629s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:48:19    629s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/15 12:48:19    629s] # spcSbClkGt: 8
[12/15 12:48:19    629s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:48:19    629s] Enhanced MH flow has been turned off for floorplan mode.
[12/15 12:48:19    629s] (I)      Default power domain name = toplevel_498
[12/15 12:48:19    629s] .Default power domain name = toplevel_498
[12/15 12:48:19    629s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2724.1M, EPOCH TIME: 1671130099.518922
[12/15 12:48:19    629s] Starting refinePlace ...
[12/15 12:48:19    629s] Default power domain name = toplevel_498
[12/15 12:48:19    629s] .One DDP V2 for no tweak run.
[12/15 12:48:19    629s] Default power domain name = toplevel_498
[12/15 12:48:19    629s] .** Cut row section cpu time 0:00:00.0.
[12/15 12:48:20    629s]    Spread Effort: high, standalone mode, useDDP on.
[12/15 12:48:20    630s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=2762.2MB) @(0:10:29 - 0:10:30).
[12/15 12:48:20    630s] Move report: preRPlace moves 4080 insts, mean move: 1.44 um, max move: 10.20 um 
[12/15 12:48:20    630s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_4__op_data__1__24_): (803.80, 582.00) --> (797.60, 578.00)
[12/15 12:48:20    630s] 	Length: 31 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: EDFFQX0P5MA10TR
[12/15 12:48:20    630s] wireLenOptFixPriorityInst 30604 inst fixed
[12/15 12:48:21    630s] 
[12/15 12:48:21    630s] Running Spiral MT with 4 threads  fetchWidth=441 
[12/15 12:48:23    633s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/15 12:48:23    633s] [CPU] RefinePlace/Spiral (cpu=0:00:00.6, real=0:00:01.0)
[12/15 12:48:23    633s] [CPU] RefinePlace/Commit (cpu=0:00:01.5, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.5, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/15 12:48:23    633s] [CPU] RefinePlace/Legalization (cpu=0:00:02.7, real=0:00:03.0, mem=2762.2MB) @(0:10:30 - 0:10:33).
[12/15 12:48:23    633s] Move report: Detail placement moves 4080 insts, mean move: 1.44 um, max move: 10.20 um 
[12/15 12:48:23    633s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_4__op_data__1__24_): (803.80, 582.00) --> (797.60, 578.00)
[12/15 12:48:23    633s] 	Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 2762.2MB
[12/15 12:48:23    633s] Statistics of distance of Instance movement in refine placement:
[12/15 12:48:23    633s]   maximum (X+Y) =        10.20 um
[12/15 12:48:23    633s]   inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_4__op_data__1__24_) with max move: (803.8, 582) -> (797.6, 578)
[12/15 12:48:23    633s]   mean    (X+Y) =         1.44 um
[12/15 12:48:23    633s] Summary Report:
[12/15 12:48:23    633s] Instances move: 4080 (out of 114943 movable)
[12/15 12:48:23    633s] Instances flipped: 0
[12/15 12:48:23    633s] Mean displacement: 1.44 um
[12/15 12:48:23    633s] Max displacement: 10.20 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_4__op_data__1__24_) (803.8, 582) -> (797.6, 578)
[12/15 12:48:23    633s] 	Length: 31 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: EDFFQX0P5MA10TR
[12/15 12:48:23    633s] Total instances moved : 4080
[12/15 12:48:23    633s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.935, REAL:3.716, MEM:2762.2M, EPOCH TIME: 1671130103.235386
[12/15 12:48:23    633s] Total net bbox length = 2.332e+06 (1.196e+06 1.137e+06) (ext = 4.085e+03)
[12/15 12:48:23    633s] Runtime: CPU: 0:00:04.2 REAL: 0:00:04.0 MEM: 2762.2MB
[12/15 12:48:23    633s] [CPU] RefinePlace/total (cpu=0:00:04.2, real=0:00:04.0, mem=2762.2MB) @(0:10:29 - 0:10:33).
[12/15 12:48:23    633s] *** Finished refinePlace (0:10:33 mem=2762.2M) ***
[12/15 12:48:23    633s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.602034.4
[12/15 12:48:23    633s] OPERPROF: Finished RefinePlace at level 1, CPU:4.240, REAL:4.121, MEM:2762.2M, EPOCH TIME: 1671130103.378978
[12/15 12:48:23    633s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2762.2M, EPOCH TIME: 1671130103.379021
[12/15 12:48:23    633s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.023, REAL:0.026, MEM:2727.2M, EPOCH TIME: 1671130103.405055
[12/15 12:48:23    633s]     ClockRefiner summary
[12/15 12:48:23    633s]     All clock instances: Moved 1477, flipped 551 and cell swapped 0 (out of a total of 30964).
[12/15 12:48:23    633s]     The largest move was 10.2 um for vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_4__op_data__1__24_.
[12/15 12:48:23    633s]     Non-sink clock instances: Moved 36, flipped 3 and cell swapped 0 (out of a total of 359).
[12/15 12:48:23    633s]     The largest move was 7.8 um for mmu_storage_controller/qspi_controller/CTS_ccl_a_buf_00346.
[12/15 12:48:23    633s]     Clock sinks: Moved 1441, flipped 548 and cell swapped 0 (out of a total of 30605).
[12/15 12:48:23    633s]     The largest move was 10.2 um for vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_4__op_data__1__24_.
[12/15 12:48:23    633s]     Revert refine place priority changes on 0 instances.
[12/15 12:48:23    633s] OPERPROF: Starting DPlace-Init at level 1, MEM:2727.2M, EPOCH TIME: 1671130103.478125
[12/15 12:48:23    633s] z: 2, totalTracks: 1
[12/15 12:48:23    633s] z: 4, totalTracks: 1
[12/15 12:48:23    633s] z: 6, totalTracks: 1
[12/15 12:48:23    633s] z: 8, totalTracks: 1
[12/15 12:48:23    633s] #spOpts: VtWidth mergeVia=F 
[12/15 12:48:23    633s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2727.2M, EPOCH TIME: 1671130103.629637
[12/15 12:48:23    633s] 
[12/15 12:48:23    633s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:48:23    633s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.158, MEM:2727.2M, EPOCH TIME: 1671130103.787504
[12/15 12:48:23    633s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2727.2MB).
[12/15 12:48:23    633s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.340, MEM:2727.2M, EPOCH TIME: 1671130103.818551
[12/15 12:48:23    633s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.9 real=0:00:05.0)
[12/15 12:48:23    633s]     Disconnecting clock tree from netlist...
[12/15 12:48:23    633s]     Disconnecting clock tree from netlist done.
[12/15 12:48:23    633s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/15 12:48:23    633s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2727.2M, EPOCH TIME: 1671130103.881100
[12/15 12:48:23    633s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.020, MEM:2727.2M, EPOCH TIME: 1671130103.901290
[12/15 12:48:23    633s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 12:48:23    633s]     Leaving CCOpt scope - Initializing placement interface...
[12/15 12:48:23    633s] OPERPROF: Starting DPlace-Init at level 1, MEM:2727.2M, EPOCH TIME: 1671130103.903444
[12/15 12:48:23    633s] z: 2, totalTracks: 1
[12/15 12:48:23    633s] z: 4, totalTracks: 1
[12/15 12:48:23    633s] z: 6, totalTracks: 1
[12/15 12:48:23    633s] z: 8, totalTracks: 1
[12/15 12:48:23    633s] #spOpts: VtWidth mergeVia=F 
[12/15 12:48:24    633s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2727.2M, EPOCH TIME: 1671130104.067313
[12/15 12:48:24    633s] 
[12/15 12:48:24    633s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:48:24    633s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.171, REAL:0.211, MEM:2727.2M, EPOCH TIME: 1671130104.278321
[12/15 12:48:24    633s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2727.2MB).
[12/15 12:48:24    633s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.306, REAL:0.410, MEM:2727.2M, EPOCH TIME: 1671130104.313125
[12/15 12:48:24    633s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.4)
[12/15 12:48:24    633s]     Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/15 12:48:24    633s] End AAE Lib Interpolated Model. (MEM=2727.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 12:48:25    635s]     Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.7)
[12/15 12:48:25    635s]     
[12/15 12:48:25    635s]     Clock tree legalization - Histogram:
[12/15 12:48:25    635s]     ====================================
[12/15 12:48:25    635s]     
[12/15 12:48:25    635s]     --------------------------------
[12/15 12:48:25    635s]     Movement (um)    Number of cells
[12/15 12:48:25    635s]     --------------------------------
[12/15 12:48:25    635s]     [1.4,2.04)              3
[12/15 12:48:25    635s]     [2.04,2.68)             0
[12/15 12:48:25    635s]     [2.68,3.32)             4
[12/15 12:48:25    635s]     [3.32,3.96)             4
[12/15 12:48:25    635s]     [3.96,4.6)             24
[12/15 12:48:25    635s]     [4.6,5.24)              1
[12/15 12:48:25    635s]     [5.24,5.88)             0
[12/15 12:48:25    635s]     [5.88,6.52)             0
[12/15 12:48:25    635s]     [6.52,7.16)             0
[12/15 12:48:25    635s]     [7.16,7.8)              1
[12/15 12:48:25    635s]     --------------------------------
[12/15 12:48:25    635s]     
[12/15 12:48:25    635s]     
[12/15 12:48:25    635s]     Clock tree legalization - Top 10 Movements:
[12/15 12:48:25    635s]     ===========================================
[12/15 12:48:25    635s]     
[12/15 12:48:25    635s]     -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/15 12:48:25    635s]     Movement (um)    Desired              Achieved             Node
[12/15 12:48:25    635s]                      location             location             
[12/15 12:48:25    635s]     -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/15 12:48:25    635s]          7.8         (726.000,400.000)    (733.800,400.000)    CTS_ccl_a_buf_00346 (a lib_cell BUFX16MA10TR) at (733.800,400.000), in power domain auto-default
[12/15 12:48:25    635s]          4.6         (695.000,442.000)    (694.400,438.000)    CTS_ccl_a_buf_00020 (a lib_cell FRICGX11BA10TR) at (694.400,438.000), in power domain auto-default
[12/15 12:48:25    635s]          4           (484.200,680.000)    (484.200,684.000)    CTS_ccl_a_buf_00102 (a lib_cell FRICGX11BA10TR) at (484.200,684.000), in power domain auto-default
[12/15 12:48:25    635s]          4           (436.200,680.000)    (436.200,676.000)    CTS_ccl_a_buf_00099 (a lib_cell FRICGX11BA10TR) at (436.200,676.000), in power domain auto-default
[12/15 12:48:25    635s]          4           (702.600,804.000)    (702.600,800.000)    CTS_ccl_a_buf_00191 (a lib_cell FRICGX11BA10TR) at (702.600,800.000), in power domain auto-default
[12/15 12:48:25    635s]          4           (702.400,688.000)    (702.400,692.000)    CTS_ccl_a_buf_00192 (a lib_cell FRICGX11BA10TR) at (702.400,692.000), in power domain auto-default
[12/15 12:48:25    635s]          4           (701.000,688.000)    (701.000,684.000)    CTS_ccl_a_buf_00165 (a lib_cell FRICGX11BA10TR) at (701.000,684.000), in power domain auto-default
[12/15 12:48:25    635s]          4           (804.200,600.000)    (804.200,596.000)    CTS_ccl_a_buf_00065 (a lib_cell FRICGX11BA10TR) at (804.200,596.000), in power domain auto-default
[12/15 12:48:25    635s]          4           (701.600,442.000)    (697.600,442.000)    CTS_ccl_a_buf_00328 (a lib_cell BUFX16MA10TR) at (697.600,442.000), in power domain auto-default
[12/15 12:48:25    635s]          4           (701.600,442.000)    (701.600,438.000)    CTS_ccl_buf_00338 (a lib_cell BUFX16MA10TR) at (701.600,438.000), in power domain auto-default
[12/15 12:48:25    635s]     -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/15 12:48:25    635s]     
[12/15 12:48:25    635s]     Legalizing clock trees done. (took cpu=0:00:07.1 real=0:00:07.0)
[12/15 12:48:25    635s]     Clock DAG stats after 'Clustering':
[12/15 12:48:25    635s]       cell counts      : b=349, i=2, icg=0, nicg=1, l=4, total=356
[12/15 12:48:25    635s]       misc counts      : r=4, pp=2
[12/15 12:48:25    635s]       cell areas       : b=3699.200um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3782.000um^2
[12/15 12:48:25    635s]       cell capacitance : b=2.349pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.509pF
[12/15 12:48:25    635s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:48:25    635s]       wire capacitance : top=0.000pF, trunk=1.570pF, leaf=13.157pF, total=14.728pF
[12/15 12:48:25    635s]       wire lengths     : top=0.000um, trunk=13990.196um, leaf=118359.482um, total=132349.678um
[12/15 12:48:25    635s]       hp wire lengths  : top=0.000um, trunk=8970.200um, leaf=30522.600um, total=39492.800um
[12/15 12:48:25    635s]     Clock DAG net violations after 'Clustering':
[12/15 12:48:25    635s]       Remaining Transition : {count=3, worst=[0.007ns, 0.007ns, 0.003ns]} avg=0.006ns sd=0.002ns sum=0.017ns
[12/15 12:48:25    635s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/15 12:48:25    635s]       Trunk : target=0.118ns count=42 avg=0.064ns sd=0.033ns min=0.000ns max=0.125ns {19 <= 0.071ns, 18 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 2 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/15 12:48:25    635s]       Leaf  : target=0.118ns count=321 avg=0.086ns sd=0.012ns min=0.016ns max=0.104ns {26 <= 0.071ns, 291 <= 0.094ns, 4 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:48:25    635s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/15 12:48:25    635s]        Bufs: BUFX16MA10TR: 58 FRICGX11BA10TR: 291 
[12/15 12:48:25    635s]        Invs: INVX16BA10TR: 2 
[12/15 12:48:25    635s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:48:25    635s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/15 12:48:25    635s]     Clock DAG hash after 'Clustering': 1957604107744078226 3658521577667833900
[12/15 12:48:25    635s]     Clock DAG hash after 'Clustering': 1957604107744078226 3658521577667833900
[12/15 12:48:26    636s]     Primary reporting skew groups after 'Clustering':
[12/15 12:48:26    636s]       skew_group my_clk/mode: insertion delay [min=0.215, max=0.547, avg=0.500, sd=0.024], skew [0.332 vs 0.058*], 79.5% {0.478, 0.535} (wid=0.131 ws=0.079) (gid=0.429 gs=0.266)
[12/15 12:48:26    636s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:48:26    636s]           max path sink: vproc_top_v_core_vregfile/genblk1_0__genblk1_genblk1_1__ram_reg_24__41_/CK
[12/15 12:48:26    636s]     Skew group summary after 'Clustering':
[12/15 12:48:26    636s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.204, max=0.244, avg=0.231, sd=0.020], skew [0.041 vs 0.058], 100% {0.204, 0.244} (wid=0.052 ws=0.002) (gid=0.192 gs=0.039)
[12/15 12:48:26    636s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.244, max=0.244, avg=0.244, sd=0.000], skew [0.000 vs 0.058], 100% {0.244, 0.244} (wid=0.052 ws=0.000) (gid=0.192 gs=0.000)
[12/15 12:48:26    636s]       skew_group my_clk/mode: insertion delay [min=0.215, max=0.547, avg=0.500, sd=0.024], skew [0.332 vs 0.058*], 79.5% {0.478, 0.535} (wid=0.131 ws=0.079) (gid=0.429 gs=0.266)
[12/15 12:48:26    636s]     Legalizer API calls during this step: 6647 succeeded with high effort: 6647 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:48:26    636s]   Clustering done. (took cpu=0:00:25.2 real=0:00:19.6)
[12/15 12:48:26    636s]   
[12/15 12:48:26    636s]   Post-Clustering Statistics Report
[12/15 12:48:26    636s]   =================================
[12/15 12:48:26    636s]   
[12/15 12:48:26    636s]   Fanout Statistics:
[12/15 12:48:26    636s]   
[12/15 12:48:26    636s]   -------------------------------------------------------------------------------------------------------------
[12/15 12:48:26    636s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/15 12:48:26    636s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/15 12:48:26    636s]   -------------------------------------------------------------------------------------------------------------
[12/15 12:48:26    636s]   Trunk         45      8.089      1         17        6.598      {21 <= 4, 4 <= 8, 1 <= 12, 17 <= 16, 2 <= 20}
[12/15 12:48:26    636s]   Leaf         321     95.374      1        100       17.130      {10 <= 20, 1 <= 40, 310 <= 100}
[12/15 12:48:26    636s]   -------------------------------------------------------------------------------------------------------------
[12/15 12:48:26    636s]   
[12/15 12:48:26    636s]   Clustering Failure Statistics:
[12/15 12:48:26    636s]   
[12/15 12:48:26    636s]   ----------------------------------------------------------
[12/15 12:48:26    636s]   Net Type    Clusters    Clusters    Net Skew    Transition
[12/15 12:48:26    636s]               Tried       Failed      Failures    Failures
[12/15 12:48:26    636s]   ----------------------------------------------------------
[12/15 12:48:26    636s]   Trunk          12           1           0            1
[12/15 12:48:26    636s]   Leaf          576          88          72           81
[12/15 12:48:26    636s]   ----------------------------------------------------------
[12/15 12:48:26    636s]   
[12/15 12:48:26    636s]   Clustering Partition Statistics:
[12/15 12:48:26    636s]   
[12/15 12:48:26    636s]   ---------------------------------------------------------------------------------------
[12/15 12:48:26    636s]   Net Type    Case B      Case C      Partition    Mean        Min     Max      Std. Dev.
[12/15 12:48:26    636s]               Fraction    Fraction    Count        Size        Size    Size     Size
[12/15 12:48:26    636s]   ---------------------------------------------------------------------------------------
[12/15 12:48:26    636s]   Trunk        0.250       0.750          8           4.000     1         19       6.164
[12/15 12:48:26    636s]   Leaf         0.636       0.364         11        2810.636     3      28655    8590.140
[12/15 12:48:26    636s]   ---------------------------------------------------------------------------------------
[12/15 12:48:26    636s]   
[12/15 12:48:26    636s]   
[12/15 12:48:26    636s]   Looking for fanout violations...
[12/15 12:48:26    636s]   Looking for fanout violations done.
[12/15 12:48:26    636s]   CongRepair After Initial Clustering...
[12/15 12:48:27    636s]   Reset timing graph...
[12/15 12:48:27    636s] Ignoring AAE DB Resetting ...
[12/15 12:48:27    636s]   Reset timing graph done.
[12/15 12:48:27    637s]   Leaving CCOpt scope - Early Global Route...
[12/15 12:48:27    637s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2882.8M, EPOCH TIME: 1671130107.166225
[12/15 12:48:27    637s] All LLGs are deleted
[12/15 12:48:27    637s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2882.8M, EPOCH TIME: 1671130107.183250
[12/15 12:48:27    637s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.014, REAL:0.025, MEM:2882.8M, EPOCH TIME: 1671130107.208279
[12/15 12:48:27    637s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.038, REAL:0.050, MEM:2727.8M, EPOCH TIME: 1671130107.215900
[12/15 12:48:27    637s]   Clock implementation routing...
[12/15 12:48:27    637s] Net route status summary:
[12/15 12:48:27    637s]   Clock:       360 (unrouted=360, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 12:48:27    637s]   Non-clock: 123747 (unrouted=5968, trialRouted=117779, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5965, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 12:48:28    637s]     Routing using eGR only...
[12/15 12:48:28    637s]       Early Global Route - eGR only step...
[12/15 12:48:28    637s] (ccopt eGR): There are 360 nets for routing of which 360 have one or more fixed wires.
[12/15 12:48:28    638s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/15 12:48:28    638s] (ccopt eGR): Start to route 360 all nets
[12/15 12:48:28    638s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/15 12:48:28    638s] Started Early Global Route kernel ( Curr Mem: 2730.49 MB )
[12/15 12:48:28    638s] (I)      ==================== Layers =====================
[12/15 12:48:28    638s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:48:28    638s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/15 12:48:28    638s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:48:28    638s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/15 12:48:28    638s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/15 12:48:28    638s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/15 12:48:28    638s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/15 12:48:28    638s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/15 12:48:28    638s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/15 12:48:28    638s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/15 12:48:28    638s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/15 12:48:28    638s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/15 12:48:28    638s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/15 12:48:28    638s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/15 12:48:28    638s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/15 12:48:28    638s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/15 12:48:28    638s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/15 12:48:28    638s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/15 12:48:28    638s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/15 12:48:28    638s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/15 12:48:28    638s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:48:28    638s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/15 12:48:28    638s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/15 12:48:28    638s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/15 12:48:28    638s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/15 12:48:28    638s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/15 12:48:28    638s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:48:28    638s] (I)      Started Import and model ( Curr Mem: 2730.49 MB )
[12/15 12:48:28    638s] (I)      Default power domain name = toplevel_498
[12/15 12:48:28    638s] .== Non-default Options ==
[12/15 12:48:28    638s] (I)      Clean congestion better                            : true
[12/15 12:48:28    638s] (I)      Estimate vias on DPT layer                         : true
[12/15 12:48:28    638s] (I)      Clean congestion layer assignment rounds           : 3
[12/15 12:48:28    638s] (I)      Layer constraints as soft constraints              : true
[12/15 12:48:28    638s] (I)      Soft top layer                                     : true
[12/15 12:48:28    638s] (I)      Skip prospective layer relax nets                  : true
[12/15 12:48:28    638s] (I)      Better NDR handling                                : true
[12/15 12:48:28    638s] (I)      Improved NDR modeling in LA                        : true
[12/15 12:48:28    638s] (I)      Routing cost fix for NDR handling                  : true
[12/15 12:48:28    638s] (I)      Update initial WL after Phase 1a                   : true
[12/15 12:48:28    638s] (I)      Block tracks for preroutes                         : true
[12/15 12:48:28    638s] (I)      Assign IRoute by net group key                     : true
[12/15 12:48:28    638s] (I)      Block unroutable channels                          : true
[12/15 12:48:28    638s] (I)      Block unroutable channels 3D                       : true
[12/15 12:48:28    638s] (I)      Bound layer relaxed segment wl                     : true
[12/15 12:48:28    638s] (I)      Blocked pin reach length threshold                 : 2
[12/15 12:48:28    638s] (I)      Check blockage within NDR space in TA              : true
[12/15 12:48:28    638s] (I)      Skip must join for term with via pillar            : true
[12/15 12:48:28    638s] (I)      Model find APA for IO pin                          : true
[12/15 12:48:28    638s] (I)      On pin location for off pin term                   : true
[12/15 12:48:28    638s] (I)      Handle EOL spacing                                 : true
[12/15 12:48:28    638s] (I)      Merge PG vias by gap                               : true
[12/15 12:48:28    638s] (I)      Maximum routing layer                              : 6
[12/15 12:48:28    638s] (I)      Route selected nets only                           : true
[12/15 12:48:28    638s] (I)      Refine MST                                         : true
[12/15 12:48:28    638s] (I)      Honor PRL                                          : true
[12/15 12:48:28    638s] (I)      Strong congestion aware                            : true
[12/15 12:48:28    638s] (I)      Improved initial location for IRoutes              : true
[12/15 12:48:28    638s] (I)      Multi panel TA                                     : true
[12/15 12:48:28    638s] (I)      Penalize wire overlap                              : true
[12/15 12:48:28    638s] (I)      Expand small instance blockage                     : true
[12/15 12:48:28    638s] (I)      Reduce via in TA                                   : true
[12/15 12:48:28    638s] (I)      SS-aware routing                                   : true
[12/15 12:48:28    638s] (I)      Improve tree edge sharing                          : true
[12/15 12:48:28    638s] (I)      Improve 2D via estimation                          : true
[12/15 12:48:28    638s] (I)      Refine Steiner tree                                : true
[12/15 12:48:28    638s] (I)      Build spine tree                                   : true
[12/15 12:48:28    638s] (I)      Model pass through capacity                        : true
[12/15 12:48:28    638s] (I)      Extend blockages by a half GCell                   : true
[12/15 12:48:28    638s] (I)      Consider pin shapes                                : true
[12/15 12:48:28    638s] (I)      Consider pin shapes for all nodes                  : true
[12/15 12:48:28    638s] (I)      Consider NR APA                                    : true
[12/15 12:48:28    638s] (I)      Consider IO pin shape                              : true
[12/15 12:48:28    638s] (I)      Fix pin connection bug                             : true
[12/15 12:48:28    638s] (I)      Consider layer RC for local wires                  : true
[12/15 12:48:28    638s] (I)      LA-aware pin escape length                         : 2
[12/15 12:48:28    638s] (I)      Connect multiple ports                             : true
[12/15 12:48:28    638s] (I)      Split for must join                                : true
[12/15 12:48:28    638s] (I)      Number of threads                                  : 4
[12/15 12:48:28    638s] (I)      Routing effort level                               : 10000
[12/15 12:48:28    638s] (I)      Prefer layer length threshold                      : 8
[12/15 12:48:28    638s] (I)      Overflow penalty cost                              : 10
[12/15 12:48:28    638s] (I)      A-star cost                                        : 0.300000
[12/15 12:48:28    638s] (I)      Misalignment cost                                  : 10.000000
[12/15 12:48:28    638s] (I)      Threshold for short IRoute                         : 6
[12/15 12:48:28    638s] (I)      Via cost during post routing                       : 1.000000
[12/15 12:48:28    638s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/15 12:48:28    638s] (I)      Source-to-sink ratio                               : 0.300000
[12/15 12:48:28    638s] (I)      Scenic ratio bound                                 : 3.000000
[12/15 12:48:28    638s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/15 12:48:28    638s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/15 12:48:28    638s] (I)      PG-aware similar topology routing                  : true
[12/15 12:48:28    638s] (I)      Maze routing via cost fix                          : true
[12/15 12:48:28    638s] (I)      Apply PRL on PG terms                              : true
[12/15 12:48:28    638s] (I)      Apply PRL on obs objects                           : true
[12/15 12:48:28    638s] (I)      Handle range-type spacing rules                    : true
[12/15 12:48:28    638s] (I)      PG gap threshold multiplier                        : 10.000000
[12/15 12:48:28    638s] (I)      Parallel spacing query fix                         : true
[12/15 12:48:28    638s] (I)      Force source to root IR                            : true
[12/15 12:48:28    638s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/15 12:48:28    638s] (I)      Do not relax to DPT layer                          : true
[12/15 12:48:28    638s] (I)      No DPT in post routing                             : true
[12/15 12:48:28    638s] (I)      Modeling PG via merging fix                        : true
[12/15 12:48:28    638s] (I)      Shield aware TA                                    : true
[12/15 12:48:28    638s] (I)      Strong shield aware TA                             : true
[12/15 12:48:28    638s] (I)      Overflow calculation fix in LA                     : true
[12/15 12:48:28    638s] (I)      Post routing fix                                   : true
[12/15 12:48:28    638s] (I)      Strong post routing                                : true
[12/15 12:48:28    638s] (I)      Access via pillar from top                         : true
[12/15 12:48:28    638s] (I)      NDR via pillar fix                                 : true
[12/15 12:48:28    638s] (I)      Violation on path threshold                        : 1
[12/15 12:48:28    638s] (I)      Pass through capacity modeling                     : true
[12/15 12:48:28    638s] (I)      Select the non-relaxed segments in post routing stage : true
[12/15 12:48:28    638s] (I)      Select term pin box for io pin                     : true
[12/15 12:48:28    638s] (I)      Penalize NDR sharing                               : true
[12/15 12:48:28    638s] (I)      Enable special modeling                            : false
[12/15 12:48:28    638s] (I)      Keep fixed segments                                : true
[12/15 12:48:28    638s] (I)      Reorder net groups by key                          : true
[12/15 12:48:28    638s] (I)      Increase net scenic ratio                          : true
[12/15 12:48:28    638s] (I)      Method to set GCell size                           : row
[12/15 12:48:28    638s] (I)      Connect multiple ports and must join fix           : true
[12/15 12:48:28    638s] (I)      Avoid high resistance layers                       : true
[12/15 12:48:28    638s] (I)      Model find APA for IO pin fix                      : true
[12/15 12:48:28    638s] (I)      Avoid connecting non-metal layers                  : true
[12/15 12:48:28    638s] (I)      Use track pitch for NDR                            : true
[12/15 12:48:28    638s] (I)      Enable layer relax to lower layer                  : true
[12/15 12:48:28    638s] (I)      Enable layer relax to upper layer                  : true
[12/15 12:48:28    638s] (I)      Top layer relaxation fix                           : true
[12/15 12:48:28    638s] (I)      Counted 10662 PG shapes. We will not process PG shapes layer by layer.
[12/15 12:48:28    638s] (I)      Use row-based GCell size
[12/15 12:48:28    638s] (I)      Use row-based GCell align
[12/15 12:48:28    638s] (I)      layer 0 area = 168000
[12/15 12:48:28    638s] (I)      layer 1 area = 208000
[12/15 12:48:28    638s] (I)      layer 2 area = 208000
[12/15 12:48:28    638s] (I)      layer 3 area = 208000
[12/15 12:48:28    638s] (I)      layer 4 area = 208000
[12/15 12:48:28    638s] (I)      layer 5 area = 208000
[12/15 12:48:28    638s] (I)      GCell unit size   : 4000
[12/15 12:48:28    638s] (I)      GCell multiplier  : 1
[12/15 12:48:28    638s] (I)      GCell row height  : 4000
[12/15 12:48:28    638s] (I)      Actual row height : 4000
[12/15 12:48:28    638s] (I)      GCell align ref   : 300000 300000
[12/15 12:48:28    638s] [NR-eGR] Track table information for default rule: 
[12/15 12:48:28    638s] [NR-eGR] M1 has no routable track
[12/15 12:48:28    638s] [NR-eGR] M2 has single uniform track structure
[12/15 12:48:28    638s] [NR-eGR] M3 has single uniform track structure
[12/15 12:48:28    638s] [NR-eGR] M4 has single uniform track structure
[12/15 12:48:28    638s] [NR-eGR] M5 has single uniform track structure
[12/15 12:48:28    638s] [NR-eGR] M6 has single uniform track structure
[12/15 12:48:28    638s] (I)      =============== Default via ================
[12/15 12:48:28    638s] (I)      +---+------------------+-------------------+
[12/15 12:48:28    638s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/15 12:48:28    638s] (I)      +---+------------------+-------------------+
[12/15 12:48:28    638s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/15 12:48:28    638s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/15 12:48:28    638s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/15 12:48:28    638s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/15 12:48:28    638s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/15 12:48:28    638s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/15 12:48:28    638s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/15 12:48:28    638s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/15 12:48:28    638s] (I)      +---+------------------+-------------------+
[12/15 12:48:29    638s] [NR-eGR] Read 15372 PG shapes
[12/15 12:48:29    638s] [NR-eGR] Read 0 clock shapes
[12/15 12:48:29    638s] [NR-eGR] Read 0 other shapes
[12/15 12:48:29    638s] [NR-eGR] #Routing Blockages  : 0
[12/15 12:48:29    638s] [NR-eGR] #Instance Blockages : 0
[12/15 12:48:29    638s] [NR-eGR] #PG Blockages       : 15372
[12/15 12:48:29    638s] [NR-eGR] #Halo Blockages     : 0
[12/15 12:48:29    638s] [NR-eGR] #Boundary Blockages : 0
[12/15 12:48:29    638s] [NR-eGR] #Clock Blockages    : 0
[12/15 12:48:29    638s] [NR-eGR] #Other Blockages    : 0
[12/15 12:48:29    638s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 12:48:29    638s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/15 12:48:29    638s] [NR-eGR] Read 118142 nets ( ignored 117782 )
[12/15 12:48:29    638s] [NR-eGR] Connected 0 must-join pins/ports
[12/15 12:48:29    638s] (I)      early_global_route_priority property id does not exist.
[12/15 12:48:29    638s] (I)      Read Num Blocks=20508  Num Prerouted Wires=0  Num CS=0
[12/15 12:48:29    638s] (I)      Layer 1 (V) : #blockages 12 : #preroutes 0
[12/15 12:48:29    638s] (I)      Layer 2 (H) : #blockages 12780 : #preroutes 0
[12/15 12:48:29    638s] (I)      Layer 3 (V) : #blockages 12 : #preroutes 0
[12/15 12:48:29    639s] (I)      Layer 4 (H) : #blockages 7704 : #preroutes 0
[12/15 12:48:29    639s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/15 12:48:29    639s] (I)      Moved 2 terms for better access 
[12/15 12:48:29    639s] (I)      Number of ignored nets                =      0
[12/15 12:48:29    639s] (I)      Number of connected nets              =      0
[12/15 12:48:29    639s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/15 12:48:29    639s] (I)      Number of clock nets                  =    360.  Ignored: No
[12/15 12:48:29    639s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 12:48:29    639s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 12:48:29    639s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 12:48:29    639s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 12:48:29    639s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 12:48:29    639s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/15 12:48:29    639s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/15 12:48:29    639s] [NR-eGR] There are 360 clock nets ( 360 with NDR ).
[12/15 12:48:29    639s] (I)      Ndr track 0 does not exist
[12/15 12:48:29    639s] (I)      Ndr track 0 does not exist
[12/15 12:48:29    639s] (I)      ---------------------Grid Graph Info--------------------
[12/15 12:48:29    639s] (I)      Routing area        : (0, 0) - (2300000, 2300000)
[12/15 12:48:29    639s] (I)      Core area           : (300000, 300000) - (2000000, 2000000)
[12/15 12:48:29    639s] (I)      Site width          :   400  (dbu)
[12/15 12:48:29    639s] (I)      Row height          :  4000  (dbu)
[12/15 12:48:29    639s] (I)      GCell row height    :  4000  (dbu)
[12/15 12:48:29    639s] (I)      GCell width         :  4000  (dbu)
[12/15 12:48:29    639s] (I)      GCell height        :  4000  (dbu)
[12/15 12:48:29    639s] (I)      Grid                :   575   575     6
[12/15 12:48:29    639s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/15 12:48:29    639s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/15 12:48:29    639s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/15 12:48:29    639s] (I)      Default wire width  :   180   200   200   200   200   200
[12/15 12:48:29    639s] (I)      Default wire space  :   180   200   200   200   200   200
[12/15 12:48:29    639s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/15 12:48:29    639s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/15 12:48:29    639s] (I)      First track coord   :     0   200   200   200   200   200
[12/15 12:48:29    639s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/15 12:48:29    639s] (I)      Total num of tracks :     0  5750  5750  5750  5750  5750
[12/15 12:48:29    639s] (I)      Num of masks        :     1     1     1     1     1     1
[12/15 12:48:29    639s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/15 12:48:29    639s] (I)      --------------------------------------------------------
[12/15 12:48:29    639s] 
[12/15 12:48:29    639s] [NR-eGR] ============ Routing rule table ============
[12/15 12:48:29    639s] [NR-eGR] Rule id: 0  Nets: 360
[12/15 12:48:29    639s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/15 12:48:29    639s] (I)                    Layer    2    3    4    5    6 
[12/15 12:48:29    639s] (I)                    Pitch  800  800  800  800  800 
[12/15 12:48:29    639s] (I)             #Used tracks    2    2    2    2    2 
[12/15 12:48:29    639s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 12:48:29    639s] [NR-eGR] Rule id: 1  Nets: 0
[12/15 12:48:29    639s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/15 12:48:29    639s] (I)                    Layer    2    3    4    5    6 
[12/15 12:48:29    639s] (I)                    Pitch  400  400  400  400  400 
[12/15 12:48:29    639s] (I)             #Used tracks    1    1    1    1    1 
[12/15 12:48:29    639s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 12:48:29    639s] [NR-eGR] ========================================
[12/15 12:48:29    639s] [NR-eGR] 
[12/15 12:48:29    639s] (I)      =============== Blocked Tracks ===============
[12/15 12:48:29    639s] (I)      +-------+---------+----------+---------------+
[12/15 12:48:29    639s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 12:48:29    639s] (I)      +-------+---------+----------+---------------+
[12/15 12:48:29    639s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 12:48:29    639s] (I)      |     2 | 3306250 |    32802 |         0.99% |
[12/15 12:48:29    639s] (I)      |     3 | 3306250 |    15336 |         0.46% |
[12/15 12:48:29    639s] (I)      |     4 | 3306250 |    32802 |         0.99% |
[12/15 12:48:29    639s] (I)      |     5 | 3306250 |    76554 |         2.32% |
[12/15 12:48:29    639s] (I)      |     6 | 3306250 |        0 |         0.00% |
[12/15 12:48:29    639s] (I)      +-------+---------+----------+---------------+
[12/15 12:48:29    639s] (I)      Finished Import and model ( CPU: 1.02 sec, Real: 1.07 sec, Curr Mem: 2807.02 MB )
[12/15 12:48:29    639s] (I)      Reset routing kernel
[12/15 12:48:29    639s] (I)      Started Global Routing ( Curr Mem: 2807.02 MB )
[12/15 12:48:29    639s] (I)      totalPins=31331  totalGlobalPin=31330 (100.00%)
[12/15 12:48:29    639s] (I)      total 2D Cap : 6567008 = (3293468 H, 3273540 V)
[12/15 12:48:29    639s] [NR-eGR] Layer group 1: route 360 net(s) in layer range [3, 4]
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1a Route ============
[12/15 12:48:29    639s] (I)      Usage: 63169 = (29782 H, 33387 V) = (0.90% H, 1.02% V) = (5.956e+04um H, 6.677e+04um V)
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1b Route ============
[12/15 12:48:29    639s] (I)      Usage: 63169 = (29782 H, 33387 V) = (0.90% H, 1.02% V) = (5.956e+04um H, 6.677e+04um V)
[12/15 12:48:29    639s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.263380e+05um
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1c Route ============
[12/15 12:48:29    639s] (I)      Usage: 63169 = (29782 H, 33387 V) = (0.90% H, 1.02% V) = (5.956e+04um H, 6.677e+04um V)
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1d Route ============
[12/15 12:48:29    639s] (I)      Usage: 63169 = (29782 H, 33387 V) = (0.90% H, 1.02% V) = (5.956e+04um H, 6.677e+04um V)
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1e Route ============
[12/15 12:48:29    639s] (I)      Usage: 63169 = (29782 H, 33387 V) = (0.90% H, 1.02% V) = (5.956e+04um H, 6.677e+04um V)
[12/15 12:48:29    639s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.263380e+05um
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1f Route ============
[12/15 12:48:29    639s] (I)      Usage: 63169 = (29782 H, 33387 V) = (0.90% H, 1.02% V) = (5.956e+04um H, 6.677e+04um V)
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1g Route ============
[12/15 12:48:29    639s] (I)      Usage: 62668 = (29746 H, 32922 V) = (0.90% H, 1.01% V) = (5.949e+04um H, 6.584e+04um V)
[12/15 12:48:29    639s] (I)      #Nets         : 360
[12/15 12:48:29    639s] (I)      #Relaxed nets : 83
[12/15 12:48:29    639s] (I)      Wire length   : 48076
[12/15 12:48:29    639s] [NR-eGR] Create a new net group with 83 nets and layer range [3, 6]
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1h Route ============
[12/15 12:48:29    639s] (I)      Usage: 62660 = (29815 H, 32845 V) = (0.91% H, 1.00% V) = (5.963e+04um H, 6.569e+04um V)
[12/15 12:48:29    639s] (I)      total 2D Cap : 13139093 = (6559303 H, 6579790 V)
[12/15 12:48:29    639s] [NR-eGR] Layer group 2: route 83 net(s) in layer range [3, 6]
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1a Route ============
[12/15 12:48:29    639s] (I)      Usage: 77665 = (36755 H, 40910 V) = (0.56% H, 0.62% V) = (7.351e+04um H, 8.182e+04um V)
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1b Route ============
[12/15 12:48:29    639s] (I)      Usage: 77665 = (36755 H, 40910 V) = (0.56% H, 0.62% V) = (7.351e+04um H, 8.182e+04um V)
[12/15 12:48:29    639s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.553300e+05um
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1c Route ============
[12/15 12:48:29    639s] (I)      Usage: 77665 = (36755 H, 40910 V) = (0.56% H, 0.62% V) = (7.351e+04um H, 8.182e+04um V)
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1d Route ============
[12/15 12:48:29    639s] (I)      Usage: 77665 = (36755 H, 40910 V) = (0.56% H, 0.62% V) = (7.351e+04um H, 8.182e+04um V)
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1e Route ============
[12/15 12:48:29    639s] (I)      Usage: 77665 = (36755 H, 40910 V) = (0.56% H, 0.62% V) = (7.351e+04um H, 8.182e+04um V)
[12/15 12:48:29    639s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.553300e+05um
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1f Route ============
[12/15 12:48:29    639s] (I)      Usage: 77665 = (36755 H, 40910 V) = (0.56% H, 0.62% V) = (7.351e+04um H, 8.182e+04um V)
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1g Route ============
[12/15 12:48:29    639s] (I)      Usage: 77252 = (36577 H, 40675 V) = (0.56% H, 0.62% V) = (7.315e+04um H, 8.135e+04um V)
[12/15 12:48:29    639s] (I)      #Nets         : 83
[12/15 12:48:29    639s] (I)      #Relaxed nets : 83
[12/15 12:48:29    639s] (I)      Wire length   : 0
[12/15 12:48:29    639s] [NR-eGR] Create a new net group with 83 nets and layer range [2, 6]
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1h Route ============
[12/15 12:48:29    639s] (I)      Usage: 77252 = (36577 H, 40675 V) = (0.56% H, 0.62% V) = (7.315e+04um H, 8.135e+04um V)
[12/15 12:48:29    639s] (I)      total 2D Cap : 16412647 = (6559303 H, 9853344 V)
[12/15 12:48:29    639s] [NR-eGR] Layer group 3: route 83 net(s) in layer range [2, 6]
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1a Route ============
[12/15 12:48:29    639s] (I)      Usage: 106963 = (50408 H, 56555 V) = (0.77% H, 0.57% V) = (1.008e+05um H, 1.131e+05um V)
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1b Route ============
[12/15 12:48:29    639s] (I)      Usage: 106963 = (50408 H, 56555 V) = (0.77% H, 0.57% V) = (1.008e+05um H, 1.131e+05um V)
[12/15 12:48:29    639s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.139260e+05um
[12/15 12:48:29    639s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/15 12:48:29    639s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1c Route ============
[12/15 12:48:29    639s] (I)      Usage: 106963 = (50408 H, 56555 V) = (0.77% H, 0.57% V) = (1.008e+05um H, 1.131e+05um V)
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1d Route ============
[12/15 12:48:29    639s] (I)      Usage: 106963 = (50408 H, 56555 V) = (0.77% H, 0.57% V) = (1.008e+05um H, 1.131e+05um V)
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1e Route ============
[12/15 12:48:29    639s] (I)      Usage: 106963 = (50408 H, 56555 V) = (0.77% H, 0.57% V) = (1.008e+05um H, 1.131e+05um V)
[12/15 12:48:29    639s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.139260e+05um
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1f Route ============
[12/15 12:48:29    639s] (I)      Usage: 106963 = (50408 H, 56555 V) = (0.77% H, 0.57% V) = (1.008e+05um H, 1.131e+05um V)
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1g Route ============
[12/15 12:48:29    639s] (I)      Usage: 106937 = (50392 H, 56545 V) = (0.77% H, 0.57% V) = (1.008e+05um H, 1.131e+05um V)
[12/15 12:48:29    639s] (I)      
[12/15 12:48:29    639s] (I)      ============  Phase 1h Route ============
[12/15 12:48:29    639s] (I)      Usage: 106941 = (50394 H, 56547 V) = (0.77% H, 0.57% V) = (1.008e+05um H, 1.131e+05um V)
[12/15 12:48:30    639s] (I)      
[12/15 12:48:30    639s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/15 12:48:30    639s] [NR-eGR]                        OverCon            
[12/15 12:48:30    639s] [NR-eGR]                         #Gcell     %Gcell
[12/15 12:48:30    639s] [NR-eGR]        Layer             (1-0)    OverCon
[12/15 12:48:30    639s] [NR-eGR] ----------------------------------------------
[12/15 12:48:30    639s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/15 12:48:30    639s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/15 12:48:30    639s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/15 12:48:30    639s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/15 12:48:30    639s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/15 12:48:30    639s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/15 12:48:30    639s] [NR-eGR] ----------------------------------------------
[12/15 12:48:30    639s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/15 12:48:30    639s] [NR-eGR] 
[12/15 12:48:30    639s] (I)      Finished Global Routing ( CPU: 0.79 sec, Real: 0.72 sec, Curr Mem: 2807.02 MB )
[12/15 12:48:30    639s] (I)      total 2D Cap : 16418619 = (6565261 H, 9853358 V)
[12/15 12:48:30    639s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/15 12:48:30    639s] (I)      ============= Track Assignment ============
[12/15 12:48:30    639s] (I)      Started Track Assignment (4T) ( Curr Mem: 2807.02 MB )
[12/15 12:48:30    639s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/15 12:48:30    639s] (I)      Run Multi-thread track assignment
[12/15 12:48:30    640s] (I)      Finished Track Assignment (4T) ( CPU: 0.42 sec, Real: 0.23 sec, Curr Mem: 2807.02 MB )
[12/15 12:48:30    640s] (I)      Started Export ( Curr Mem: 2807.02 MB )
[12/15 12:48:30    640s] [NR-eGR]             Length (um)     Vias 
[12/15 12:48:30    640s] [NR-eGR] ---------------------------------
[12/15 12:48:30    640s] [NR-eGR]  M1  (1H)             0   459066 
[12/15 12:48:30    640s] [NR-eGR]  M2  (2V)        977765   683342 
[12/15 12:48:30    640s] [NR-eGR]  M3  (3H)       1270152    71791 
[12/15 12:48:30    640s] [NR-eGR]  M4  (4V)        529762    16971 
[12/15 12:48:30    640s] [NR-eGR]  M5  (5H)        280561      874 
[12/15 12:48:30    640s] [NR-eGR]  M6  (6V)         25960        0 
[12/15 12:48:30    640s] [NR-eGR]  M7  (7H)             0        0 
[12/15 12:48:30    640s] [NR-eGR]  M8  (8V)             0        0 
[12/15 12:48:30    640s] [NR-eGR]  M9  (9H)             0        0 
[12/15 12:48:30    640s] [NR-eGR] ---------------------------------
[12/15 12:48:30    640s] [NR-eGR]      Total      3084200  1232044 
[12/15 12:48:30    640s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:48:30    640s] [NR-eGR] Total half perimeter of net bounding box: 2332320um
[12/15 12:48:30    640s] [NR-eGR] Total length: 3084200um, number of vias: 1232044
[12/15 12:48:30    640s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:48:30    640s] [NR-eGR] Total eGR-routed clock nets wire length: 132144um, number of vias: 80940
[12/15 12:48:30    640s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:48:30    640s] [NR-eGR] Report for selected net(s) only.
[12/15 12:48:30    640s] [NR-eGR]             Length (um)   Vias 
[12/15 12:48:30    640s] [NR-eGR] -------------------------------
[12/15 12:48:30    640s] [NR-eGR]  M1  (1H)             0  31329 
[12/15 12:48:30    640s] [NR-eGR]  M2  (2V)         31532  35346 
[12/15 12:48:30    640s] [NR-eGR]  M3  (3H)         64103  14186 
[12/15 12:48:30    640s] [NR-eGR]  M4  (4V)         36143     79 
[12/15 12:48:30    640s] [NR-eGR]  M5  (5H)           366      0 
[12/15 12:48:30    640s] [NR-eGR]  M6  (6V)             0      0 
[12/15 12:48:30    640s] [NR-eGR]  M7  (7H)             0      0 
[12/15 12:48:30    640s] [NR-eGR]  M8  (8V)             0      0 
[12/15 12:48:30    640s] [NR-eGR]  M9  (9H)             0      0 
[12/15 12:48:30    640s] [NR-eGR] -------------------------------
[12/15 12:48:30    640s] [NR-eGR]      Total       132144  80940 
[12/15 12:48:30    640s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:48:30    640s] [NR-eGR] Total half perimeter of net bounding box: 40101um
[12/15 12:48:30    640s] [NR-eGR] Total length: 132144um, number of vias: 80940
[12/15 12:48:30    640s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:48:30    640s] [NR-eGR] Total routed clock nets wire length: 132144um, number of vias: 80940
[12/15 12:48:30    640s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:48:30    640s] (I)      Finished Export ( CPU: 0.51 sec, Real: 0.44 sec, Curr Mem: 2807.02 MB )
[12/15 12:48:30    640s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.83 sec, Real: 2.58 sec, Curr Mem: 2807.02 MB )
[12/15 12:48:30    640s] (I)      ===================================== Runtime Summary =====================================
[12/15 12:48:30    640s] (I)       Step                                        %       Start      Finish      Real       CPU 
[12/15 12:48:30    640s] (I)      -------------------------------------------------------------------------------------------
[12/15 12:48:30    640s] (I)       Early Global Route kernel             100.00%  217.51 sec  220.09 sec  2.58 sec  2.83 sec 
[12/15 12:48:30    640s] (I)       +-Import and model                     41.43%  217.51 sec  218.58 sec  1.07 sec  1.02 sec 
[12/15 12:48:30    640s] (I)       | +-Create place DB                    25.33%  217.51 sec  218.16 sec  0.65 sec  0.64 sec 
[12/15 12:48:30    640s] (I)       | | +-Import place data                25.32%  217.51 sec  218.16 sec  0.65 sec  0.64 sec 
[12/15 12:48:30    640s] (I)       | | | +-Read instances and placement    7.53%  217.51 sec  217.70 sec  0.19 sec  0.19 sec 
[12/15 12:48:30    640s] (I)       | | | +-Read nets                      17.79%  217.70 sec  218.16 sec  0.46 sec  0.45 sec 
[12/15 12:48:30    640s] (I)       | +-Create route DB                    14.49%  218.16 sec  218.54 sec  0.37 sec  0.34 sec 
[12/15 12:48:30    640s] (I)       | | +-Import route data (4T)           14.45%  218.16 sec  218.54 sec  0.37 sec  0.34 sec 
[12/15 12:48:30    640s] (I)       | | | +-Read blockages ( Layer 2-6 )    1.28%  218.17 sec  218.20 sec  0.03 sec  0.03 sec 
[12/15 12:48:30    640s] (I)       | | | | +-Read routing blockages        0.00%  218.17 sec  218.17 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | | | +-Read instance blockages       1.06%  218.17 sec  218.20 sec  0.03 sec  0.03 sec 
[12/15 12:48:30    640s] (I)       | | | | +-Read PG blockages             0.19%  218.20 sec  218.20 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | | | +-Read clock blockages          0.00%  218.20 sec  218.20 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | | | +-Read other blockages          0.00%  218.20 sec  218.20 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | | | +-Read boundary cut boxes       0.00%  218.20 sec  218.20 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | | +-Read blackboxes                 0.00%  218.20 sec  218.20 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | | +-Read prerouted                  1.56%  218.20 sec  218.24 sec  0.04 sec  0.04 sec 
[12/15 12:48:30    640s] (I)       | | | +-Read unlegalized nets           1.31%  218.24 sec  218.28 sec  0.03 sec  0.03 sec 
[12/15 12:48:30    640s] (I)       | | | +-Read nets                       0.19%  218.28 sec  218.28 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | | +-Set up via pillars              0.00%  218.29 sec  218.29 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | | +-Initialize 3D grid graph        0.33%  218.29 sec  218.30 sec  0.01 sec  0.01 sec 
[12/15 12:48:30    640s] (I)       | | | +-Model blockage capacity         8.63%  218.30 sec  218.52 sec  0.22 sec  0.19 sec 
[12/15 12:48:30    640s] (I)       | | | | +-Initialize 3D capacity        8.33%  218.30 sec  218.51 sec  0.22 sec  0.19 sec 
[12/15 12:48:30    640s] (I)       | | | +-Move terms for access (4T)      0.55%  218.52 sec  218.54 sec  0.01 sec  0.02 sec 
[12/15 12:48:30    640s] (I)       | +-Read aux data                       0.00%  218.54 sec  218.54 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | +-Others data preparation             0.04%  218.54 sec  218.54 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | +-Create route kernel                 0.52%  218.54 sec  218.55 sec  0.01 sec  0.01 sec 
[12/15 12:48:30    640s] (I)       +-Global Routing                       28.03%  218.58 sec  219.30 sec  0.72 sec  0.79 sec 
[12/15 12:48:30    640s] (I)       | +-Initialization                      0.18%  218.58 sec  218.58 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | +-Net group 1                        15.74%  218.58 sec  218.99 sec  0.41 sec  0.51 sec 
[12/15 12:48:30    640s] (I)       | | +-Generate topology (4T)            4.65%  218.58 sec  218.70 sec  0.12 sec  0.24 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1a                          1.01%  218.73 sec  218.76 sec  0.03 sec  0.02 sec 
[12/15 12:48:30    640s] (I)       | | | +-Pattern routing (4T)            0.58%  218.74 sec  218.76 sec  0.01 sec  0.01 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1b                          0.55%  218.76 sec  218.77 sec  0.01 sec  0.01 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1c                          0.00%  218.77 sec  218.77 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1d                          0.00%  218.77 sec  218.77 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1e                          0.07%  218.77 sec  218.78 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | | +-Route legalization              0.00%  218.77 sec  218.77 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1f                          0.00%  218.78 sec  218.78 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1g                          2.73%  218.78 sec  218.85 sec  0.07 sec  0.06 sec 
[12/15 12:48:30    640s] (I)       | | | +-Post Routing                    2.73%  218.78 sec  218.85 sec  0.07 sec  0.06 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1h                          2.70%  218.86 sec  218.93 sec  0.07 sec  0.07 sec 
[12/15 12:48:30    640s] (I)       | | | +-Post Routing                    2.68%  218.86 sec  218.93 sec  0.07 sec  0.07 sec 
[12/15 12:48:30    640s] (I)       | | +-Layer assignment (4T)             2.23%  218.93 sec  218.99 sec  0.06 sec  0.06 sec 
[12/15 12:48:30    640s] (I)       | +-Net group 2                         4.70%  218.99 sec  219.11 sec  0.12 sec  0.13 sec 
[12/15 12:48:30    640s] (I)       | | +-Generate topology (4T)            1.70%  218.99 sec  219.03 sec  0.04 sec  0.06 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1a                          0.27%  219.08 sec  219.08 sec  0.01 sec  0.01 sec 
[12/15 12:48:30    640s] (I)       | | | +-Pattern routing (4T)            0.17%  219.08 sec  219.08 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1b                          0.18%  219.08 sec  219.09 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1c                          0.00%  219.09 sec  219.09 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1d                          0.00%  219.09 sec  219.09 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1e                          0.06%  219.09 sec  219.09 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | | +-Route legalization              0.00%  219.09 sec  219.09 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1f                          0.00%  219.09 sec  219.09 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1g                          0.62%  219.09 sec  219.11 sec  0.02 sec  0.02 sec 
[12/15 12:48:30    640s] (I)       | | | +-Post Routing                    0.62%  219.09 sec  219.11 sec  0.02 sec  0.02 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1h                          0.07%  219.11 sec  219.11 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | | +-Post Routing                    0.07%  219.11 sec  219.11 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | +-Net group 3                         6.40%  219.11 sec  219.28 sec  0.17 sec  0.11 sec 
[12/15 12:48:30    640s] (I)       | | +-Generate topology (4T)            0.03%  219.11 sec  219.11 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1a                          0.74%  219.16 sec  219.18 sec  0.02 sec  0.01 sec 
[12/15 12:48:30    640s] (I)       | | | +-Pattern routing (4T)            0.57%  219.16 sec  219.18 sec  0.01 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | | +-Add via demand to 2D            0.12%  219.18 sec  219.18 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1b                          0.19%  219.18 sec  219.19 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1c                          0.00%  219.19 sec  219.19 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1d                          0.00%  219.19 sec  219.19 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1e                          0.07%  219.19 sec  219.19 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | | +-Route legalization              0.00%  219.19 sec  219.19 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1f                          0.00%  219.19 sec  219.19 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1g                          0.10%  219.19 sec  219.19 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | | +-Post Routing                    0.09%  219.19 sec  219.19 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | +-Phase 1h                          0.09%  219.19 sec  219.19 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | | +-Post Routing                    0.08%  219.19 sec  219.19 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | | +-Layer assignment (4T)             1.69%  219.23 sec  219.28 sec  0.04 sec  0.03 sec 
[12/15 12:48:30    640s] (I)       +-Export 3D cong map                    4.20%  219.30 sec  219.41 sec  0.11 sec  0.07 sec 
[12/15 12:48:30    640s] (I)       | +-Export 2D cong map                  0.40%  219.40 sec  219.41 sec  0.01 sec  0.01 sec 
[12/15 12:48:30    640s] (I)       +-Extract Global 3D Wires               0.05%  219.41 sec  219.41 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       +-Track Assignment (4T)                 8.95%  219.41 sec  219.64 sec  0.23 sec  0.42 sec 
[12/15 12:48:30    640s] (I)       | +-Initialization                      0.00%  219.41 sec  219.41 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       | +-Track Assignment Kernel             8.94%  219.41 sec  219.64 sec  0.23 sec  0.42 sec 
[12/15 12:48:30    640s] (I)       | +-Free Memory                         0.00%  219.64 sec  219.64 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       +-Export                               16.96%  219.64 sec  220.08 sec  0.44 sec  0.51 sec 
[12/15 12:48:30    640s] (I)       | +-Export DB wires                     1.09%  219.64 sec  219.67 sec  0.03 sec  0.05 sec 
[12/15 12:48:30    640s] (I)       | | +-Export all nets (4T)              0.93%  219.64 sec  219.67 sec  0.02 sec  0.04 sec 
[12/15 12:48:30    640s] (I)       | | +-Set wire vias (4T)                0.11%  219.67 sec  219.67 sec  0.00 sec  0.01 sec 
[12/15 12:48:30    640s] (I)       | +-Report wirelength                  10.58%  219.67 sec  219.94 sec  0.27 sec  0.21 sec 
[12/15 12:48:30    640s] (I)       | +-Update net boxes                    5.28%  219.94 sec  220.08 sec  0.14 sec  0.26 sec 
[12/15 12:48:30    640s] (I)       | +-Update timing                       0.00%  220.08 sec  220.08 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)       +-Postprocess design                    0.02%  220.08 sec  220.08 sec  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)      ==================== Summary by functions =====================
[12/15 12:48:30    640s] (I)       Lv  Step                                %      Real       CPU 
[12/15 12:48:30    640s] (I)      ---------------------------------------------------------------
[12/15 12:48:30    640s] (I)        0  Early Global Route kernel     100.00%  2.58 sec  2.83 sec 
[12/15 12:48:30    640s] (I)        1  Import and model               41.43%  1.07 sec  1.02 sec 
[12/15 12:48:30    640s] (I)        1  Global Routing                 28.03%  0.72 sec  0.79 sec 
[12/15 12:48:30    640s] (I)        1  Export                         16.96%  0.44 sec  0.51 sec 
[12/15 12:48:30    640s] (I)        1  Track Assignment (4T)           8.95%  0.23 sec  0.42 sec 
[12/15 12:48:30    640s] (I)        1  Export 3D cong map              4.20%  0.11 sec  0.07 sec 
[12/15 12:48:30    640s] (I)        1  Extract Global 3D Wires         0.05%  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)        1  Postprocess design              0.02%  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)        2  Create place DB                25.33%  0.65 sec  0.64 sec 
[12/15 12:48:30    640s] (I)        2  Net group 1                    15.74%  0.41 sec  0.51 sec 
[12/15 12:48:30    640s] (I)        2  Create route DB                14.49%  0.37 sec  0.34 sec 
[12/15 12:48:30    640s] (I)        2  Report wirelength              10.58%  0.27 sec  0.21 sec 
[12/15 12:48:30    640s] (I)        2  Track Assignment Kernel         8.94%  0.23 sec  0.42 sec 
[12/15 12:48:30    640s] (I)        2  Net group 3                     6.40%  0.17 sec  0.11 sec 
[12/15 12:48:30    640s] (I)        2  Update net boxes                5.28%  0.14 sec  0.26 sec 
[12/15 12:48:30    640s] (I)        2  Net group 2                     4.70%  0.12 sec  0.13 sec 
[12/15 12:48:30    640s] (I)        2  Export DB wires                 1.09%  0.03 sec  0.05 sec 
[12/15 12:48:30    640s] (I)        2  Create route kernel             0.52%  0.01 sec  0.01 sec 
[12/15 12:48:30    640s] (I)        2  Export 2D cong map              0.40%  0.01 sec  0.01 sec 
[12/15 12:48:30    640s] (I)        2  Initialization                  0.18%  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)        2  Others data preparation         0.04%  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)        3  Import place data              25.32%  0.65 sec  0.64 sec 
[12/15 12:48:30    640s] (I)        3  Import route data (4T)         14.45%  0.37 sec  0.34 sec 
[12/15 12:48:30    640s] (I)        3  Generate topology (4T)          6.38%  0.16 sec  0.30 sec 
[12/15 12:48:30    640s] (I)        3  Layer assignment (4T)           3.92%  0.10 sec  0.09 sec 
[12/15 12:48:30    640s] (I)        3  Phase 1g                        3.46%  0.09 sec  0.08 sec 
[12/15 12:48:30    640s] (I)        3  Phase 1h                        2.86%  0.07 sec  0.07 sec 
[12/15 12:48:30    640s] (I)        3  Phase 1a                        2.01%  0.05 sec  0.04 sec 
[12/15 12:48:30    640s] (I)        3  Export all nets (4T)            0.93%  0.02 sec  0.04 sec 
[12/15 12:48:30    640s] (I)        3  Phase 1b                        0.91%  0.02 sec  0.02 sec 
[12/15 12:48:30    640s] (I)        3  Phase 1e                        0.20%  0.01 sec  0.01 sec 
[12/15 12:48:30    640s] (I)        3  Set wire vias (4T)              0.11%  0.00 sec  0.01 sec 
[12/15 12:48:30    640s] (I)        3  Phase 1c                        0.00%  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)        3  Phase 1f                        0.00%  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)        3  Phase 1d                        0.00%  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)        4  Read nets                      17.97%  0.46 sec  0.45 sec 
[12/15 12:48:30    640s] (I)        4  Model blockage capacity         8.63%  0.22 sec  0.19 sec 
[12/15 12:48:30    640s] (I)        4  Read instances and placement    7.53%  0.19 sec  0.19 sec 
[12/15 12:48:30    640s] (I)        4  Post Routing                    6.27%  0.16 sec  0.15 sec 
[12/15 12:48:30    640s] (I)        4  Read prerouted                  1.56%  0.04 sec  0.04 sec 
[12/15 12:48:30    640s] (I)        4  Pattern routing (4T)            1.32%  0.03 sec  0.02 sec 
[12/15 12:48:30    640s] (I)        4  Read unlegalized nets           1.31%  0.03 sec  0.03 sec 
[12/15 12:48:30    640s] (I)        4  Read blockages ( Layer 2-6 )    1.28%  0.03 sec  0.03 sec 
[12/15 12:48:30    640s] (I)        4  Move terms for access (4T)      0.55%  0.01 sec  0.02 sec 
[12/15 12:48:30    640s] (I)        4  Initialize 3D grid graph        0.33%  0.01 sec  0.01 sec 
[12/15 12:48:30    640s] (I)        4  Add via demand to 2D            0.12%  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)        4  Read blackboxes                 0.00%  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)        5  Initialize 3D capacity          8.33%  0.22 sec  0.19 sec 
[12/15 12:48:30    640s] (I)        5  Read instance blockages         1.06%  0.03 sec  0.03 sec 
[12/15 12:48:30    640s] (I)        5  Read PG blockages               0.19%  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)        5  Read clock blockages            0.00%  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)        5  Read other blockages            0.00%  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/15 12:48:30    640s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/15 12:48:31    641s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/15 12:48:31    641s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/15 12:48:31    641s]       Early Global Route - eGR only step done. (took cpu=0:00:03.2 real=0:00:03.0)
[12/15 12:48:31    641s]     Routing using eGR only done.
[12/15 12:48:31    641s] Net route status summary:
[12/15 12:48:31    641s]   Clock:       360 (unrouted=0, trialRouted=0, noStatus=0, routed=360, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 12:48:31    641s]   Non-clock: 123747 (unrouted=5968, trialRouted=117779, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5965, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 12:48:31    641s] 
[12/15 12:48:31    641s] CCOPT: Done with clock implementation routing.
[12/15 12:48:31    641s] 
[12/15 12:48:31    641s]   Clock implementation routing done.
[12/15 12:48:31    641s]   Fixed 360 wires.
[12/15 12:48:31    641s]   CCOpt: Starting congestion repair using flow wrapper...
[12/15 12:48:31    641s]     Congestion Repair...
[12/15 12:48:31    641s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:10:41.3/0:07:57.1 (1.3), mem = 2807.0M
[12/15 12:48:31    641s] Info: Disable timing driven in postCTS congRepair.
[12/15 12:48:31    641s] 
[12/15 12:48:31    641s] Starting congRepair ...
[12/15 12:48:31    641s] User Input Parameters:
[12/15 12:48:31    641s] - Congestion Driven    : On
[12/15 12:48:31    641s] - Timing Driven        : Off
[12/15 12:48:31    641s] - Area-Violation Based : On
[12/15 12:48:31    641s] - Start Rollback Level : -5
[12/15 12:48:31    641s] - Legalized            : On
[12/15 12:48:31    641s] - Window Based         : Off
[12/15 12:48:31    641s] - eDen incr mode       : Off
[12/15 12:48:31    641s] - Small incr mode      : Off
[12/15 12:48:31    641s] 
[12/15 12:48:31    641s] Enhanced MH flow has been turned off for floorplan mode.
[12/15 12:48:31    641s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2807.0M, EPOCH TIME: 1671130111.362811
[12/15 12:48:31    641s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.035, REAL:0.036, MEM:2807.0M, EPOCH TIME: 1671130111.399235
[12/15 12:48:31    641s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2807.0M, EPOCH TIME: 1671130111.399385
[12/15 12:48:31    641s] Starting Early Global Route congestion estimation: mem = 2807.0M
[12/15 12:48:31    641s] (I)      ==================== Layers =====================
[12/15 12:48:31    641s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:48:31    641s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/15 12:48:31    641s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:48:31    641s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/15 12:48:31    641s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/15 12:48:31    641s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/15 12:48:31    641s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/15 12:48:31    641s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/15 12:48:31    641s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/15 12:48:31    641s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/15 12:48:31    641s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/15 12:48:31    641s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/15 12:48:31    641s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/15 12:48:31    641s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/15 12:48:31    641s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/15 12:48:31    641s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/15 12:48:31    641s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/15 12:48:31    641s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/15 12:48:31    641s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/15 12:48:31    641s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/15 12:48:31    641s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:48:31    641s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/15 12:48:31    641s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/15 12:48:31    641s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/15 12:48:31    641s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/15 12:48:31    641s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/15 12:48:31    641s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:48:31    641s] (I)      Started Import and model ( Curr Mem: 2807.02 MB )
[12/15 12:48:31    641s] (I)      Default power domain name = toplevel_498
[12/15 12:48:31    641s] .== Non-default Options ==
[12/15 12:48:32    641s] (I)      Maximum routing layer                              : 6
[12/15 12:48:32    641s] (I)      Number of threads                                  : 4
[12/15 12:48:32    641s] (I)      Use non-blocking free Dbs wires                    : false
[12/15 12:48:32    641s] (I)      Method to set GCell size                           : row
[12/15 12:48:32    641s] (I)      Counted 10662 PG shapes. We will not process PG shapes layer by layer.
[12/15 12:48:32    641s] (I)      Use row-based GCell size
[12/15 12:48:32    641s] (I)      Use row-based GCell align
[12/15 12:48:32    641s] (I)      layer 0 area = 168000
[12/15 12:48:32    641s] (I)      layer 1 area = 208000
[12/15 12:48:32    641s] (I)      layer 2 area = 208000
[12/15 12:48:32    641s] (I)      layer 3 area = 208000
[12/15 12:48:32    641s] (I)      layer 4 area = 208000
[12/15 12:48:32    641s] (I)      layer 5 area = 208000
[12/15 12:48:32    641s] (I)      GCell unit size   : 4000
[12/15 12:48:32    641s] (I)      GCell multiplier  : 1
[12/15 12:48:32    641s] (I)      GCell row height  : 4000
[12/15 12:48:32    641s] (I)      Actual row height : 4000
[12/15 12:48:32    641s] (I)      GCell align ref   : 300000 300000
[12/15 12:48:32    641s] [NR-eGR] Track table information for default rule: 
[12/15 12:48:32    641s] [NR-eGR] M1 has no routable track
[12/15 12:48:32    641s] [NR-eGR] M2 has single uniform track structure
[12/15 12:48:32    641s] [NR-eGR] M3 has single uniform track structure
[12/15 12:48:32    641s] [NR-eGR] M4 has single uniform track structure
[12/15 12:48:32    641s] [NR-eGR] M5 has single uniform track structure
[12/15 12:48:32    641s] [NR-eGR] M6 has single uniform track structure
[12/15 12:48:32    641s] (I)      =============== Default via ================
[12/15 12:48:32    641s] (I)      +---+------------------+-------------------+
[12/15 12:48:32    641s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/15 12:48:32    641s] (I)      +---+------------------+-------------------+
[12/15 12:48:32    641s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/15 12:48:32    641s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/15 12:48:32    641s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/15 12:48:32    641s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/15 12:48:32    641s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/15 12:48:32    641s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/15 12:48:32    641s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/15 12:48:32    641s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/15 12:48:32    641s] (I)      +---+------------------+-------------------+
[12/15 12:48:32    642s] [NR-eGR] Read 17904 PG shapes
[12/15 12:48:32    642s] [NR-eGR] Read 0 clock shapes
[12/15 12:48:32    642s] [NR-eGR] Read 0 other shapes
[12/15 12:48:32    642s] [NR-eGR] #Routing Blockages  : 0
[12/15 12:48:32    642s] [NR-eGR] #Instance Blockages : 0
[12/15 12:48:32    642s] [NR-eGR] #PG Blockages       : 17904
[12/15 12:48:32    642s] [NR-eGR] #Halo Blockages     : 0
[12/15 12:48:32    642s] [NR-eGR] #Boundary Blockages : 0
[12/15 12:48:32    642s] [NR-eGR] #Clock Blockages    : 0
[12/15 12:48:32    642s] [NR-eGR] #Other Blockages    : 0
[12/15 12:48:32    642s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 12:48:32    642s] [NR-eGR] Num Prerouted Nets = 360  Num Prerouted Wires = 78568
[12/15 12:48:32    642s] [NR-eGR] Read 118142 nets ( ignored 360 )
[12/15 12:48:32    642s] (I)      early_global_route_priority property id does not exist.
[12/15 12:48:32    642s] (I)      Read Num Blocks=17904  Num Prerouted Wires=78568  Num CS=0
[12/15 12:48:32    642s] (I)      Layer 1 (V) : #blockages 5112 : #preroutes 45446
[12/15 12:48:32    642s] (I)      Layer 2 (H) : #blockages 5112 : #preroutes 29320
[12/15 12:48:32    642s] (I)      Layer 3 (V) : #blockages 5112 : #preroutes 3769
[12/15 12:48:32    642s] (I)      Layer 4 (H) : #blockages 2568 : #preroutes 33
[12/15 12:48:32    642s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/15 12:48:32    642s] (I)      Number of ignored nets                =    360
[12/15 12:48:32    642s] (I)      Number of connected nets              =      0
[12/15 12:48:32    642s] (I)      Number of fixed nets                  =    360.  Ignored: Yes
[12/15 12:48:32    642s] (I)      Number of clock nets                  =    360.  Ignored: No
[12/15 12:48:32    642s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 12:48:32    642s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 12:48:32    642s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 12:48:32    642s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 12:48:32    642s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 12:48:32    642s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/15 12:48:32    642s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/15 12:48:32    642s] (I)      Ndr track 0 does not exist
[12/15 12:48:32    642s] (I)      Ndr track 0 does not exist
[12/15 12:48:32    642s] (I)      ---------------------Grid Graph Info--------------------
[12/15 12:48:32    642s] (I)      Routing area        : (0, 0) - (2300000, 2300000)
[12/15 12:48:32    642s] (I)      Core area           : (300000, 300000) - (2000000, 2000000)
[12/15 12:48:32    642s] (I)      Site width          :   400  (dbu)
[12/15 12:48:32    642s] (I)      Row height          :  4000  (dbu)
[12/15 12:48:32    642s] (I)      GCell row height    :  4000  (dbu)
[12/15 12:48:32    642s] (I)      GCell width         :  4000  (dbu)
[12/15 12:48:32    642s] (I)      GCell height        :  4000  (dbu)
[12/15 12:48:32    642s] (I)      Grid                :   575   575     6
[12/15 12:48:32    642s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/15 12:48:32    642s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/15 12:48:32    642s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/15 12:48:32    642s] (I)      Default wire width  :   180   200   200   200   200   200
[12/15 12:48:32    642s] (I)      Default wire space  :   180   200   200   200   200   200
[12/15 12:48:32    642s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/15 12:48:32    642s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/15 12:48:32    642s] (I)      First track coord   :     0   200   200   200   200   200
[12/15 12:48:32    642s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/15 12:48:32    642s] (I)      Total num of tracks :     0  5750  5750  5750  5750  5750
[12/15 12:48:32    642s] (I)      Num of masks        :     1     1     1     1     1     1
[12/15 12:48:32    642s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/15 12:48:32    642s] (I)      --------------------------------------------------------
[12/15 12:48:32    642s] 
[12/15 12:48:32    642s] [NR-eGR] ============ Routing rule table ============
[12/15 12:48:32    642s] [NR-eGR] Rule id: 0  Nets: 0
[12/15 12:48:32    642s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/15 12:48:32    642s] (I)                    Layer    2    3    4    5    6 
[12/15 12:48:32    642s] (I)                    Pitch  800  800  800  800  800 
[12/15 12:48:32    642s] (I)             #Used tracks    2    2    2    2    2 
[12/15 12:48:32    642s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 12:48:32    642s] [NR-eGR] Rule id: 1  Nets: 117782
[12/15 12:48:32    642s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/15 12:48:32    642s] (I)                    Layer    2    3    4    5    6 
[12/15 12:48:32    642s] (I)                    Pitch  400  400  400  400  400 
[12/15 12:48:32    642s] (I)             #Used tracks    1    1    1    1    1 
[12/15 12:48:32    642s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 12:48:32    642s] [NR-eGR] ========================================
[12/15 12:48:32    642s] [NR-eGR] 
[12/15 12:48:32    642s] (I)      =============== Blocked Tracks ===============
[12/15 12:48:32    642s] (I)      +-------+---------+----------+---------------+
[12/15 12:48:32    642s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 12:48:32    642s] (I)      +-------+---------+----------+---------------+
[12/15 12:48:32    642s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 12:48:32    642s] (I)      |     2 | 3306250 |    33654 |         1.02% |
[12/15 12:48:32    642s] (I)      |     3 | 3306250 |    17040 |         0.52% |
[12/15 12:48:32    642s] (I)      |     4 | 3306250 |    33654 |         1.02% |
[12/15 12:48:32    642s] (I)      |     5 | 3306250 |    76554 |         2.32% |
[12/15 12:48:32    642s] (I)      |     6 | 3306250 |        0 |         0.00% |
[12/15 12:48:32    642s] (I)      +-------+---------+----------+---------------+
[12/15 12:48:32    642s] (I)      Finished Import and model ( CPU: 1.05 sec, Real: 1.15 sec, Curr Mem: 2848.12 MB )
[12/15 12:48:32    642s] (I)      Reset routing kernel
[12/15 12:48:32    642s] (I)      Started Global Routing ( Curr Mem: 2848.12 MB )
[12/15 12:48:32    642s] (I)      totalPins=427806  totalGlobalPin=415671 (97.16%)
[12/15 12:48:32    642s] (I)      total 2D Cap : 16453344 = (6558876 H, 9894468 V)
[12/15 12:48:32    642s] [NR-eGR] Layer group 1: route 117782 net(s) in layer range [2, 6]
[12/15 12:48:32    642s] (I)      
[12/15 12:48:32    642s] (I)      ============  Phase 1a Route ============
[12/15 12:48:33    643s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/15 12:48:33    643s] (I)      Usage: 1423855 = (728341 H, 695514 V) = (11.10% H, 7.03% V) = (1.457e+06um H, 1.391e+06um V)
[12/15 12:48:33    643s] (I)      
[12/15 12:48:33    643s] (I)      ============  Phase 1b Route ============
[12/15 12:48:33    643s] (I)      Usage: 1423945 = (728357 H, 695588 V) = (11.10% H, 7.03% V) = (1.457e+06um H, 1.391e+06um V)
[12/15 12:48:33    643s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.847890e+06um
[12/15 12:48:33    643s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/15 12:48:33    643s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/15 12:48:33    643s] (I)      
[12/15 12:48:33    643s] (I)      ============  Phase 1c Route ============
[12/15 12:48:33    643s] (I)      Level2 Grid: 115 x 115
[12/15 12:48:33    643s] (I)      Usage: 1423945 = (728357 H, 695588 V) = (11.10% H, 7.03% V) = (1.457e+06um H, 1.391e+06um V)
[12/15 12:48:33    643s] (I)      
[12/15 12:48:33    643s] (I)      ============  Phase 1d Route ============
[12/15 12:48:33    644s] (I)      Usage: 1423999 = (728355 H, 695644 V) = (11.10% H, 7.03% V) = (1.457e+06um H, 1.391e+06um V)
[12/15 12:48:33    644s] (I)      
[12/15 12:48:33    644s] (I)      ============  Phase 1e Route ============
[12/15 12:48:33    644s] (I)      Usage: 1423999 = (728355 H, 695644 V) = (11.10% H, 7.03% V) = (1.457e+06um H, 1.391e+06um V)
[12/15 12:48:33    644s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.847998e+06um
[12/15 12:48:33    644s] (I)      
[12/15 12:48:33    644s] (I)      ============  Phase 1l Route ============
[12/15 12:48:34    645s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/15 12:48:34    645s] (I)      Layer  2:    3290404    644681        34           0     3300500    ( 0.00%) 
[12/15 12:48:34    645s] (I)      Layer  3:    3288572    662693        20           0     3300500    ( 0.00%) 
[12/15 12:48:34    645s] (I)      Layer  4:    3290404    321927         0           0     3300500    ( 0.00%) 
[12/15 12:48:34    645s] (I)      Layer  5:    3261516    189175       215           0     3300500    ( 0.00%) 
[12/15 12:48:34    645s] (I)      Layer  6:    3300500     23968         0           0     3300500    ( 0.00%) 
[12/15 12:48:34    645s] (I)      Total:      16431396   1842444       269           0    16502500    ( 0.00%) 
[12/15 12:48:34    645s] (I)      
[12/15 12:48:34    645s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/15 12:48:34    645s] [NR-eGR]                        OverCon           OverCon            
[12/15 12:48:34    645s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/15 12:48:34    645s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/15 12:48:34    645s] [NR-eGR] ---------------------------------------------------------------
[12/15 12:48:34    645s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:48:34    645s] [NR-eGR]      M2 ( 2)        30( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/15 12:48:34    645s] [NR-eGR]      M3 ( 3)        19( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/15 12:48:34    645s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:48:34    645s] [NR-eGR]      M5 ( 5)       131( 0.04%)        16( 0.00%)   ( 0.04%) 
[12/15 12:48:34    645s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:48:34    645s] [NR-eGR] ---------------------------------------------------------------
[12/15 12:48:34    645s] [NR-eGR]        Total       180( 0.01%)        16( 0.00%)   ( 0.01%) 
[12/15 12:48:34    645s] [NR-eGR] 
[12/15 12:48:34    645s] (I)      Finished Global Routing ( CPU: 2.68 sec, Real: 1.98 sec, Curr Mem: 2914.12 MB )
[12/15 12:48:34    645s] (I)      total 2D Cap : 16459742 = (6561440 H, 9898302 V)
[12/15 12:48:34    645s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/15 12:48:34    645s] Early Global Route congestion estimation runtime: 3.21 seconds, mem = 2914.1M
[12/15 12:48:34    645s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:3.812, REAL:3.208, MEM:2914.1M, EPOCH TIME: 1671130114.607799
[12/15 12:48:34    645s] OPERPROF: Starting HotSpotCal at level 1, MEM:2914.1M, EPOCH TIME: 1671130114.607835
[12/15 12:48:34    645s] [hotspot] +------------+---------------+---------------+
[12/15 12:48:34    645s] [hotspot] |            |   max hotspot | total hotspot |
[12/15 12:48:34    645s] [hotspot] +------------+---------------+---------------+
[12/15 12:48:34    645s] [hotspot] | normalized |          0.00 |          0.00 |
[12/15 12:48:34    645s] [hotspot] +------------+---------------+---------------+
[12/15 12:48:34    645s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/15 12:48:34    645s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/15 12:48:34    645s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.029, REAL:0.042, MEM:2914.1M, EPOCH TIME: 1671130114.649638
[12/15 12:48:34    645s] Skipped repairing congestion.
[12/15 12:48:34    645s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2914.1M, EPOCH TIME: 1671130114.649748
[12/15 12:48:34    645s] Starting Early Global Route wiring: mem = 2914.1M
[12/15 12:48:34    645s] (I)      ============= Track Assignment ============
[12/15 12:48:34    645s] (I)      Started Track Assignment (4T) ( Curr Mem: 2914.12 MB )
[12/15 12:48:34    645s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/15 12:48:34    645s] (I)      Run Multi-thread track assignment
[12/15 12:48:35    647s] (I)      Finished Track Assignment (4T) ( CPU: 2.17 sec, Real: 0.91 sec, Curr Mem: 2992.16 MB )
[12/15 12:48:35    647s] (I)      Started Export ( Curr Mem: 2992.16 MB )
[12/15 12:48:36    648s] [NR-eGR]             Length (um)     Vias 
[12/15 12:48:36    648s] [NR-eGR] ---------------------------------
[12/15 12:48:36    648s] [NR-eGR]  M1  (1H)             0   459118 
[12/15 12:48:36    648s] [NR-eGR]  M2  (2V)        925510   671331 
[12/15 12:48:36    648s] [NR-eGR]  M3  (3H)       1173731    82835 
[12/15 12:48:36    648s] [NR-eGR]  M4  (4V)        558104    27884 
[12/15 12:48:36    648s] [NR-eGR]  M5  (5H)        378394     1824 
[12/15 12:48:36    648s] [NR-eGR]  M6  (6V)         48074        0 
[12/15 12:48:36    648s] [NR-eGR]  M7  (7H)             0        0 
[12/15 12:48:36    648s] [NR-eGR]  M8  (8V)             0        0 
[12/15 12:48:36    648s] [NR-eGR]  M9  (9H)             0        0 
[12/15 12:48:36    648s] [NR-eGR] ---------------------------------
[12/15 12:48:36    648s] [NR-eGR]      Total      3083813  1242992 
[12/15 12:48:36    648s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:48:36    648s] [NR-eGR] Total half perimeter of net bounding box: 2332320um
[12/15 12:48:36    648s] [NR-eGR] Total length: 3083813um, number of vias: 1242992
[12/15 12:48:36    648s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:48:36    648s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/15 12:48:36    648s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:48:36    648s] (I)      Finished Export ( CPU: 1.25 sec, Real: 0.76 sec, Curr Mem: 2992.16 MB )
[12/15 12:48:36    648s] Early Global Route wiring runtime: 1.92 seconds, mem = 2992.2M
[12/15 12:48:36    648s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:3.652, REAL:1.921, MEM:2992.2M, EPOCH TIME: 1671130116.570658
[12/15 12:48:36    648s] Tdgp not successfully inited but do clear! skip clearing
[12/15 12:48:36    648s] End of congRepair (cpu=0:00:07.6, real=0:00:05.0)
[12/15 12:48:36    648s] *** IncrReplace #1 [finish] : cpu/real = 0:00:07.6/0:00:05.3 (1.4), totSession cpu/real = 0:10:48.9/0:08:02.4 (1.3), mem = 2992.2M
[12/15 12:48:36    648s] 
[12/15 12:48:36    648s] =============================================================================================
[12/15 12:48:36    648s]  Step TAT Report for IncrReplace #1                                             21.10-p004_1
[12/15 12:48:36    648s] =============================================================================================
[12/15 12:48:36    648s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:48:36    648s] ---------------------------------------------------------------------------------------------
[12/15 12:48:36    648s] [ MISC                   ]          0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:07.6    1.4
[12/15 12:48:36    648s] ---------------------------------------------------------------------------------------------
[12/15 12:48:36    648s]  IncrReplace #1 TOTAL               0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:07.6    1.4
[12/15 12:48:36    648s] ---------------------------------------------------------------------------------------------
[12/15 12:48:36    648s] 
[12/15 12:48:36    648s]     Congestion Repair done. (took cpu=0:00:07.6 real=0:00:05.3)
[12/15 12:48:36    648s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/15 12:48:36    648s] OPERPROF: Starting DPlace-Init at level 1, MEM:2992.2M, EPOCH TIME: 1671130116.697602
[12/15 12:48:36    648s] z: 2, totalTracks: 1
[12/15 12:48:36    648s] z: 4, totalTracks: 1
[12/15 12:48:36    648s] z: 6, totalTracks: 1
[12/15 12:48:36    648s] z: 8, totalTracks: 1
[12/15 12:48:36    649s] All LLGs are deleted
[12/15 12:48:36    649s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2992.2M, EPOCH TIME: 1671130116.785469
[12/15 12:48:36    649s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2992.2M, EPOCH TIME: 1671130116.786552
[12/15 12:48:36    649s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2992.2M, EPOCH TIME: 1671130116.830638
[12/15 12:48:36    649s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2992.2M, EPOCH TIME: 1671130116.835389
[12/15 12:48:36    649s] Core basic site is TSMC65ADV10TSITE
[12/15 12:48:36    649s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2992.2M, EPOCH TIME: 1671130116.843686
[12/15 12:48:36    649s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.006, MEM:2992.2M, EPOCH TIME: 1671130116.849816
[12/15 12:48:36    649s] Fast DP-INIT is on for default
[12/15 12:48:36    649s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.062, REAL:0.064, MEM:2992.2M, EPOCH TIME: 1671130116.899882
[12/15 12:48:36    649s] 
[12/15 12:48:36    649s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:48:37    649s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.206, REAL:0.218, MEM:2992.2M, EPOCH TIME: 1671130117.048322
[12/15 12:48:37    649s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2992.2MB).
[12/15 12:48:37    649s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.346, REAL:0.379, MEM:2992.2M, EPOCH TIME: 1671130117.076912
[12/15 12:48:37    649s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:12.3 real=0:00:09.9)
[12/15 12:48:37    649s]   Leaving CCOpt scope - extractRC...
[12/15 12:48:37    649s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/15 12:48:37    649s] Extraction called for design 'toplevel_498' of instances=128118 and nets=124107 using extraction engine 'preRoute' .
[12/15 12:48:37    649s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/15 12:48:37    649s] Type 'man IMPEXT-3530' for more detail.
[12/15 12:48:37    649s] PreRoute RC Extraction called for design toplevel_498.
[12/15 12:48:37    649s] RC Extraction called in multi-corner(1) mode.
[12/15 12:48:37    649s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/15 12:48:37    649s] Type 'man IMPEXT-6197' for more detail.
[12/15 12:48:37    649s] RCMode: PreRoute
[12/15 12:48:37    649s]       RC Corner Indexes            0   
[12/15 12:48:37    649s] Capacitance Scaling Factor   : 1.00000 
[12/15 12:48:37    649s] Resistance Scaling Factor    : 1.00000 
[12/15 12:48:37    649s] Clock Cap. Scaling Factor    : 1.00000 
[12/15 12:48:37    649s] Clock Res. Scaling Factor    : 1.00000 
[12/15 12:48:37    649s] Shrink Factor                : 1.00000
[12/15 12:48:37    649s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/15 12:48:37    649s] LayerId::1 widthSet size::1
[12/15 12:48:37    649s] LayerId::2 widthSet size::1
[12/15 12:48:37    649s] LayerId::3 widthSet size::1
[12/15 12:48:37    649s] LayerId::4 widthSet size::1
[12/15 12:48:37    649s] LayerId::5 widthSet size::1
[12/15 12:48:37    649s] LayerId::6 widthSet size::1
[12/15 12:48:37    649s] LayerId::7 widthSet size::1
[12/15 12:48:37    649s] LayerId::8 widthSet size::1
[12/15 12:48:37    649s] LayerId::9 widthSet size::1
[12/15 12:48:37    649s] Updating RC grid for preRoute extraction ...
[12/15 12:48:37    649s] eee: pegSigSF::1.070000
[12/15 12:48:37    649s] Initializing multi-corner resistance tables ...
[12/15 12:48:37    649s] eee: l::1 avDens::0.105351 usedTrk::19932.500000 availTrk::189200.000000 sigTrk::19932.500000
[12/15 12:48:37    649s] eee: l::2 avDens::0.248392 usedTrk::46275.510749 availTrk::186300.000000 sigTrk::46275.510749
[12/15 12:48:37    649s] eee: l::3 avDens::0.311665 usedTrk::58686.569049 availTrk::188300.000000 sigTrk::58686.569049
[12/15 12:48:37    649s] eee: l::4 avDens::0.149066 usedTrk::27905.197497 availTrk::187200.000000 sigTrk::27905.197497
[12/15 12:48:37    649s] eee: l::5 avDens::0.107343 usedTrk::18946.095032 availTrk::176500.000000 sigTrk::18946.095032
[12/15 12:48:37    649s] eee: l::6 avDens::0.031055 usedTrk::2403.689252 availTrk::77400.000000 sigTrk::2403.689252
[12/15 12:48:37    649s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:48:37    649s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:48:37    649s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:48:37    649s] {RT default_rc_corner 0 6 6 0}
[12/15 12:48:37    649s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274373 ; uaWl: 1.000000 ; uaWlH: 0.321195 ; aWlH: 0.000000 ; Pmax: 0.849900 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/15 12:48:38    650s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2992.164M)
[12/15 12:48:38    650s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/15 12:48:38    650s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.0 real=0:00:01.1)
[12/15 12:48:38    650s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/15 12:48:38    650s] End AAE Lib Interpolated Model. (MEM=2992.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 12:48:38    651s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.1 real=0:00:00.8)
[12/15 12:48:39    651s]   Clock DAG stats after clustering cong repair call:
[12/15 12:48:39    651s]     cell counts      : b=349, i=2, icg=0, nicg=1, l=4, total=356
[12/15 12:48:39    651s]     misc counts      : r=4, pp=2
[12/15 12:48:39    651s]     cell areas       : b=3699.200um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3782.000um^2
[12/15 12:48:39    651s]     cell capacitance : b=2.349pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.509pF
[12/15 12:48:39    651s]     sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:48:39    651s]     wire capacitance : top=0.000pF, trunk=1.569pF, leaf=13.166pF, total=14.736pF
[12/15 12:48:39    651s]     wire lengths     : top=0.000um, trunk=13990.196um, leaf=118359.482um, total=132349.678um
[12/15 12:48:39    651s]     hp wire lengths  : top=0.000um, trunk=8970.200um, leaf=30522.600um, total=39492.800um
[12/15 12:48:39    651s]   Clock DAG net violations after clustering cong repair call:
[12/15 12:48:39    651s]     Remaining Transition : {count=3, worst=[0.007ns, 0.007ns, 0.003ns]} avg=0.006ns sd=0.002ns sum=0.017ns
[12/15 12:48:39    651s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/15 12:48:39    651s]     Trunk : target=0.118ns count=42 avg=0.064ns sd=0.033ns min=0.000ns max=0.125ns {19 <= 0.071ns, 18 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 2 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/15 12:48:39    651s]     Leaf  : target=0.118ns count=321 avg=0.086ns sd=0.012ns min=0.017ns max=0.104ns {26 <= 0.071ns, 291 <= 0.094ns, 4 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:48:39    651s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/15 12:48:39    651s]      Bufs: BUFX16MA10TR: 58 FRICGX11BA10TR: 291 
[12/15 12:48:39    651s]      Invs: INVX16BA10TR: 2 
[12/15 12:48:39    651s]     NICGs: AND2X11MA10TR: 1 
[12/15 12:48:39    651s]    Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/15 12:48:39    651s]   Clock DAG hash after clustering cong repair call: 1957604107744078226 3658521577667833900
[12/15 12:48:39    651s]   Clock DAG hash after clustering cong repair call: 1957604107744078226 3658521577667833900
[12/15 12:48:40    652s]   Primary reporting skew groups after clustering cong repair call:
[12/15 12:48:40    652s]     skew_group my_clk/mode: insertion delay [min=0.214, max=0.545, avg=0.499, sd=0.024], skew [0.331 vs 0.058*], 79.2% {0.477, 0.535} (wid=0.131 ws=0.079) (gid=0.429 gs=0.266)
[12/15 12:48:40    652s]         min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:48:40    652s]         max path sink: vproc_top_v_core_vregfile/genblk1_0__genblk1_genblk1_1__ram_reg_24__41_/CK
[12/15 12:48:40    652s]   Skew group summary after clustering cong repair call:
[12/15 12:48:40    652s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.203, max=0.244, avg=0.230, sd=0.020], skew [0.041 vs 0.058], 100% {0.203, 0.244} (wid=0.052 ws=0.002) (gid=0.192 gs=0.039)
[12/15 12:48:40    652s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.243, max=0.244, avg=0.244, sd=0.000], skew [0.000 vs 0.058], 100% {0.243, 0.244} (wid=0.052 ws=0.000) (gid=0.192 gs=0.000)
[12/15 12:48:40    652s]     skew_group my_clk/mode: insertion delay [min=0.214, max=0.545, avg=0.499, sd=0.024], skew [0.331 vs 0.058*], 79.2% {0.477, 0.535} (wid=0.131 ws=0.079) (gid=0.429 gs=0.266)
[12/15 12:48:40    652s]   CongRepair After Initial Clustering done. (took cpu=0:00:16.0 real=0:00:13.8)
[12/15 12:48:40    652s]   Stage::Clustering done. (took cpu=0:00:41.4 real=0:00:33.6)
[12/15 12:48:40    652s]   Stage::DRV Fixing...
[12/15 12:48:40    652s]   Fixing clock tree slew time and max cap violations...
[12/15 12:48:40    652s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 1957604107744078226 3658521577667833900
[12/15 12:48:40    652s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/15 12:48:41    653s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/15 12:48:41    653s]       cell counts      : b=349, i=2, icg=0, nicg=1, l=4, total=356
[12/15 12:48:41    653s]       misc counts      : r=4, pp=2
[12/15 12:48:41    653s]       cell areas       : b=3698.000um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3780.800um^2
[12/15 12:48:41    653s]       cell capacitance : b=2.345pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.505pF
[12/15 12:48:41    653s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:48:41    653s]       wire capacitance : top=0.000pF, trunk=1.570pF, leaf=13.166pF, total=14.736pF
[12/15 12:48:41    653s]       wire lengths     : top=0.000um, trunk=13994.996um, leaf=118359.482um, total=132354.478um
[12/15 12:48:41    653s]       hp wire lengths  : top=0.000um, trunk=8970.200um, leaf=30522.600um, total=39492.800um
[12/15 12:48:41    653s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/15 12:48:41    653s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/15 12:48:41    653s]       Trunk : target=0.118ns count=42 avg=0.063ns sd=0.031ns min=0.000ns max=0.110ns {19 <= 0.071ns, 18 <= 0.094ns, 3 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:48:41    653s]       Leaf  : target=0.118ns count=321 avg=0.086ns sd=0.012ns min=0.017ns max=0.104ns {26 <= 0.071ns, 291 <= 0.094ns, 4 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:48:41    653s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/15 12:48:41    653s]        Bufs: BUFX16MA10TR: 55 FRICGX13BA10TR: 3 FRICGX11BA10TR: 291 
[12/15 12:48:41    653s]        Invs: INVX16BA10TR: 2 
[12/15 12:48:41    653s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:48:41    653s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/15 12:48:41    653s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 2764035332955138507 2282381919839688405
[12/15 12:48:41    653s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 2764035332955138507 2282381919839688405
[12/15 12:48:41    653s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/15 12:48:41    653s]       skew_group my_clk/mode: insertion delay [min=0.214, max=0.545], skew [0.331 vs 0.058*]
[12/15 12:48:41    653s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:48:41    653s]           max path sink: vproc_top_v_core_vregfile/genblk1_0__genblk1_genblk1_1__ram_reg_24__41_/CK
[12/15 12:48:41    653s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/15 12:48:41    653s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.203, max=0.244], skew [0.041 vs 0.058]
[12/15 12:48:41    653s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.243, max=0.244], skew [0.000 vs 0.058]
[12/15 12:48:41    653s]       skew_group my_clk/mode: insertion delay [min=0.214, max=0.545], skew [0.331 vs 0.058*]
[12/15 12:48:41    653s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:48:41    653s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.8 real=0:00:00.9)
[12/15 12:48:41    653s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/15 12:48:41    653s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 2764035332955138507 2282381919839688405
[12/15 12:48:41    653s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/15 12:48:42    654s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/15 12:48:42    654s]       cell counts      : b=349, i=2, icg=0, nicg=1, l=4, total=356
[12/15 12:48:42    654s]       misc counts      : r=4, pp=2
[12/15 12:48:42    654s]       cell areas       : b=3698.000um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3780.800um^2
[12/15 12:48:42    654s]       cell capacitance : b=2.345pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.505pF
[12/15 12:48:42    654s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:48:42    654s]       wire capacitance : top=0.000pF, trunk=1.570pF, leaf=13.166pF, total=14.736pF
[12/15 12:48:42    654s]       wire lengths     : top=0.000um, trunk=13994.996um, leaf=118359.482um, total=132354.478um
[12/15 12:48:42    654s]       hp wire lengths  : top=0.000um, trunk=8970.200um, leaf=30522.600um, total=39492.800um
[12/15 12:48:42    654s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/15 12:48:42    654s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/15 12:48:42    654s]       Trunk : target=0.118ns count=42 avg=0.063ns sd=0.031ns min=0.000ns max=0.110ns {19 <= 0.071ns, 18 <= 0.094ns, 3 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:48:42    654s]       Leaf  : target=0.118ns count=321 avg=0.086ns sd=0.012ns min=0.017ns max=0.104ns {26 <= 0.071ns, 291 <= 0.094ns, 4 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:48:42    654s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/15 12:48:42    654s]        Bufs: BUFX16MA10TR: 55 FRICGX13BA10TR: 3 FRICGX11BA10TR: 291 
[12/15 12:48:42    654s]        Invs: INVX16BA10TR: 2 
[12/15 12:48:42    654s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:48:42    654s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/15 12:48:42    654s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 2764035332955138507 2282381919839688405
[12/15 12:48:42    654s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 2764035332955138507 2282381919839688405
[12/15 12:48:42    654s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/15 12:48:42    654s]       skew_group my_clk/mode: insertion delay [min=0.214, max=0.545, avg=0.499, sd=0.024], skew [0.331 vs 0.058*], 79.2% {0.477, 0.535} (wid=0.131 ws=0.079) (gid=0.429 gs=0.266)
[12/15 12:48:42    654s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:48:42    654s]           max path sink: vproc_top_v_core_vregfile/genblk1_0__genblk1_genblk1_1__ram_reg_24__41_/CK
[12/15 12:48:42    654s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/15 12:48:42    654s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.203, max=0.244, avg=0.230, sd=0.020], skew [0.041 vs 0.058], 100% {0.203, 0.244} (wid=0.052 ws=0.002) (gid=0.192 gs=0.039)
[12/15 12:48:42    654s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.243, max=0.244, avg=0.244, sd=0.000], skew [0.000 vs 0.058], 100% {0.243, 0.244} (wid=0.052 ws=0.000) (gid=0.192 gs=0.000)
[12/15 12:48:42    654s]       skew_group my_clk/mode: insertion delay [min=0.214, max=0.545, avg=0.499, sd=0.024], skew [0.331 vs 0.058*], 79.2% {0.477, 0.535} (wid=0.131 ws=0.079) (gid=0.429 gs=0.266)
[12/15 12:48:42    654s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:48:42    654s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:01.1 real=0:00:01.2)
[12/15 12:48:42    654s]   Stage::DRV Fixing done. (took cpu=0:00:01.9 real=0:00:02.2)
[12/15 12:48:42    654s]   Stage::Insertion Delay Reduction...
[12/15 12:48:42    654s]   Removing unnecessary root buffering...
[12/15 12:48:42    654s]     Clock DAG hash before 'Removing unnecessary root buffering': 2764035332955138507 2282381919839688405
[12/15 12:48:43    655s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/15 12:48:43    655s]       cell counts      : b=344, i=2, icg=0, nicg=1, l=4, total=351
[12/15 12:48:43    655s]       misc counts      : r=4, pp=2
[12/15 12:48:43    655s]       cell areas       : b=3639.600um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3722.400um^2
[12/15 12:48:43    655s]       cell capacitance : b=2.302pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.461pF
[12/15 12:48:43    655s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:48:43    655s]       wire capacitance : top=0.000pF, trunk=1.611pF, leaf=13.330pF, total=14.941pF
[12/15 12:48:43    655s]       wire lengths     : top=0.000um, trunk=14447.896um, leaf=119867.083um, total=134314.979um
[12/15 12:48:43    655s]       hp wire lengths  : top=0.000um, trunk=9047.600um, leaf=32032.200um, total=41079.800um
[12/15 12:48:43    655s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/15 12:48:43    655s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/15 12:48:43    655s]       Trunk : target=0.118ns count=37 avg=0.073ns sd=0.031ns min=0.000ns max=0.118ns {11 <= 0.071ns, 18 <= 0.094ns, 3 <= 0.106ns, 2 <= 0.112ns, 3 <= 0.118ns}
[12/15 12:48:43    655s]       Leaf  : target=0.118ns count=321 avg=0.087ns sd=0.011ns min=0.017ns max=0.117ns {24 <= 0.071ns, 291 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/15 12:48:43    655s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/15 12:48:43    655s]        Bufs: BUFX16MA10TR: 49 FRICGX13BA10TR: 4 FRICGX11BA10TR: 291 
[12/15 12:48:43    655s]        Invs: INVX16BA10TR: 2 
[12/15 12:48:43    655s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:48:43    655s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/15 12:48:43    655s]     Clock DAG hash after 'Removing unnecessary root buffering': 13445889051469786851 7287963655731271345
[12/15 12:48:43    655s]     Clock DAG hash after 'Removing unnecessary root buffering': 13445889051469786851 7287963655731271345
[12/15 12:48:43    655s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/15 12:48:43    655s]       skew_group my_clk/mode: insertion delay [min=0.171, max=0.482], skew [0.312 vs 0.058*]
[12/15 12:48:43    655s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:48:43    655s]           max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_23__24_/CK
[12/15 12:48:43    655s]     Skew group summary after 'Removing unnecessary root buffering':
[12/15 12:48:43    655s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.142, max=0.210], skew [0.068 vs 0.058*]
[12/15 12:48:43    655s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.209, max=0.210], skew [0.001 vs 0.058]
[12/15 12:48:43    655s]       skew_group my_clk/mode: insertion delay [min=0.171, max=0.482], skew [0.312 vs 0.058*]
[12/15 12:48:43    655s]     Legalizer API calls during this step: 87 succeeded with high effort: 87 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:48:43    655s]   Removing unnecessary root buffering done. (took cpu=0:00:00.8 real=0:00:00.9)
[12/15 12:48:43    655s]   Removing unconstrained drivers...
[12/15 12:48:43    655s]     Clock DAG hash before 'Removing unconstrained drivers': 13445889051469786851 7287963655731271345
[12/15 12:48:44    655s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/15 12:48:44    655s]       cell counts      : b=344, i=2, icg=0, nicg=1, l=4, total=351
[12/15 12:48:44    655s]       misc counts      : r=4, pp=2
[12/15 12:48:44    655s]       cell areas       : b=3639.600um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3722.400um^2
[12/15 12:48:44    655s]       cell capacitance : b=2.302pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.461pF
[12/15 12:48:44    655s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:48:44    655s]       wire capacitance : top=0.000pF, trunk=1.611pF, leaf=13.330pF, total=14.941pF
[12/15 12:48:44    655s]       wire lengths     : top=0.000um, trunk=14447.896um, leaf=119867.083um, total=134314.979um
[12/15 12:48:44    655s]       hp wire lengths  : top=0.000um, trunk=9047.600um, leaf=32032.200um, total=41079.800um
[12/15 12:48:44    655s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/15 12:48:44    655s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/15 12:48:44    655s]       Trunk : target=0.118ns count=37 avg=0.073ns sd=0.031ns min=0.000ns max=0.118ns {11 <= 0.071ns, 18 <= 0.094ns, 3 <= 0.106ns, 2 <= 0.112ns, 3 <= 0.118ns}
[12/15 12:48:44    655s]       Leaf  : target=0.118ns count=321 avg=0.087ns sd=0.011ns min=0.017ns max=0.117ns {24 <= 0.071ns, 291 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/15 12:48:44    655s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/15 12:48:44    655s]        Bufs: BUFX16MA10TR: 49 FRICGX13BA10TR: 4 FRICGX11BA10TR: 291 
[12/15 12:48:44    655s]        Invs: INVX16BA10TR: 2 
[12/15 12:48:44    655s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:48:44    655s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/15 12:48:44    655s]     Clock DAG hash after 'Removing unconstrained drivers': 13445889051469786851 7287963655731271345
[12/15 12:48:44    656s]     Clock DAG hash after 'Removing unconstrained drivers': 13445889051469786851 7287963655731271345
[12/15 12:48:44    656s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/15 12:48:44    656s]       skew_group my_clk/mode: insertion delay [min=0.171, max=0.482], skew [0.312 vs 0.058*]
[12/15 12:48:44    656s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:48:44    656s]           max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_23__24_/CK
[12/15 12:48:44    656s]     Skew group summary after 'Removing unconstrained drivers':
[12/15 12:48:44    656s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.142, max=0.210], skew [0.068 vs 0.058*]
[12/15 12:48:44    656s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.209, max=0.210], skew [0.001 vs 0.058]
[12/15 12:48:44    656s]       skew_group my_clk/mode: insertion delay [min=0.171, max=0.482], skew [0.312 vs 0.058*]
[12/15 12:48:44    656s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:48:44    656s]   Removing unconstrained drivers done. (took cpu=0:00:00.5 real=0:00:00.6)
[12/15 12:48:44    656s]   Reducing insertion delay 1...
[12/15 12:48:44    656s]     Clock DAG hash before 'Reducing insertion delay 1': 13445889051469786851 7287963655731271345
[12/15 12:48:44    656s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/15 12:48:44    656s]       cell counts      : b=344, i=2, icg=0, nicg=1, l=4, total=351
[12/15 12:48:44    656s]       misc counts      : r=4, pp=2
[12/15 12:48:44    656s]       cell areas       : b=3639.600um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3722.400um^2
[12/15 12:48:44    656s]       cell capacitance : b=2.302pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.461pF
[12/15 12:48:44    656s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:48:44    656s]       wire capacitance : top=0.000pF, trunk=1.611pF, leaf=13.330pF, total=14.941pF
[12/15 12:48:44    656s]       wire lengths     : top=0.000um, trunk=14447.896um, leaf=119867.083um, total=134314.979um
[12/15 12:48:44    656s]       hp wire lengths  : top=0.000um, trunk=9047.600um, leaf=32032.200um, total=41079.800um
[12/15 12:48:44    656s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/15 12:48:44    656s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/15 12:48:44    656s]       Trunk : target=0.118ns count=37 avg=0.073ns sd=0.031ns min=0.000ns max=0.118ns {11 <= 0.071ns, 18 <= 0.094ns, 3 <= 0.106ns, 2 <= 0.112ns, 3 <= 0.118ns}
[12/15 12:48:44    656s]       Leaf  : target=0.118ns count=321 avg=0.087ns sd=0.011ns min=0.017ns max=0.117ns {24 <= 0.071ns, 291 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/15 12:48:44    656s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/15 12:48:44    656s]        Bufs: BUFX16MA10TR: 49 FRICGX13BA10TR: 4 FRICGX11BA10TR: 291 
[12/15 12:48:44    656s]        Invs: INVX16BA10TR: 2 
[12/15 12:48:44    656s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:48:44    656s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/15 12:48:45    656s]     Clock DAG hash after 'Reducing insertion delay 1': 13445889051469786851 7287963655731271345
[12/15 12:48:45    656s]     Clock DAG hash after 'Reducing insertion delay 1': 13445889051469786851 7287963655731271345
[12/15 12:48:45    656s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/15 12:48:45    656s]       skew_group my_clk/mode: insertion delay [min=0.171, max=0.482], skew [0.312 vs 0.058*]
[12/15 12:48:45    656s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:48:45    656s]           max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_23__24_/CK
[12/15 12:48:45    656s]     Skew group summary after 'Reducing insertion delay 1':
[12/15 12:48:45    656s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.142, max=0.210], skew [0.068 vs 0.058*]
[12/15 12:48:45    656s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.209, max=0.210], skew [0.001 vs 0.058]
[12/15 12:48:45    656s]       skew_group my_clk/mode: insertion delay [min=0.171, max=0.482], skew [0.312 vs 0.058*]
[12/15 12:48:45    656s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:48:45    656s]   Reducing insertion delay 1 done. (took cpu=0:00:00.6 real=0:00:00.8)
[12/15 12:48:45    656s]   Removing longest path buffering...
[12/15 12:48:45    656s]     Clock DAG hash before 'Removing longest path buffering': 13445889051469786851 7287963655731271345
[12/15 12:48:47    659s]     Clock DAG stats after 'Removing longest path buffering':
[12/15 12:48:47    659s]       cell counts      : b=343, i=2, icg=0, nicg=1, l=4, total=350
[12/15 12:48:47    659s]       misc counts      : r=4, pp=2
[12/15 12:48:47    659s]       cell areas       : b=3628.000um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3710.800um^2
[12/15 12:48:47    659s]       cell capacitance : b=2.293pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.453pF
[12/15 12:48:47    659s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:48:47    659s]       wire capacitance : top=0.000pF, trunk=1.615pF, leaf=13.330pF, total=14.945pF
[12/15 12:48:47    659s]       wire lengths     : top=0.000um, trunk=14428.896um, leaf=119867.083um, total=134295.979um
[12/15 12:48:47    659s]       hp wire lengths  : top=0.000um, trunk=9013.200um, leaf=32032.200um, total=41045.400um
[12/15 12:48:47    659s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/15 12:48:47    659s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/15 12:48:47    659s]       Trunk : target=0.118ns count=36 avg=0.074ns sd=0.030ns min=0.000ns max=0.118ns {10 <= 0.071ns, 18 <= 0.094ns, 3 <= 0.106ns, 3 <= 0.112ns, 2 <= 0.118ns}
[12/15 12:48:47    659s]       Leaf  : target=0.118ns count=321 avg=0.087ns sd=0.011ns min=0.017ns max=0.117ns {24 <= 0.071ns, 291 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/15 12:48:47    659s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/15 12:48:47    659s]        Bufs: BUFX16MA10TR: 48 FRICGX13BA10TR: 4 FRICGX11BA10TR: 291 
[12/15 12:48:47    659s]        Invs: INVX16BA10TR: 2 
[12/15 12:48:47    659s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:48:47    659s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/15 12:48:47    659s]     Clock DAG hash after 'Removing longest path buffering': 15721793402994326201 7234555112526920027
[12/15 12:48:47    659s]     Clock DAG hash after 'Removing longest path buffering': 15721793402994326201 7234555112526920027
[12/15 12:48:47    659s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/15 12:48:47    659s]       skew_group my_clk/mode: insertion delay [min=0.171, max=0.482], skew [0.312 vs 0.058*]
[12/15 12:48:48    659s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:48:48    659s]           max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_23__24_/CK
[12/15 12:48:48    659s]     Skew group summary after 'Removing longest path buffering':
[12/15 12:48:48    659s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.142, max=0.208], skew [0.066 vs 0.058*]
[12/15 12:48:48    659s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.150, max=0.208], skew [0.058 vs 0.058*]
[12/15 12:48:48    659s]       skew_group my_clk/mode: insertion delay [min=0.171, max=0.482], skew [0.312 vs 0.058*]
[12/15 12:48:48    659s]     Legalizer API calls during this step: 127 succeeded with high effort: 127 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:48:48    659s]   Removing longest path buffering done. (took cpu=0:00:02.6 real=0:00:02.8)
[12/15 12:48:48    659s]   Reducing insertion delay 2...
[12/15 12:48:48    659s]     Clock DAG hash before 'Reducing insertion delay 2': 15721793402994326201 7234555112526920027
[12/15 12:48:49    660s]     Accumulated time to calculate placeable region: 0.00109
[12/15 12:48:50    661s]     Path optimization required 862 stage delay updates 
[12/15 12:48:51    662s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/15 12:48:51    662s]       cell counts      : b=343, i=2, icg=0, nicg=1, l=4, total=350
[12/15 12:48:51    662s]       misc counts      : r=4, pp=2
[12/15 12:48:51    662s]       cell areas       : b=3628.000um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3710.800um^2
[12/15 12:48:51    662s]       cell capacitance : b=2.293pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.453pF
[12/15 12:48:51    662s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:48:51    662s]       wire capacitance : top=0.000pF, trunk=1.600pF, leaf=13.334pF, total=14.934pF
[12/15 12:48:51    662s]       wire lengths     : top=0.000um, trunk=14370.496um, leaf=119903.982um, total=134274.478um
[12/15 12:48:51    662s]       hp wire lengths  : top=0.000um, trunk=8971.600um, leaf=32067.400um, total=41039.000um
[12/15 12:48:51    662s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/15 12:48:51    662s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/15 12:48:51    662s]       Trunk : target=0.118ns count=36 avg=0.074ns sd=0.029ns min=0.000ns max=0.116ns {10 <= 0.071ns, 18 <= 0.094ns, 4 <= 0.106ns, 3 <= 0.112ns, 1 <= 0.118ns}
[12/15 12:48:51    662s]       Leaf  : target=0.118ns count=321 avg=0.087ns sd=0.011ns min=0.017ns max=0.117ns {24 <= 0.071ns, 291 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/15 12:48:51    662s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/15 12:48:51    662s]        Bufs: BUFX16MA10TR: 48 FRICGX13BA10TR: 4 FRICGX11BA10TR: 291 
[12/15 12:48:51    662s]        Invs: INVX16BA10TR: 2 
[12/15 12:48:51    662s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:48:51    662s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/15 12:48:51    662s]     Clock DAG hash after 'Reducing insertion delay 2': 16779685945028562621 3111302560506078475
[12/15 12:48:51    662s]     Clock DAG hash after 'Reducing insertion delay 2': 16779685945028562621 3111302560506078475
[12/15 12:48:51    662s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/15 12:48:51    662s]       skew_group my_clk/mode: insertion delay [min=0.170, max=0.465, avg=0.434, sd=0.016], skew [0.296 vs 0.058*], 96.8% {0.406, 0.464} (wid=0.146 ws=0.054) (gid=0.338 gs=0.271)
[12/15 12:48:51    662s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:48:51    662s]           max path sink: vproc_top_u_core_u_ibex_core_id_stage_i_imd_val_q_reg_0__29_/CK
[12/15 12:48:51    662s]     Skew group summary after 'Reducing insertion delay 2':
[12/15 12:48:51    662s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.142, max=0.199, avg=0.161, sd=0.029], skew [0.057 vs 0.058], 100% {0.142, 0.199} (wid=0.078 ws=0.011) (gid=0.122 gs=0.058)
[12/15 12:48:51    662s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.142, max=0.199, avg=0.171, sd=0.031], skew [0.057 vs 0.058], 100% {0.142, 0.199} (wid=0.078 ws=0.000) (gid=0.122 gs=0.058)
[12/15 12:48:51    662s]       skew_group my_clk/mode: insertion delay [min=0.170, max=0.465, avg=0.434, sd=0.016], skew [0.296 vs 0.058*], 96.8% {0.406, 0.464} (wid=0.146 ws=0.054) (gid=0.338 gs=0.271)
[12/15 12:48:51    662s]     Legalizer API calls during this step: 452 succeeded with high effort: 452 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:48:51    662s]   Reducing insertion delay 2 done. (took cpu=0:00:03.5 real=0:00:03.7)
[12/15 12:48:51    662s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:08.2 real=0:00:09.0)
[12/15 12:48:51    662s]   CCOpt::Phase::Construction done. (took cpu=0:00:51.6 real=0:00:44.7)
[12/15 12:48:51    662s]   CCOpt::Phase::Implementation...
[12/15 12:48:51    662s]   Stage::Reducing Power...
[12/15 12:48:51    662s]   Improving clock tree routing...
[12/15 12:48:51    662s]     Clock DAG hash before 'Improving clock tree routing': 16779685945028562621 3111302560506078475
[12/15 12:48:51    662s]     Iteration 1...
[12/15 12:48:52    663s]     Iteration 1 done.
[12/15 12:48:52    663s]     Clock DAG stats after 'Improving clock tree routing':
[12/15 12:48:52    663s]       cell counts      : b=343, i=2, icg=0, nicg=1, l=4, total=350
[12/15 12:48:52    663s]       misc counts      : r=4, pp=2
[12/15 12:48:52    663s]       cell areas       : b=3628.000um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3710.800um^2
[12/15 12:48:52    663s]       cell capacitance : b=2.293pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.453pF
[12/15 12:48:52    663s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:48:52    663s]       wire capacitance : top=0.000pF, trunk=1.592pF, leaf=13.334pF, total=14.926pF
[12/15 12:48:52    663s]       wire lengths     : top=0.000um, trunk=14293.897um, leaf=119903.982um, total=134197.879um
[12/15 12:48:52    663s]       hp wire lengths  : top=0.000um, trunk=8971.600um, leaf=32067.400um, total=41039.000um
[12/15 12:48:52    663s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/15 12:48:52    663s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/15 12:48:52    663s]       Trunk : target=0.118ns count=36 avg=0.073ns sd=0.029ns min=0.000ns max=0.116ns {10 <= 0.071ns, 19 <= 0.094ns, 3 <= 0.106ns, 3 <= 0.112ns, 1 <= 0.118ns}
[12/15 12:48:52    663s]       Leaf  : target=0.118ns count=321 avg=0.087ns sd=0.011ns min=0.017ns max=0.117ns {24 <= 0.071ns, 291 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/15 12:48:52    663s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/15 12:48:52    663s]        Bufs: BUFX16MA10TR: 48 FRICGX13BA10TR: 4 FRICGX11BA10TR: 291 
[12/15 12:48:52    663s]        Invs: INVX16BA10TR: 2 
[12/15 12:48:52    663s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:48:52    663s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/15 12:48:52    663s]     Clock DAG hash after 'Improving clock tree routing': 13272381776690561999 4836649344644581945
[12/15 12:48:52    663s]     Clock DAG hash after 'Improving clock tree routing': 13272381776690561999 4836649344644581945
[12/15 12:48:52    663s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/15 12:48:52    663s]       skew_group my_clk/mode: insertion delay [min=0.170, max=0.465], skew [0.296 vs 0.058*]
[12/15 12:48:52    663s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:48:52    663s]           max path sink: vproc_top_u_core_u_ibex_core_id_stage_i_imd_val_q_reg_0__29_/CK
[12/15 12:48:52    663s]     Skew group summary after 'Improving clock tree routing':
[12/15 12:48:52    663s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.142, max=0.199], skew [0.057 vs 0.058]
[12/15 12:48:52    663s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.142, max=0.199], skew [0.057 vs 0.058]
[12/15 12:48:52    663s]       skew_group my_clk/mode: insertion delay [min=0.170, max=0.465], skew [0.296 vs 0.058*]
[12/15 12:48:52    663s]     Legalizer API calls during this step: 108 succeeded with high effort: 108 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:48:52    663s]   Improving clock tree routing done. (took cpu=0:00:00.9 real=0:00:01.1)
[12/15 12:48:52    663s]   Reducing clock tree power 1...
[12/15 12:48:52    663s]     Clock DAG hash before 'Reducing clock tree power 1': 13272381776690561999 4836649344644581945
[12/15 12:48:52    663s]     Resizing gates: 
[12/15 12:48:52    663s]     Legalizer releasing space for clock trees
[12/15 12:48:53    664s]     .[12/15 12:48:53    664s] 
[12/15 12:48:53    664s] Accumulated time to calculate placeable region: 0.00112
[12/15 12:48:53    664s] Accumulated time to calculate placeable region: 0.00115
    ..20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/15 12:48:55    668s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 12:48:55    668s]     100% 
[12/15 12:48:56    669s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[12/15 12:48:56    669s]       cell counts      : b=343, i=2, icg=0, nicg=1, l=4, total=350
[12/15 12:48:56    669s]       misc counts      : r=4, pp=2
[12/15 12:48:56    669s]       cell areas       : b=3597.200um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=30.400um^2, total=3644.800um^2
[12/15 12:48:56    669s]       cell capacitance : b=2.255pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.041pF, total=2.315pF
[12/15 12:48:56    669s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:48:56    669s]       wire capacitance : top=0.000pF, trunk=1.592pF, leaf=13.336pF, total=14.927pF
[12/15 12:48:56    669s]       wire lengths     : top=0.000um, trunk=14296.097um, leaf=119920.083um, total=134216.180um
[12/15 12:48:56    669s]       hp wire lengths  : top=0.000um, trunk=8971.600um, leaf=32067.400um, total=41039.000um
[12/15 12:48:56    669s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[12/15 12:48:56    669s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[12/15 12:48:56    669s]       Trunk : target=0.118ns count=36 avg=0.074ns sd=0.030ns min=0.000ns max=0.110ns {12 <= 0.071ns, 15 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:48:56    669s]       Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.009ns min=0.019ns max=0.117ns {18 <= 0.071ns, 297 <= 0.094ns, 3 <= 0.106ns, 1 <= 0.112ns, 2 <= 0.118ns}
[12/15 12:48:56    669s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[12/15 12:48:56    669s]        Bufs: BUFX16MA10TR: 32 FRICGX13BA10TR: 12 FRICGX11BA10TR: 296 BUFX5BA10TR: 3 
[12/15 12:48:56    669s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/15 12:48:56    669s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:48:56    669s]      Logics: BUFZX11MA10TR: 1 NAND2X3AA10TR: 1 NOR2X4MA10TR: 1 NOR2X3MA10TR: 1 
[12/15 12:48:56    669s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 14622170342055297944 2464729077726904062
[12/15 12:48:56    669s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 14622170342055297944 2464729077726904062
[12/15 12:48:56    669s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[12/15 12:48:56    669s]       skew_group my_clk/mode: insertion delay [min=0.164, max=0.456], skew [0.292 vs 0.058*]
[12/15 12:48:56    669s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:48:56    669s]           max path sink: vproc_top_u_core_u_ibex_core_id_stage_i_imd_val_q_reg_0__29_/CK
[12/15 12:48:56    669s]     Skew group summary after reducing clock tree power 1 iteration 1:
[12/15 12:48:56    669s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.139, max=0.196], skew [0.057 vs 0.058]
[12/15 12:48:56    669s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.139, max=0.196], skew [0.057 vs 0.058]
[12/15 12:48:56    669s]       skew_group my_clk/mode: insertion delay [min=0.164, max=0.456], skew [0.292 vs 0.058*]
[12/15 12:48:56    669s]     Resizing gates: 
[12/15 12:48:56    669s]     Legalizer releasing space for clock trees
[12/15 12:48:56    669s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/15 12:48:58    674s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 12:48:58    674s]     100% 
[12/15 12:48:59    674s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[12/15 12:48:59    674s]       cell counts      : b=343, i=2, icg=0, nicg=1, l=4, total=350
[12/15 12:48:59    674s]       misc counts      : r=4, pp=2
[12/15 12:48:59    674s]       cell areas       : b=3596.000um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=26.800um^2, total=3639.200um^2
[12/15 12:48:59    674s]       cell capacitance : b=2.252pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.030pF, total=2.298pF
[12/15 12:48:59    674s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:48:59    674s]       wire capacitance : top=0.000pF, trunk=1.592pF, leaf=13.335pF, total=14.927pF
[12/15 12:48:59    674s]       wire lengths     : top=0.000um, trunk=14296.297um, leaf=119913.884um, total=134210.181um
[12/15 12:48:59    674s]       hp wire lengths  : top=0.000um, trunk=8971.600um, leaf=32067.400um, total=41039.000um
[12/15 12:48:59    674s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[12/15 12:48:59    674s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[12/15 12:48:59    674s]       Trunk : target=0.118ns count=36 avg=0.074ns sd=0.030ns min=0.000ns max=0.110ns {12 <= 0.071ns, 15 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:48:59    674s]       Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.009ns min=0.019ns max=0.117ns {15 <= 0.071ns, 297 <= 0.094ns, 5 <= 0.106ns, 1 <= 0.112ns, 3 <= 0.118ns}
[12/15 12:48:59    674s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[12/15 12:48:59    674s]        Bufs: BUFX16MA10TR: 31 FRICGX13BA10TR: 12 FRICGX11BA10TR: 297 BUFX5BA10TR: 3 
[12/15 12:48:59    674s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:48:59    674s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:48:59    674s]      Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1P4MA10TR: 1 
[12/15 12:48:59    674s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 2545476442173391864 11149741383760631590
[12/15 12:48:59    674s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 2545476442173391864 11149741383760631590
[12/15 12:48:59    674s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[12/15 12:48:59    674s]       skew_group my_clk/mode: insertion delay [min=0.164, max=0.456], skew [0.292 vs 0.058*]
[12/15 12:48:59    674s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:48:59    674s]           max path sink: vproc_top_u_core_u_ibex_core_id_stage_i_imd_val_q_reg_0__29_/CK
[12/15 12:48:59    674s]     Skew group summary after reducing clock tree power 1 iteration 2:
[12/15 12:48:59    674s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.139, max=0.196], skew [0.057 vs 0.058]
[12/15 12:48:59    674s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.139, max=0.196], skew [0.057 vs 0.058]
[12/15 12:48:59    674s]       skew_group my_clk/mode: insertion delay [min=0.164, max=0.456], skew [0.292 vs 0.058*]
[12/15 12:48:59    674s]     Resizing gates: 
[12/15 12:48:59    674s]     Legalizer releasing space for clock trees
[12/15 12:48:59    675s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/15 12:49:01    679s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 12:49:01    679s]     100% 
[12/15 12:49:02    679s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/15 12:49:02    679s]       cell counts      : b=343, i=2, icg=0, nicg=1, l=4, total=350
[12/15 12:49:02    679s]       misc counts      : r=4, pp=2
[12/15 12:49:02    679s]       cell areas       : b=3596.000um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3638.000um^2
[12/15 12:49:02    679s]       cell capacitance : b=2.252pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.029pF, total=2.297pF
[12/15 12:49:02    679s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:49:02    679s]       wire capacitance : top=0.000pF, trunk=1.592pF, leaf=13.335pF, total=14.927pF
[12/15 12:49:02    679s]       wire lengths     : top=0.000um, trunk=14296.297um, leaf=119914.684um, total=134210.981um
[12/15 12:49:02    679s]       hp wire lengths  : top=0.000um, trunk=8971.600um, leaf=32067.400um, total=41039.000um
[12/15 12:49:02    679s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/15 12:49:02    679s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/15 12:49:02    679s]       Trunk : target=0.118ns count=36 avg=0.074ns sd=0.030ns min=0.000ns max=0.110ns {12 <= 0.071ns, 15 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:49:02    679s]       Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.009ns min=0.019ns max=0.117ns {15 <= 0.071ns, 296 <= 0.094ns, 4 <= 0.106ns, 2 <= 0.112ns, 4 <= 0.118ns}
[12/15 12:49:02    679s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/15 12:49:02    679s]        Bufs: BUFX16MA10TR: 31 FRICGX13BA10TR: 12 FRICGX11BA10TR: 297 BUFX5BA10TR: 3 
[12/15 12:49:02    679s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:49:02    679s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:49:02    679s]      Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1AA10TR: 1 NOR2X1MA10TR: 1 
[12/15 12:49:02    679s]     Clock DAG hash after 'Reducing clock tree power 1': 649781517709871734 16672060588791975840
[12/15 12:49:02    679s]     Clock DAG hash after 'Reducing clock tree power 1': 649781517709871734 16672060588791975840
[12/15 12:49:02    679s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/15 12:49:02    679s]       skew_group my_clk/mode: insertion delay [min=0.164, max=0.456], skew [0.292 vs 0.058*]
[12/15 12:49:02    679s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:49:02    679s]           max path sink: vproc_top_u_core_u_ibex_core_id_stage_i_imd_val_q_reg_0__29_/CK
[12/15 12:49:02    679s]     Skew group summary after 'Reducing clock tree power 1':
[12/15 12:49:02    679s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.139, max=0.196], skew [0.057 vs 0.058]
[12/15 12:49:02    679s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.139, max=0.196], skew [0.057 vs 0.058]
[12/15 12:49:02    679s]       skew_group my_clk/mode: insertion delay [min=0.164, max=0.456], skew [0.292 vs 0.058*]
[12/15 12:49:02    679s]     Legalizer API calls during this step: 2361 succeeded with high effort: 2361 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:49:02    679s]   Reducing clock tree power 1 done. (took cpu=0:00:15.9 real=0:00:09.7)
[12/15 12:49:02    679s]   Reducing clock tree power 2...
[12/15 12:49:02    679s]     Clock DAG hash before 'Reducing clock tree power 2': 649781517709871734 16672060588791975840
[12/15 12:49:03    680s]     Path optimization required 30 stage delay updates 
[12/15 12:49:03    680s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/15 12:49:03    680s]       cell counts      : b=343, i=2, icg=0, nicg=1, l=4, total=350
[12/15 12:49:03    680s]       misc counts      : r=4, pp=2
[12/15 12:49:03    680s]       cell areas       : b=3596.000um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3638.000um^2
[12/15 12:49:03    680s]       cell capacitance : b=2.252pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.029pF, total=2.297pF
[12/15 12:49:03    680s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:49:03    680s]       wire capacitance : top=0.000pF, trunk=1.592pF, leaf=13.335pF, total=14.927pF
[12/15 12:49:03    680s]       wire lengths     : top=0.000um, trunk=14296.297um, leaf=119914.684um, total=134210.981um
[12/15 12:49:03    680s]       hp wire lengths  : top=0.000um, trunk=8971.600um, leaf=32067.400um, total=41039.000um
[12/15 12:49:03    680s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/15 12:49:03    680s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/15 12:49:03    680s]       Trunk : target=0.118ns count=36 avg=0.074ns sd=0.030ns min=0.000ns max=0.110ns {12 <= 0.071ns, 15 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:49:03    680s]       Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.009ns min=0.019ns max=0.117ns {15 <= 0.071ns, 296 <= 0.094ns, 4 <= 0.106ns, 2 <= 0.112ns, 4 <= 0.118ns}
[12/15 12:49:03    680s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/15 12:49:03    680s]        Bufs: BUFX16MA10TR: 31 FRICGX13BA10TR: 12 FRICGX11BA10TR: 297 BUFX5BA10TR: 3 
[12/15 12:49:03    680s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:49:03    680s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:49:03    680s]      Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1AA10TR: 1 NOR2X1MA10TR: 1 
[12/15 12:49:03    680s]     Clock DAG hash after 'Reducing clock tree power 2': 649781517709871734 16672060588791975840
[12/15 12:49:03    680s]     Clock DAG hash after 'Reducing clock tree power 2': 649781517709871734 16672060588791975840
[12/15 12:49:03    680s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/15 12:49:03    680s]       skew_group my_clk/mode: insertion delay [min=0.164, max=0.456, avg=0.437, sd=0.014], skew [0.292 vs 0.058*], 99.9% {0.406, 0.456} (wid=0.140 ws=0.054) (gid=0.353 gs=0.287)
[12/15 12:49:03    680s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:49:03    680s]           max path sink: vproc_top_u_core_u_ibex_core_id_stage_i_imd_val_q_reg_0__29_/CK
[12/15 12:49:03    680s]     Skew group summary after 'Reducing clock tree power 2':
[12/15 12:49:03    680s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.139, max=0.196, avg=0.160, sd=0.027], skew [0.057 vs 0.058], 100% {0.139, 0.196} (wid=0.077 ws=0.010) (gid=0.120 gs=0.058)
[12/15 12:49:03    680s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.139, max=0.196, avg=0.167, sd=0.031], skew [0.057 vs 0.058], 100% {0.139, 0.196} (wid=0.077 ws=0.000) (gid=0.120 gs=0.058)
[12/15 12:49:03    680s]       skew_group my_clk/mode: insertion delay [min=0.164, max=0.456, avg=0.437, sd=0.014], skew [0.292 vs 0.058*], 99.9% {0.406, 0.456} (wid=0.140 ws=0.054) (gid=0.353 gs=0.287)
[12/15 12:49:03    680s]     Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:49:03    680s]   Reducing clock tree power 2 done. (took cpu=0:00:01.1 real=0:00:01.2)
[12/15 12:49:03    680s]   Stage::Reducing Power done. (took cpu=0:00:18.1 real=0:00:12.1)
[12/15 12:49:03    680s]   Stage::Balancing...
[12/15 12:49:03    680s]   Approximately balancing fragments step...
[12/15 12:49:03    681s]     Clock DAG hash before 'Approximately balancing fragments step': 649781517709871734 16672060588791975840
[12/15 12:49:03    681s]     Resolve constraints - Approximately balancing fragments...
[12/15 12:49:03    681s]     Resolving skew group constraints...
[12/15 12:49:05    682s]       Solving LP: 3 skew groups; 23 fragments, 35 fraglets and 36 vertices; 109 variables and 329 constraints; tolerance 1
[12/15 12:49:06    683s]     Resolving skew group constraints done.
[12/15 12:49:06    683s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:02.5 real=0:00:02.6)
[12/15 12:49:06    683s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/15 12:49:07    684s]     Trial balancer estimated the amount of delay to be added in balancing: 0.234ns
[12/15 12:49:07    684s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/15 12:49:07    684s]     Approximately balancing fragments...
[12/15 12:49:07    684s]       Moving gates to improve sub-tree skew...
[12/15 12:49:07    684s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 649781517709871734 16672060588791975840
[12/15 12:49:07    684s]         Tried: 358 Succeeded: 0
[12/15 12:49:07    684s]         Topology Tried: 0 Succeeded: 0
[12/15 12:49:07    684s]         0 Succeeded with SS ratio
[12/15 12:49:07    684s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/15 12:49:07    684s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/15 12:49:08    684s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/15 12:49:08    684s]           cell counts      : b=343, i=2, icg=0, nicg=1, l=4, total=350
[12/15 12:49:08    684s]           misc counts      : r=4, pp=2
[12/15 12:49:08    684s]           cell areas       : b=3596.000um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3638.000um^2
[12/15 12:49:08    684s]           cell capacitance : b=2.252pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.029pF, total=2.297pF
[12/15 12:49:08    684s]           sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:49:08    684s]           wire capacitance : top=0.000pF, trunk=1.592pF, leaf=13.335pF, total=14.927pF
[12/15 12:49:08    684s]           wire lengths     : top=0.000um, trunk=14296.297um, leaf=119914.684um, total=134210.981um
[12/15 12:49:08    684s]           hp wire lengths  : top=0.000um, trunk=8971.600um, leaf=32067.400um, total=41039.000um
[12/15 12:49:08    684s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/15 12:49:08    684s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/15 12:49:08    684s]           Trunk : target=0.118ns count=36 avg=0.074ns sd=0.030ns min=0.000ns max=0.110ns {12 <= 0.071ns, 15 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:49:08    684s]           Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.009ns min=0.019ns max=0.117ns {15 <= 0.071ns, 296 <= 0.094ns, 4 <= 0.106ns, 2 <= 0.112ns, 4 <= 0.118ns}
[12/15 12:49:08    684s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/15 12:49:08    684s]            Bufs: BUFX16MA10TR: 31 FRICGX13BA10TR: 12 FRICGX11BA10TR: 297 BUFX5BA10TR: 3 
[12/15 12:49:08    684s]            Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:49:08    684s]           NICGs: AND2X11MA10TR: 1 
[12/15 12:49:08    684s]          Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1AA10TR: 1 NOR2X1MA10TR: 1 
[12/15 12:49:08    685s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 649781517709871734 16672060588791975840
[12/15 12:49:08    685s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 649781517709871734 16672060588791975840
[12/15 12:49:08    685s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:49:08    685s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.7 real=0:00:00.8)
[12/15 12:49:08    685s]       Approximately balancing fragments bottom up...
[12/15 12:49:08    685s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 649781517709871734 16672060588791975840
[12/15 12:49:08    685s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/15 12:49:10    687s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/15 12:49:10    687s]           cell counts      : b=343, i=2, icg=0, nicg=1, l=4, total=350
[12/15 12:49:10    687s]           misc counts      : r=4, pp=2
[12/15 12:49:10    687s]           cell areas       : b=3588.800um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3630.800um^2
[12/15 12:49:10    687s]           cell capacitance : b=2.247pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.029pF, total=2.291pF
[12/15 12:49:10    687s]           sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:49:10    687s]           wire capacitance : top=0.000pF, trunk=1.592pF, leaf=13.335pF, total=14.927pF
[12/15 12:49:10    687s]           wire lengths     : top=0.000um, trunk=14296.297um, leaf=119915.084um, total=134211.381um
[12/15 12:49:10    687s]           hp wire lengths  : top=0.000um, trunk=8971.600um, leaf=32067.400um, total=41039.000um
[12/15 12:49:10    687s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/15 12:49:10    687s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/15 12:49:10    687s]           Trunk : target=0.118ns count=36 avg=0.074ns sd=0.030ns min=0.000ns max=0.110ns {12 <= 0.071ns, 15 <= 0.094ns, 8 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:49:10    687s]           Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.009ns min=0.022ns max=0.117ns {15 <= 0.071ns, 296 <= 0.094ns, 4 <= 0.106ns, 2 <= 0.112ns, 4 <= 0.118ns}
[12/15 12:49:10    687s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/15 12:49:10    687s]            Bufs: BUFX16MA10TR: 30 FRICGX13BA10TR: 12 FRICGX11BA10TR: 297 BUFX5BA10TR: 4 
[12/15 12:49:10    687s]            Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:49:10    687s]           NICGs: AND2X11MA10TR: 1 
[12/15 12:49:10    687s]          Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1AA10TR: 1 NOR2X1MA10TR: 1 
[12/15 12:49:10    687s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 11612580095470269544 13339918402728480838
[12/15 12:49:10    687s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 11612580095470269544 13339918402728480838
[12/15 12:49:10    687s]         Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:49:10    687s]       Approximately balancing fragments bottom up done. (took cpu=0:00:02.7 real=0:00:02.8)
[12/15 12:49:10    687s]       Approximately balancing fragments, wire and cell delays...
[12/15 12:49:10    687s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/15 12:49:12    688s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/15 12:49:12    688s]           cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:49:12    688s]           misc counts      : r=4, pp=2
[12/15 12:49:12    688s]           cell areas       : b=3602.000um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3644.000um^2
[12/15 12:49:12    688s]           cell capacitance : b=2.255pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.029pF, total=2.299pF
[12/15 12:49:12    688s]           sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:49:12    688s]           wire capacitance : top=0.000pF, trunk=1.681pF, leaf=13.331pF, total=15.013pF
[12/15 12:49:12    688s]           wire lengths     : top=0.000um, trunk=15101.897um, leaf=119878.884um, total=134980.781um
[12/15 12:49:12    688s]           hp wire lengths  : top=0.000um, trunk=9781.400um, leaf=32031.200um, total=41812.600um
[12/15 12:49:12    688s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/15 12:49:12    688s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/15 12:49:12    688s]           Trunk : target=0.118ns count=39 avg=0.073ns sd=0.029ns min=0.000ns max=0.110ns {14 <= 0.071ns, 17 <= 0.094ns, 7 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:49:12    688s]           Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.009ns min=0.022ns max=0.116ns {15 <= 0.071ns, 296 <= 0.094ns, 4 <= 0.106ns, 3 <= 0.112ns, 3 <= 0.118ns}
[12/15 12:49:12    688s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/15 12:49:12    688s]            Bufs: BUFX16MA10TR: 30 FRICGX13BA10TR: 12 FRICGX11BA10TR: 297 BUFX5BA10TR: 7 
[12/15 12:49:12    688s]            Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:49:12    688s]           NICGs: AND2X11MA10TR: 1 
[12/15 12:49:12    688s]          Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1AA10TR: 1 NOR2X1MA10TR: 1 
[12/15 12:49:12    689s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 5050710142233150778 2989645668438014624
[12/15 12:49:12    689s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/15 12:49:12    689s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[12/15 12:49:12    689s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/15 12:49:12    689s]           cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:49:12    689s]           misc counts      : r=4, pp=2
[12/15 12:49:12    689s]           cell areas       : b=3602.000um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3644.000um^2
[12/15 12:49:12    689s]           cell capacitance : b=2.255pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.029pF, total=2.299pF
[12/15 12:49:12    689s]           sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:49:12    689s]           wire capacitance : top=0.000pF, trunk=1.681pF, leaf=13.331pF, total=15.013pF
[12/15 12:49:12    689s]           wire lengths     : top=0.000um, trunk=15101.897um, leaf=119878.884um, total=134980.781um
[12/15 12:49:12    689s]           hp wire lengths  : top=0.000um, trunk=9781.400um, leaf=32031.200um, total=41812.600um
[12/15 12:49:12    689s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[12/15 12:49:12    689s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/15 12:49:12    689s]           Trunk : target=0.118ns count=39 avg=0.073ns sd=0.029ns min=0.000ns max=0.110ns {14 <= 0.071ns, 17 <= 0.094ns, 7 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:49:12    689s]           Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.009ns min=0.022ns max=0.116ns {15 <= 0.071ns, 296 <= 0.094ns, 4 <= 0.106ns, 3 <= 0.112ns, 3 <= 0.118ns}
[12/15 12:49:12    689s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[12/15 12:49:12    689s]            Bufs: BUFX16MA10TR: 30 FRICGX13BA10TR: 12 FRICGX11BA10TR: 297 BUFX5BA10TR: 7 
[12/15 12:49:12    689s]            Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:49:12    689s]           NICGs: AND2X11MA10TR: 1 
[12/15 12:49:12    689s]          Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1AA10TR: 1 NOR2X1MA10TR: 1 
[12/15 12:49:12    689s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 5050710142233150778 2989645668438014624
[12/15 12:49:12    689s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[12/15 12:49:12    689s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:01.8 real=0:00:02.0)
[12/15 12:49:12    689s]     Approximately balancing fragments done.
[12/15 12:49:13    689s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/15 12:49:13    689s]       cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:49:13    689s]       misc counts      : r=4, pp=2
[12/15 12:49:13    689s]       cell areas       : b=3602.000um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3644.000um^2
[12/15 12:49:13    689s]       cell capacitance : b=2.255pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.029pF, total=2.299pF
[12/15 12:49:13    689s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:49:13    689s]       wire capacitance : top=0.000pF, trunk=1.681pF, leaf=13.331pF, total=15.013pF
[12/15 12:49:13    689s]       wire lengths     : top=0.000um, trunk=15101.897um, leaf=119878.884um, total=134980.781um
[12/15 12:49:13    689s]       hp wire lengths  : top=0.000um, trunk=9781.400um, leaf=32031.200um, total=41812.600um
[12/15 12:49:13    689s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/15 12:49:13    689s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/15 12:49:13    689s]       Trunk : target=0.118ns count=39 avg=0.073ns sd=0.029ns min=0.000ns max=0.110ns {14 <= 0.071ns, 17 <= 0.094ns, 7 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:49:13    689s]       Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.009ns min=0.022ns max=0.116ns {15 <= 0.071ns, 296 <= 0.094ns, 4 <= 0.106ns, 3 <= 0.112ns, 3 <= 0.118ns}
[12/15 12:49:13    689s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/15 12:49:13    689s]        Bufs: BUFX16MA10TR: 30 FRICGX13BA10TR: 12 FRICGX11BA10TR: 297 BUFX5BA10TR: 7 
[12/15 12:49:13    689s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:49:13    689s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:49:13    689s]      Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1AA10TR: 1 NOR2X1MA10TR: 1 
[12/15 12:49:13    690s]     Clock DAG hash after 'Approximately balancing fragments step': 5050710142233150778 2989645668438014624
[12/15 12:49:13    690s]     Clock DAG hash after 'Approximately balancing fragments step': 5050710142233150778 2989645668438014624
[12/15 12:49:13    690s]     Legalizer API calls during this step: 324 succeeded with high effort: 324 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:49:13    690s]   Approximately balancing fragments step done. (took cpu=0:00:09.2 real=0:00:09.6)
[12/15 12:49:13    690s]   Clock DAG stats after Approximately balancing fragments:
[12/15 12:49:13    690s]     cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:49:13    690s]     misc counts      : r=4, pp=2
[12/15 12:49:13    690s]     cell areas       : b=3602.000um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3644.000um^2
[12/15 12:49:13    690s]     cell capacitance : b=2.255pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.029pF, total=2.299pF
[12/15 12:49:13    690s]     sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:49:13    690s]     wire capacitance : top=0.000pF, trunk=1.681pF, leaf=13.331pF, total=15.013pF
[12/15 12:49:13    690s]     wire lengths     : top=0.000um, trunk=15101.897um, leaf=119878.884um, total=134980.781um
[12/15 12:49:13    690s]     hp wire lengths  : top=0.000um, trunk=9781.400um, leaf=32031.200um, total=41812.600um
[12/15 12:49:13    690s]   Clock DAG net violations after Approximately balancing fragments: none
[12/15 12:49:13    690s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/15 12:49:13    690s]     Trunk : target=0.118ns count=39 avg=0.073ns sd=0.029ns min=0.000ns max=0.110ns {14 <= 0.071ns, 17 <= 0.094ns, 7 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:49:13    690s]     Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.009ns min=0.022ns max=0.116ns {15 <= 0.071ns, 296 <= 0.094ns, 4 <= 0.106ns, 3 <= 0.112ns, 3 <= 0.118ns}
[12/15 12:49:13    690s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/15 12:49:13    690s]      Bufs: BUFX16MA10TR: 30 FRICGX13BA10TR: 12 FRICGX11BA10TR: 297 BUFX5BA10TR: 7 
[12/15 12:49:13    690s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:49:13    690s]     NICGs: AND2X11MA10TR: 1 
[12/15 12:49:13    690s]    Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1AA10TR: 1 NOR2X1MA10TR: 1 
[12/15 12:49:13    690s]   Clock DAG hash after Approximately balancing fragments: 5050710142233150778 2989645668438014624
[12/15 12:49:14    690s]   Clock DAG hash after Approximately balancing fragments: 5050710142233150778 2989645668438014624
[12/15 12:49:14    690s]   Primary reporting skew groups after Approximately balancing fragments:
[12/15 12:49:14    690s]     skew_group my_clk/mode: insertion delay [min=0.400, max=0.450], skew [0.050 vs 0.058]
[12/15 12:49:14    691s]         min path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__469_/CK
[12/15 12:49:14    691s]         max path sink: vproc_top_u_core_u_ibex_core_id_stage_i_imd_val_q_reg_0__29_/CK
[12/15 12:49:14    691s]   Skew group summary after Approximately balancing fragments:
[12/15 12:49:14    691s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.131, max=0.197], skew [0.066 vs 0.058*]
[12/15 12:49:14    691s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.131, max=0.197], skew [0.066 vs 0.058*]
[12/15 12:49:14    691s]     skew_group my_clk/mode: insertion delay [min=0.400, max=0.450], skew [0.050 vs 0.058]
[12/15 12:49:14    691s]   Improving fragments clock skew...
[12/15 12:49:14    691s]     Clock DAG hash before 'Improving fragments clock skew': 5050710142233150778 2989645668438014624
[12/15 12:49:14    691s]     Iteration 1...
[12/15 12:49:15    691s]       Path optimization required 32 stage delay updates 
[12/15 12:49:15    691s]       Path optimization required 8 stage delay updates 
[12/15 12:49:15    691s]     Iteration 1 done.
[12/15 12:49:15    691s]     Clock DAG stats after 'Improving fragments clock skew':
[12/15 12:49:15    691s]       cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:49:15    691s]       misc counts      : r=4, pp=2
[12/15 12:49:15    691s]       cell areas       : b=3609.200um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3651.200um^2
[12/15 12:49:15    691s]       cell capacitance : b=2.260pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.029pF, total=2.304pF
[12/15 12:49:15    691s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:49:15    691s]       wire capacitance : top=0.000pF, trunk=1.681pF, leaf=13.331pF, total=15.013pF
[12/15 12:49:15    691s]       wire lengths     : top=0.000um, trunk=15101.897um, leaf=119878.484um, total=134980.381um
[12/15 12:49:15    691s]       hp wire lengths  : top=0.000um, trunk=9781.400um, leaf=32031.200um, total=41812.600um
[12/15 12:49:15    691s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/15 12:49:15    691s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/15 12:49:15    691s]       Trunk : target=0.118ns count=39 avg=0.073ns sd=0.029ns min=0.000ns max=0.110ns {14 <= 0.071ns, 17 <= 0.094ns, 6 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:49:15    691s]       Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.009ns min=0.019ns max=0.116ns {15 <= 0.071ns, 296 <= 0.094ns, 4 <= 0.106ns, 3 <= 0.112ns, 3 <= 0.118ns}
[12/15 12:49:15    691s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/15 12:49:15    691s]        Bufs: BUFX16MA10TR: 31 FRICGX13BA10TR: 12 FRICGX11BA10TR: 297 BUFX5BA10TR: 6 
[12/15 12:49:15    691s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:49:15    691s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:49:15    691s]      Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1AA10TR: 1 NOR2X1MA10TR: 1 
[12/15 12:49:15    692s]     Clock DAG hash after 'Improving fragments clock skew': 17484526646489962180 2036009236118797166
[12/15 12:49:15    692s]     Clock DAG hash after 'Improving fragments clock skew': 17484526646489962180 2036009236118797166
[12/15 12:49:15    692s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/15 12:49:15    692s]       skew_group my_clk/mode: insertion delay [min=0.400, max=0.450], skew [0.050 vs 0.058]
[12/15 12:49:15    692s]           min path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__469_/CK
[12/15 12:49:15    692s]           max path sink: vproc_top_u_core_u_ibex_core_id_stage_i_imd_val_q_reg_0__29_/CK
[12/15 12:49:15    692s]     Skew group summary after 'Improving fragments clock skew':
[12/15 12:49:15    692s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.136, max=0.193], skew [0.057 vs 0.058]
[12/15 12:49:15    692s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.136, max=0.193], skew [0.057 vs 0.058]
[12/15 12:49:15    692s]       skew_group my_clk/mode: insertion delay [min=0.400, max=0.450], skew [0.050 vs 0.058]
[12/15 12:49:15    692s]     Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:49:15    692s]   Improving fragments clock skew done. (took cpu=0:00:01.3 real=0:00:01.4)
[12/15 12:49:15    692s]   Approximately balancing step...
[12/15 12:49:15    692s]     Clock DAG hash before 'Approximately balancing step': 17484526646489962180 2036009236118797166
[12/15 12:49:15    692s]     Resolve constraints - Approximately balancing...
[12/15 12:49:15    692s]     Resolving skew group constraints...
[12/15 12:49:17    693s]       Solving LP: 3 skew groups; 23 fragments, 35 fraglets and 36 vertices; 109 variables and 329 constraints; tolerance 1
[12/15 12:49:17    693s]     Resolving skew group constraints done.
[12/15 12:49:17    693s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:01.1 real=0:00:01.2)
[12/15 12:49:17    693s]     Approximately balancing...
[12/15 12:49:17    693s]       Approximately balancing, wire and cell delays...
[12/15 12:49:17    693s]       Approximately balancing, wire and cell delays, iteration 1...
[12/15 12:49:17    694s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/15 12:49:17    694s]           cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:49:17    694s]           misc counts      : r=4, pp=2
[12/15 12:49:17    694s]           cell areas       : b=3609.200um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3651.200um^2
[12/15 12:49:17    694s]           cell capacitance : b=2.260pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.029pF, total=2.304pF
[12/15 12:49:17    694s]           sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:49:17    694s]           wire capacitance : top=0.000pF, trunk=1.681pF, leaf=13.331pF, total=15.013pF
[12/15 12:49:17    694s]           wire lengths     : top=0.000um, trunk=15101.897um, leaf=119878.484um, total=134980.381um
[12/15 12:49:17    694s]           hp wire lengths  : top=0.000um, trunk=9781.400um, leaf=32031.200um, total=41812.600um
[12/15 12:49:17    694s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/15 12:49:17    694s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/15 12:49:17    694s]           Trunk : target=0.118ns count=39 avg=0.073ns sd=0.029ns min=0.000ns max=0.110ns {14 <= 0.071ns, 17 <= 0.094ns, 6 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:49:17    694s]           Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.009ns min=0.019ns max=0.116ns {15 <= 0.071ns, 296 <= 0.094ns, 4 <= 0.106ns, 3 <= 0.112ns, 3 <= 0.118ns}
[12/15 12:49:17    694s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/15 12:49:17    694s]            Bufs: BUFX16MA10TR: 31 FRICGX13BA10TR: 12 FRICGX11BA10TR: 297 BUFX5BA10TR: 6 
[12/15 12:49:17    694s]            Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:49:17    694s]           NICGs: AND2X11MA10TR: 1 
[12/15 12:49:17    694s]          Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1AA10TR: 1 NOR2X1MA10TR: 1 
[12/15 12:49:17    694s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 17484526646489962180 2036009236118797166
[12/15 12:49:17    694s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/15 12:49:17    694s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.6 real=0:00:00.7)
[12/15 12:49:17    694s]     Approximately balancing done.
[12/15 12:49:18    694s]     Clock DAG stats after 'Approximately balancing step':
[12/15 12:49:18    694s]       cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:49:18    694s]       misc counts      : r=4, pp=2
[12/15 12:49:18    694s]       cell areas       : b=3609.200um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3651.200um^2
[12/15 12:49:18    694s]       cell capacitance : b=2.260pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.029pF, total=2.304pF
[12/15 12:49:18    694s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:49:18    694s]       wire capacitance : top=0.000pF, trunk=1.681pF, leaf=13.331pF, total=15.013pF
[12/15 12:49:18    694s]       wire lengths     : top=0.000um, trunk=15101.897um, leaf=119878.484um, total=134980.381um
[12/15 12:49:18    694s]       hp wire lengths  : top=0.000um, trunk=9781.400um, leaf=32031.200um, total=41812.600um
[12/15 12:49:18    694s]     Clock DAG net violations after 'Approximately balancing step': none
[12/15 12:49:18    694s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/15 12:49:18    694s]       Trunk : target=0.118ns count=39 avg=0.073ns sd=0.029ns min=0.000ns max=0.110ns {14 <= 0.071ns, 17 <= 0.094ns, 6 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:49:18    694s]       Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.009ns min=0.019ns max=0.116ns {15 <= 0.071ns, 296 <= 0.094ns, 4 <= 0.106ns, 3 <= 0.112ns, 3 <= 0.118ns}
[12/15 12:49:18    694s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/15 12:49:18    694s]        Bufs: BUFX16MA10TR: 31 FRICGX13BA10TR: 12 FRICGX11BA10TR: 297 BUFX5BA10TR: 6 
[12/15 12:49:18    694s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:49:18    694s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:49:18    694s]      Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1AA10TR: 1 NOR2X1MA10TR: 1 
[12/15 12:49:18    694s]     Clock DAG hash after 'Approximately balancing step': 17484526646489962180 2036009236118797166
[12/15 12:49:18    694s]     Clock DAG hash after 'Approximately balancing step': 17484526646489962180 2036009236118797166
[12/15 12:49:18    694s]     Primary reporting skew groups after 'Approximately balancing step':
[12/15 12:49:18    694s]       skew_group my_clk/mode: insertion delay [min=0.400, max=0.450], skew [0.050 vs 0.058]
[12/15 12:49:18    694s]           min path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__469_/CK
[12/15 12:49:18    694s]           max path sink: vproc_top_u_core_u_ibex_core_id_stage_i_imd_val_q_reg_0__29_/CK
[12/15 12:49:18    694s]     Skew group summary after 'Approximately balancing step':
[12/15 12:49:18    694s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.136, max=0.193], skew [0.057 vs 0.058]
[12/15 12:49:18    694s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.136, max=0.193], skew [0.057 vs 0.058]
[12/15 12:49:18    694s]       skew_group my_clk/mode: insertion delay [min=0.400, max=0.450], skew [0.050 vs 0.058]
[12/15 12:49:18    694s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:49:18    694s]   Approximately balancing step done. (took cpu=0:00:02.3 real=0:00:02.5)
[12/15 12:49:18    694s]   Fixing clock tree overload...
[12/15 12:49:18    694s]     Clock DAG hash before 'Fixing clock tree overload': 17484526646489962180 2036009236118797166
[12/15 12:49:18    694s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/15 12:49:18    695s]     Clock DAG stats after 'Fixing clock tree overload':
[12/15 12:49:18    695s]       cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:49:18    695s]       misc counts      : r=4, pp=2
[12/15 12:49:18    695s]       cell areas       : b=3609.200um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3651.200um^2
[12/15 12:49:18    695s]       cell capacitance : b=2.260pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.029pF, total=2.304pF
[12/15 12:49:18    695s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:49:18    695s]       wire capacitance : top=0.000pF, trunk=1.681pF, leaf=13.331pF, total=15.013pF
[12/15 12:49:18    695s]       wire lengths     : top=0.000um, trunk=15101.897um, leaf=119878.484um, total=134980.381um
[12/15 12:49:18    695s]       hp wire lengths  : top=0.000um, trunk=9781.400um, leaf=32031.200um, total=41812.600um
[12/15 12:49:18    695s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/15 12:49:18    695s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/15 12:49:18    695s]       Trunk : target=0.118ns count=39 avg=0.073ns sd=0.029ns min=0.000ns max=0.110ns {14 <= 0.071ns, 17 <= 0.094ns, 6 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:49:18    695s]       Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.009ns min=0.019ns max=0.116ns {15 <= 0.071ns, 296 <= 0.094ns, 4 <= 0.106ns, 3 <= 0.112ns, 3 <= 0.118ns}
[12/15 12:49:18    695s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/15 12:49:18    695s]        Bufs: BUFX16MA10TR: 31 FRICGX13BA10TR: 12 FRICGX11BA10TR: 297 BUFX5BA10TR: 6 
[12/15 12:49:18    695s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:49:18    695s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:49:18    695s]      Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1AA10TR: 1 NOR2X1MA10TR: 1 
[12/15 12:49:18    695s]     Clock DAG hash after 'Fixing clock tree overload': 17484526646489962180 2036009236118797166
[12/15 12:49:19    695s]     Clock DAG hash after 'Fixing clock tree overload': 17484526646489962180 2036009236118797166
[12/15 12:49:19    695s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/15 12:49:19    695s]       skew_group my_clk/mode: insertion delay [min=0.400, max=0.450], skew [0.050 vs 0.058]
[12/15 12:49:19    695s]           min path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__469_/CK
[12/15 12:49:19    695s]           max path sink: vproc_top_u_core_u_ibex_core_id_stage_i_imd_val_q_reg_0__29_/CK
[12/15 12:49:19    695s]     Skew group summary after 'Fixing clock tree overload':
[12/15 12:49:19    695s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.136, max=0.193], skew [0.057 vs 0.058]
[12/15 12:49:19    695s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.136, max=0.193], skew [0.057 vs 0.058]
[12/15 12:49:19    695s]       skew_group my_clk/mode: insertion delay [min=0.400, max=0.450], skew [0.050 vs 0.058]
[12/15 12:49:19    695s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:49:19    695s]   Fixing clock tree overload done. (took cpu=0:00:00.6 real=0:00:00.7)
[12/15 12:49:19    695s]   Approximately balancing paths...
[12/15 12:49:19    695s]     Clock DAG hash before 'Approximately balancing paths': 17484526646489962180 2036009236118797166
[12/15 12:49:19    695s]     Added 0 buffers.
[12/15 12:49:19    695s]     Clock DAG stats after 'Approximately balancing paths':
[12/15 12:49:19    695s]       cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:49:19    695s]       misc counts      : r=4, pp=2
[12/15 12:49:19    695s]       cell areas       : b=3609.200um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3651.200um^2
[12/15 12:49:19    695s]       cell capacitance : b=2.260pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.029pF, total=2.304pF
[12/15 12:49:19    695s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:49:19    695s]       wire capacitance : top=0.000pF, trunk=1.681pF, leaf=13.331pF, total=15.013pF
[12/15 12:49:19    695s]       wire lengths     : top=0.000um, trunk=15101.897um, leaf=119878.484um, total=134980.381um
[12/15 12:49:19    695s]       hp wire lengths  : top=0.000um, trunk=9781.400um, leaf=32031.200um, total=41812.600um
[12/15 12:49:19    695s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/15 12:49:19    695s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/15 12:49:19    695s]       Trunk : target=0.118ns count=39 avg=0.073ns sd=0.029ns min=0.000ns max=0.110ns {14 <= 0.071ns, 17 <= 0.094ns, 6 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:49:19    695s]       Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.009ns min=0.019ns max=0.116ns {15 <= 0.071ns, 296 <= 0.094ns, 4 <= 0.106ns, 3 <= 0.112ns, 3 <= 0.118ns}
[12/15 12:49:19    695s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/15 12:49:19    695s]        Bufs: BUFX16MA10TR: 31 FRICGX13BA10TR: 12 FRICGX11BA10TR: 297 BUFX5BA10TR: 6 
[12/15 12:49:19    695s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:49:19    695s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:49:19    695s]      Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1AA10TR: 1 NOR2X1MA10TR: 1 
[12/15 12:49:19    695s]     Clock DAG hash after 'Approximately balancing paths': 17484526646489962180 2036009236118797166
[12/15 12:49:19    695s]     Clock DAG hash after 'Approximately balancing paths': 17484526646489962180 2036009236118797166
[12/15 12:49:19    696s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/15 12:49:19    696s]       skew_group my_clk/mode: insertion delay [min=0.400, max=0.450, avg=0.431, sd=0.010], skew [0.050 vs 0.058], 100% {0.400, 0.450} (wid=0.137 ws=0.054) (gid=0.350 gs=0.065)
[12/15 12:49:19    696s]           min path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__469_/CK
[12/15 12:49:19    696s]           max path sink: vproc_top_u_core_u_ibex_core_id_stage_i_imd_val_q_reg_0__29_/CK
[12/15 12:49:19    696s]     Skew group summary after 'Approximately balancing paths':
[12/15 12:49:19    696s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.136, max=0.193, avg=0.158, sd=0.027], skew [0.057 vs 0.058], 100% {0.136, 0.193} (wid=0.075 ws=0.009) (gid=0.118 gs=0.058)
[12/15 12:49:19    696s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.136, max=0.193, avg=0.165, sd=0.031], skew [0.057 vs 0.058], 100% {0.136, 0.193} (wid=0.075 ws=0.000) (gid=0.118 gs=0.058)
[12/15 12:49:20    696s]       skew_group my_clk/mode: insertion delay [min=0.400, max=0.450, avg=0.431, sd=0.010], skew [0.050 vs 0.058], 100% {0.400, 0.450} (wid=0.137 ws=0.054) (gid=0.350 gs=0.065)
[12/15 12:49:20    696s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:49:20    696s]   Approximately balancing paths done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/15 12:49:20    696s]   Stage::Balancing done. (took cpu=0:00:15.3 real=0:00:16.2)
[12/15 12:49:20    696s]   Stage::Polishing...
[12/15 12:49:20    696s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/15 12:49:20    697s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.6)
[12/15 12:49:21    697s]   Clock DAG stats before polishing:
[12/15 12:49:21    697s]     cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:49:21    697s]     misc counts      : r=4, pp=2
[12/15 12:49:21    697s]     cell areas       : b=3609.200um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3651.200um^2
[12/15 12:49:21    697s]     cell capacitance : b=2.260pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.029pF, total=2.304pF
[12/15 12:49:21    697s]     sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:49:21    697s]     wire capacitance : top=0.000pF, trunk=1.681pF, leaf=13.331pF, total=15.013pF
[12/15 12:49:21    697s]     wire lengths     : top=0.000um, trunk=15101.897um, leaf=119878.484um, total=134980.381um
[12/15 12:49:21    697s]     hp wire lengths  : top=0.000um, trunk=9781.400um, leaf=32031.200um, total=41812.600um
[12/15 12:49:21    697s]   Clock DAG net violations before polishing: none
[12/15 12:49:21    697s]   Clock DAG primary half-corner transition distribution before polishing:
[12/15 12:49:21    697s]     Trunk : target=0.118ns count=39 avg=0.073ns sd=0.029ns min=0.000ns max=0.110ns {14 <= 0.071ns, 17 <= 0.094ns, 6 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:49:21    697s]     Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.009ns min=0.019ns max=0.116ns {15 <= 0.071ns, 296 <= 0.094ns, 4 <= 0.106ns, 3 <= 0.112ns, 3 <= 0.118ns}
[12/15 12:49:21    697s]   Clock DAG library cell distribution before polishing {count}:
[12/15 12:49:21    697s]      Bufs: BUFX16MA10TR: 31 FRICGX13BA10TR: 12 FRICGX11BA10TR: 297 BUFX5BA10TR: 6 
[12/15 12:49:21    697s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:49:21    697s]     NICGs: AND2X11MA10TR: 1 
[12/15 12:49:21    697s]    Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1AA10TR: 1 NOR2X1MA10TR: 1 
[12/15 12:49:21    697s]   Clock DAG hash before polishing: 17484526646489962180 2036009236118797166
[12/15 12:49:21    697s]   Clock DAG hash before polishing: 17484526646489962180 2036009236118797166
[12/15 12:49:21    697s]   Primary reporting skew groups before polishing:
[12/15 12:49:21    697s]     skew_group my_clk/mode: insertion delay [min=0.400, max=0.450], skew [0.050 vs 0.058]
[12/15 12:49:21    698s]         min path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__469_/CK
[12/15 12:49:21    698s]         max path sink: vproc_top_u_core_u_ibex_core_id_stage_i_imd_val_q_reg_0__29_/CK
[12/15 12:49:21    698s]   Skew group summary before polishing:
[12/15 12:49:21    698s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.136, max=0.193], skew [0.058 vs 0.058*]
[12/15 12:49:21    698s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.136, max=0.193], skew [0.058 vs 0.058*]
[12/15 12:49:21    698s]     skew_group my_clk/mode: insertion delay [min=0.400, max=0.450], skew [0.050 vs 0.058]
[12/15 12:49:21    698s]   Merging balancing drivers for power...
[12/15 12:49:21    698s]     Clock DAG hash before 'Merging balancing drivers for power': 17484526646489962180 2036009236118797166
[12/15 12:49:21    698s]     Tried: 361 Succeeded: 0
[12/15 12:49:22    698s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/15 12:49:22    698s]       cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:49:22    698s]       misc counts      : r=4, pp=2
[12/15 12:49:22    698s]       cell areas       : b=3609.200um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3651.200um^2
[12/15 12:49:22    698s]       cell capacitance : b=2.260pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.029pF, total=2.304pF
[12/15 12:49:22    698s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:49:22    698s]       wire capacitance : top=0.000pF, trunk=1.681pF, leaf=13.331pF, total=15.013pF
[12/15 12:49:22    698s]       wire lengths     : top=0.000um, trunk=15101.897um, leaf=119878.484um, total=134980.381um
[12/15 12:49:22    698s]       hp wire lengths  : top=0.000um, trunk=9781.400um, leaf=32031.200um, total=41812.600um
[12/15 12:49:22    698s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/15 12:49:22    698s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/15 12:49:22    698s]       Trunk : target=0.118ns count=39 avg=0.073ns sd=0.029ns min=0.000ns max=0.110ns {14 <= 0.071ns, 17 <= 0.094ns, 6 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:49:22    698s]       Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.009ns min=0.019ns max=0.116ns {15 <= 0.071ns, 296 <= 0.094ns, 4 <= 0.106ns, 3 <= 0.112ns, 3 <= 0.118ns}
[12/15 12:49:22    698s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/15 12:49:22    698s]        Bufs: BUFX16MA10TR: 31 FRICGX13BA10TR: 12 FRICGX11BA10TR: 297 BUFX5BA10TR: 6 
[12/15 12:49:22    698s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:49:22    698s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:49:22    698s]      Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1AA10TR: 1 NOR2X1MA10TR: 1 
[12/15 12:49:22    698s]     Clock DAG hash after 'Merging balancing drivers for power': 17484526646489962180 2036009236118797166
[12/15 12:49:22    698s]     Clock DAG hash after 'Merging balancing drivers for power': 17484526646489962180 2036009236118797166
[12/15 12:49:22    698s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/15 12:49:22    698s]       skew_group my_clk/mode: insertion delay [min=0.400, max=0.450], skew [0.050 vs 0.058]
[12/15 12:49:22    698s]           min path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__469_/CK
[12/15 12:49:22    698s]           max path sink: vproc_top_u_core_u_ibex_core_id_stage_i_imd_val_q_reg_0__29_/CK
[12/15 12:49:22    698s]     Skew group summary after 'Merging balancing drivers for power':
[12/15 12:49:22    698s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.136, max=0.193], skew [0.058 vs 0.058*]
[12/15 12:49:22    698s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.136, max=0.193], skew [0.058 vs 0.058*]
[12/15 12:49:22    698s]       skew_group my_clk/mode: insertion delay [min=0.400, max=0.450], skew [0.050 vs 0.058]
[12/15 12:49:22    698s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:49:22    698s]   Merging balancing drivers for power done. (took cpu=0:00:00.5 real=0:00:00.6)
[12/15 12:49:22    698s]   Improving clock skew...
[12/15 12:49:22    698s]     Clock DAG hash before 'Improving clock skew': 17484526646489962180 2036009236118797166
[12/15 12:49:22    698s]     Iteration 1...
[12/15 12:49:22    699s]       Path optimization required 30 stage delay updates 
[12/15 12:49:23    699s]       Path optimization required 72 stage delay updates 
[12/15 12:49:23    699s]       Path optimization required 108 stage delay updates 
[12/15 12:49:23    699s]       Path optimization required 28 stage delay updates 
[12/15 12:49:23    699s]     Iteration 1 done.
[12/15 12:49:23    700s]     Clock DAG stats after 'Improving clock skew':
[12/15 12:49:23    700s]       cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:49:23    700s]       misc counts      : r=4, pp=2
[12/15 12:49:23    700s]       cell areas       : b=3609.200um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3651.200um^2
[12/15 12:49:23    700s]       cell capacitance : b=2.260pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.029pF, total=2.304pF
[12/15 12:49:23    700s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:49:23    700s]       wire capacitance : top=0.000pF, trunk=1.682pF, leaf=13.330pF, total=15.011pF
[12/15 12:49:23    700s]       wire lengths     : top=0.000um, trunk=15103.697um, leaf=119866.484um, total=134970.181um
[12/15 12:49:23    700s]       hp wire lengths  : top=0.000um, trunk=9781.400um, leaf=32019.200um, total=41800.600um
[12/15 12:49:23    700s]     Clock DAG net violations after 'Improving clock skew': none
[12/15 12:49:23    700s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/15 12:49:23    700s]       Trunk : target=0.118ns count=39 avg=0.073ns sd=0.029ns min=0.000ns max=0.110ns {14 <= 0.071ns, 17 <= 0.094ns, 6 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:49:23    700s]       Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.009ns min=0.019ns max=0.116ns {15 <= 0.071ns, 296 <= 0.094ns, 4 <= 0.106ns, 3 <= 0.112ns, 3 <= 0.118ns}
[12/15 12:49:23    700s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/15 12:49:23    700s]        Bufs: BUFX16MA10TR: 31 FRICGX13BA10TR: 12 FRICGX11BA10TR: 297 BUFX5BA10TR: 6 
[12/15 12:49:23    700s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:49:23    700s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:49:23    700s]      Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1AA10TR: 1 NOR2X1MA10TR: 1 
[12/15 12:49:24    700s]     Clock DAG hash after 'Improving clock skew': 5271581777192150282 4335053772165546448
[12/15 12:49:24    700s]     Clock DAG hash after 'Improving clock skew': 5271581777192150282 4335053772165546448
[12/15 12:49:24    700s]     Primary reporting skew groups after 'Improving clock skew':
[12/15 12:49:24    700s]       skew_group my_clk/mode: insertion delay [min=0.400, max=0.450, avg=0.431, sd=0.010], skew [0.050 vs 0.058], 100% {0.400, 0.450} (wid=0.137 ws=0.054) (gid=0.350 gs=0.065)
[12/15 12:49:24    700s]           min path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__469_/CK
[12/15 12:49:24    700s]           max path sink: vproc_top_u_core_u_ibex_core_id_stage_i_imd_val_q_reg_0__29_/CK
[12/15 12:49:24    700s]     Skew group summary after 'Improving clock skew':
[12/15 12:49:24    700s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.136, max=0.193, avg=0.158, sd=0.027], skew [0.057 vs 0.058], 100% {0.136, 0.193} (wid=0.075 ws=0.009) (gid=0.118 gs=0.057)
[12/15 12:49:24    700s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.136, max=0.193, avg=0.165, sd=0.031], skew [0.057 vs 0.058], 100% {0.136, 0.193} (wid=0.075 ws=0.000) (gid=0.118 gs=0.057)
[12/15 12:49:24    700s]       skew_group my_clk/mode: insertion delay [min=0.400, max=0.450, avg=0.431, sd=0.010], skew [0.050 vs 0.058], 100% {0.400, 0.450} (wid=0.137 ws=0.054) (gid=0.350 gs=0.065)
[12/15 12:49:24    700s]     Legalizer API calls during this step: 331 succeeded with high effort: 331 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:49:24    700s]   Improving clock skew done. (took cpu=0:00:02.0 real=0:00:02.2)
[12/15 12:49:24    700s]   Moving gates to reduce wire capacitance...
[12/15 12:49:24    700s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 5271581777192150282 4335053772165546448
[12/15 12:49:24    700s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/15 12:49:24    700s]     Iteration 1...
[12/15 12:49:24    700s]       Artificially removing short and long paths...
[12/15 12:49:24    701s]         Clock DAG hash before 'Artificially removing short and long paths': 5271581777192150282 4335053772165546448
[12/15 12:49:25    701s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:49:25    701s]       Artificially removing short and long paths done. (took cpu=0:00:00.4 real=0:00:00.5)
[12/15 12:49:25    701s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/15 12:49:25    701s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 5271581777192150282 4335053772165546448
[12/15 12:49:25    701s]         Legalizer releasing space for clock trees
[12/15 12:49:28    706s]         Legalizing clock trees...
[12/15 12:49:28    706s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 12:49:28    706s]         Legalizer API calls during this step: 2457 succeeded with high effort: 2457 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:49:28    706s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:05.0 real=0:00:03.2)
[12/15 12:49:28    706s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/15 12:49:28    706s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 14091842537304209908 17025768122286934654
[12/15 12:49:28    706s]         Moving gates: 
[12/15 12:49:28    706s]         Legalizer releasing space for clock trees
[12/15 12:49:29    707s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/15 12:49:41    734s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 12:49:41    734s]         100% 
[12/15 12:49:41    734s]         Legalizer API calls during this step: 4938 succeeded with high effort: 4938 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:49:41    734s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:28.5 real=0:00:13.1)
[12/15 12:49:41    734s]     Iteration 1 done.
[12/15 12:49:41    734s]     Iteration 2...
[12/15 12:49:41    734s]       Artificially removing short and long paths...
[12/15 12:49:41    735s]         Clock DAG hash before 'Artificially removing short and long paths': 12894043658574535375 4429864794116678477
[12/15 12:49:42    735s]         For skew group my_clk/mode, artificially shortened or lengthened 32 paths.
[12/15 12:49:42    735s]         	The smallest offset applied was -0.003ns.
[12/15 12:49:42    735s]         	The largest offset applied was -0.002ns.
[12/15 12:49:42    735s]         
[12/15 12:49:42    735s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:49:42    735s]       Artificially removing short and long paths done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/15 12:49:42    735s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/15 12:49:42    735s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 12894043658574535375 4429864794116678477
[12/15 12:49:42    735s]         Legalizer releasing space for clock trees
[12/15 12:49:46    741s]         Legalizing clock trees...
[12/15 12:49:46    741s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 12:49:46    741s]         Legalizer API calls during this step: 2038 succeeded with high effort: 2038 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:49:46    741s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:06.3 real=0:00:03.9)
[12/15 12:49:46    741s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/15 12:49:46    741s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 2199338339368609166 9955391393179607716
[12/15 12:49:46    741s]         Moving gates: 
[12/15 12:49:46    741s]         Legalizer releasing space for clock trees
[12/15 12:49:46    742s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/15 12:49:58    763s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 12:49:58    763s]         100% 
[12/15 12:49:58    763s]         Legalizer API calls during this step: 4938 succeeded with high effort: 4938 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:49:58    763s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:21.1 real=0:00:12.1)
[12/15 12:49:58    763s]       Reverting Artificially removing short and long paths...
[12/15 12:49:58    763s]         Clock DAG hash before 'Reverting Artificially removing short and long paths': 4039842866328939782 5060181014251666188
[12/15 12:49:58    763s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:49:58    763s]       Reverting Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/15 12:49:58    763s]     Iteration 2 done.
[12/15 12:49:59    763s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/15 12:49:59    763s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/15 12:49:59    763s]       cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:49:59    763s]       misc counts      : r=4, pp=2
[12/15 12:49:59    763s]       cell areas       : b=3609.200um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3651.200um^2
[12/15 12:49:59    763s]       cell capacitance : b=2.260pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.029pF, total=2.304pF
[12/15 12:49:59    763s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:49:59    763s]       wire capacitance : top=0.000pF, trunk=1.593pF, leaf=13.114pF, total=14.706pF
[12/15 12:49:59    763s]       wire lengths     : top=0.000um, trunk=14371.897um, leaf=118018.929um, total=132390.826um
[12/15 12:49:59    763s]       hp wire lengths  : top=0.000um, trunk=9921.400um, leaf=31552.600um, total=41474.000um
[12/15 12:49:59    763s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[12/15 12:49:59    763s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/15 12:49:59    763s]       Trunk : target=0.118ns count=39 avg=0.074ns sd=0.029ns min=0.000ns max=0.109ns {13 <= 0.071ns, 18 <= 0.094ns, 6 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:49:59    763s]       Leaf  : target=0.118ns count=321 avg=0.087ns sd=0.010ns min=0.019ns max=0.116ns {17 <= 0.071ns, 298 <= 0.094ns, 3 <= 0.106ns, 1 <= 0.112ns, 2 <= 0.118ns}
[12/15 12:49:59    763s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/15 12:49:59    763s]        Bufs: BUFX16MA10TR: 31 FRICGX13BA10TR: 12 FRICGX11BA10TR: 297 BUFX5BA10TR: 6 
[12/15 12:49:59    763s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:49:59    763s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:49:59    763s]      Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1AA10TR: 1 NOR2X1MA10TR: 1 
[12/15 12:49:59    763s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 4039842866328939782 5060181014251666188
[12/15 12:49:59    763s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 4039842866328939782 5060181014251666188
[12/15 12:50:00    764s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/15 12:50:00    764s]       skew_group my_clk/mode: insertion delay [min=0.394, max=0.450, avg=0.426, sd=0.010], skew [0.056 vs 0.058], 100% {0.394, 0.450} (wid=0.135 ws=0.057) (gid=0.345 gs=0.051)
[12/15 12:50:00    764s]           min path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__469_/CK
[12/15 12:50:00    764s]           max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__24_/CK
[12/15 12:50:00    764s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/15 12:50:00    764s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.137, max=0.194, avg=0.159, sd=0.027], skew [0.057 vs 0.058], 100% {0.137, 0.194} (wid=0.076 ws=0.009) (gid=0.118 gs=0.057)
[12/15 12:50:00    764s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.137, max=0.194, avg=0.165, sd=0.031], skew [0.057 vs 0.058], 100% {0.137, 0.194} (wid=0.076 ws=0.000) (gid=0.118 gs=0.057)
[12/15 12:50:00    764s]       skew_group my_clk/mode: insertion delay [min=0.394, max=0.450, avg=0.426, sd=0.010], skew [0.056 vs 0.058], 100% {0.394, 0.450} (wid=0.135 ws=0.057) (gid=0.345 gs=0.051)
[12/15 12:50:00    764s]     Legalizer API calls during this step: 14371 succeeded with high effort: 14371 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:50:00    764s]   Moving gates to reduce wire capacitance done. (took cpu=0:01:04 real=0:00:36.2)
[12/15 12:50:00    764s]   Reducing clock tree power 3...
[12/15 12:50:00    764s]     Clock DAG hash before 'Reducing clock tree power 3': 4039842866328939782 5060181014251666188
[12/15 12:50:00    764s]     Artificially removing short and long paths...
[12/15 12:50:00    764s]       Clock DAG hash before 'Artificially removing short and long paths': 4039842866328939782 5060181014251666188
[12/15 12:50:01    765s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:50:01    765s]     Artificially removing short and long paths done. (took cpu=0:00:00.4 real=0:00:00.5)
[12/15 12:50:01    765s]     Initial gate capacitance is (rise=28.961pF fall=28.961pF).
[12/15 12:50:01    765s]     Resizing gates: 
[12/15 12:50:01    765s]     Legalizer releasing space for clock trees
[12/15 12:50:01    765s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/15 12:50:04    770s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 12:50:04    770s]     100% 
[12/15 12:50:04    770s]     Stopping in iteration 1: unable to make further power recovery in this step.
[12/15 12:50:04    770s]     Iteration 1: gate capacitance is (rise=28.943pF fall=28.943pF).
[12/15 12:50:04    770s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/15 12:50:04    770s]       cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:50:04    770s]       misc counts      : r=4, pp=2
[12/15 12:50:04    770s]       cell areas       : b=3593.600um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3635.600um^2
[12/15 12:50:04    770s]       cell capacitance : b=2.244pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.028pF, total=2.287pF
[12/15 12:50:04    770s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:50:04    770s]       wire capacitance : top=0.000pF, trunk=1.593pF, leaf=13.114pF, total=14.707pF
[12/15 12:50:04    770s]       wire lengths     : top=0.000um, trunk=14369.497um, leaf=118023.753um, total=132393.250um
[12/15 12:50:04    770s]       hp wire lengths  : top=0.000um, trunk=9921.400um, leaf=31552.600um, total=41474.000um
[12/15 12:50:04    770s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[12/15 12:50:04    770s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/15 12:50:04    770s]       Trunk : target=0.118ns count=39 avg=0.075ns sd=0.030ns min=0.000ns max=0.109ns {13 <= 0.071ns, 13 <= 0.094ns, 11 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:50:04    770s]       Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.009ns min=0.019ns max=0.116ns {16 <= 0.071ns, 292 <= 0.094ns, 10 <= 0.106ns, 1 <= 0.112ns, 2 <= 0.118ns}
[12/15 12:50:04    770s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/15 12:50:04    770s]        Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 6 FRICGX11BA10TR: 306 BUFX5BA10TR: 7 
[12/15 12:50:04    770s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:50:04    770s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:50:04    770s]      Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 12:50:04    770s]     Clock DAG hash after 'Reducing clock tree power 3': 65832310820675365 1903538033454485787
[12/15 12:50:05    770s]     Clock DAG hash after 'Reducing clock tree power 3': 65832310820675365 1903538033454485787
[12/15 12:50:05    770s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/15 12:50:05    770s]       skew_group my_clk/mode: insertion delay [min=0.397, max=0.451, avg=0.430, sd=0.011], skew [0.054 vs 0.058], 100% {0.397, 0.451} (wid=0.135 ws=0.057) (gid=0.351 gs=0.057)
[12/15 12:50:05    770s]           min path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unit_mux_genblk1_5__genblk1_unit_genblk1_elem/result_q_reg_6_/CK
[12/15 12:50:05    770s]           max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_14__0_/CK
[12/15 12:50:05    770s]     Skew group summary after 'Reducing clock tree power 3':
[12/15 12:50:05    770s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.137, max=0.194, avg=0.159, sd=0.027], skew [0.057 vs 0.058], 100% {0.137, 0.194} (wid=0.076 ws=0.009) (gid=0.118 gs=0.057)
[12/15 12:50:05    770s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.137, max=0.194, avg=0.165, sd=0.031], skew [0.057 vs 0.058], 100% {0.137, 0.194} (wid=0.076 ws=0.000) (gid=0.118 gs=0.057)
[12/15 12:50:05    771s]       skew_group my_clk/mode: insertion delay [min=0.397, max=0.451, avg=0.430, sd=0.011], skew [0.054 vs 0.058], 100% {0.397, 0.451} (wid=0.135 ws=0.057) (gid=0.351 gs=0.057)
[12/15 12:50:05    771s]     Legalizer API calls during this step: 787 succeeded with high effort: 787 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:50:05    771s]   Reducing clock tree power 3 done. (took cpu=0:00:06.6 real=0:00:04.9)
[12/15 12:50:05    771s]   Improving insertion delay...
[12/15 12:50:05    771s]     Clock DAG hash before 'Improving insertion delay': 65832310820675365 1903538033454485787
[12/15 12:50:06    771s]     Clock DAG stats after 'Improving insertion delay':
[12/15 12:50:06    771s]       cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:50:06    771s]       misc counts      : r=4, pp=2
[12/15 12:50:06    771s]       cell areas       : b=3593.600um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3635.600um^2
[12/15 12:50:06    771s]       cell capacitance : b=2.244pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.028pF, total=2.287pF
[12/15 12:50:06    771s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:50:06    771s]       wire capacitance : top=0.000pF, trunk=1.593pF, leaf=13.114pF, total=14.707pF
[12/15 12:50:06    771s]       wire lengths     : top=0.000um, trunk=14369.497um, leaf=118023.753um, total=132393.250um
[12/15 12:50:06    771s]       hp wire lengths  : top=0.000um, trunk=9921.400um, leaf=31552.600um, total=41474.000um
[12/15 12:50:06    771s]     Clock DAG net violations after 'Improving insertion delay': none
[12/15 12:50:06    771s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/15 12:50:06    771s]       Trunk : target=0.118ns count=39 avg=0.075ns sd=0.030ns min=0.000ns max=0.109ns {13 <= 0.071ns, 13 <= 0.094ns, 11 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:50:06    771s]       Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.009ns min=0.019ns max=0.116ns {16 <= 0.071ns, 292 <= 0.094ns, 10 <= 0.106ns, 1 <= 0.112ns, 2 <= 0.118ns}
[12/15 12:50:06    771s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/15 12:50:06    771s]        Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 6 FRICGX11BA10TR: 306 BUFX5BA10TR: 7 
[12/15 12:50:06    771s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:50:06    771s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:50:06    771s]      Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 12:50:06    771s]     Clock DAG hash after 'Improving insertion delay': 65832310820675365 1903538033454485787
[12/15 12:50:06    771s]     Clock DAG hash after 'Improving insertion delay': 65832310820675365 1903538033454485787
[12/15 12:50:06    771s]     Primary reporting skew groups after 'Improving insertion delay':
[12/15 12:50:06    771s]       skew_group my_clk/mode: insertion delay [min=0.397, max=0.451, avg=0.430, sd=0.011], skew [0.054 vs 0.058], 100% {0.397, 0.451} (wid=0.135 ws=0.057) (gid=0.351 gs=0.057)
[12/15 12:50:06    771s]           min path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unit_mux_genblk1_5__genblk1_unit_genblk1_elem/result_q_reg_6_/CK
[12/15 12:50:06    771s]           max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_14__0_/CK
[12/15 12:50:06    771s]     Skew group summary after 'Improving insertion delay':
[12/15 12:50:06    771s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.137, max=0.194, avg=0.159, sd=0.027], skew [0.057 vs 0.058], 100% {0.137, 0.194} (wid=0.076 ws=0.009) (gid=0.118 gs=0.057)
[12/15 12:50:06    771s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.137, max=0.194, avg=0.165, sd=0.031], skew [0.057 vs 0.058], 100% {0.137, 0.194} (wid=0.076 ws=0.000) (gid=0.118 gs=0.057)
[12/15 12:50:06    772s]       skew_group my_clk/mode: insertion delay [min=0.397, max=0.451, avg=0.430, sd=0.011], skew [0.054 vs 0.058], 100% {0.397, 0.451} (wid=0.135 ws=0.057) (gid=0.351 gs=0.057)
[12/15 12:50:06    772s]     Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:50:06    772s]   Improving insertion delay done. (took cpu=0:00:01.0 real=0:00:01.1)
[12/15 12:50:06    772s]   Wire Opt OverFix...
[12/15 12:50:06    772s]     Clock DAG hash before 'Wire Opt OverFix': 65832310820675365 1903538033454485787
[12/15 12:50:06    772s]     Wire Reduction extra effort...
[12/15 12:50:07    772s]       Clock DAG hash before 'Wire Reduction extra effort': 65832310820675365 1903538033454485787
[12/15 12:50:07    772s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/15 12:50:07    772s]       Artificially removing short and long paths...
[12/15 12:50:07    772s]         Clock DAG hash before 'Artificially removing short and long paths': 65832310820675365 1903538033454485787
[12/15 12:50:07    772s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:50:07    772s]       Artificially removing short and long paths done. (took cpu=0:00:00.4 real=0:00:00.5)
[12/15 12:50:07    772s]       Global shorten wires A0...
[12/15 12:50:07    772s]         Clock DAG hash before 'Global shorten wires A0': 65832310820675365 1903538033454485787
[12/15 12:50:07    773s]         Legalizer API calls during this step: 121 succeeded with high effort: 121 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:50:07    773s]       Global shorten wires A0 done. (took cpu=0:00:00.4 real=0:00:00.5)
[12/15 12:50:07    773s]       Move For Wirelength - core...
[12/15 12:50:08    773s]         Clock DAG hash before 'Move For Wirelength - core': 16841043646208644331 8285048012748450837
[12/15 12:50:14    778s]         Move for wirelength. considered=357, filtered=357, permitted=353, cannotCompute=16, computed=337, moveTooSmall=335, resolved=0, predictFail=85, currentlyIllegal=0, legalizationFail=4, legalizedMoveTooSmall=148, ignoredLeafDriver=0, worse=929, accepted=77
[12/15 12:50:14    778s]         Max accepted move=384.200um, total accepted move=2045.800um, average move=26.569um
[12/15 12:50:20    783s]         Move for wirelength. considered=357, filtered=357, permitted=353, cannotCompute=14, computed=339, moveTooSmall=345, resolved=0, predictFail=94, currentlyIllegal=0, legalizationFail=6, legalizedMoveTooSmall=162, ignoredLeafDriver=0, worse=1033, accepted=40
[12/15 12:50:20    783s]         Max accepted move=83.400um, total accepted move=753.200um, average move=18.830um
[12/15 12:50:25    788s]         Move for wirelength. considered=357, filtered=357, permitted=353, cannotCompute=17, computed=336, moveTooSmall=351, resolved=0, predictFail=94, currentlyIllegal=0, legalizationFail=8, legalizedMoveTooSmall=171, ignoredLeafDriver=0, worse=1072, accepted=19
[12/15 12:50:25    788s]         Max accepted move=45.000um, total accepted move=239.200um, average move=12.589um
[12/15 12:50:25    788s]         Legalizer API calls during this step: 3945 succeeded with high effort: 3945 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:50:25    788s]       Move For Wirelength - core done. (took cpu=0:00:14.8 real=0:00:17.7)
[12/15 12:50:25    788s]       Global shorten wires A1...
[12/15 12:50:25    788s]         Clock DAG hash before 'Global shorten wires A1': 14172753810723339985 14645454874781341231
[12/15 12:50:26    788s]         Legalizer API calls during this step: 134 succeeded with high effort: 134 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:50:26    788s]       Global shorten wires A1 done. (took cpu=0:00:00.3 real=0:00:00.4)
[12/15 12:50:26    788s]       Move For Wirelength - core...
[12/15 12:50:26    788s]         Clock DAG hash before 'Move For Wirelength - core': 8746012685202430460 9145407145217488138
[12/15 12:50:26    788s]         Move for wirelength. considered=357, filtered=357, permitted=353, cannotCompute=319, computed=34, moveTooSmall=538, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=11, ignoredLeafDriver=0, worse=36, accepted=2
[12/15 12:50:26    788s]         Max accepted move=8.200um, total accepted move=13.400um, average move=6.700um
[12/15 12:50:27    789s]         Move for wirelength. considered=357, filtered=357, permitted=353, cannotCompute=320, computed=33, moveTooSmall=536, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=11, ignoredLeafDriver=0, worse=37, accepted=1
[12/15 12:50:27    789s]         Max accepted move=3.400um, total accepted move=3.400um, average move=3.400um
[12/15 12:50:27    790s]         Move for wirelength. considered=357, filtered=357, permitted=353, cannotCompute=320, computed=33, moveTooSmall=536, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=11, ignoredLeafDriver=0, worse=38, accepted=0
[12/15 12:50:27    790s]         Max accepted move=0.000um, total accepted move=0.000um
[12/15 12:50:27    790s]         Legalizer API calls during this step: 156 succeeded with high effort: 156 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:50:27    790s]       Move For Wirelength - core done. (took cpu=0:00:01.7 real=0:00:01.9)
[12/15 12:50:27    790s]       Global shorten wires B...
[12/15 12:50:28    790s]         Clock DAG hash before 'Global shorten wires B': 10178755650264025488 1064109910480597086
[12/15 12:50:30    792s]         Legalizer API calls during this step: 1581 succeeded with high effort: 1581 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:50:30    792s]       Global shorten wires B done. (took cpu=0:00:02.6 real=0:00:02.7)
[12/15 12:50:30    792s]       Move For Wirelength - branch...
[12/15 12:50:30    792s]         Clock DAG hash before 'Move For Wirelength - branch': 12669525624224940716 8545031462931048674
[12/15 12:50:31    793s]         Move for wirelength. considered=357, filtered=357, permitted=353, cannotCompute=0, computed=353, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=4, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=366, accepted=20
[12/15 12:50:31    793s]         Max accepted move=1.200um, total accepted move=10.000um, average move=0.500um
[12/15 12:50:32    794s]         Move for wirelength. considered=357, filtered=357, permitted=353, cannotCompute=332, computed=21, moveTooSmall=0, resolved=0, predictFail=532, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=22, accepted=1
[12/15 12:50:32    794s]         Max accepted move=1.200um, total accepted move=1.200um, average move=1.200um
[12/15 12:50:32    794s]         Move for wirelength. considered=357, filtered=357, permitted=353, cannotCompute=351, computed=2, moveTooSmall=0, resolved=0, predictFail=559, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[12/15 12:50:32    794s]         Max accepted move=0.000um, total accepted move=0.000um
[12/15 12:50:32    794s]         Legalizer API calls during this step: 420 succeeded with high effort: 420 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:50:32    794s]       Move For Wirelength - branch done. (took cpu=0:00:01.7 real=0:00:02.0)
[12/15 12:50:32    794s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/15 12:50:33    794s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/15 12:50:33    794s]         cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:50:33    794s]         misc counts      : r=4, pp=2
[12/15 12:50:33    794s]         cell areas       : b=3593.600um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3635.600um^2
[12/15 12:50:33    794s]         cell capacitance : b=2.244pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.028pF, total=2.287pF
[12/15 12:50:33    794s]         sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:50:33    794s]         wire capacitance : top=0.000pF, trunk=1.460pF, leaf=13.098pF, total=14.559pF
[12/15 12:50:33    794s]         wire lengths     : top=0.000um, trunk=13202.398um, leaf=117817.953um, total=131020.351um
[12/15 12:50:33    794s]         hp wire lengths  : top=0.000um, trunk=9401.400um, leaf=31581.800um, total=40983.200um
[12/15 12:50:33    794s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[12/15 12:50:33    794s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/15 12:50:33    794s]         Trunk : target=0.118ns count=39 avg=0.073ns sd=0.030ns min=0.000ns max=0.115ns {14 <= 0.071ns, 14 <= 0.094ns, 9 <= 0.106ns, 1 <= 0.112ns, 1 <= 0.118ns}
[12/15 12:50:33    794s]         Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.010ns min=0.017ns max=0.116ns {16 <= 0.071ns, 287 <= 0.094ns, 17 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/15 12:50:33    794s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/15 12:50:33    794s]          Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 6 FRICGX11BA10TR: 306 BUFX5BA10TR: 7 
[12/15 12:50:33    794s]          Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:50:33    794s]         NICGs: AND2X11MA10TR: 1 
[12/15 12:50:33    794s]        Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 12:50:33    794s]       Clock DAG hash after 'Wire Reduction extra effort': 13679847940461589594 15880781075874342660
[12/15 12:50:33    794s]       Clock DAG hash after 'Wire Reduction extra effort': 13679847940461589594 15880781075874342660
[12/15 12:50:33    795s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/15 12:50:33    795s]         skew_group my_clk/mode: insertion delay [min=0.393, max=0.450, avg=0.430, sd=0.010], skew [0.057 vs 0.058], 100% {0.393, 0.450} (wid=0.143 ws=0.067) (gid=0.351 gs=0.059)
[12/15 12:50:33    795s]             min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:50:33    795s]             max path sink: vproc_top_genblk4_vcache/way0/lines_reg_4__287_/CK
[12/15 12:50:33    795s]       Skew group summary after 'Wire Reduction extra effort':
[12/15 12:50:33    795s]         skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.140, max=0.190, avg=0.159, sd=0.023], skew [0.050 vs 0.058], 100% {0.140, 0.190} (wid=0.075 ws=0.010) (gid=0.115 gs=0.050)
[12/15 12:50:33    795s]         skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.140, max=0.190, avg=0.165, sd=0.027], skew [0.050 vs 0.058], 100% {0.140, 0.190} (wid=0.075 ws=0.000) (gid=0.115 gs=0.050)
[12/15 12:50:34    795s]         skew_group my_clk/mode: insertion delay [min=0.393, max=0.450, avg=0.430, sd=0.010], skew [0.057 vs 0.058], 100% {0.393, 0.450} (wid=0.143 ws=0.067) (gid=0.351 gs=0.059)
[12/15 12:50:34    795s]       Legalizer API calls during this step: 6357 succeeded with high effort: 6357 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:50:34    795s]     Wire Reduction extra effort done. (took cpu=0:00:23.3 real=0:00:27.3)
[12/15 12:50:34    795s]     Optimizing orientation...
[12/15 12:50:34    795s]     FlipOpt...
[12/15 12:50:34    795s]     Disconnecting clock tree from netlist...
[12/15 12:50:34    795s]     Disconnecting clock tree from netlist done.
[12/15 12:50:34    795s]     Performing Single Threaded FlipOpt
[12/15 12:50:34    795s]     Optimizing orientation on clock cells...
[12/15 12:50:35    796s]       Orientation Wirelength Optimization: Attempted = 361 , Succeeded = 52 , Constraints Broken = 301 , CannotMove = 8 , Illegal = 0 , Other = 0
[12/15 12:50:35    796s]     Optimizing orientation on clock cells done.
[12/15 12:50:35    796s]     Resynthesising clock tree into netlist...
[12/15 12:50:35    796s]       Reset timing graph...
[12/15 12:50:35    796s] Ignoring AAE DB Resetting ...
[12/15 12:50:35    796s]       Reset timing graph done.
[12/15 12:50:35    796s]     Resynthesising clock tree into netlist done.
[12/15 12:50:35    796s]     FlipOpt done. (took cpu=0:00:01.4 real=0:00:01.5)
[12/15 12:50:35    796s]     Optimizing orientation done. (took cpu=0:00:01.4 real=0:00:01.5)
[12/15 12:50:35    796s] End AAE Lib Interpolated Model. (MEM=3076.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 12:50:36    798s]     Clock DAG stats after 'Wire Opt OverFix':
[12/15 12:50:36    798s]       cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:50:36    798s]       misc counts      : r=4, pp=2
[12/15 12:50:36    798s]       cell areas       : b=3593.600um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3635.600um^2
[12/15 12:50:36    798s]       cell capacitance : b=2.244pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.028pF, total=2.287pF
[12/15 12:50:36    798s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:50:36    798s]       wire capacitance : top=0.000pF, trunk=1.456pF, leaf=13.096pF, total=14.552pF
[12/15 12:50:36    798s]       wire lengths     : top=0.000um, trunk=13155.797um, leaf=117799.352um, total=130955.149um
[12/15 12:50:36    798s]       hp wire lengths  : top=0.000um, trunk=9401.400um, leaf=31581.800um, total=40983.200um
[12/15 12:50:36    798s]     Clock DAG net violations after 'Wire Opt OverFix': none
[12/15 12:50:36    798s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/15 12:50:36    798s]       Trunk : target=0.118ns count=39 avg=0.073ns sd=0.030ns min=0.000ns max=0.115ns {14 <= 0.071ns, 14 <= 0.094ns, 9 <= 0.106ns, 1 <= 0.112ns, 1 <= 0.118ns}
[12/15 12:50:36    798s]       Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.010ns min=0.017ns max=0.116ns {16 <= 0.071ns, 287 <= 0.094ns, 17 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/15 12:50:36    798s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/15 12:50:36    798s]        Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 6 FRICGX11BA10TR: 306 BUFX5BA10TR: 7 
[12/15 12:50:36    798s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:50:36    798s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:50:36    798s]      Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 12:50:36    798s]     Clock DAG hash after 'Wire Opt OverFix': 13086971920464607323 17630346506780370681
[12/15 12:50:37    798s]     Clock DAG hash after 'Wire Opt OverFix': 13086971920464607323 17630346506780370681
[12/15 12:50:37    798s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/15 12:50:37    798s]       skew_group my_clk/mode: insertion delay [min=0.393, max=0.450, avg=0.429, sd=0.010], skew [0.056 vs 0.058], 100% {0.393, 0.450} (wid=0.143 ws=0.067) (gid=0.351 gs=0.059)
[12/15 12:50:37    799s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:50:37    799s]           max path sink: vproc_top_genblk4_vcache/way0/lines_reg_4__287_/CK
[12/15 12:50:37    799s]     Skew group summary after 'Wire Opt OverFix':
[12/15 12:50:37    799s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.140, max=0.190, avg=0.159, sd=0.023], skew [0.050 vs 0.058], 100% {0.140, 0.190} (wid=0.075 ws=0.010) (gid=0.115 gs=0.050)
[12/15 12:50:37    799s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.140, max=0.190, avg=0.165, sd=0.027], skew [0.050 vs 0.058], 100% {0.140, 0.190} (wid=0.075 ws=0.000) (gid=0.115 gs=0.050)
[12/15 12:50:37    799s]       skew_group my_clk/mode: insertion delay [min=0.393, max=0.450, avg=0.429, sd=0.010], skew [0.056 vs 0.058], 100% {0.393, 0.450} (wid=0.143 ws=0.067) (gid=0.351 gs=0.059)
[12/15 12:50:37    799s]     Legalizer API calls during this step: 6357 succeeded with high effort: 6357 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:50:37    799s]   Wire Opt OverFix done. (took cpu=0:00:27.1 real=0:00:31.2)
[12/15 12:50:38    799s]   Total capacitance is (rise=43.496pF fall=43.496pF), of which (rise=14.552pF fall=14.552pF) is wire, and (rise=28.943pF fall=28.943pF) is gate.
[12/15 12:50:38    799s]   Stage::Polishing done. (took cpu=0:01:43 real=0:01:18)
[12/15 12:50:38    799s]   Stage::Updating netlist...
[12/15 12:50:38    799s]   Reset timing graph...
[12/15 12:50:38    799s] Ignoring AAE DB Resetting ...
[12/15 12:50:38    799s]   Reset timing graph done.
[12/15 12:50:38    799s]   Setting non-default rules before calling refine place.
[12/15 12:50:38    799s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/15 12:50:38    799s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3076.5M, EPOCH TIME: 1671130238.318006
[12/15 12:50:38    799s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.042, MEM:2843.5M, EPOCH TIME: 1671130238.360318
[12/15 12:50:38    799s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/15 12:50:38    799s]   Leaving CCOpt scope - ClockRefiner...
[12/15 12:50:38    799s]   Assigned high priority to 348 instances.
[12/15 12:50:38    799s]   Soft fixed 353 clock instances.
[12/15 12:50:38    799s]   Performing Clock Only Refine Place.
[12/15 12:50:38    799s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/15 12:50:38    799s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2843.5M, EPOCH TIME: 1671130238.410400
[12/15 12:50:38    799s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2843.5M, EPOCH TIME: 1671130238.410505
[12/15 12:50:38    799s] z: 2, totalTracks: 1
[12/15 12:50:38    799s] z: 4, totalTracks: 1
[12/15 12:50:38    799s] z: 6, totalTracks: 1
[12/15 12:50:38    799s] z: 8, totalTracks: 1
[12/15 12:50:38    799s] #spOpts: VtWidth mergeVia=F 
[12/15 12:50:38    799s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2843.5M, EPOCH TIME: 1671130238.537191
[12/15 12:50:38    799s] Info: 353 insts are soft-fixed.
[12/15 12:50:38    799s] 
[12/15 12:50:38    799s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:50:38    799s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.111, REAL:0.127, MEM:2843.5M, EPOCH TIME: 1671130238.664453
[12/15 12:50:38    799s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2843.5MB).
[12/15 12:50:38    799s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.251, REAL:0.286, MEM:2843.5M, EPOCH TIME: 1671130238.696790
[12/15 12:50:38    799s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.251, REAL:0.286, MEM:2843.5M, EPOCH TIME: 1671130238.696826
[12/15 12:50:38    799s] TDRefine: refinePlace mode is spiral
[12/15 12:50:38    799s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.602034.5
[12/15 12:50:38    799s] OPERPROF: Starting RefinePlace at level 1, MEM:2843.5M, EPOCH TIME: 1671130238.696978
[12/15 12:50:38    799s] *** Starting refinePlace (0:13:20 mem=2843.5M) ***
[12/15 12:50:38    799s] Total net bbox length = 2.334e+06 (1.197e+06 1.137e+06) (ext = 4.144e+03)
[12/15 12:50:38    799s] 
[12/15 12:50:38    799s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:50:38    799s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/15 12:50:38    800s] Info: 353 insts are soft-fixed.
[12/15 12:50:38    800s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:50:38    800s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:50:39    800s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:50:39    800s] Enhanced MH flow has been turned off for floorplan mode.
[12/15 12:50:39    800s] (I)      Default power domain name = toplevel_498
[12/15 12:50:39    800s] .Default power domain name = toplevel_498
[12/15 12:50:39    800s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2843.5M, EPOCH TIME: 1671130239.015965
[12/15 12:50:39    800s] Starting refinePlace ...
[12/15 12:50:39    800s] Default power domain name = toplevel_498
[12/15 12:50:39    800s] .One DDP V2 for no tweak run.
[12/15 12:50:39    800s] Move report: Detail placement moves 1 insts, mean move: 1.20 um, max move: 1.20 um 
[12/15 12:50:39    800s] 	Max move on inst (vproc_top_u_core_core_clock_gate_i_en_latch_reg): (711.80, 444.00) --> (713.00, 444.00)
[12/15 12:50:39    800s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2843.5MB
[12/15 12:50:39    800s] Statistics of distance of Instance movement in refine placement:
[12/15 12:50:39    800s]   maximum (X+Y) =         1.20 um
[12/15 12:50:39    800s]   inst (vproc_top_u_core_core_clock_gate_i_en_latch_reg) with max move: (711.8, 444) -> (713, 444)
[12/15 12:50:39    800s]   mean    (X+Y) =         1.20 um
[12/15 12:50:39    800s] Summary Report:
[12/15 12:50:39    800s] Instances move: 1 (out of 114940 movable)
[12/15 12:50:39    800s] Instances flipped: 0
[12/15 12:50:39    800s] Mean displacement: 1.20 um
[12/15 12:50:39    800s] Max displacement: 1.20 um (Instance: vproc_top_u_core_core_clock_gate_i_en_latch_reg) (711.8, 444) -> (713, 444)
[12/15 12:50:39    800s] 	Length: 13 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: LATNQNX0P5MA10TR
[12/15 12:50:39    800s] Total instances moved : 1
[12/15 12:50:39    800s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.100, REAL:0.107, MEM:2843.5M, EPOCH TIME: 1671130239.122833
[12/15 12:50:39    800s] Total net bbox length = 2.334e+06 (1.197e+06 1.137e+06) (ext = 4.144e+03)
[12/15 12:50:39    800s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2843.5MB
[12/15 12:50:39    800s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2843.5MB) @(0:13:20 - 0:13:20).
[12/15 12:50:39    800s] *** Finished refinePlace (0:13:20 mem=2843.5M) ***
[12/15 12:50:39    800s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.602034.5
[12/15 12:50:39    800s] OPERPROF: Finished RefinePlace at level 1, CPU:0.451, REAL:0.536, MEM:2843.5M, EPOCH TIME: 1671130239.233227
[12/15 12:50:39    800s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2843.5M, EPOCH TIME: 1671130239.233270
[12/15 12:50:39    800s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.021, REAL:0.022, MEM:2839.5M, EPOCH TIME: 1671130239.255125
[12/15 12:50:39    800s]   ClockRefiner summary
[12/15 12:50:39    800s]   All clock instances: Moved 1, flipped 0 and cell swapped 0 (out of a total of 30961).
[12/15 12:50:39    800s]   The largest move was 1.2 um for vproc_top_u_core_core_clock_gate_i_en_latch_reg.
[12/15 12:50:39    800s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 356).
[12/15 12:50:39    800s]   Clock sinks: Moved 1, flipped 0 and cell swapped 0 (out of a total of 30605).
[12/15 12:50:39    800s]   The largest move was 1.2 um for vproc_top_u_core_core_clock_gate_i_en_latch_reg.
[12/15 12:50:39    800s]   Restoring pStatusCts on 353 clock instances.
[12/15 12:50:39    800s]   Revert refine place priority changes on 0 instances.
[12/15 12:50:39    800s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.9)
[12/15 12:50:39    800s]   Stage::Updating netlist done. (took cpu=0:00:01.0 real=0:00:01.2)
[12/15 12:50:39    800s]   CCOpt::Phase::Implementation done. (took cpu=0:02:18 real=0:01:48)
[12/15 12:50:39    800s]   CCOpt::Phase::eGRPC...
[12/15 12:50:39    800s]   eGR Post Conditioning loop iteration 0...
[12/15 12:50:39    800s]     Clock implementation routing...
[12/15 12:50:39    800s]       Leaving CCOpt scope - Routing Tools...
[12/15 12:50:39    800s] Net route status summary:
[12/15 12:50:39    800s]   Clock:       357 (unrouted=357, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 12:50:39    800s]   Non-clock: 123747 (unrouted=5968, trialRouted=117779, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5965, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 12:50:40    801s]       Routing using eGR only...
[12/15 12:50:40    801s]         Early Global Route - eGR only step...
[12/15 12:50:40    801s] (ccopt eGR): There are 357 nets for routing of which 357 have one or more fixed wires.
[12/15 12:50:40    801s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/15 12:50:40    801s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/15 12:50:40    801s] (ccopt eGR): Start to route 357 all nets
[12/15 12:50:40    801s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/15 12:50:40    801s] Started Early Global Route kernel ( Curr Mem: 2842.10 MB )
[12/15 12:50:40    801s] (I)      ==================== Layers =====================
[12/15 12:50:40    801s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:50:40    801s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/15 12:50:40    801s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:50:40    801s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/15 12:50:40    801s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/15 12:50:40    801s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/15 12:50:40    801s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/15 12:50:40    801s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/15 12:50:40    801s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/15 12:50:40    801s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/15 12:50:40    801s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/15 12:50:40    801s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/15 12:50:40    801s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/15 12:50:40    801s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/15 12:50:40    801s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/15 12:50:40    801s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/15 12:50:40    801s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/15 12:50:40    801s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/15 12:50:40    801s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/15 12:50:40    801s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/15 12:50:40    801s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:50:40    801s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/15 12:50:40    801s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/15 12:50:40    801s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/15 12:50:40    801s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/15 12:50:40    801s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/15 12:50:40    801s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:50:40    801s] (I)      Started Import and model ( Curr Mem: 2842.10 MB )
[12/15 12:50:40    801s] (I)      Default power domain name = toplevel_498
[12/15 12:50:40    801s] .== Non-default Options ==
[12/15 12:50:41    802s] (I)      Clean congestion better                            : true
[12/15 12:50:41    802s] (I)      Estimate vias on DPT layer                         : true
[12/15 12:50:41    802s] (I)      Clean congestion layer assignment rounds           : 3
[12/15 12:50:41    802s] (I)      Layer constraints as soft constraints              : true
[12/15 12:50:41    802s] (I)      Soft top layer                                     : true
[12/15 12:50:41    802s] (I)      Skip prospective layer relax nets                  : true
[12/15 12:50:41    802s] (I)      Better NDR handling                                : true
[12/15 12:50:41    802s] (I)      Improved NDR modeling in LA                        : true
[12/15 12:50:41    802s] (I)      Routing cost fix for NDR handling                  : true
[12/15 12:50:41    802s] (I)      Update initial WL after Phase 1a                   : true
[12/15 12:50:41    802s] (I)      Block tracks for preroutes                         : true
[12/15 12:50:41    802s] (I)      Assign IRoute by net group key                     : true
[12/15 12:50:41    802s] (I)      Block unroutable channels                          : true
[12/15 12:50:41    802s] (I)      Block unroutable channels 3D                       : true
[12/15 12:50:41    802s] (I)      Bound layer relaxed segment wl                     : true
[12/15 12:50:41    802s] (I)      Blocked pin reach length threshold                 : 2
[12/15 12:50:41    802s] (I)      Check blockage within NDR space in TA              : true
[12/15 12:50:41    802s] (I)      Skip must join for term with via pillar            : true
[12/15 12:50:41    802s] (I)      Model find APA for IO pin                          : true
[12/15 12:50:41    802s] (I)      On pin location for off pin term                   : true
[12/15 12:50:41    802s] (I)      Handle EOL spacing                                 : true
[12/15 12:50:41    802s] (I)      Merge PG vias by gap                               : true
[12/15 12:50:41    802s] (I)      Maximum routing layer                              : 6
[12/15 12:50:41    802s] (I)      Route selected nets only                           : true
[12/15 12:50:41    802s] (I)      Refine MST                                         : true
[12/15 12:50:41    802s] (I)      Honor PRL                                          : true
[12/15 12:50:41    802s] (I)      Strong congestion aware                            : true
[12/15 12:50:41    802s] (I)      Improved initial location for IRoutes              : true
[12/15 12:50:41    802s] (I)      Multi panel TA                                     : true
[12/15 12:50:41    802s] (I)      Penalize wire overlap                              : true
[12/15 12:50:41    802s] (I)      Expand small instance blockage                     : true
[12/15 12:50:41    802s] (I)      Reduce via in TA                                   : true
[12/15 12:50:41    802s] (I)      SS-aware routing                                   : true
[12/15 12:50:41    802s] (I)      Improve tree edge sharing                          : true
[12/15 12:50:41    802s] (I)      Improve 2D via estimation                          : true
[12/15 12:50:41    802s] (I)      Refine Steiner tree                                : true
[12/15 12:50:41    802s] (I)      Build spine tree                                   : true
[12/15 12:50:41    802s] (I)      Model pass through capacity                        : true
[12/15 12:50:41    802s] (I)      Extend blockages by a half GCell                   : true
[12/15 12:50:41    802s] (I)      Consider pin shapes                                : true
[12/15 12:50:41    802s] (I)      Consider pin shapes for all nodes                  : true
[12/15 12:50:41    802s] (I)      Consider NR APA                                    : true
[12/15 12:50:41    802s] (I)      Consider IO pin shape                              : true
[12/15 12:50:41    802s] (I)      Fix pin connection bug                             : true
[12/15 12:50:41    802s] (I)      Consider layer RC for local wires                  : true
[12/15 12:50:41    802s] (I)      LA-aware pin escape length                         : 2
[12/15 12:50:41    802s] (I)      Connect multiple ports                             : true
[12/15 12:50:41    802s] (I)      Split for must join                                : true
[12/15 12:50:41    802s] (I)      Number of threads                                  : 4
[12/15 12:50:41    802s] (I)      Routing effort level                               : 10000
[12/15 12:50:41    802s] (I)      Prefer layer length threshold                      : 8
[12/15 12:50:41    802s] (I)      Overflow penalty cost                              : 10
[12/15 12:50:41    802s] (I)      A-star cost                                        : 0.300000
[12/15 12:50:41    802s] (I)      Misalignment cost                                  : 10.000000
[12/15 12:50:41    802s] (I)      Threshold for short IRoute                         : 6
[12/15 12:50:41    802s] (I)      Via cost during post routing                       : 1.000000
[12/15 12:50:41    802s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/15 12:50:41    802s] (I)      Source-to-sink ratio                               : 0.300000
[12/15 12:50:41    802s] (I)      Scenic ratio bound                                 : 3.000000
[12/15 12:50:41    802s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/15 12:50:41    802s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/15 12:50:41    802s] (I)      PG-aware similar topology routing                  : true
[12/15 12:50:41    802s] (I)      Maze routing via cost fix                          : true
[12/15 12:50:41    802s] (I)      Apply PRL on PG terms                              : true
[12/15 12:50:41    802s] (I)      Apply PRL on obs objects                           : true
[12/15 12:50:41    802s] (I)      Handle range-type spacing rules                    : true
[12/15 12:50:41    802s] (I)      PG gap threshold multiplier                        : 10.000000
[12/15 12:50:41    802s] (I)      Parallel spacing query fix                         : true
[12/15 12:50:41    802s] (I)      Force source to root IR                            : true
[12/15 12:50:41    802s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/15 12:50:41    802s] (I)      Do not relax to DPT layer                          : true
[12/15 12:50:41    802s] (I)      No DPT in post routing                             : true
[12/15 12:50:41    802s] (I)      Modeling PG via merging fix                        : true
[12/15 12:50:41    802s] (I)      Shield aware TA                                    : true
[12/15 12:50:41    802s] (I)      Strong shield aware TA                             : true
[12/15 12:50:41    802s] (I)      Overflow calculation fix in LA                     : true
[12/15 12:50:41    802s] (I)      Post routing fix                                   : true
[12/15 12:50:41    802s] (I)      Strong post routing                                : true
[12/15 12:50:41    802s] (I)      Access via pillar from top                         : true
[12/15 12:50:41    802s] (I)      NDR via pillar fix                                 : true
[12/15 12:50:41    802s] (I)      Violation on path threshold                        : 1
[12/15 12:50:41    802s] (I)      Pass through capacity modeling                     : true
[12/15 12:50:41    802s] (I)      Select the non-relaxed segments in post routing stage : true
[12/15 12:50:41    802s] (I)      Select term pin box for io pin                     : true
[12/15 12:50:41    802s] (I)      Penalize NDR sharing                               : true
[12/15 12:50:41    802s] (I)      Enable special modeling                            : false
[12/15 12:50:41    802s] (I)      Keep fixed segments                                : true
[12/15 12:50:41    802s] (I)      Reorder net groups by key                          : true
[12/15 12:50:41    802s] (I)      Increase net scenic ratio                          : true
[12/15 12:50:41    802s] (I)      Method to set GCell size                           : row
[12/15 12:50:41    802s] (I)      Connect multiple ports and must join fix           : true
[12/15 12:50:41    802s] (I)      Avoid high resistance layers                       : true
[12/15 12:50:41    802s] (I)      Model find APA for IO pin fix                      : true
[12/15 12:50:41    802s] (I)      Avoid connecting non-metal layers                  : true
[12/15 12:50:41    802s] (I)      Use track pitch for NDR                            : true
[12/15 12:50:41    802s] (I)      Enable layer relax to lower layer                  : true
[12/15 12:50:41    802s] (I)      Enable layer relax to upper layer                  : true
[12/15 12:50:41    802s] (I)      Top layer relaxation fix                           : true
[12/15 12:50:41    802s] (I)      Counted 10662 PG shapes. We will not process PG shapes layer by layer.
[12/15 12:50:41    802s] (I)      Use row-based GCell size
[12/15 12:50:41    802s] (I)      Use row-based GCell align
[12/15 12:50:41    802s] (I)      layer 0 area = 168000
[12/15 12:50:41    802s] (I)      layer 1 area = 208000
[12/15 12:50:41    802s] (I)      layer 2 area = 208000
[12/15 12:50:41    802s] (I)      layer 3 area = 208000
[12/15 12:50:41    802s] (I)      layer 4 area = 208000
[12/15 12:50:41    802s] (I)      layer 5 area = 208000
[12/15 12:50:41    802s] (I)      GCell unit size   : 4000
[12/15 12:50:41    802s] (I)      GCell multiplier  : 1
[12/15 12:50:41    802s] (I)      GCell row height  : 4000
[12/15 12:50:41    802s] (I)      Actual row height : 4000
[12/15 12:50:41    802s] (I)      GCell align ref   : 300000 300000
[12/15 12:50:41    802s] [NR-eGR] Track table information for default rule: 
[12/15 12:50:41    802s] [NR-eGR] M1 has no routable track
[12/15 12:50:41    802s] [NR-eGR] M2 has single uniform track structure
[12/15 12:50:41    802s] [NR-eGR] M3 has single uniform track structure
[12/15 12:50:41    802s] [NR-eGR] M4 has single uniform track structure
[12/15 12:50:41    802s] [NR-eGR] M5 has single uniform track structure
[12/15 12:50:41    802s] [NR-eGR] M6 has single uniform track structure
[12/15 12:50:41    802s] (I)      =============== Default via ================
[12/15 12:50:41    802s] (I)      +---+------------------+-------------------+
[12/15 12:50:41    802s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/15 12:50:41    802s] (I)      +---+------------------+-------------------+
[12/15 12:50:41    802s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/15 12:50:41    802s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/15 12:50:41    802s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/15 12:50:41    802s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/15 12:50:41    802s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/15 12:50:41    802s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/15 12:50:41    802s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/15 12:50:41    802s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/15 12:50:41    802s] (I)      +---+------------------+-------------------+
[12/15 12:50:41    802s] [NR-eGR] Read 15372 PG shapes
[12/15 12:50:41    802s] [NR-eGR] Read 0 clock shapes
[12/15 12:50:41    802s] [NR-eGR] Read 0 other shapes
[12/15 12:50:41    802s] [NR-eGR] #Routing Blockages  : 0
[12/15 12:50:41    802s] [NR-eGR] #Instance Blockages : 0
[12/15 12:50:41    802s] [NR-eGR] #PG Blockages       : 15372
[12/15 12:50:41    802s] [NR-eGR] #Halo Blockages     : 0
[12/15 12:50:41    802s] [NR-eGR] #Boundary Blockages : 0
[12/15 12:50:41    802s] [NR-eGR] #Clock Blockages    : 0
[12/15 12:50:41    802s] [NR-eGR] #Other Blockages    : 0
[12/15 12:50:41    802s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 12:50:41    802s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/15 12:50:41    802s] [NR-eGR] Read 118139 nets ( ignored 117782 )
[12/15 12:50:41    802s] [NR-eGR] Connected 0 must-join pins/ports
[12/15 12:50:41    802s] (I)      early_global_route_priority property id does not exist.
[12/15 12:50:41    802s] (I)      Read Num Blocks=20508  Num Prerouted Wires=0  Num CS=0
[12/15 12:50:41    802s] (I)      Layer 1 (V) : #blockages 12 : #preroutes 0
[12/15 12:50:41    802s] (I)      Layer 2 (H) : #blockages 12780 : #preroutes 0
[12/15 12:50:41    802s] (I)      Layer 3 (V) : #blockages 12 : #preroutes 0
[12/15 12:50:41    802s] (I)      Layer 4 (H) : #blockages 7704 : #preroutes 0
[12/15 12:50:41    802s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/15 12:50:41    802s] (I)      Moved 2 terms for better access 
[12/15 12:50:41    802s] (I)      Number of ignored nets                =      0
[12/15 12:50:41    802s] (I)      Number of connected nets              =      0
[12/15 12:50:41    802s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/15 12:50:41    802s] (I)      Number of clock nets                  =    357.  Ignored: No
[12/15 12:50:41    802s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 12:50:41    802s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 12:50:41    802s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 12:50:41    802s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 12:50:41    802s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 12:50:41    802s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/15 12:50:41    802s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/15 12:50:41    802s] [NR-eGR] There are 357 clock nets ( 357 with NDR ).
[12/15 12:50:41    802s] (I)      Ndr track 0 does not exist
[12/15 12:50:41    802s] (I)      Ndr track 0 does not exist
[12/15 12:50:41    802s] (I)      ---------------------Grid Graph Info--------------------
[12/15 12:50:41    802s] (I)      Routing area        : (0, 0) - (2300000, 2300000)
[12/15 12:50:41    802s] (I)      Core area           : (300000, 300000) - (2000000, 2000000)
[12/15 12:50:41    802s] (I)      Site width          :   400  (dbu)
[12/15 12:50:41    802s] (I)      Row height          :  4000  (dbu)
[12/15 12:50:41    802s] (I)      GCell row height    :  4000  (dbu)
[12/15 12:50:41    802s] (I)      GCell width         :  4000  (dbu)
[12/15 12:50:41    802s] (I)      GCell height        :  4000  (dbu)
[12/15 12:50:41    802s] (I)      Grid                :   575   575     6
[12/15 12:50:41    802s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/15 12:50:41    802s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/15 12:50:41    802s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/15 12:50:41    802s] (I)      Default wire width  :   180   200   200   200   200   200
[12/15 12:50:41    802s] (I)      Default wire space  :   180   200   200   200   200   200
[12/15 12:50:41    802s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/15 12:50:41    802s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/15 12:50:41    802s] (I)      First track coord   :     0   200   200   200   200   200
[12/15 12:50:41    802s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/15 12:50:41    802s] (I)      Total num of tracks :     0  5750  5750  5750  5750  5750
[12/15 12:50:41    802s] (I)      Num of masks        :     1     1     1     1     1     1
[12/15 12:50:41    802s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/15 12:50:41    802s] (I)      --------------------------------------------------------
[12/15 12:50:41    802s] 
[12/15 12:50:41    802s] [NR-eGR] ============ Routing rule table ============
[12/15 12:50:41    802s] [NR-eGR] Rule id: 0  Nets: 357
[12/15 12:50:41    802s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/15 12:50:41    802s] (I)                    Layer    2    3    4    5    6 
[12/15 12:50:41    802s] (I)                    Pitch  800  800  800  800  800 
[12/15 12:50:41    802s] (I)             #Used tracks    2    2    2    2    2 
[12/15 12:50:41    802s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 12:50:41    802s] [NR-eGR] Rule id: 1  Nets: 0
[12/15 12:50:41    802s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/15 12:50:41    802s] (I)                    Layer    2    3    4    5    6 
[12/15 12:50:41    802s] (I)                    Pitch  400  400  400  400  400 
[12/15 12:50:41    802s] (I)             #Used tracks    1    1    1    1    1 
[12/15 12:50:41    802s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 12:50:41    802s] [NR-eGR] ========================================
[12/15 12:50:41    802s] [NR-eGR] 
[12/15 12:50:41    802s] (I)      =============== Blocked Tracks ===============
[12/15 12:50:41    802s] (I)      +-------+---------+----------+---------------+
[12/15 12:50:41    802s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 12:50:41    802s] (I)      +-------+---------+----------+---------------+
[12/15 12:50:41    802s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 12:50:41    802s] (I)      |     2 | 3306250 |    32802 |         0.99% |
[12/15 12:50:41    802s] (I)      |     3 | 3306250 |    15336 |         0.46% |
[12/15 12:50:41    802s] (I)      |     4 | 3306250 |    32802 |         0.99% |
[12/15 12:50:41    802s] (I)      |     5 | 3306250 |    76554 |         2.32% |
[12/15 12:50:41    802s] (I)      |     6 | 3306250 |        0 |         0.00% |
[12/15 12:50:41    802s] (I)      +-------+---------+----------+---------------+
[12/15 12:50:41    802s] (I)      Finished Import and model ( CPU: 1.05 sec, Real: 1.12 sec, Curr Mem: 2918.62 MB )
[12/15 12:50:41    802s] (I)      Reset routing kernel
[12/15 12:50:41    802s] (I)      Started Global Routing ( Curr Mem: 2918.62 MB )
[12/15 12:50:41    802s] (I)      totalPins=31325  totalGlobalPin=31324 (100.00%)
[12/15 12:50:42    802s] (I)      total 2D Cap : 6567008 = (3293468 H, 3273540 V)
[12/15 12:50:42    802s] [NR-eGR] Layer group 1: route 357 net(s) in layer range [3, 4]
[12/15 12:50:42    802s] (I)      
[12/15 12:50:42    802s] (I)      ============  Phase 1a Route ============
[12/15 12:50:42    802s] (I)      Usage: 63028 = (29550 H, 33478 V) = (0.90% H, 1.02% V) = (5.910e+04um H, 6.696e+04um V)
[12/15 12:50:42    802s] (I)      
[12/15 12:50:42    802s] (I)      ============  Phase 1b Route ============
[12/15 12:50:42    802s] (I)      Usage: 63028 = (29550 H, 33478 V) = (0.90% H, 1.02% V) = (5.910e+04um H, 6.696e+04um V)
[12/15 12:50:42    802s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.260560e+05um
[12/15 12:50:42    802s] (I)      
[12/15 12:50:42    802s] (I)      ============  Phase 1c Route ============
[12/15 12:50:42    802s] (I)      Usage: 63028 = (29550 H, 33478 V) = (0.90% H, 1.02% V) = (5.910e+04um H, 6.696e+04um V)
[12/15 12:50:42    802s] (I)      
[12/15 12:50:42    802s] (I)      ============  Phase 1d Route ============
[12/15 12:50:42    802s] (I)      Usage: 63028 = (29550 H, 33478 V) = (0.90% H, 1.02% V) = (5.910e+04um H, 6.696e+04um V)
[12/15 12:50:42    802s] (I)      
[12/15 12:50:42    802s] (I)      ============  Phase 1e Route ============
[12/15 12:50:42    802s] (I)      Usage: 63028 = (29550 H, 33478 V) = (0.90% H, 1.02% V) = (5.910e+04um H, 6.696e+04um V)
[12/15 12:50:42    802s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.260560e+05um
[12/15 12:50:42    802s] (I)      
[12/15 12:50:42    802s] (I)      ============  Phase 1f Route ============
[12/15 12:50:42    802s] (I)      Usage: 63028 = (29550 H, 33478 V) = (0.90% H, 1.02% V) = (5.910e+04um H, 6.696e+04um V)
[12/15 12:50:42    802s] (I)      
[12/15 12:50:42    802s] (I)      ============  Phase 1g Route ============
[12/15 12:50:42    802s] (I)      Usage: 62542 = (29538 H, 33004 V) = (0.90% H, 1.01% V) = (5.908e+04um H, 6.601e+04um V)
[12/15 12:50:42    802s] (I)      #Nets         : 357
[12/15 12:50:42    802s] (I)      #Relaxed nets : 86
[12/15 12:50:42    802s] (I)      Wire length   : 47400
[12/15 12:50:42    802s] [NR-eGR] Create a new net group with 86 nets and layer range [3, 6]
[12/15 12:50:42    802s] (I)      
[12/15 12:50:42    802s] (I)      ============  Phase 1h Route ============
[12/15 12:50:42    802s] (I)      Usage: 61649 = (29188 H, 32461 V) = (0.89% H, 0.99% V) = (5.838e+04um H, 6.492e+04um V)
[12/15 12:50:42    803s] (I)      total 2D Cap : 13139093 = (6559303 H, 6579790 V)
[12/15 12:50:42    803s] [NR-eGR] Layer group 2: route 86 net(s) in layer range [3, 6]
[12/15 12:50:42    803s] (I)      
[12/15 12:50:42    803s] (I)      ============  Phase 1a Route ============
[12/15 12:50:42    803s] (I)      Usage: 77174 = (36369 H, 40805 V) = (0.55% H, 0.62% V) = (7.274e+04um H, 8.161e+04um V)
[12/15 12:50:42    803s] (I)      
[12/15 12:50:42    803s] (I)      ============  Phase 1b Route ============
[12/15 12:50:42    803s] (I)      Usage: 77174 = (36369 H, 40805 V) = (0.55% H, 0.62% V) = (7.274e+04um H, 8.161e+04um V)
[12/15 12:50:42    803s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.543480e+05um
[12/15 12:50:42    803s] (I)      
[12/15 12:50:42    803s] (I)      ============  Phase 1c Route ============
[12/15 12:50:42    803s] (I)      Usage: 77174 = (36369 H, 40805 V) = (0.55% H, 0.62% V) = (7.274e+04um H, 8.161e+04um V)
[12/15 12:50:42    803s] (I)      
[12/15 12:50:42    803s] (I)      ============  Phase 1d Route ============
[12/15 12:50:42    803s] (I)      Usage: 77174 = (36369 H, 40805 V) = (0.55% H, 0.62% V) = (7.274e+04um H, 8.161e+04um V)
[12/15 12:50:42    803s] (I)      
[12/15 12:50:42    803s] (I)      ============  Phase 1e Route ============
[12/15 12:50:42    803s] (I)      Usage: 77174 = (36369 H, 40805 V) = (0.55% H, 0.62% V) = (7.274e+04um H, 8.161e+04um V)
[12/15 12:50:42    803s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.543480e+05um
[12/15 12:50:42    803s] (I)      
[12/15 12:50:42    803s] (I)      ============  Phase 1f Route ============
[12/15 12:50:42    803s] (I)      Usage: 77174 = (36369 H, 40805 V) = (0.55% H, 0.62% V) = (7.274e+04um H, 8.161e+04um V)
[12/15 12:50:42    803s] (I)      
[12/15 12:50:42    803s] (I)      ============  Phase 1g Route ============
[12/15 12:50:42    803s] (I)      Usage: 76792 = (36238 H, 40554 V) = (0.55% H, 0.62% V) = (7.248e+04um H, 8.111e+04um V)
[12/15 12:50:42    803s] (I)      #Nets         : 86
[12/15 12:50:42    803s] (I)      #Relaxed nets : 81
[12/15 12:50:42    803s] (I)      Wire length   : 876
[12/15 12:50:42    803s] [NR-eGR] Create a new net group with 81 nets and layer range [2, 6]
[12/15 12:50:42    803s] (I)      
[12/15 12:50:42    803s] (I)      ============  Phase 1h Route ============
[12/15 12:50:42    803s] (I)      Usage: 76791 = (36236 H, 40555 V) = (0.55% H, 0.62% V) = (7.247e+04um H, 8.111e+04um V)
[12/15 12:50:42    803s] (I)      total 2D Cap : 16412647 = (6559303 H, 9853344 V)
[12/15 12:50:42    803s] [NR-eGR] Layer group 3: route 81 net(s) in layer range [2, 6]
[12/15 12:50:42    803s] (I)      
[12/15 12:50:42    803s] (I)      ============  Phase 1a Route ============
[12/15 12:50:42    803s] (I)      Usage: 105787 = (49820 H, 55967 V) = (0.76% H, 0.57% V) = (9.964e+04um H, 1.119e+05um V)
[12/15 12:50:42    803s] (I)      
[12/15 12:50:42    803s] (I)      ============  Phase 1b Route ============
[12/15 12:50:42    803s] (I)      Usage: 105787 = (49820 H, 55967 V) = (0.76% H, 0.57% V) = (9.964e+04um H, 1.119e+05um V)
[12/15 12:50:42    803s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.115740e+05um
[12/15 12:50:42    803s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/15 12:50:42    803s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/15 12:50:42    803s] (I)      
[12/15 12:50:42    803s] (I)      ============  Phase 1c Route ============
[12/15 12:50:42    803s] (I)      Usage: 105787 = (49820 H, 55967 V) = (0.76% H, 0.57% V) = (9.964e+04um H, 1.119e+05um V)
[12/15 12:50:42    803s] (I)      
[12/15 12:50:42    803s] (I)      ============  Phase 1d Route ============
[12/15 12:50:42    803s] (I)      Usage: 105787 = (49820 H, 55967 V) = (0.76% H, 0.57% V) = (9.964e+04um H, 1.119e+05um V)
[12/15 12:50:42    803s] (I)      
[12/15 12:50:42    803s] (I)      ============  Phase 1e Route ============
[12/15 12:50:42    803s] (I)      Usage: 105787 = (49820 H, 55967 V) = (0.76% H, 0.57% V) = (9.964e+04um H, 1.119e+05um V)
[12/15 12:50:42    803s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.115740e+05um
[12/15 12:50:42    803s] (I)      
[12/15 12:50:42    803s] (I)      ============  Phase 1f Route ============
[12/15 12:50:42    803s] (I)      Usage: 105787 = (49820 H, 55967 V) = (0.76% H, 0.57% V) = (9.964e+04um H, 1.119e+05um V)
[12/15 12:50:42    803s] (I)      
[12/15 12:50:42    803s] (I)      ============  Phase 1g Route ============
[12/15 12:50:42    803s] (I)      Usage: 105759 = (49799 H, 55960 V) = (0.76% H, 0.57% V) = (9.960e+04um H, 1.119e+05um V)
[12/15 12:50:42    803s] (I)      
[12/15 12:50:42    803s] (I)      ============  Phase 1h Route ============
[12/15 12:50:42    803s] (I)      Usage: 105761 = (49801 H, 55960 V) = (0.76% H, 0.57% V) = (9.960e+04um H, 1.119e+05um V)
[12/15 12:50:42    803s] (I)      
[12/15 12:50:42    803s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/15 12:50:42    803s] [NR-eGR]                        OverCon            
[12/15 12:50:42    803s] [NR-eGR]                         #Gcell     %Gcell
[12/15 12:50:42    803s] [NR-eGR]        Layer             (1-0)    OverCon
[12/15 12:50:42    803s] [NR-eGR] ----------------------------------------------
[12/15 12:50:42    803s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/15 12:50:42    803s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/15 12:50:42    803s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/15 12:50:42    803s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/15 12:50:42    803s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/15 12:50:42    803s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/15 12:50:42    803s] [NR-eGR] ----------------------------------------------
[12/15 12:50:42    803s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/15 12:50:42    803s] [NR-eGR] 
[12/15 12:50:42    803s] (I)      Finished Global Routing ( CPU: 0.83 sec, Real: 0.99 sec, Curr Mem: 2918.62 MB )
[12/15 12:50:42    803s] (I)      total 2D Cap : 16418619 = (6565261 H, 9853358 V)
[12/15 12:50:42    803s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/15 12:50:42    803s] (I)      ============= Track Assignment ============
[12/15 12:50:42    803s] (I)      Started Track Assignment (4T) ( Curr Mem: 2918.62 MB )
[12/15 12:50:42    803s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/15 12:50:42    803s] (I)      Run Multi-thread track assignment
[12/15 12:50:43    803s] (I)      Finished Track Assignment (4T) ( CPU: 0.43 sec, Real: 0.31 sec, Curr Mem: 2918.62 MB )
[12/15 12:50:43    803s] (I)      Started Export ( Curr Mem: 2918.62 MB )
[12/15 12:50:43    803s] [NR-eGR]             Length (um)     Vias 
[12/15 12:50:43    803s] [NR-eGR] ---------------------------------
[12/15 12:50:43    803s] [NR-eGR]  M1  (1H)             0   459060 
[12/15 12:50:43    803s] [NR-eGR]  M2  (2V)        925994   671366 
[12/15 12:50:43    803s] [NR-eGR]  M3  (3H)       1173093    82643 
[12/15 12:50:43    803s] [NR-eGR]  M4  (4V)        557009    27863 
[12/15 12:50:43    803s] [NR-eGR]  M5  (5H)        377996     1824 
[12/15 12:50:43    803s] [NR-eGR]  M6  (6V)         48074        0 
[12/15 12:50:43    803s] [NR-eGR]  M7  (7H)             0        0 
[12/15 12:50:43    803s] [NR-eGR]  M8  (8V)             0        0 
[12/15 12:50:43    803s] [NR-eGR]  M9  (9H)             0        0 
[12/15 12:50:43    803s] [NR-eGR] ---------------------------------
[12/15 12:50:43    803s] [NR-eGR]      Total      3082166  1242756 
[12/15 12:50:43    803s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:50:43    803s] [NR-eGR] Total half perimeter of net bounding box: 2333918um
[12/15 12:50:43    803s] [NR-eGR] Total length: 3082166um, number of vias: 1242756
[12/15 12:50:43    803s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:50:43    804s] [NR-eGR] Total eGR-routed clock nets wire length: 131784um, number of vias: 80861
[12/15 12:50:43    804s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:50:43    804s] [NR-eGR] Report for selected net(s) only.
[12/15 12:50:43    804s] [NR-eGR]             Length (um)   Vias 
[12/15 12:50:43    804s] [NR-eGR] -------------------------------
[12/15 12:50:43    804s] [NR-eGR]  M1  (1H)             0  31323 
[12/15 12:50:43    804s] [NR-eGR]  M2  (2V)         32104  35469 
[12/15 12:50:43    804s] [NR-eGR]  M3  (3H)         63645  14008 
[12/15 12:50:43    804s] [NR-eGR]  M4  (4V)         35830     61 
[12/15 12:50:43    804s] [NR-eGR]  M5  (5H)           205      0 
[12/15 12:50:43    804s] [NR-eGR]  M6  (6V)             0      0 
[12/15 12:50:43    804s] [NR-eGR]  M7  (7H)             0      0 
[12/15 12:50:43    804s] [NR-eGR]  M8  (8V)             0      0 
[12/15 12:50:43    804s] [NR-eGR]  M9  (9H)             0      0 
[12/15 12:50:43    804s] [NR-eGR] -------------------------------
[12/15 12:50:43    804s] [NR-eGR]      Total       131784  80861 
[12/15 12:50:43    804s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:50:43    804s] [NR-eGR] Total half perimeter of net bounding box: 41669um
[12/15 12:50:43    804s] [NR-eGR] Total length: 131784um, number of vias: 80861
[12/15 12:50:43    804s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:50:43    804s] [NR-eGR] Total routed clock nets wire length: 131784um, number of vias: 80861
[12/15 12:50:43    804s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:50:43    804s] (I)      Finished Export ( CPU: 0.55 sec, Real: 0.37 sec, Curr Mem: 2918.62 MB )
[12/15 12:50:43    804s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.93 sec, Real: 2.92 sec, Curr Mem: 2918.62 MB )
[12/15 12:50:43    804s] (I)      ===================================== Runtime Summary =====================================
[12/15 12:50:43    804s] (I)       Step                                        %       Start      Finish      Real       CPU 
[12/15 12:50:43    804s] (I)      -------------------------------------------------------------------------------------------
[12/15 12:50:43    804s] (I)       Early Global Route kernel             100.00%  349.92 sec  352.84 sec  2.92 sec  2.93 sec 
[12/15 12:50:43    804s] (I)       +-Import and model                     38.38%  349.92 sec  351.04 sec  1.12 sec  1.05 sec 
[12/15 12:50:43    804s] (I)       | +-Create place DB                    24.73%  349.92 sec  350.64 sec  0.72 sec  0.66 sec 
[12/15 12:50:43    804s] (I)       | | +-Import place data                24.73%  349.92 sec  350.64 sec  0.72 sec  0.66 sec 
[12/15 12:50:43    804s] (I)       | | | +-Read instances and placement    8.70%  349.92 sec  350.18 sec  0.25 sec  0.20 sec 
[12/15 12:50:43    804s] (I)       | | | +-Read nets                      16.02%  350.18 sec  350.64 sec  0.47 sec  0.46 sec 
[12/15 12:50:43    804s] (I)       | +-Create route DB                    12.17%  350.64 sec  351.00 sec  0.35 sec  0.34 sec 
[12/15 12:50:43    804s] (I)       | | +-Import route data (4T)           12.14%  350.65 sec  351.00 sec  0.35 sec  0.34 sec 
[12/15 12:50:43    804s] (I)       | | | +-Read blockages ( Layer 2-6 )    1.10%  350.65 sec  350.68 sec  0.03 sec  0.03 sec 
[12/15 12:50:43    804s] (I)       | | | | +-Read routing blockages        0.00%  350.65 sec  350.65 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | | | +-Read instance blockages       0.91%  350.65 sec  350.68 sec  0.03 sec  0.03 sec 
[12/15 12:50:43    804s] (I)       | | | | +-Read PG blockages             0.17%  350.68 sec  350.68 sec  0.01 sec  0.01 sec 
[12/15 12:50:43    804s] (I)       | | | | +-Read clock blockages          0.00%  350.68 sec  350.68 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | | | +-Read other blockages          0.00%  350.68 sec  350.68 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | | | +-Read boundary cut boxes       0.00%  350.68 sec  350.68 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | | +-Read blackboxes                 0.00%  350.68 sec  350.68 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | | +-Read prerouted                  1.42%  350.68 sec  350.73 sec  0.04 sec  0.04 sec 
[12/15 12:50:43    804s] (I)       | | | +-Read unlegalized nets           1.13%  350.73 sec  350.76 sec  0.03 sec  0.03 sec 
[12/15 12:50:43    804s] (I)       | | | +-Read nets                       0.16%  350.76 sec  350.76 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | | +-Set up via pillars              0.00%  350.77 sec  350.77 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | | +-Initialize 3D grid graph        0.30%  350.77 sec  350.78 sec  0.01 sec  0.01 sec 
[12/15 12:50:43    804s] (I)       | | | +-Model blockage capacity         6.66%  350.78 sec  350.97 sec  0.19 sec  0.19 sec 
[12/15 12:50:43    804s] (I)       | | | | +-Initialize 3D capacity        6.39%  350.78 sec  350.97 sec  0.19 sec  0.18 sec 
[12/15 12:50:43    804s] (I)       | | | +-Move terms for access (4T)      0.83%  350.97 sec  351.00 sec  0.02 sec  0.02 sec 
[12/15 12:50:43    804s] (I)       | +-Read aux data                       0.00%  351.00 sec  351.00 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | +-Others data preparation             0.06%  351.00 sec  351.00 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | +-Create route kernel                 0.46%  351.00 sec  351.01 sec  0.01 sec  0.01 sec 
[12/15 12:50:43    804s] (I)       +-Global Routing                       33.99%  351.04 sec  352.03 sec  0.99 sec  0.83 sec 
[12/15 12:50:43    804s] (I)       | +-Initialization                      0.13%  351.04 sec  351.05 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | +-Net group 1                        19.89%  351.05 sec  351.63 sec  0.58 sec  0.55 sec 
[12/15 12:50:43    804s] (I)       | | +-Generate topology (4T)            5.83%  351.05 sec  351.22 sec  0.17 sec  0.24 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1a                          1.86%  351.25 sec  351.30 sec  0.05 sec  0.02 sec 
[12/15 12:50:43    804s] (I)       | | | +-Pattern routing (4T)            1.44%  351.26 sec  351.30 sec  0.04 sec  0.01 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1b                          0.67%  351.30 sec  351.32 sec  0.02 sec  0.01 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1c                          0.00%  351.32 sec  351.32 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1d                          0.00%  351.32 sec  351.32 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1e                          0.06%  351.32 sec  351.32 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | | +-Route legalization              0.00%  351.32 sec  351.32 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1f                          0.00%  351.32 sec  351.32 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1g                          4.52%  351.32 sec  351.45 sec  0.13 sec  0.08 sec 
[12/15 12:50:43    804s] (I)       | | | +-Post Routing                    4.51%  351.32 sec  351.45 sec  0.13 sec  0.08 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1h                          3.32%  351.47 sec  351.57 sec  0.10 sec  0.09 sec 
[12/15 12:50:43    804s] (I)       | | | +-Post Routing                    3.30%  351.47 sec  351.56 sec  0.10 sec  0.09 sec 
[12/15 12:50:43    804s] (I)       | | +-Layer assignment (4T)             2.03%  351.57 sec  351.62 sec  0.06 sec  0.06 sec 
[12/15 12:50:43    804s] (I)       | +-Net group 2                         6.52%  351.63 sec  351.82 sec  0.19 sec  0.14 sec 
[12/15 12:50:43    804s] (I)       | | +-Generate topology (4T)            2.70%  351.63 sec  351.70 sec  0.08 sec  0.07 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1a                          0.56%  351.75 sec  351.77 sec  0.02 sec  0.01 sec 
[12/15 12:50:43    804s] (I)       | | | +-Pattern routing (4T)            0.46%  351.75 sec  351.77 sec  0.01 sec  0.01 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1b                          0.17%  351.77 sec  351.77 sec  0.01 sec  0.01 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1c                          0.00%  351.77 sec  351.77 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1d                          0.00%  351.77 sec  351.77 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1e                          0.06%  351.77 sec  351.77 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | | +-Route legalization              0.00%  351.77 sec  351.77 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1f                          0.00%  351.78 sec  351.78 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1g                          0.74%  351.78 sec  351.80 sec  0.02 sec  0.02 sec 
[12/15 12:50:43    804s] (I)       | | | +-Post Routing                    0.73%  351.78 sec  351.80 sec  0.02 sec  0.02 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1h                          0.09%  351.80 sec  351.80 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | | +-Post Routing                    0.09%  351.80 sec  351.80 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | +-Layer assignment (4T)             0.40%  351.80 sec  351.82 sec  0.01 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | +-Net group 3                         6.36%  351.82 sec  352.00 sec  0.19 sec  0.11 sec 
[12/15 12:50:43    804s] (I)       | | +-Generate topology (4T)            0.90%  351.82 sec  351.84 sec  0.03 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1a                          0.27%  351.91 sec  351.92 sec  0.01 sec  0.01 sec 
[12/15 12:50:43    804s] (I)       | | | +-Pattern routing (4T)            0.12%  351.91 sec  351.91 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | | +-Add via demand to 2D            0.10%  351.91 sec  351.92 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1b                          0.16%  351.92 sec  351.92 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1c                          0.00%  351.92 sec  351.92 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1d                          0.00%  351.92 sec  351.92 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1e                          0.25%  351.92 sec  351.93 sec  0.01 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | | +-Route legalization              0.00%  351.92 sec  351.92 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1f                          0.00%  351.93 sec  351.93 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1g                          0.09%  351.93 sec  351.93 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | | +-Post Routing                    0.08%  351.93 sec  351.93 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | +-Phase 1h                          0.08%  351.93 sec  351.93 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | | +-Post Routing                    0.07%  351.93 sec  351.93 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | | +-Layer assignment (4T)             1.42%  351.96 sec  352.00 sec  0.04 sec  0.02 sec 
[12/15 12:50:43    804s] (I)       +-Export 3D cong map                    3.84%  352.03 sec  352.15 sec  0.11 sec  0.08 sec 
[12/15 12:50:43    804s] (I)       | +-Export 2D cong map                  0.52%  352.13 sec  352.15 sec  0.02 sec  0.01 sec 
[12/15 12:50:43    804s] (I)       +-Extract Global 3D Wires               0.04%  352.15 sec  352.15 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       +-Track Assignment (4T)                10.61%  352.15 sec  352.46 sec  0.31 sec  0.43 sec 
[12/15 12:50:43    804s] (I)       | +-Initialization                      0.00%  352.15 sec  352.15 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       | +-Track Assignment Kernel            10.60%  352.15 sec  352.46 sec  0.31 sec  0.43 sec 
[12/15 12:50:43    804s] (I)       | +-Free Memory                         0.00%  352.46 sec  352.46 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       +-Export                               12.82%  352.46 sec  352.83 sec  0.37 sec  0.55 sec 
[12/15 12:50:43    804s] (I)       | +-Export DB wires                     1.11%  352.46 sec  352.49 sec  0.03 sec  0.05 sec 
[12/15 12:50:43    804s] (I)       | | +-Export all nets (4T)              0.88%  352.46 sec  352.48 sec  0.03 sec  0.04 sec 
[12/15 12:50:43    804s] (I)       | | +-Set wire vias (4T)                0.18%  352.48 sec  352.49 sec  0.01 sec  0.01 sec 
[12/15 12:50:43    804s] (I)       | +-Report wirelength                   7.90%  352.49 sec  352.72 sec  0.23 sec  0.23 sec 
[12/15 12:50:43    804s] (I)       | +-Update net boxes                    3.80%  352.72 sec  352.83 sec  0.11 sec  0.27 sec 
[12/15 12:50:43    804s] (I)       | +-Update timing                       0.00%  352.83 sec  352.83 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)       +-Postprocess design                    0.02%  352.83 sec  352.83 sec  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)      ==================== Summary by functions =====================
[12/15 12:50:43    804s] (I)       Lv  Step                                %      Real       CPU 
[12/15 12:50:43    804s] (I)      ---------------------------------------------------------------
[12/15 12:50:43    804s] (I)        0  Early Global Route kernel     100.00%  2.92 sec  2.93 sec 
[12/15 12:50:43    804s] (I)        1  Import and model               38.38%  1.12 sec  1.05 sec 
[12/15 12:50:43    804s] (I)        1  Global Routing                 33.99%  0.99 sec  0.83 sec 
[12/15 12:50:43    804s] (I)        1  Export                         12.82%  0.37 sec  0.55 sec 
[12/15 12:50:43    804s] (I)        1  Track Assignment (4T)          10.61%  0.31 sec  0.43 sec 
[12/15 12:50:43    804s] (I)        1  Export 3D cong map              3.84%  0.11 sec  0.08 sec 
[12/15 12:50:43    804s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)        1  Postprocess design              0.02%  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)        2  Create place DB                24.73%  0.72 sec  0.66 sec 
[12/15 12:50:43    804s] (I)        2  Net group 1                    19.89%  0.58 sec  0.55 sec 
[12/15 12:50:43    804s] (I)        2  Create route DB                12.17%  0.35 sec  0.34 sec 
[12/15 12:50:43    804s] (I)        2  Track Assignment Kernel        10.60%  0.31 sec  0.43 sec 
[12/15 12:50:43    804s] (I)        2  Report wirelength               7.90%  0.23 sec  0.23 sec 
[12/15 12:50:43    804s] (I)        2  Net group 2                     6.52%  0.19 sec  0.14 sec 
[12/15 12:50:43    804s] (I)        2  Net group 3                     6.36%  0.19 sec  0.11 sec 
[12/15 12:50:43    804s] (I)        2  Update net boxes                3.80%  0.11 sec  0.27 sec 
[12/15 12:50:43    804s] (I)        2  Export DB wires                 1.11%  0.03 sec  0.05 sec 
[12/15 12:50:43    804s] (I)        2  Export 2D cong map              0.52%  0.02 sec  0.01 sec 
[12/15 12:50:43    804s] (I)        2  Create route kernel             0.46%  0.01 sec  0.01 sec 
[12/15 12:50:43    804s] (I)        2  Initialization                  0.13%  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)        2  Others data preparation         0.06%  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)        3  Import place data              24.73%  0.72 sec  0.66 sec 
[12/15 12:50:43    804s] (I)        3  Import route data (4T)         12.14%  0.35 sec  0.34 sec 
[12/15 12:50:43    804s] (I)        3  Generate topology (4T)          9.42%  0.27 sec  0.31 sec 
[12/15 12:50:43    804s] (I)        3  Phase 1g                        5.34%  0.16 sec  0.10 sec 
[12/15 12:50:43    804s] (I)        3  Layer assignment (4T)           3.85%  0.11 sec  0.09 sec 
[12/15 12:50:43    804s] (I)        3  Phase 1h                        3.49%  0.10 sec  0.09 sec 
[12/15 12:50:43    804s] (I)        3  Phase 1a                        2.69%  0.08 sec  0.04 sec 
[12/15 12:50:43    804s] (I)        3  Phase 1b                        1.01%  0.03 sec  0.02 sec 
[12/15 12:50:43    804s] (I)        3  Export all nets (4T)            0.88%  0.03 sec  0.04 sec 
[12/15 12:50:43    804s] (I)        3  Phase 1e                        0.37%  0.01 sec  0.01 sec 
[12/15 12:50:43    804s] (I)        3  Set wire vias (4T)              0.18%  0.01 sec  0.01 sec 
[12/15 12:50:43    804s] (I)        3  Phase 1c                        0.00%  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)        3  Phase 1f                        0.00%  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)        3  Phase 1d                        0.00%  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)        4  Read nets                      16.18%  0.47 sec  0.46 sec 
[12/15 12:50:43    804s] (I)        4  Post Routing                    8.79%  0.26 sec  0.19 sec 
[12/15 12:50:43    804s] (I)        4  Read instances and placement    8.70%  0.25 sec  0.20 sec 
[12/15 12:50:43    804s] (I)        4  Model blockage capacity         6.66%  0.19 sec  0.19 sec 
[12/15 12:50:43    804s] (I)        4  Pattern routing (4T)            2.03%  0.06 sec  0.02 sec 
[12/15 12:50:43    804s] (I)        4  Read prerouted                  1.42%  0.04 sec  0.04 sec 
[12/15 12:50:43    804s] (I)        4  Read unlegalized nets           1.13%  0.03 sec  0.03 sec 
[12/15 12:50:43    804s] (I)        4  Read blockages ( Layer 2-6 )    1.10%  0.03 sec  0.03 sec 
[12/15 12:50:43    804s] (I)        4  Move terms for access (4T)      0.83%  0.02 sec  0.02 sec 
[12/15 12:50:43    804s] (I)        4  Initialize 3D grid graph        0.30%  0.01 sec  0.01 sec 
[12/15 12:50:43    804s] (I)        4  Add via demand to 2D            0.10%  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)        4  Read blackboxes                 0.00%  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)        5  Initialize 3D capacity          6.39%  0.19 sec  0.18 sec 
[12/15 12:50:43    804s] (I)        5  Read instance blockages         0.91%  0.03 sec  0.03 sec 
[12/15 12:50:43    804s] (I)        5  Read PG blockages               0.17%  0.01 sec  0.01 sec 
[12/15 12:50:43    804s] (I)        5  Read clock blockages            0.00%  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)        5  Read other blockages            0.00%  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/15 12:50:43    804s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/15 12:50:43    804s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/15 12:50:43    804s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/15 12:50:43    804s]         Early Global Route - eGR only step done. (took cpu=0:00:03.3 real=0:00:03.5)
[12/15 12:50:44    804s]       Routing using eGR only done.
[12/15 12:50:44    804s] Net route status summary:
[12/15 12:50:44    804s]   Clock:       357 (unrouted=0, trialRouted=0, noStatus=0, routed=357, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 12:50:44    804s]   Non-clock: 123747 (unrouted=5968, trialRouted=117779, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5965, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 12:50:44    804s] 
[12/15 12:50:44    804s] CCOPT: Done with clock implementation routing.
[12/15 12:50:44    804s] 
[12/15 12:50:44    804s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.2 real=0:00:04.7)
[12/15 12:50:44    804s]     Clock implementation routing done.
[12/15 12:50:44    804s]     Leaving CCOpt scope - extractRC...
[12/15 12:50:44    804s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/15 12:50:44    804s] Extraction called for design 'toplevel_498' of instances=128115 and nets=124104 using extraction engine 'preRoute' .
[12/15 12:50:44    804s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/15 12:50:44    804s] Type 'man IMPEXT-3530' for more detail.
[12/15 12:50:44    804s] PreRoute RC Extraction called for design toplevel_498.
[12/15 12:50:44    804s] RC Extraction called in multi-corner(1) mode.
[12/15 12:50:44    804s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/15 12:50:44    804s] Type 'man IMPEXT-6197' for more detail.
[12/15 12:50:44    804s] RCMode: PreRoute
[12/15 12:50:44    804s]       RC Corner Indexes            0   
[12/15 12:50:44    804s] Capacitance Scaling Factor   : 1.00000 
[12/15 12:50:44    804s] Resistance Scaling Factor    : 1.00000 
[12/15 12:50:44    804s] Clock Cap. Scaling Factor    : 1.00000 
[12/15 12:50:44    804s] Clock Res. Scaling Factor    : 1.00000 
[12/15 12:50:44    804s] Shrink Factor                : 1.00000
[12/15 12:50:44    804s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/15 12:50:44    805s] LayerId::1 widthSet size::1
[12/15 12:50:44    805s] LayerId::2 widthSet size::1
[12/15 12:50:44    805s] LayerId::3 widthSet size::1
[12/15 12:50:44    805s] LayerId::4 widthSet size::1
[12/15 12:50:44    805s] LayerId::5 widthSet size::1
[12/15 12:50:44    805s] LayerId::6 widthSet size::1
[12/15 12:50:44    805s] LayerId::7 widthSet size::1
[12/15 12:50:44    805s] LayerId::8 widthSet size::1
[12/15 12:50:44    805s] LayerId::9 widthSet size::1
[12/15 12:50:44    805s] Updating RC grid for preRoute extraction ...
[12/15 12:50:44    805s] eee: pegSigSF::1.070000
[12/15 12:50:44    805s] Initializing multi-corner resistance tables ...
[12/15 12:50:44    805s] eee: l::1 avDens::0.105351 usedTrk::19932.500000 availTrk::189200.000000 sigTrk::19932.500000
[12/15 12:50:44    805s] eee: l::2 avDens::0.248522 usedTrk::46299.699010 availTrk::186300.000000 sigTrk::46299.699010
[12/15 12:50:44    805s] eee: l::3 avDens::0.310178 usedTrk::58654.674003 availTrk::189100.000000 sigTrk::58654.674003
[12/15 12:50:44    805s] eee: l::4 avDens::0.148615 usedTrk::27850.432482 availTrk::187400.000000 sigTrk::27850.432482
[12/15 12:50:44    805s] eee: l::5 avDens::0.107352 usedTrk::18926.205034 availTrk::176300.000000 sigTrk::18926.205034
[12/15 12:50:44    805s] eee: l::6 avDens::0.031055 usedTrk::2403.689252 availTrk::77400.000000 sigTrk::2403.689252
[12/15 12:50:44    805s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:50:44    805s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:50:44    805s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:50:44    805s] {RT default_rc_corner 0 6 6 0}
[12/15 12:50:44    805s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.275350 ; uaWl: 1.000000 ; uaWlH: 0.320990 ; aWlH: 0.000000 ; Pmax: 0.849900 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/15 12:50:45    805s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2918.625M)
[12/15 12:50:45    805s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/15 12:50:45    805s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.0 real=0:00:01.1)
[12/15 12:50:45    805s]     Leaving CCOpt scope - Initializing placement interface...
[12/15 12:50:45    805s] OPERPROF: Starting DPlace-Init at level 1, MEM:2918.6M, EPOCH TIME: 1671130245.300109
[12/15 12:50:45    805s] z: 2, totalTracks: 1
[12/15 12:50:45    805s] z: 4, totalTracks: 1
[12/15 12:50:45    805s] z: 6, totalTracks: 1
[12/15 12:50:45    805s] z: 8, totalTracks: 1
[12/15 12:50:45    805s] #spOpts: VtWidth mergeVia=F 
[12/15 12:50:45    805s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2918.6M, EPOCH TIME: 1671130245.540737
[12/15 12:50:45    805s] 
[12/15 12:50:45    805s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:50:45    805s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.087, REAL:0.087, MEM:2918.6M, EPOCH TIME: 1671130245.627977
[12/15 12:50:45    805s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2918.6MB).
[12/15 12:50:45    805s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.225, REAL:0.358, MEM:2918.6M, EPOCH TIME: 1671130245.658194
[12/15 12:50:45    805s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.4)
[12/15 12:50:45    805s]     Legalizer reserving space for clock trees
[12/15 12:50:45    806s]     Calling post conditioning for eGRPC...
[12/15 12:50:45    806s]       eGRPC...
[12/15 12:50:45    806s]         eGRPC active optimizations:
[12/15 12:50:45    806s]          - Move Down
[12/15 12:50:45    806s]          - Downsizing before DRV sizing
[12/15 12:50:45    806s]          - DRV fixing with sizing
[12/15 12:50:45    806s]          - Move to fanout
[12/15 12:50:45    806s]          - Cloning
[12/15 12:50:45    806s]         
[12/15 12:50:45    806s]         Currently running CTS, using active skew data
[12/15 12:50:45    806s]         Reset bufferability constraints...
[12/15 12:50:45    806s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/15 12:50:45    806s]         Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/15 12:50:45    806s] End AAE Lib Interpolated Model. (MEM=2918.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 12:50:46    806s]         Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.5)
[12/15 12:50:46    806s]         Reset bufferability constraints done. (took cpu=0:00:00.9 real=0:00:00.5)
[12/15 12:50:46    807s]         Clock DAG stats eGRPC initial state:
[12/15 12:50:46    807s]           cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:50:46    807s]           misc counts      : r=4, pp=2
[12/15 12:50:46    807s]           cell areas       : b=3593.600um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3635.600um^2
[12/15 12:50:46    807s]           cell capacitance : b=2.244pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.028pF, total=2.287pF
[12/15 12:50:46    807s]           sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:50:46    807s]           wire capacitance : top=0.000pF, trunk=1.477pF, leaf=13.398pF, total=14.874pF
[12/15 12:50:46    807s]           wire lengths     : top=0.000um, trunk=13232.090um, leaf=118552.355um, total=131784.445um
[12/15 12:50:46    807s]           hp wire lengths  : top=0.000um, trunk=9402.600um, leaf=31581.800um, total=40984.400um
[12/15 12:50:46    807s]         Clock DAG net violations eGRPC initial state:
[12/15 12:50:46    807s]           Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[12/15 12:50:46    807s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/15 12:50:46    807s]           Trunk : target=0.118ns count=39 avg=0.073ns sd=0.030ns min=0.000ns max=0.119ns {14 <= 0.071ns, 13 <= 0.094ns, 10 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/15 12:50:46    807s]           Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.010ns min=0.017ns max=0.119ns {16 <= 0.071ns, 287 <= 0.094ns, 17 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/15 12:50:46    807s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/15 12:50:46    807s]            Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 6 FRICGX11BA10TR: 306 BUFX5BA10TR: 7 
[12/15 12:50:46    807s]            Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:50:46    807s]           NICGs: AND2X11MA10TR: 1 
[12/15 12:50:46    807s]          Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 12:50:46    807s]         Clock DAG hash eGRPC initial state: 2770266166337489167 5621125300967562797
[12/15 12:50:46    807s]         Clock DAG hash eGRPC initial state: 2770266166337489167 5621125300967562797
[12/15 12:50:47    807s]         Primary reporting skew groups eGRPC initial state:
[12/15 12:50:47    807s]           skew_group my_clk/mode: insertion delay [min=0.396, max=0.451, avg=0.430, sd=0.010], skew [0.056 vs 0.058], 100% {0.396, 0.451} (wid=0.139 ws=0.062) (gid=0.353 gs=0.060)
[12/15 12:50:47    808s]               min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:50:47    808s]               max path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__411_/CK
[12/15 12:50:47    808s]         Skew group summary eGRPC initial state:
[12/15 12:50:47    808s]           skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.142, max=0.193, avg=0.161, sd=0.024], skew [0.050 vs 0.058], 100% {0.142, 0.193} (wid=0.077 ws=0.011) (gid=0.115 gs=0.050)
[12/15 12:50:47    808s]           skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.142, max=0.193, avg=0.168, sd=0.028], skew [0.050 vs 0.058], 100% {0.142, 0.193} (wid=0.077 ws=0.000) (gid=0.115 gs=0.050)
[12/15 12:50:47    808s]           skew_group my_clk/mode: insertion delay [min=0.396, max=0.451, avg=0.430, sd=0.010], skew [0.056 vs 0.058], 100% {0.396, 0.451} (wid=0.139 ws=0.062) (gid=0.353 gs=0.060)
[12/15 12:50:47    808s]         eGRPC Moving buffers...
[12/15 12:50:47    808s]           Clock DAG hash before 'eGRPC Moving buffers': 2770266166337489167 5621125300967562797
[12/15 12:50:47    808s]           Violation analysis...
[12/15 12:50:48    808s]           Violation analysis done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/15 12:50:48    808s]           Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[12/15 12:50:48    808s]           
[12/15 12:50:48    808s]             Nodes to move:         1
[12/15 12:50:48    808s]             Processed:             1
[12/15 12:50:48    808s]             Moved (slew improved): 0
[12/15 12:50:48    808s]             Moved (slew fixed):    0
[12/15 12:50:48    808s]             Not moved:             1
[12/15 12:50:49    809s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/15 12:50:49    809s]             cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:50:49    809s]             misc counts      : r=4, pp=2
[12/15 12:50:49    809s]             cell areas       : b=3593.600um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3635.600um^2
[12/15 12:50:49    809s]             cell capacitance : b=2.244pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.028pF, total=2.287pF
[12/15 12:50:49    809s]             sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:50:49    809s]             wire capacitance : top=0.000pF, trunk=1.477pF, leaf=13.398pF, total=14.874pF
[12/15 12:50:49    809s]             wire lengths     : top=0.000um, trunk=13232.090um, leaf=118552.355um, total=131784.445um
[12/15 12:50:49    809s]             hp wire lengths  : top=0.000um, trunk=9402.600um, leaf=31581.800um, total=40984.400um
[12/15 12:50:49    809s]           Clock DAG net violations after 'eGRPC Moving buffers':
[12/15 12:50:49    809s]             Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[12/15 12:50:49    809s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/15 12:50:49    809s]             Trunk : target=0.118ns count=39 avg=0.073ns sd=0.030ns min=0.000ns max=0.119ns {14 <= 0.071ns, 13 <= 0.094ns, 10 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/15 12:50:49    809s]             Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.010ns min=0.017ns max=0.119ns {16 <= 0.071ns, 287 <= 0.094ns, 17 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/15 12:50:49    809s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/15 12:50:49    809s]              Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 6 FRICGX11BA10TR: 306 BUFX5BA10TR: 7 
[12/15 12:50:49    809s]              Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:50:49    809s]             NICGs: AND2X11MA10TR: 1 
[12/15 12:50:49    809s]            Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 12:50:49    809s]           Clock DAG hash after 'eGRPC Moving buffers': 2770266166337489167 5621125300967562797
[12/15 12:50:49    809s]           Clock DAG hash after 'eGRPC Moving buffers': 2770266166337489167 5621125300967562797
[12/15 12:50:49    809s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/15 12:50:49    809s]             skew_group my_clk/mode: insertion delay [min=0.396, max=0.451], skew [0.056 vs 0.058]
[12/15 12:50:49    809s]                 min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:50:49    809s]                 max path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__411_/CK
[12/15 12:50:49    809s]           Skew group summary after 'eGRPC Moving buffers':
[12/15 12:50:49    809s]             skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.142, max=0.193], skew [0.050 vs 0.058]
[12/15 12:50:49    809s]             skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.142, max=0.193], skew [0.050 vs 0.058]
[12/15 12:50:49    809s]             skew_group my_clk/mode: insertion delay [min=0.396, max=0.451], skew [0.056 vs 0.058]
[12/15 12:50:49    809s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:50:49    809s]         eGRPC Moving buffers done. (took cpu=0:00:01.1 real=0:00:01.4)
[12/15 12:50:49    809s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/15 12:50:49    809s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 2770266166337489167 5621125300967562797
[12/15 12:50:49    809s]           Artificially removing long paths...
[12/15 12:50:49    809s]             Clock DAG hash before 'Artificially removing long paths': 2770266166337489167 5621125300967562797
[12/15 12:50:49    809s]             Artificially shortened 81 long paths. The largest offset applied was 0.001ns.
[12/15 12:50:49    809s]             
[12/15 12:50:49    809s]             
[12/15 12:50:49    809s]             Skew Group Offsets:
[12/15 12:50:49    809s]             
[12/15 12:50:49    809s]             -----------------------------------------------------------------------------------------
[12/15 12:50:49    809s]             Skew Group     Num.     Num.       Offset        Max        Previous Max.    Current Max.
[12/15 12:50:49    809s]                            Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[12/15 12:50:49    809s]             -----------------------------------------------------------------------------------------
[12/15 12:50:49    809s]             my_clk/mode    30609      81         0.265%      0.001ns       0.451ns         0.450ns
[12/15 12:50:49    809s]             -----------------------------------------------------------------------------------------
[12/15 12:50:49    809s]             
[12/15 12:50:49    809s]             Offsets Histogram:
[12/15 12:50:49    809s]             
[12/15 12:50:49    809s]             -------------------------------
[12/15 12:50:49    809s]             From (ns)    To (ns)      Count
[12/15 12:50:49    809s]             -------------------------------
[12/15 12:50:49    809s]             below          0.000        7
[12/15 12:50:49    809s]               0.000      and above     74
[12/15 12:50:49    809s]             -------------------------------
[12/15 12:50:49    809s]             
[12/15 12:50:49    809s]             Mean=0.001ns Median=0.000ns Std.Dev=0.000ns
[12/15 12:50:49    809s]             
[12/15 12:50:49    809s]             
[12/15 12:50:49    809s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:50:49    809s]           Artificially removing long paths done. (took cpu=0:00:00.2 real=0:00:00.3)
[12/15 12:50:49    809s]           Modifying slew-target multiplier from 1 to 0.9
[12/15 12:50:49    809s]           Downsizing prefiltering...
[12/15 12:50:50    809s]           Downsizing prefiltering done.
[12/15 12:50:50    809s]           Downsizing: Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 0 of 2 cells
[12/15 12:50:50    810s]           Original list had 2 cells:
[12/15 12:50:50    810s]           BUFX16MA10TR BUFX5BA10TR 
[12/15 12:50:50    810s]           Library trimming was not able to trim any cells:
[12/15 12:50:50    810s]           BUFX16MA10TR BUFX5BA10TR 
[12/15 12:50:50    810s]           Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 0 of 2 cells
[12/15 12:50:50    810s]           Original list had 2 cells:
[12/15 12:50:50    810s]           FRICGX13BA10TR FRICGX11BA10TR 
[12/15 12:50:50    810s]           Library trimming was not able to trim any cells:
[12/15 12:50:50    810s]           FRICGX13BA10TR FRICGX11BA10TR 
[12/15 12:50:50    810s]           ...20% ...40% ...60% ...80% ...100% 
[12/15 12:50:51    811s]           DoDownSizing Summary : numSized = 1, numUnchanged = 248, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 28, numSkippedDueToCloseToSkewTarget = 80
[12/15 12:50:51    811s]           CCOpt-eGRPC Downsizing: considered: 249, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 3, attempted: 246, unsuccessful: 0, sized: 1
[12/15 12:50:51    811s]           Downsizing prefiltering...
[12/15 12:50:51    811s]           Downsizing prefiltering done.
[12/15 12:50:51    811s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/15 12:50:51    811s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 0
[12/15 12:50:51    811s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/15 12:50:51    811s]           Reverting slew-target multiplier from 0.9 to 1
[12/15 12:50:51    811s]           Reverting Artificially removing long paths...
[12/15 12:50:51    811s]             Clock DAG hash before 'Reverting Artificially removing long paths': 7708890315661479912 11858348232138883218
[12/15 12:50:51    811s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:50:51    811s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/15 12:50:51    811s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/15 12:50:51    811s]             cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:50:51    811s]             misc counts      : r=4, pp=2
[12/15 12:50:51    811s]             cell areas       : b=3592.800um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3634.800um^2
[12/15 12:50:51    811s]             cell capacitance : b=2.243pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.028pF, total=2.286pF
[12/15 12:50:51    811s]             sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:50:51    811s]             wire capacitance : top=0.000pF, trunk=1.477pF, leaf=13.398pF, total=14.874pF
[12/15 12:50:51    811s]             wire lengths     : top=0.000um, trunk=13232.090um, leaf=118552.355um, total=131784.445um
[12/15 12:50:51    811s]             hp wire lengths  : top=0.000um, trunk=9402.600um, leaf=31581.800um, total=40984.400um
[12/15 12:50:51    811s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/15 12:50:51    811s]             Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[12/15 12:50:51    811s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/15 12:50:51    811s]             Trunk : target=0.118ns count=39 avg=0.073ns sd=0.030ns min=0.000ns max=0.119ns {14 <= 0.071ns, 13 <= 0.094ns, 10 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/15 12:50:51    811s]             Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.010ns min=0.017ns max=0.119ns {16 <= 0.071ns, 286 <= 0.094ns, 18 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/15 12:50:51    811s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/15 12:50:51    811s]              Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 5 FRICGX11BA10TR: 307 BUFX5BA10TR: 7 
[12/15 12:50:51    811s]              Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:50:51    811s]             NICGs: AND2X11MA10TR: 1 
[12/15 12:50:51    811s]            Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 12:50:52    811s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 7708890315661479912 11858348232138883218
[12/15 12:50:52    811s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 7708890315661479912 11858348232138883218
[12/15 12:50:52    811s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/15 12:50:52    811s]             skew_group my_clk/mode: insertion delay [min=0.396, max=0.451], skew [0.056 vs 0.058]
[12/15 12:50:52    811s]                 min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:50:52    811s]                 max path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__411_/CK
[12/15 12:50:52    811s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/15 12:50:52    811s]             skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.142, max=0.193], skew [0.050 vs 0.058]
[12/15 12:50:52    811s]             skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.142, max=0.193], skew [0.050 vs 0.058]
[12/15 12:50:52    811s]             skew_group my_clk/mode: insertion delay [min=0.396, max=0.451], skew [0.056 vs 0.058]
[12/15 12:50:52    811s]           Legalizer API calls during this step: 248 succeeded with high effort: 248 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:50:52    811s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:02.5 real=0:00:03.0)
[12/15 12:50:52    811s]         eGRPC Fixing DRVs...
[12/15 12:50:52    811s]           Clock DAG hash before 'eGRPC Fixing DRVs': 7708890315661479912 11858348232138883218
[12/15 12:50:52    811s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/15 12:50:52    812s]           CCOpt-eGRPC: considered: 357, tested: 357, violation detected: 2, violation ignored (due to small violation): 2, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/15 12:50:52    812s]           
[12/15 12:50:52    812s]           PRO Statistics: Fix DRVs (cell sizing):
[12/15 12:50:52    812s]           =======================================
[12/15 12:50:52    812s]           
[12/15 12:50:52    812s]           Cell changes by Net Type:
[12/15 12:50:52    812s]           
[12/15 12:50:52    812s]           -------------------------------------------------------------------------------------------------
[12/15 12:50:52    812s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/15 12:50:52    812s]           -------------------------------------------------------------------------------------------------
[12/15 12:50:52    812s]           top                0            0           0            0                    0                0
[12/15 12:50:52    812s]           trunk              0            0           0            0                    0                0
[12/15 12:50:52    812s]           leaf               0            0           0            0                    0                0
[12/15 12:50:52    812s]           -------------------------------------------------------------------------------------------------
[12/15 12:50:52    812s]           Total              0            0           0            0                    0                0
[12/15 12:50:52    812s]           -------------------------------------------------------------------------------------------------
[12/15 12:50:52    812s]           
[12/15 12:50:52    812s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/15 12:50:52    812s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/15 12:50:52    812s]           
[12/15 12:50:52    812s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/15 12:50:52    812s]             cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:50:52    812s]             misc counts      : r=4, pp=2
[12/15 12:50:52    812s]             cell areas       : b=3592.800um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3634.800um^2
[12/15 12:50:52    812s]             cell capacitance : b=2.243pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.028pF, total=2.286pF
[12/15 12:50:52    812s]             sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:50:52    812s]             wire capacitance : top=0.000pF, trunk=1.477pF, leaf=13.398pF, total=14.874pF
[12/15 12:50:52    812s]             wire lengths     : top=0.000um, trunk=13232.090um, leaf=118552.355um, total=131784.445um
[12/15 12:50:52    812s]             hp wire lengths  : top=0.000um, trunk=9402.600um, leaf=31581.800um, total=40984.400um
[12/15 12:50:52    812s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[12/15 12:50:52    812s]             Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[12/15 12:50:52    812s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/15 12:50:52    812s]             Trunk : target=0.118ns count=39 avg=0.073ns sd=0.030ns min=0.000ns max=0.119ns {14 <= 0.071ns, 13 <= 0.094ns, 10 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/15 12:50:52    812s]             Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.010ns min=0.017ns max=0.119ns {16 <= 0.071ns, 286 <= 0.094ns, 18 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/15 12:50:52    812s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/15 12:50:52    812s]              Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 5 FRICGX11BA10TR: 307 BUFX5BA10TR: 7 
[12/15 12:50:52    812s]              Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:50:52    812s]             NICGs: AND2X11MA10TR: 1 
[12/15 12:50:52    812s]            Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 12:50:52    812s]           Clock DAG hash after 'eGRPC Fixing DRVs': 7708890315661479912 11858348232138883218
[12/15 12:50:53    812s]           Clock DAG hash after 'eGRPC Fixing DRVs': 7708890315661479912 11858348232138883218
[12/15 12:50:53    812s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/15 12:50:53    812s]             skew_group my_clk/mode: insertion delay [min=0.396, max=0.451], skew [0.056 vs 0.058]
[12/15 12:50:53    812s]                 min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:50:53    812s]                 max path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__411_/CK
[12/15 12:50:53    812s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/15 12:50:53    812s]             skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.142, max=0.193], skew [0.050 vs 0.058]
[12/15 12:50:53    812s]             skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.142, max=0.193], skew [0.050 vs 0.058]
[12/15 12:50:53    812s]             skew_group my_clk/mode: insertion delay [min=0.396, max=0.451], skew [0.056 vs 0.058]
[12/15 12:50:53    812s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:50:53    812s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.7 real=0:00:00.9)
[12/15 12:50:53    812s]         
[12/15 12:50:53    812s]         Slew Diagnostics: After DRV fixing
[12/15 12:50:53    812s]         ==================================
[12/15 12:50:53    812s]         
[12/15 12:50:53    812s]         Global Causes:
[12/15 12:50:53    812s]         
[12/15 12:50:53    812s]         -------------------------------------
[12/15 12:50:53    812s]         Cause
[12/15 12:50:53    812s]         -------------------------------------
[12/15 12:50:53    812s]         DRV fixing with buffering is disabled
[12/15 12:50:53    812s]         -------------------------------------
[12/15 12:50:53    812s]         
[12/15 12:50:53    812s]         Top 5 overslews:
[12/15 12:50:53    812s]         
[12/15 12:50:53    812s]         -----------------------------------------------------------------------------------------------------
[12/15 12:50:53    812s]         Overslew    Causes                                      Driving Pin
[12/15 12:50:53    812s]         -----------------------------------------------------------------------------------------------------
[12/15 12:50:53    812s]         0.001ns     Violation below threshold for DRV sizing    mmu_storage_controller/qspi_controller/U155/Y
[12/15 12:50:53    812s]         0.001ns     Violation below threshold for DRV sizing    mmu_storage_controller/qspi_controller/U34/Y
[12/15 12:50:53    812s]         -----------------------------------------------------------------------------------------------------
[12/15 12:50:53    812s]         
[12/15 12:50:53    812s]         Slew diagnostics counts from the 2 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/15 12:50:53    812s]         
[12/15 12:50:53    812s]         ------------------------------------------------------
[12/15 12:50:53    812s]         Cause                                       Occurences
[12/15 12:50:53    812s]         ------------------------------------------------------
[12/15 12:50:53    812s]         Violation below threshold for DRV sizing        2
[12/15 12:50:53    812s]         ------------------------------------------------------
[12/15 12:50:53    812s]         
[12/15 12:50:53    812s]         Violation diagnostics counts from the 2 nodes that have violations:
[12/15 12:50:53    812s]         
[12/15 12:50:53    812s]         ------------------------------------------------------
[12/15 12:50:53    812s]         Cause                                       Occurences
[12/15 12:50:53    812s]         ------------------------------------------------------
[12/15 12:50:53    812s]         Violation below threshold for DRV sizing        2
[12/15 12:50:53    812s]         ------------------------------------------------------
[12/15 12:50:53    812s]         
[12/15 12:50:53    812s]         Reconnecting optimized routes...
[12/15 12:50:53    812s]         Reset timing graph...
[12/15 12:50:53    812s] Ignoring AAE DB Resetting ...
[12/15 12:50:53    812s]         Reset timing graph done.
[12/15 12:50:53    812s]         Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.3)
[12/15 12:50:53    812s]         Violation analysis...
[12/15 12:50:53    812s] End AAE Lib Interpolated Model. (MEM=2939.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 12:50:53    813s]         Violation analysis done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/15 12:50:53    813s]         Moving clock insts towards fanout...
[12/15 12:50:53    813s]         Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=1, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
[12/15 12:50:53    813s]         Moving clock insts towards fanout done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 12:50:53    813s]         Clock instances to consider for cloning: 0
[12/15 12:50:53    813s]         Reset timing graph...
[12/15 12:50:53    813s] Ignoring AAE DB Resetting ...
[12/15 12:50:53    813s]         Reset timing graph done.
[12/15 12:50:53    813s]         Set dirty flag on 1 instances, 2 nets
[12/15 12:50:53    813s] End AAE Lib Interpolated Model. (MEM=2939.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 12:50:54    813s]         Clock DAG stats before routing clock trees:
[12/15 12:50:54    813s]           cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:50:54    813s]           misc counts      : r=4, pp=2
[12/15 12:50:54    813s]           cell areas       : b=3592.800um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3634.800um^2
[12/15 12:50:54    813s]           cell capacitance : b=2.243pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.028pF, total=2.286pF
[12/15 12:50:54    813s]           sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:50:54    813s]           wire capacitance : top=0.000pF, trunk=1.477pF, leaf=13.398pF, total=14.874pF
[12/15 12:50:54    813s]           wire lengths     : top=0.000um, trunk=13232.090um, leaf=118552.355um, total=131784.445um
[12/15 12:50:54    813s]           hp wire lengths  : top=0.000um, trunk=9402.600um, leaf=31581.800um, total=40984.400um
[12/15 12:50:54    813s]         Clock DAG net violations before routing clock trees:
[12/15 12:50:54    813s]           Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[12/15 12:50:54    813s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/15 12:50:54    813s]           Trunk : target=0.118ns count=39 avg=0.073ns sd=0.030ns min=0.000ns max=0.119ns {14 <= 0.071ns, 13 <= 0.094ns, 10 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/15 12:50:54    813s]           Leaf  : target=0.118ns count=321 avg=0.088ns sd=0.010ns min=0.017ns max=0.119ns {16 <= 0.071ns, 286 <= 0.094ns, 18 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/15 12:50:54    813s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/15 12:50:54    813s]            Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 5 FRICGX11BA10TR: 307 BUFX5BA10TR: 7 
[12/15 12:50:54    813s]            Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:50:54    813s]           NICGs: AND2X11MA10TR: 1 
[12/15 12:50:54    813s]          Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 12:50:54    813s]         Clock DAG hash before routing clock trees: 7708890315661479912 11858348232138883218
[12/15 12:50:54    813s]         Clock DAG hash before routing clock trees: 7708890315661479912 11858348232138883218
[12/15 12:50:54    813s]         Primary reporting skew groups before routing clock trees:
[12/15 12:50:54    813s]           skew_group my_clk/mode: insertion delay [min=0.396, max=0.451, avg=0.430, sd=0.010], skew [0.056 vs 0.058], 100% {0.396, 0.451} (wid=0.139 ws=0.062) (gid=0.353 gs=0.060)
[12/15 12:50:54    813s]               min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:50:54    813s]               max path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__411_/CK
[12/15 12:50:54    813s]         Skew group summary before routing clock trees:
[12/15 12:50:54    813s]           skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.142, max=0.193, avg=0.161, sd=0.024], skew [0.050 vs 0.058], 100% {0.142, 0.193} (wid=0.077 ws=0.011) (gid=0.115 gs=0.050)
[12/15 12:50:54    813s]           skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.142, max=0.193, avg=0.168, sd=0.028], skew [0.050 vs 0.058], 100% {0.142, 0.193} (wid=0.077 ws=0.000) (gid=0.115 gs=0.050)
[12/15 12:50:54    813s]           skew_group my_clk/mode: insertion delay [min=0.396, max=0.451, avg=0.430, sd=0.010], skew [0.056 vs 0.058], 100% {0.396, 0.451} (wid=0.139 ws=0.062) (gid=0.353 gs=0.060)
[12/15 12:50:54    813s]       eGRPC done.
[12/15 12:50:54    813s]     Calling post conditioning for eGRPC done.
[12/15 12:50:54    813s]   eGR Post Conditioning loop iteration 0 done.
[12/15 12:50:54    813s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/15 12:50:54    813s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/15 12:50:54    813s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2948.6M, EPOCH TIME: 1671130254.770316
[12/15 12:50:54    814s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.033, REAL:0.035, MEM:2762.6M, EPOCH TIME: 1671130254.805497
[12/15 12:50:54    814s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 12:50:54    814s]   Leaving CCOpt scope - ClockRefiner...
[12/15 12:50:54    814s]   Assigned high priority to 0 instances.
[12/15 12:50:54    814s]   Soft fixed 353 clock instances.
[12/15 12:50:54    814s]   Performing Single Pass Refine Place.
[12/15 12:50:54    814s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/15 12:50:54    814s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2753.1M, EPOCH TIME: 1671130254.855501
[12/15 12:50:54    814s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2753.1M, EPOCH TIME: 1671130254.855633
[12/15 12:50:54    814s] z: 2, totalTracks: 1
[12/15 12:50:54    814s] z: 4, totalTracks: 1
[12/15 12:50:54    814s] z: 6, totalTracks: 1
[12/15 12:50:54    814s] z: 8, totalTracks: 1
[12/15 12:50:54    814s] #spOpts: VtWidth mergeVia=F 
[12/15 12:50:54    814s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2753.1M, EPOCH TIME: 1671130254.967250
[12/15 12:50:54    814s] Info: 353 insts are soft-fixed.
[12/15 12:50:55    814s] 
[12/15 12:50:55    814s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:50:55    814s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.098, REAL:0.099, MEM:2753.1M, EPOCH TIME: 1671130255.066399
[12/15 12:50:55    814s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2753.1MB).
[12/15 12:50:55    814s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.238, REAL:0.254, MEM:2753.1M, EPOCH TIME: 1671130255.109705
[12/15 12:50:55    814s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.238, REAL:0.254, MEM:2753.1M, EPOCH TIME: 1671130255.109740
[12/15 12:50:55    814s] TDRefine: refinePlace mode is spiral
[12/15 12:50:55    814s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.602034.6
[12/15 12:50:55    814s] OPERPROF: Starting RefinePlace at level 1, MEM:2753.1M, EPOCH TIME: 1671130255.109807
[12/15 12:50:55    814s] *** Starting refinePlace (0:13:34 mem=2753.1M) ***
[12/15 12:50:55    814s] Total net bbox length = 2.334e+06 (1.197e+06 1.137e+06) (ext = 4.144e+03)
[12/15 12:50:55    814s] 
[12/15 12:50:55    814s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:50:55    814s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/15 12:50:55    814s] Info: 353 insts are soft-fixed.
[12/15 12:50:55    814s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:50:55    814s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:50:55    814s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:50:55    814s] (I)      Default power domain name = toplevel_498
[12/15 12:50:55    814s] .Default power domain name = toplevel_498
[12/15 12:50:55    814s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2753.1M, EPOCH TIME: 1671130255.407895
[12/15 12:50:55    814s] Starting refinePlace ...
[12/15 12:50:55    814s] Default power domain name = toplevel_498
[12/15 12:50:55    814s] .One DDP V2 for no tweak run.
[12/15 12:50:55    814s] Default power domain name = toplevel_498
[12/15 12:50:55    814s] .** Cut row section cpu time 0:00:00.0.
[12/15 12:50:55    815s]    Spread Effort: high, standalone mode, useDDP on.
[12/15 12:50:56    815s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=2753.1MB) @(0:13:35 - 0:13:36).
[12/15 12:50:56    815s] Move report: preRPlace moves 2258 insts, mean move: 1.35 um, max move: 8.80 um 
[12/15 12:50:56    815s] 	Max move on inst (vproc_top_genblk3_icache_way0/rline_o_reg_107_): (532.40, 782.00) --> (527.60, 778.00)
[12/15 12:50:56    815s] 	Length: 31 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: EDFFQX0P5MA10TR
[12/15 12:50:56    815s] wireLenOptFixPriorityInst 30604 inst fixed
[12/15 12:50:57    816s] 
[12/15 12:50:57    816s] Running Spiral MT with 4 threads  fetchWidth=441 
[12/15 12:50:58    818s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/15 12:50:58    818s] [CPU] RefinePlace/Spiral (cpu=0:00:00.7, real=0:00:00.0)
[12/15 12:50:58    818s] [CPU] RefinePlace/Commit (cpu=0:00:01.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/15 12:50:58    818s] [CPU] RefinePlace/Legalization (cpu=0:00:02.4, real=0:00:02.0, mem=2754.1MB) @(0:13:36 - 0:13:38).
[12/15 12:50:58    818s] Move report: Detail placement moves 2258 insts, mean move: 1.35 um, max move: 8.80 um 
[12/15 12:50:58    818s] 	Max move on inst (vproc_top_genblk3_icache_way0/rline_o_reg_107_): (532.40, 782.00) --> (527.60, 778.00)
[12/15 12:50:58    818s] 	Runtime: CPU: 0:00:03.6 REAL: 0:00:03.0 MEM: 2754.1MB
[12/15 12:50:58    818s] Statistics of distance of Instance movement in refine placement:
[12/15 12:50:58    818s]   maximum (X+Y) =         8.80 um
[12/15 12:50:58    818s]   inst (vproc_top_genblk3_icache_way0/rline_o_reg_107_) with max move: (532.4, 782) -> (527.6, 778)
[12/15 12:50:58    818s]   mean    (X+Y) =         1.35 um
[12/15 12:50:58    818s] Summary Report:
[12/15 12:50:58    818s] Instances move: 2258 (out of 114940 movable)
[12/15 12:50:58    818s] Instances flipped: 0
[12/15 12:50:58    818s] Mean displacement: 1.35 um
[12/15 12:50:58    818s] Max displacement: 8.80 um (Instance: vproc_top_genblk3_icache_way0/rline_o_reg_107_) (532.4, 782) -> (527.6, 778)
[12/15 12:50:58    818s] 	Length: 31 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: EDFFQX0P5MA10TR
[12/15 12:50:58    818s] Total instances moved : 2258
[12/15 12:50:58    818s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.661, REAL:3.436, MEM:2754.1M, EPOCH TIME: 1671130258.843995
[12/15 12:50:58    818s] Total net bbox length = 2.336e+06 (1.198e+06 1.138e+06) (ext = 4.144e+03)
[12/15 12:50:58    818s] Runtime: CPU: 0:00:03.9 REAL: 0:00:03.0 MEM: 2754.1MB
[12/15 12:50:58    818s] [CPU] RefinePlace/total (cpu=0:00:03.9, real=0:00:03.0, mem=2754.1MB) @(0:13:34 - 0:13:38).
[12/15 12:50:58    818s] *** Finished refinePlace (0:13:38 mem=2754.1M) ***
[12/15 12:50:58    818s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.602034.6
[12/15 12:50:58    818s] OPERPROF: Finished RefinePlace at level 1, CPU:4.002, REAL:3.823, MEM:2754.1M, EPOCH TIME: 1671130258.932874
[12/15 12:50:58    818s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2754.1M, EPOCH TIME: 1671130258.932937
[12/15 12:50:58    818s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.023, REAL:0.025, MEM:2716.1M, EPOCH TIME: 1671130258.957905
[12/15 12:50:58    818s]   ClockRefiner summary
[12/15 12:50:58    818s]   All clock instances: Moved 581, flipped 137 and cell swapped 0 (out of a total of 30961).
[12/15 12:50:58    818s]   The largest move was 8.8 um for vproc_top_genblk3_icache_way0/rline_o_reg_107_.
[12/15 12:50:58    818s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 356).
[12/15 12:50:58    818s]   Clock sinks: Moved 581, flipped 137 and cell swapped 0 (out of a total of 30605).
[12/15 12:50:58    818s]   The largest move was 8.8 um for vproc_top_genblk3_icache_way0/rline_o_reg_107_.
[12/15 12:50:58    818s]   Restoring pStatusCts on 353 clock instances.
[12/15 12:50:58    818s]   Revert refine place priority changes on 0 instances.
[12/15 12:50:58    818s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.3 real=0:00:04.2)
[12/15 12:50:58    818s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:18.0 real=0:00:19.7)
[12/15 12:50:58    818s]   CCOpt::Phase::Routing...
[12/15 12:50:59    818s]   Clock implementation routing...
[12/15 12:50:59    818s]     Leaving CCOpt scope - Routing Tools...
[12/15 12:50:59    818s] Net route status summary:
[12/15 12:50:59    818s]   Clock:       357 (unrouted=0, trialRouted=0, noStatus=0, routed=357, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 12:50:59    818s]   Non-clock: 123747 (unrouted=5968, trialRouted=117779, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5965, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 12:51:00    819s]     Routing using eGR in eGR->NR Step...
[12/15 12:51:00    819s]       Early Global Route - eGR->Nr High Frequency step...
[12/15 12:51:00    819s] (ccopt eGR): There are 357 nets for routing of which 357 have one or more fixed wires.
[12/15 12:51:00    819s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/15 12:51:00    819s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/15 12:51:00    819s] (ccopt eGR): Start to route 357 all nets
[12/15 12:51:00    819s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/15 12:51:00    819s] Started Early Global Route kernel ( Curr Mem: 2718.72 MB )
[12/15 12:51:00    819s] (I)      ==================== Layers =====================
[12/15 12:51:00    819s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:51:00    819s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/15 12:51:00    819s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:51:00    819s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/15 12:51:00    819s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/15 12:51:00    819s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/15 12:51:00    819s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/15 12:51:00    819s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/15 12:51:00    819s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/15 12:51:00    819s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/15 12:51:00    819s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/15 12:51:00    819s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/15 12:51:00    819s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/15 12:51:00    819s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/15 12:51:00    819s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/15 12:51:00    819s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/15 12:51:00    819s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/15 12:51:00    819s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/15 12:51:00    819s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/15 12:51:00    819s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/15 12:51:00    819s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:51:00    819s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/15 12:51:00    819s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/15 12:51:00    819s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/15 12:51:00    819s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/15 12:51:00    819s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/15 12:51:00    819s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:51:00    819s] (I)      Started Import and model ( Curr Mem: 2718.72 MB )
[12/15 12:51:00    819s] (I)      Default power domain name = toplevel_498
[12/15 12:51:00    819s] .== Non-default Options ==
[12/15 12:51:00    820s] (I)      Clean congestion better                            : true
[12/15 12:51:00    820s] (I)      Estimate vias on DPT layer                         : true
[12/15 12:51:00    820s] (I)      Clean congestion layer assignment rounds           : 3
[12/15 12:51:00    820s] (I)      Layer constraints as soft constraints              : true
[12/15 12:51:00    820s] (I)      Soft top layer                                     : true
[12/15 12:51:00    820s] (I)      Skip prospective layer relax nets                  : true
[12/15 12:51:00    820s] (I)      Better NDR handling                                : true
[12/15 12:51:00    820s] (I)      Improved NDR modeling in LA                        : true
[12/15 12:51:00    820s] (I)      Routing cost fix for NDR handling                  : true
[12/15 12:51:00    820s] (I)      Update initial WL after Phase 1a                   : true
[12/15 12:51:00    820s] (I)      Block tracks for preroutes                         : true
[12/15 12:51:00    820s] (I)      Assign IRoute by net group key                     : true
[12/15 12:51:00    820s] (I)      Block unroutable channels                          : true
[12/15 12:51:00    820s] (I)      Block unroutable channels 3D                       : true
[12/15 12:51:00    820s] (I)      Bound layer relaxed segment wl                     : true
[12/15 12:51:00    820s] (I)      Blocked pin reach length threshold                 : 2
[12/15 12:51:00    820s] (I)      Check blockage within NDR space in TA              : true
[12/15 12:51:00    820s] (I)      Skip must join for term with via pillar            : true
[12/15 12:51:00    820s] (I)      Model find APA for IO pin                          : true
[12/15 12:51:00    820s] (I)      On pin location for off pin term                   : true
[12/15 12:51:00    820s] (I)      Handle EOL spacing                                 : true
[12/15 12:51:00    820s] (I)      Merge PG vias by gap                               : true
[12/15 12:51:00    820s] (I)      Maximum routing layer                              : 6
[12/15 12:51:00    820s] (I)      Route selected nets only                           : true
[12/15 12:51:00    820s] (I)      Refine MST                                         : true
[12/15 12:51:00    820s] (I)      Honor PRL                                          : true
[12/15 12:51:00    820s] (I)      Strong congestion aware                            : true
[12/15 12:51:00    820s] (I)      Improved initial location for IRoutes              : true
[12/15 12:51:00    820s] (I)      Multi panel TA                                     : true
[12/15 12:51:00    820s] (I)      Penalize wire overlap                              : true
[12/15 12:51:00    820s] (I)      Expand small instance blockage                     : true
[12/15 12:51:00    820s] (I)      Reduce via in TA                                   : true
[12/15 12:51:00    820s] (I)      SS-aware routing                                   : true
[12/15 12:51:00    820s] (I)      Improve tree edge sharing                          : true
[12/15 12:51:00    820s] (I)      Improve 2D via estimation                          : true
[12/15 12:51:00    820s] (I)      Refine Steiner tree                                : true
[12/15 12:51:00    820s] (I)      Build spine tree                                   : true
[12/15 12:51:00    820s] (I)      Model pass through capacity                        : true
[12/15 12:51:00    820s] (I)      Extend blockages by a half GCell                   : true
[12/15 12:51:00    820s] (I)      Consider pin shapes                                : true
[12/15 12:51:00    820s] (I)      Consider pin shapes for all nodes                  : true
[12/15 12:51:00    820s] (I)      Consider NR APA                                    : true
[12/15 12:51:00    820s] (I)      Consider IO pin shape                              : true
[12/15 12:51:00    820s] (I)      Fix pin connection bug                             : true
[12/15 12:51:00    820s] (I)      Consider layer RC for local wires                  : true
[12/15 12:51:00    820s] (I)      LA-aware pin escape length                         : 2
[12/15 12:51:00    820s] (I)      Connect multiple ports                             : true
[12/15 12:51:00    820s] (I)      Split for must join                                : true
[12/15 12:51:00    820s] (I)      Number of threads                                  : 4
[12/15 12:51:00    820s] (I)      Routing effort level                               : 10000
[12/15 12:51:00    820s] (I)      Prefer layer length threshold                      : 8
[12/15 12:51:00    820s] (I)      Overflow penalty cost                              : 10
[12/15 12:51:00    820s] (I)      A-star cost                                        : 0.300000
[12/15 12:51:00    820s] (I)      Misalignment cost                                  : 10.000000
[12/15 12:51:00    820s] (I)      Threshold for short IRoute                         : 6
[12/15 12:51:00    820s] (I)      Via cost during post routing                       : 1.000000
[12/15 12:51:00    820s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/15 12:51:00    820s] (I)      Source-to-sink ratio                               : 0.300000
[12/15 12:51:00    820s] (I)      Scenic ratio bound                                 : 3.000000
[12/15 12:51:00    820s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/15 12:51:00    820s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/15 12:51:00    820s] (I)      PG-aware similar topology routing                  : true
[12/15 12:51:00    820s] (I)      Maze routing via cost fix                          : true
[12/15 12:51:00    820s] (I)      Apply PRL on PG terms                              : true
[12/15 12:51:00    820s] (I)      Apply PRL on obs objects                           : true
[12/15 12:51:00    820s] (I)      Handle range-type spacing rules                    : true
[12/15 12:51:00    820s] (I)      PG gap threshold multiplier                        : 10.000000
[12/15 12:51:00    820s] (I)      Parallel spacing query fix                         : true
[12/15 12:51:00    820s] (I)      Force source to root IR                            : true
[12/15 12:51:00    820s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/15 12:51:00    820s] (I)      Do not relax to DPT layer                          : true
[12/15 12:51:00    820s] (I)      No DPT in post routing                             : true
[12/15 12:51:00    820s] (I)      Modeling PG via merging fix                        : true
[12/15 12:51:00    820s] (I)      Shield aware TA                                    : true
[12/15 12:51:00    820s] (I)      Strong shield aware TA                             : true
[12/15 12:51:00    820s] (I)      Overflow calculation fix in LA                     : true
[12/15 12:51:00    820s] (I)      Post routing fix                                   : true
[12/15 12:51:00    820s] (I)      Strong post routing                                : true
[12/15 12:51:00    820s] (I)      Access via pillar from top                         : true
[12/15 12:51:00    820s] (I)      NDR via pillar fix                                 : true
[12/15 12:51:00    820s] (I)      Violation on path threshold                        : 1
[12/15 12:51:00    820s] (I)      Pass through capacity modeling                     : true
[12/15 12:51:00    820s] (I)      Select the non-relaxed segments in post routing stage : true
[12/15 12:51:00    820s] (I)      Select term pin box for io pin                     : true
[12/15 12:51:00    820s] (I)      Penalize NDR sharing                               : true
[12/15 12:51:00    820s] (I)      Enable special modeling                            : false
[12/15 12:51:00    820s] (I)      Keep fixed segments                                : true
[12/15 12:51:00    820s] (I)      Reorder net groups by key                          : true
[12/15 12:51:00    820s] (I)      Increase net scenic ratio                          : true
[12/15 12:51:00    820s] (I)      Method to set GCell size                           : row
[12/15 12:51:00    820s] (I)      Connect multiple ports and must join fix           : true
[12/15 12:51:00    820s] (I)      Avoid high resistance layers                       : true
[12/15 12:51:00    820s] (I)      Model find APA for IO pin fix                      : true
[12/15 12:51:00    820s] (I)      Avoid connecting non-metal layers                  : true
[12/15 12:51:00    820s] (I)      Use track pitch for NDR                            : true
[12/15 12:51:00    820s] (I)      Enable layer relax to lower layer                  : true
[12/15 12:51:00    820s] (I)      Enable layer relax to upper layer                  : true
[12/15 12:51:00    820s] (I)      Top layer relaxation fix                           : true
[12/15 12:51:00    820s] (I)      Counted 10662 PG shapes. We will not process PG shapes layer by layer.
[12/15 12:51:00    820s] (I)      Use row-based GCell size
[12/15 12:51:00    820s] (I)      Use row-based GCell align
[12/15 12:51:00    820s] (I)      layer 0 area = 168000
[12/15 12:51:00    820s] (I)      layer 1 area = 208000
[12/15 12:51:00    820s] (I)      layer 2 area = 208000
[12/15 12:51:00    820s] (I)      layer 3 area = 208000
[12/15 12:51:00    820s] (I)      layer 4 area = 208000
[12/15 12:51:00    820s] (I)      layer 5 area = 208000
[12/15 12:51:00    820s] (I)      GCell unit size   : 4000
[12/15 12:51:00    820s] (I)      GCell multiplier  : 1
[12/15 12:51:00    820s] (I)      GCell row height  : 4000
[12/15 12:51:00    820s] (I)      Actual row height : 4000
[12/15 12:51:00    820s] (I)      GCell align ref   : 300000 300000
[12/15 12:51:00    820s] [NR-eGR] Track table information for default rule: 
[12/15 12:51:00    820s] [NR-eGR] M1 has no routable track
[12/15 12:51:00    820s] [NR-eGR] M2 has single uniform track structure
[12/15 12:51:00    820s] [NR-eGR] M3 has single uniform track structure
[12/15 12:51:00    820s] [NR-eGR] M4 has single uniform track structure
[12/15 12:51:00    820s] [NR-eGR] M5 has single uniform track structure
[12/15 12:51:00    820s] [NR-eGR] M6 has single uniform track structure
[12/15 12:51:00    820s] (I)      =============== Default via ================
[12/15 12:51:00    820s] (I)      +---+------------------+-------------------+
[12/15 12:51:00    820s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/15 12:51:00    820s] (I)      +---+------------------+-------------------+
[12/15 12:51:00    820s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/15 12:51:00    820s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/15 12:51:00    820s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/15 12:51:00    820s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/15 12:51:00    820s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/15 12:51:00    820s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/15 12:51:00    820s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/15 12:51:00    820s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/15 12:51:00    820s] (I)      +---+------------------+-------------------+
[12/15 12:51:01    820s] [NR-eGR] Read 15372 PG shapes
[12/15 12:51:01    820s] [NR-eGR] Read 0 clock shapes
[12/15 12:51:01    820s] [NR-eGR] Read 0 other shapes
[12/15 12:51:01    820s] [NR-eGR] #Routing Blockages  : 0
[12/15 12:51:01    820s] [NR-eGR] #Instance Blockages : 0
[12/15 12:51:01    820s] [NR-eGR] #PG Blockages       : 15372
[12/15 12:51:01    820s] [NR-eGR] #Halo Blockages     : 0
[12/15 12:51:01    820s] [NR-eGR] #Boundary Blockages : 0
[12/15 12:51:01    820s] [NR-eGR] #Clock Blockages    : 0
[12/15 12:51:01    820s] [NR-eGR] #Other Blockages    : 0
[12/15 12:51:01    820s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 12:51:01    820s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/15 12:51:01    820s] [NR-eGR] Read 118139 nets ( ignored 117782 )
[12/15 12:51:01    820s] [NR-eGR] Connected 0 must-join pins/ports
[12/15 12:51:01    820s] (I)      early_global_route_priority property id does not exist.
[12/15 12:51:01    820s] (I)      Read Num Blocks=20508  Num Prerouted Wires=0  Num CS=0
[12/15 12:51:01    820s] (I)      Layer 1 (V) : #blockages 12 : #preroutes 0
[12/15 12:51:01    820s] (I)      Layer 2 (H) : #blockages 12780 : #preroutes 0
[12/15 12:51:01    820s] (I)      Layer 3 (V) : #blockages 12 : #preroutes 0
[12/15 12:51:01    820s] (I)      Layer 4 (H) : #blockages 7704 : #preroutes 0
[12/15 12:51:01    820s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/15 12:51:01    820s] (I)      Moved 2 terms for better access 
[12/15 12:51:01    820s] (I)      Number of ignored nets                =      0
[12/15 12:51:01    820s] (I)      Number of connected nets              =      0
[12/15 12:51:01    820s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/15 12:51:01    820s] (I)      Number of clock nets                  =    357.  Ignored: No
[12/15 12:51:01    820s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 12:51:01    820s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 12:51:01    820s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 12:51:01    820s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 12:51:01    820s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 12:51:01    820s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/15 12:51:01    820s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/15 12:51:01    820s] [NR-eGR] There are 357 clock nets ( 357 with NDR ).
[12/15 12:51:01    820s] (I)      Ndr track 0 does not exist
[12/15 12:51:01    820s] (I)      Ndr track 0 does not exist
[12/15 12:51:01    820s] (I)      ---------------------Grid Graph Info--------------------
[12/15 12:51:01    820s] (I)      Routing area        : (0, 0) - (2300000, 2300000)
[12/15 12:51:01    820s] (I)      Core area           : (300000, 300000) - (2000000, 2000000)
[12/15 12:51:01    820s] (I)      Site width          :   400  (dbu)
[12/15 12:51:01    820s] (I)      Row height          :  4000  (dbu)
[12/15 12:51:01    820s] (I)      GCell row height    :  4000  (dbu)
[12/15 12:51:01    820s] (I)      GCell width         :  4000  (dbu)
[12/15 12:51:01    820s] (I)      GCell height        :  4000  (dbu)
[12/15 12:51:01    820s] (I)      Grid                :   575   575     6
[12/15 12:51:01    820s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/15 12:51:01    820s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/15 12:51:01    820s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/15 12:51:01    820s] (I)      Default wire width  :   180   200   200   200   200   200
[12/15 12:51:01    820s] (I)      Default wire space  :   180   200   200   200   200   200
[12/15 12:51:01    820s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/15 12:51:01    820s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/15 12:51:01    820s] (I)      First track coord   :     0   200   200   200   200   200
[12/15 12:51:01    820s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/15 12:51:01    820s] (I)      Total num of tracks :     0  5750  5750  5750  5750  5750
[12/15 12:51:01    820s] (I)      Num of masks        :     1     1     1     1     1     1
[12/15 12:51:01    820s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/15 12:51:01    820s] (I)      --------------------------------------------------------
[12/15 12:51:01    820s] 
[12/15 12:51:01    820s] [NR-eGR] ============ Routing rule table ============
[12/15 12:51:01    820s] [NR-eGR] Rule id: 0  Nets: 357
[12/15 12:51:01    820s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/15 12:51:01    820s] (I)                    Layer    2    3    4    5    6 
[12/15 12:51:01    820s] (I)                    Pitch  800  800  800  800  800 
[12/15 12:51:01    820s] (I)             #Used tracks    2    2    2    2    2 
[12/15 12:51:01    820s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 12:51:01    820s] [NR-eGR] Rule id: 1  Nets: 0
[12/15 12:51:01    820s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/15 12:51:01    820s] (I)                    Layer    2    3    4    5    6 
[12/15 12:51:01    820s] (I)                    Pitch  400  400  400  400  400 
[12/15 12:51:01    820s] (I)             #Used tracks    1    1    1    1    1 
[12/15 12:51:01    820s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 12:51:01    820s] [NR-eGR] ========================================
[12/15 12:51:01    820s] [NR-eGR] 
[12/15 12:51:01    820s] (I)      =============== Blocked Tracks ===============
[12/15 12:51:01    820s] (I)      +-------+---------+----------+---------------+
[12/15 12:51:01    820s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 12:51:01    820s] (I)      +-------+---------+----------+---------------+
[12/15 12:51:01    820s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 12:51:01    820s] (I)      |     2 | 3306250 |    32802 |         0.99% |
[12/15 12:51:01    820s] (I)      |     3 | 3306250 |    15336 |         0.46% |
[12/15 12:51:01    820s] (I)      |     4 | 3306250 |    32802 |         0.99% |
[12/15 12:51:01    820s] (I)      |     5 | 3306250 |    76554 |         2.32% |
[12/15 12:51:01    820s] (I)      |     6 | 3306250 |        0 |         0.00% |
[12/15 12:51:01    820s] (I)      +-------+---------+----------+---------------+
[12/15 12:51:01    820s] (I)      Finished Import and model ( CPU: 1.02 sec, Real: 1.16 sec, Curr Mem: 2795.24 MB )
[12/15 12:51:01    820s] (I)      Reset routing kernel
[12/15 12:51:01    820s] (I)      Started Global Routing ( Curr Mem: 2795.24 MB )
[12/15 12:51:01    820s] (I)      totalPins=31325  totalGlobalPin=31324 (100.00%)
[12/15 12:51:01    820s] (I)      total 2D Cap : 6567008 = (3293468 H, 3273540 V)
[12/15 12:51:01    820s] [NR-eGR] Layer group 1: route 357 net(s) in layer range [3, 4]
[12/15 12:51:01    820s] (I)      
[12/15 12:51:01    820s] (I)      ============  Phase 1a Route ============
[12/15 12:51:01    820s] (I)      Usage: 63107 = (29559 H, 33548 V) = (0.90% H, 1.02% V) = (5.912e+04um H, 6.710e+04um V)
[12/15 12:51:01    820s] (I)      
[12/15 12:51:01    820s] (I)      ============  Phase 1b Route ============
[12/15 12:51:01    820s] (I)      Usage: 63107 = (29559 H, 33548 V) = (0.90% H, 1.02% V) = (5.912e+04um H, 6.710e+04um V)
[12/15 12:51:01    820s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.262140e+05um
[12/15 12:51:01    820s] (I)      
[12/15 12:51:01    820s] (I)      ============  Phase 1c Route ============
[12/15 12:51:01    820s] (I)      Usage: 63107 = (29559 H, 33548 V) = (0.90% H, 1.02% V) = (5.912e+04um H, 6.710e+04um V)
[12/15 12:51:01    820s] (I)      
[12/15 12:51:01    820s] (I)      ============  Phase 1d Route ============
[12/15 12:51:01    820s] (I)      Usage: 63107 = (29559 H, 33548 V) = (0.90% H, 1.02% V) = (5.912e+04um H, 6.710e+04um V)
[12/15 12:51:01    820s] (I)      
[12/15 12:51:01    820s] (I)      ============  Phase 1e Route ============
[12/15 12:51:01    820s] (I)      Usage: 63107 = (29559 H, 33548 V) = (0.90% H, 1.02% V) = (5.912e+04um H, 6.710e+04um V)
[12/15 12:51:01    820s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.262140e+05um
[12/15 12:51:01    820s] (I)      
[12/15 12:51:01    820s] (I)      ============  Phase 1f Route ============
[12/15 12:51:01    820s] (I)      Usage: 63107 = (29559 H, 33548 V) = (0.90% H, 1.02% V) = (5.912e+04um H, 6.710e+04um V)
[12/15 12:51:01    820s] (I)      
[12/15 12:51:01    820s] (I)      ============  Phase 1g Route ============
[12/15 12:51:01    820s] (I)      Usage: 62639 = (29544 H, 33095 V) = (0.90% H, 1.01% V) = (5.909e+04um H, 6.619e+04um V)
[12/15 12:51:01    820s] (I)      #Nets         : 357
[12/15 12:51:01    820s] (I)      #Relaxed nets : 85
[12/15 12:51:01    820s] (I)      Wire length   : 47614
[12/15 12:51:01    820s] [NR-eGR] Create a new net group with 85 nets and layer range [3, 6]
[12/15 12:51:01    820s] (I)      
[12/15 12:51:01    820s] (I)      ============  Phase 1h Route ============
[12/15 12:51:01    820s] (I)      Usage: 61203 = (28972 H, 32231 V) = (0.88% H, 0.98% V) = (5.794e+04um H, 6.446e+04um V)
[12/15 12:51:02    821s] (I)      total 2D Cap : 13139093 = (6559303 H, 6579790 V)
[12/15 12:51:02    821s] [NR-eGR] Layer group 2: route 85 net(s) in layer range [3, 6]
[12/15 12:51:02    821s] (I)      
[12/15 12:51:02    821s] (I)      ============  Phase 1a Route ============
[12/15 12:51:02    821s] (I)      Usage: 76599 = (36044 H, 40555 V) = (0.55% H, 0.62% V) = (7.209e+04um H, 8.111e+04um V)
[12/15 12:51:02    821s] (I)      
[12/15 12:51:02    821s] (I)      ============  Phase 1b Route ============
[12/15 12:51:02    821s] (I)      Usage: 76599 = (36044 H, 40555 V) = (0.55% H, 0.62% V) = (7.209e+04um H, 8.111e+04um V)
[12/15 12:51:02    821s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.531980e+05um
[12/15 12:51:02    821s] (I)      
[12/15 12:51:02    821s] (I)      ============  Phase 1c Route ============
[12/15 12:51:02    821s] (I)      Usage: 76599 = (36044 H, 40555 V) = (0.55% H, 0.62% V) = (7.209e+04um H, 8.111e+04um V)
[12/15 12:51:02    821s] (I)      
[12/15 12:51:02    821s] (I)      ============  Phase 1d Route ============
[12/15 12:51:02    821s] (I)      Usage: 76599 = (36044 H, 40555 V) = (0.55% H, 0.62% V) = (7.209e+04um H, 8.111e+04um V)
[12/15 12:51:02    821s] (I)      
[12/15 12:51:02    821s] (I)      ============  Phase 1e Route ============
[12/15 12:51:02    821s] (I)      Usage: 76599 = (36044 H, 40555 V) = (0.55% H, 0.62% V) = (7.209e+04um H, 8.111e+04um V)
[12/15 12:51:02    821s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.531980e+05um
[12/15 12:51:02    821s] (I)      
[12/15 12:51:02    821s] (I)      ============  Phase 1f Route ============
[12/15 12:51:02    821s] (I)      Usage: 76599 = (36044 H, 40555 V) = (0.55% H, 0.62% V) = (7.209e+04um H, 8.111e+04um V)
[12/15 12:51:02    821s] (I)      
[12/15 12:51:02    821s] (I)      ============  Phase 1g Route ============
[12/15 12:51:02    821s] (I)      Usage: 76229 = (35901 H, 40328 V) = (0.55% H, 0.61% V) = (7.180e+04um H, 8.066e+04um V)
[12/15 12:51:02    821s] (I)      #Nets         : 85
[12/15 12:51:02    821s] (I)      #Relaxed nets : 77
[12/15 12:51:02    821s] (I)      Wire length   : 1412
[12/15 12:51:02    821s] [NR-eGR] Create a new net group with 77 nets and layer range [2, 6]
[12/15 12:51:02    821s] (I)      
[12/15 12:51:02    821s] (I)      ============  Phase 1h Route ============
[12/15 12:51:02    821s] (I)      Usage: 76228 = (35900 H, 40328 V) = (0.55% H, 0.61% V) = (7.180e+04um H, 8.066e+04um V)
[12/15 12:51:02    821s] (I)      total 2D Cap : 16412647 = (6559303 H, 9853344 V)
[12/15 12:51:02    821s] [NR-eGR] Layer group 3: route 77 net(s) in layer range [2, 6]
[12/15 12:51:02    821s] (I)      
[12/15 12:51:02    821s] (I)      ============  Phase 1a Route ============
[12/15 12:51:02    821s] (I)      Usage: 103899 = (48799 H, 55100 V) = (0.74% H, 0.56% V) = (9.760e+04um H, 1.102e+05um V)
[12/15 12:51:02    821s] (I)      
[12/15 12:51:02    821s] (I)      ============  Phase 1b Route ============
[12/15 12:51:02    821s] (I)      Usage: 103899 = (48799 H, 55100 V) = (0.74% H, 0.56% V) = (9.760e+04um H, 1.102e+05um V)
[12/15 12:51:02    821s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.077980e+05um
[12/15 12:51:02    821s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/15 12:51:02    821s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/15 12:51:02    821s] (I)      
[12/15 12:51:02    821s] (I)      ============  Phase 1c Route ============
[12/15 12:51:02    821s] (I)      Usage: 103899 = (48799 H, 55100 V) = (0.74% H, 0.56% V) = (9.760e+04um H, 1.102e+05um V)
[12/15 12:51:02    821s] (I)      
[12/15 12:51:02    821s] (I)      ============  Phase 1d Route ============
[12/15 12:51:02    821s] (I)      Usage: 103899 = (48799 H, 55100 V) = (0.74% H, 0.56% V) = (9.760e+04um H, 1.102e+05um V)
[12/15 12:51:02    821s] (I)      
[12/15 12:51:02    821s] (I)      ============  Phase 1e Route ============
[12/15 12:51:02    821s] (I)      Usage: 103899 = (48799 H, 55100 V) = (0.74% H, 0.56% V) = (9.760e+04um H, 1.102e+05um V)
[12/15 12:51:02    821s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.077980e+05um
[12/15 12:51:02    821s] (I)      
[12/15 12:51:02    821s] (I)      ============  Phase 1f Route ============
[12/15 12:51:02    821s] (I)      Usage: 103899 = (48799 H, 55100 V) = (0.74% H, 0.56% V) = (9.760e+04um H, 1.102e+05um V)
[12/15 12:51:02    821s] (I)      
[12/15 12:51:02    821s] (I)      ============  Phase 1g Route ============
[12/15 12:51:02    821s] (I)      Usage: 103873 = (48776 H, 55097 V) = (0.74% H, 0.56% V) = (9.755e+04um H, 1.102e+05um V)
[12/15 12:51:02    821s] (I)      
[12/15 12:51:02    821s] (I)      ============  Phase 1h Route ============
[12/15 12:51:02    821s] (I)      Usage: 103875 = (48778 H, 55097 V) = (0.74% H, 0.56% V) = (9.756e+04um H, 1.102e+05um V)
[12/15 12:51:02    821s] (I)      
[12/15 12:51:02    821s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/15 12:51:02    821s] [NR-eGR]                        OverCon            
[12/15 12:51:02    821s] [NR-eGR]                         #Gcell     %Gcell
[12/15 12:51:02    821s] [NR-eGR]        Layer             (1-0)    OverCon
[12/15 12:51:02    821s] [NR-eGR] ----------------------------------------------
[12/15 12:51:02    821s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/15 12:51:02    821s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/15 12:51:02    821s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/15 12:51:02    821s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/15 12:51:02    821s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/15 12:51:02    821s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/15 12:51:02    821s] [NR-eGR] ----------------------------------------------
[12/15 12:51:02    821s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/15 12:51:02    821s] [NR-eGR] 
[12/15 12:51:02    821s] (I)      Finished Global Routing ( CPU: 0.80 sec, Real: 1.02 sec, Curr Mem: 2795.24 MB )
[12/15 12:51:02    821s] (I)      total 2D Cap : 16418619 = (6565261 H, 9853358 V)
[12/15 12:51:02    821s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/15 12:51:02    821s] (I)      ============= Track Assignment ============
[12/15 12:51:02    821s] (I)      Started Track Assignment (4T) ( Curr Mem: 2795.24 MB )
[12/15 12:51:02    821s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/15 12:51:02    821s] (I)      Run Multi-thread track assignment
[12/15 12:51:02    821s] (I)      Finished Track Assignment (4T) ( CPU: 0.42 sec, Real: 0.41 sec, Curr Mem: 2795.24 MB )
[12/15 12:51:02    821s] (I)      Started Export ( Curr Mem: 2795.24 MB )
[12/15 12:51:03    821s] [NR-eGR]             Length (um)     Vias 
[12/15 12:51:03    821s] [NR-eGR] ---------------------------------
[12/15 12:51:03    821s] [NR-eGR]  M1  (1H)             0   459060 
[12/15 12:51:03    821s] [NR-eGR]  M2  (2V)        926199   671338 
[12/15 12:51:03    821s] [NR-eGR]  M3  (3H)       1173161    82612 
[12/15 12:51:03    821s] [NR-eGR]  M4  (4V)        556931    27862 
[12/15 12:51:03    821s] [NR-eGR]  M5  (5H)        377974     1824 
[12/15 12:51:03    821s] [NR-eGR]  M6  (6V)         48074        0 
[12/15 12:51:03    821s] [NR-eGR]  M7  (7H)             0        0 
[12/15 12:51:03    821s] [NR-eGR]  M8  (8V)             0        0 
[12/15 12:51:03    821s] [NR-eGR]  M9  (9H)             0        0 
[12/15 12:51:03    821s] [NR-eGR] ---------------------------------
[12/15 12:51:03    821s] [NR-eGR]      Total      3082338  1242696 
[12/15 12:51:03    821s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:51:03    821s] [NR-eGR] Total half perimeter of net bounding box: 2335882um
[12/15 12:51:03    821s] [NR-eGR] Total length: 3082338um, number of vias: 1242696
[12/15 12:51:03    821s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:51:03    821s] [NR-eGR] Total eGR-routed clock nets wire length: 131957um, number of vias: 80801
[12/15 12:51:03    821s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:51:03    822s] [NR-eGR] Report for selected net(s) only.
[12/15 12:51:03    822s] [NR-eGR]             Length (um)   Vias 
[12/15 12:51:03    822s] [NR-eGR] -------------------------------
[12/15 12:51:03    822s] [NR-eGR]  M1  (1H)             0  31323 
[12/15 12:51:03    822s] [NR-eGR]  M2  (2V)         32309  35441 
[12/15 12:51:03    822s] [NR-eGR]  M3  (3H)         63713  13977 
[12/15 12:51:03    822s] [NR-eGR]  M4  (4V)         35752     60 
[12/15 12:51:03    822s] [NR-eGR]  M5  (5H)           183      0 
[12/15 12:51:03    822s] [NR-eGR]  M6  (6V)             0      0 
[12/15 12:51:03    822s] [NR-eGR]  M7  (7H)             0      0 
[12/15 12:51:03    822s] [NR-eGR]  M8  (8V)             0      0 
[12/15 12:51:03    822s] [NR-eGR]  M9  (9H)             0      0 
[12/15 12:51:03    822s] [NR-eGR] -------------------------------
[12/15 12:51:03    822s] [NR-eGR]      Total       131957  80801 
[12/15 12:51:03    822s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:51:03    822s] [NR-eGR] Total half perimeter of net bounding box: 41694um
[12/15 12:51:03    822s] [NR-eGR] Total length: 131957um, number of vias: 80801
[12/15 12:51:03    822s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:51:03    822s] [NR-eGR] Total routed clock nets wire length: 131957um, number of vias: 80801
[12/15 12:51:03    822s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:51:03    822s] (I)      Finished Export ( CPU: 0.55 sec, Real: 0.57 sec, Curr Mem: 2795.24 MB )
[12/15 12:51:03    822s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.88 sec, Real: 3.33 sec, Curr Mem: 2795.24 MB )
[12/15 12:51:03    822s] (I)      ===================================== Runtime Summary =====================================
[12/15 12:51:03    822s] (I)       Step                                        %       Start      Finish      Real       CPU 
[12/15 12:51:03    822s] (I)      -------------------------------------------------------------------------------------------
[12/15 12:51:03    822s] (I)       Early Global Route kernel             100.00%  369.41 sec  372.75 sec  3.33 sec  2.88 sec 
[12/15 12:51:03    822s] (I)       +-Import and model                     34.85%  369.42 sec  370.58 sec  1.16 sec  1.02 sec 
[12/15 12:51:03    822s] (I)       | +-Create place DB                    22.32%  369.42 sec  370.16 sec  0.74 sec  0.65 sec 
[12/15 12:51:03    822s] (I)       | | +-Import place data                22.31%  369.42 sec  370.16 sec  0.74 sec  0.65 sec 
[12/15 12:51:03    822s] (I)       | | | +-Read instances and placement    7.88%  369.42 sec  369.68 sec  0.26 sec  0.19 sec 
[12/15 12:51:03    822s] (I)       | | | +-Read nets                      14.40%  369.68 sec  370.16 sec  0.48 sec  0.45 sec 
[12/15 12:51:03    822s] (I)       | +-Create route DB                    11.22%  370.16 sec  370.53 sec  0.37 sec  0.34 sec 
[12/15 12:51:03    822s] (I)       | | +-Import route data (4T)           11.19%  370.16 sec  370.53 sec  0.37 sec  0.34 sec 
[12/15 12:51:03    822s] (I)       | | | +-Read blockages ( Layer 2-6 )    0.98%  370.17 sec  370.20 sec  0.03 sec  0.03 sec 
[12/15 12:51:03    822s] (I)       | | | | +-Read routing blockages        0.00%  370.17 sec  370.17 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | | | +-Read instance blockages       0.81%  370.17 sec  370.19 sec  0.03 sec  0.03 sec 
[12/15 12:51:03    822s] (I)       | | | | +-Read PG blockages             0.14%  370.19 sec  370.20 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | | | +-Read clock blockages          0.00%  370.20 sec  370.20 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | | | +-Read other blockages          0.00%  370.20 sec  370.20 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | | | +-Read boundary cut boxes       0.00%  370.20 sec  370.20 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | | +-Read blackboxes                 0.00%  370.20 sec  370.20 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | | +-Read prerouted                  1.39%  370.20 sec  370.25 sec  0.05 sec  0.04 sec 
[12/15 12:51:03    822s] (I)       | | | +-Read unlegalized nets           1.41%  370.25 sec  370.29 sec  0.05 sec  0.03 sec 
[12/15 12:51:03    822s] (I)       | | | +-Read nets                       0.16%  370.29 sec  370.30 sec  0.01 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | | +-Set up via pillars              0.00%  370.31 sec  370.31 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | | +-Initialize 3D grid graph        0.29%  370.31 sec  370.32 sec  0.01 sec  0.01 sec 
[12/15 12:51:03    822s] (I)       | | | +-Model blockage capacity         6.18%  370.32 sec  370.52 sec  0.21 sec  0.19 sec 
[12/15 12:51:03    822s] (I)       | | | | +-Initialize 3D capacity        5.81%  370.32 sec  370.51 sec  0.19 sec  0.18 sec 
[12/15 12:51:03    822s] (I)       | | | +-Move terms for access (4T)      0.34%  370.52 sec  370.53 sec  0.01 sec  0.01 sec 
[12/15 12:51:03    822s] (I)       | +-Read aux data                       0.00%  370.53 sec  370.53 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | +-Others data preparation             0.05%  370.53 sec  370.54 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | +-Create route kernel                 0.39%  370.54 sec  370.55 sec  0.01 sec  0.01 sec 
[12/15 12:51:03    822s] (I)       +-Global Routing                       30.66%  370.58 sec  371.60 sec  1.02 sec  0.80 sec 
[12/15 12:51:03    822s] (I)       | +-Initialization                      0.18%  370.58 sec  370.58 sec  0.01 sec  0.01 sec 
[12/15 12:51:03    822s] (I)       | +-Net group 1                        15.85%  370.58 sec  371.11 sec  0.53 sec  0.52 sec 
[12/15 12:51:03    822s] (I)       | | +-Generate topology (4T)            4.50%  370.58 sec  370.74 sec  0.15 sec  0.24 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1a                          0.90%  370.76 sec  370.79 sec  0.03 sec  0.02 sec 
[12/15 12:51:03    822s] (I)       | | | +-Pattern routing (4T)            0.55%  370.77 sec  370.79 sec  0.02 sec  0.01 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1b                          0.41%  370.79 sec  370.81 sec  0.01 sec  0.01 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1c                          0.00%  370.81 sec  370.81 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1d                          0.00%  370.81 sec  370.81 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1e                          0.05%  370.81 sec  370.81 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | | +-Route legalization              0.00%  370.81 sec  370.81 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1f                          0.00%  370.81 sec  370.81 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1g                          3.37%  370.81 sec  370.92 sec  0.11 sec  0.08 sec 
[12/15 12:51:03    822s] (I)       | | | +-Post Routing                    3.36%  370.81 sec  370.92 sec  0.11 sec  0.08 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1h                          3.69%  370.94 sec  371.06 sec  0.12 sec  0.08 sec 
[12/15 12:51:03    822s] (I)       | | | +-Post Routing                    3.68%  370.94 sec  371.06 sec  0.12 sec  0.08 sec 
[12/15 12:51:03    822s] (I)       | | +-Layer assignment (4T)             1.50%  371.06 sec  371.11 sec  0.05 sec  0.04 sec 
[12/15 12:51:03    822s] (I)       | +-Net group 2                         5.94%  371.11 sec  371.31 sec  0.20 sec  0.14 sec 
[12/15 12:51:03    822s] (I)       | | +-Generate topology (4T)            1.52%  371.11 sec  371.16 sec  0.05 sec  0.07 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1a                          1.17%  371.22 sec  371.26 sec  0.04 sec  0.01 sec 
[12/15 12:51:03    822s] (I)       | | | +-Pattern routing (4T)            0.98%  371.22 sec  371.26 sec  0.03 sec  0.01 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1b                          0.14%  371.26 sec  371.26 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1c                          0.00%  371.26 sec  371.26 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1d                          0.00%  371.26 sec  371.26 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1e                          0.05%  371.26 sec  371.26 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | | +-Route legalization              0.00%  371.26 sec  371.26 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1f                          0.00%  371.26 sec  371.26 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1g                          0.63%  371.26 sec  371.28 sec  0.02 sec  0.02 sec 
[12/15 12:51:03    822s] (I)       | | | +-Post Routing                    0.62%  371.26 sec  371.28 sec  0.02 sec  0.02 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1h                          0.10%  371.30 sec  371.30 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | | +-Post Routing                    0.10%  371.30 sec  371.30 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | +-Layer assignment (4T)             0.38%  371.30 sec  371.31 sec  0.01 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | +-Net group 3                         7.58%  371.31 sec  371.56 sec  0.25 sec  0.11 sec 
[12/15 12:51:03    822s] (I)       | | +-Generate topology (4T)            0.15%  371.31 sec  371.32 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1a                          0.40%  371.43 sec  371.44 sec  0.01 sec  0.01 sec 
[12/15 12:51:03    822s] (I)       | | | +-Pattern routing (4T)            0.28%  371.43 sec  371.44 sec  0.01 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | | +-Add via demand to 2D            0.09%  371.44 sec  371.44 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1b                          0.14%  371.44 sec  371.45 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1c                          0.00%  371.45 sec  371.45 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1d                          0.00%  371.45 sec  371.45 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1e                          0.05%  371.45 sec  371.46 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | | +-Route legalization              0.00%  371.45 sec  371.45 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1f                          0.00%  371.46 sec  371.46 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1g                          0.08%  371.46 sec  371.46 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | | +-Post Routing                    0.08%  371.46 sec  371.46 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | +-Phase 1h                          0.08%  371.46 sec  371.46 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | | +-Post Routing                    0.07%  371.46 sec  371.46 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | | +-Layer assignment (4T)             1.87%  371.50 sec  371.56 sec  0.06 sec  0.02 sec 
[12/15 12:51:03    822s] (I)       +-Export 3D cong map                    5.02%  371.60 sec  371.77 sec  0.17 sec  0.08 sec 
[12/15 12:51:03    822s] (I)       | +-Export 2D cong map                  0.88%  371.74 sec  371.77 sec  0.03 sec  0.01 sec 
[12/15 12:51:03    822s] (I)       +-Extract Global 3D Wires               0.03%  371.77 sec  371.77 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       +-Track Assignment (4T)                12.16%  371.77 sec  372.18 sec  0.41 sec  0.42 sec 
[12/15 12:51:03    822s] (I)       | +-Initialization                      0.00%  371.77 sec  371.77 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       | +-Track Assignment Kernel            12.15%  371.77 sec  372.17 sec  0.41 sec  0.42 sec 
[12/15 12:51:03    822s] (I)       | +-Free Memory                         0.00%  372.18 sec  372.18 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       +-Export                               17.00%  372.18 sec  372.74 sec  0.57 sec  0.55 sec 
[12/15 12:51:03    822s] (I)       | +-Export DB wires                     1.41%  372.18 sec  372.22 sec  0.05 sec  0.04 sec 
[12/15 12:51:03    822s] (I)       | | +-Export all nets (4T)              0.87%  372.18 sec  372.21 sec  0.03 sec  0.04 sec 
[12/15 12:51:03    822s] (I)       | | +-Set wire vias (4T)                0.51%  372.21 sec  372.22 sec  0.02 sec  0.01 sec 
[12/15 12:51:03    822s] (I)       | +-Report wirelength                   8.96%  372.22 sec  372.52 sec  0.30 sec  0.22 sec 
[12/15 12:51:03    822s] (I)       | +-Update net boxes                    6.61%  372.52 sec  372.74 sec  0.22 sec  0.28 sec 
[12/15 12:51:03    822s] (I)       | +-Update timing                       0.00%  372.74 sec  372.74 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)       +-Postprocess design                    0.01%  372.74 sec  372.74 sec  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)      ==================== Summary by functions =====================
[12/15 12:51:03    822s] (I)       Lv  Step                                %      Real       CPU 
[12/15 12:51:03    822s] (I)      ---------------------------------------------------------------
[12/15 12:51:03    822s] (I)        0  Early Global Route kernel     100.00%  3.33 sec  2.88 sec 
[12/15 12:51:03    822s] (I)        1  Import and model               34.85%  1.16 sec  1.02 sec 
[12/15 12:51:03    822s] (I)        1  Global Routing                 30.66%  1.02 sec  0.80 sec 
[12/15 12:51:03    822s] (I)        1  Export                         17.00%  0.57 sec  0.55 sec 
[12/15 12:51:03    822s] (I)        1  Track Assignment (4T)          12.16%  0.41 sec  0.42 sec 
[12/15 12:51:03    822s] (I)        1  Export 3D cong map              5.02%  0.17 sec  0.08 sec 
[12/15 12:51:03    822s] (I)        1  Extract Global 3D Wires         0.03%  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)        1  Postprocess design              0.01%  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)        2  Create place DB                22.32%  0.74 sec  0.65 sec 
[12/15 12:51:03    822s] (I)        2  Net group 1                    15.85%  0.53 sec  0.52 sec 
[12/15 12:51:03    822s] (I)        2  Track Assignment Kernel        12.15%  0.41 sec  0.42 sec 
[12/15 12:51:03    822s] (I)        2  Create route DB                11.22%  0.37 sec  0.34 sec 
[12/15 12:51:03    822s] (I)        2  Report wirelength               8.96%  0.30 sec  0.22 sec 
[12/15 12:51:03    822s] (I)        2  Net group 3                     7.58%  0.25 sec  0.11 sec 
[12/15 12:51:03    822s] (I)        2  Update net boxes                6.61%  0.22 sec  0.28 sec 
[12/15 12:51:03    822s] (I)        2  Net group 2                     5.94%  0.20 sec  0.14 sec 
[12/15 12:51:03    822s] (I)        2  Export DB wires                 1.41%  0.05 sec  0.04 sec 
[12/15 12:51:03    822s] (I)        2  Export 2D cong map              0.88%  0.03 sec  0.01 sec 
[12/15 12:51:03    822s] (I)        2  Create route kernel             0.39%  0.01 sec  0.01 sec 
[12/15 12:51:03    822s] (I)        2  Initialization                  0.18%  0.01 sec  0.01 sec 
[12/15 12:51:03    822s] (I)        2  Others data preparation         0.05%  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)        3  Import place data              22.31%  0.74 sec  0.65 sec 
[12/15 12:51:03    822s] (I)        3  Import route data (4T)         11.19%  0.37 sec  0.34 sec 
[12/15 12:51:03    822s] (I)        3  Generate topology (4T)          6.16%  0.21 sec  0.31 sec 
[12/15 12:51:03    822s] (I)        3  Phase 1g                        4.08%  0.14 sec  0.10 sec 
[12/15 12:51:03    822s] (I)        3  Phase 1h                        3.88%  0.13 sec  0.09 sec 
[12/15 12:51:03    822s] (I)        3  Layer assignment (4T)           3.75%  0.13 sec  0.07 sec 
[12/15 12:51:03    822s] (I)        3  Phase 1a                        2.47%  0.08 sec  0.04 sec 
[12/15 12:51:03    822s] (I)        3  Export all nets (4T)            0.87%  0.03 sec  0.04 sec 
[12/15 12:51:03    822s] (I)        3  Phase 1b                        0.70%  0.02 sec  0.02 sec 
[12/15 12:51:03    822s] (I)        3  Set wire vias (4T)              0.51%  0.02 sec  0.01 sec 
[12/15 12:51:03    822s] (I)        3  Phase 1e                        0.16%  0.01 sec  0.01 sec 
[12/15 12:51:03    822s] (I)        3  Phase 1c                        0.00%  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)        3  Phase 1f                        0.00%  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)        3  Phase 1d                        0.00%  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)        4  Read nets                      14.56%  0.49 sec  0.45 sec 
[12/15 12:51:03    822s] (I)        4  Post Routing                    7.91%  0.26 sec  0.19 sec 
[12/15 12:51:03    822s] (I)        4  Read instances and placement    7.88%  0.26 sec  0.19 sec 
[12/15 12:51:03    822s] (I)        4  Model blockage capacity         6.18%  0.21 sec  0.19 sec 
[12/15 12:51:03    822s] (I)        4  Pattern routing (4T)            1.81%  0.06 sec  0.02 sec 
[12/15 12:51:03    822s] (I)        4  Read unlegalized nets           1.41%  0.05 sec  0.03 sec 
[12/15 12:51:03    822s] (I)        4  Read prerouted                  1.39%  0.05 sec  0.04 sec 
[12/15 12:51:03    822s] (I)        4  Read blockages ( Layer 2-6 )    0.98%  0.03 sec  0.03 sec 
[12/15 12:51:03    822s] (I)        4  Move terms for access (4T)      0.34%  0.01 sec  0.01 sec 
[12/15 12:51:03    822s] (I)        4  Initialize 3D grid graph        0.29%  0.01 sec  0.01 sec 
[12/15 12:51:03    822s] (I)        4  Add via demand to 2D            0.09%  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)        4  Read blackboxes                 0.00%  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)        5  Initialize 3D capacity          5.81%  0.19 sec  0.18 sec 
[12/15 12:51:03    822s] (I)        5  Read instance blockages         0.81%  0.03 sec  0.03 sec 
[12/15 12:51:03    822s] (I)        5  Read PG blockages               0.14%  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)        5  Read clock blockages            0.00%  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)        5  Read other blockages            0.00%  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/15 12:51:03    822s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/15 12:51:03    822s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/15 12:51:03    822s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/15 12:51:03    822s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:03.2 real=0:00:03.8)
[12/15 12:51:03    822s]     Routing using eGR in eGR->NR Step done.
[12/15 12:51:03    822s]     Routing using NR in eGR->NR Step...
[12/15 12:51:03    822s] 
[12/15 12:51:03    822s] CCOPT: Preparing to route 357 clock nets with NanoRoute.
[12/15 12:51:03    822s]   All net are default rule.
[12/15 12:51:03    822s]   Preferred NanoRoute mode settings: Current
[12/15 12:51:03    822s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/15 12:51:03    822s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/15 12:51:03    822s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/15 12:51:03    822s]       Clock detailed routing...
[12/15 12:51:03    822s]         NanoRoute...
[12/15 12:51:03    822s] % Begin globalDetailRoute (date=12/15 12:51:03, mem=2345.9M)
[12/15 12:51:03    822s] 
[12/15 12:51:03    822s] globalDetailRoute
[12/15 12:51:03    822s] 
[12/15 12:51:03    822s] #Start globalDetailRoute on Thu Dec 15 12:51:03 2022
[12/15 12:51:03    822s] #
[12/15 12:51:04    822s] ### Time Record (globalDetailRoute) is installed.
[12/15 12:51:04    822s] ### Time Record (Pre Callback) is installed.
[12/15 12:51:04    822s] ### Time Record (Pre Callback) is uninstalled.
[12/15 12:51:04    822s] ### Time Record (DB Import) is installed.
[12/15 12:51:04    822s] ### Time Record (Timing Data Generation) is installed.
[12/15 12:51:04    822s] ### Time Record (Timing Data Generation) is uninstalled.
[12/15 12:51:04    823s] ### Net info: total nets: 124104
[12/15 12:51:04    823s] ### Net info: dirty nets: 0
[12/15 12:51:04    823s] ### Net info: marked as disconnected nets: 0
[12/15 12:51:05    824s] #num needed restored net=0
[12/15 12:51:05    824s] #need_extraction net=0 (total=124104)
[12/15 12:51:05    824s] ### Net info: fully routed nets: 357
[12/15 12:51:05    824s] ### Net info: trivial (< 2 pins) nets: 5965
[12/15 12:51:05    824s] ### Net info: unrouted nets: 117782
[12/15 12:51:05    824s] ### Net info: re-extraction nets: 0
[12/15 12:51:05    824s] ### Net info: selected nets: 357
[12/15 12:51:05    824s] ### Net info: ignored nets: 0
[12/15 12:51:05    824s] ### Net info: skip routing nets: 0
[12/15 12:51:05    824s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/15 12:51:05    824s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/15 12:51:06    825s] ### import design signature (23): route=125340994 fixed_route=518722747 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1612752971 dirty_area=0 del_dirty_area=0 cell=1990260215 placement=413669805 pin_access=1 inst_pattern=1
[12/15 12:51:06    825s] ### Time Record (DB Import) is uninstalled.
[12/15 12:51:06    825s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[12/15 12:51:06    825s] #Wire/Via statistics before line assignment ...
[12/15 12:51:06    825s] #Total number of nets with non-default rule or having extra spacing = 357
[12/15 12:51:06    825s] #Total wire length = 131957 um.
[12/15 12:51:06    825s] #Total half perimeter of net bounding box = 42008 um.
[12/15 12:51:06    825s] #Total wire length on LAYER M1 = 0 um.
[12/15 12:51:06    825s] #Total wire length on LAYER M2 = 32309 um.
[12/15 12:51:06    825s] #Total wire length on LAYER M3 = 63713 um.
[12/15 12:51:06    825s] #Total wire length on LAYER M4 = 35752 um.
[12/15 12:51:06    825s] #Total wire length on LAYER M5 = 183 um.
[12/15 12:51:06    825s] #Total wire length on LAYER M6 = 0 um.
[12/15 12:51:06    825s] #Total wire length on LAYER M7 = 0 um.
[12/15 12:51:06    825s] #Total wire length on LAYER M8 = 0 um.
[12/15 12:51:06    825s] #Total wire length on LAYER M9 = 0 um.
[12/15 12:51:06    825s] #Total number of vias = 80801
[12/15 12:51:06    825s] #Up-Via Summary (total 80801):
[12/15 12:51:06    825s] #           
[12/15 12:51:06    825s] #-----------------------
[12/15 12:51:06    825s] # M1              31323
[12/15 12:51:06    825s] # M2              35441
[12/15 12:51:06    825s] # M3              13977
[12/15 12:51:06    825s] # M4                 60
[12/15 12:51:06    825s] #-----------------------
[12/15 12:51:06    825s] #                 80801 
[12/15 12:51:06    825s] #
[12/15 12:51:06    825s] ### Time Record (Data Preparation) is installed.
[12/15 12:51:06    825s] #Start routing data preparation on Thu Dec 15 12:51:06 2022
[12/15 12:51:06    825s] #
[12/15 12:51:06    825s] #Minimum voltage of a net in the design = 0.000.
[12/15 12:51:06    825s] #Maximum voltage of a net in the design = 1.100.
[12/15 12:51:06    825s] #Voltage range [0.000 - 1.100] has 124102 nets.
[12/15 12:51:06    825s] #Voltage range [0.900 - 1.100] has 1 net.
[12/15 12:51:06    825s] #Voltage range [0.000 - 0.000] has 1 net.
[12/15 12:51:06    825s] ### Time Record (Cell Pin Access) is installed.
[12/15 12:51:07    825s] #Initial pin access analysis.
[12/15 12:51:10    832s] #Detail pin access analysis.
[12/15 12:51:10    832s] ### Time Record (Cell Pin Access) is uninstalled.
[12/15 12:51:11    834s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/15 12:51:11    834s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 12:51:11    834s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 12:51:11    834s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 12:51:11    834s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 12:51:11    834s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 12:51:11    834s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 12:51:11    834s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/15 12:51:11    834s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/15 12:51:12    834s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2394.42 (MB), peak = 2617.86 (MB)
[12/15 12:51:12    834s] #Regenerating Ggrids automatically.
[12/15 12:51:12    834s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/15 12:51:12    834s] #Using automatically generated G-grids.
[12/15 12:51:13    835s] #Done routing data preparation.
[12/15 12:51:13    835s] #cpu time = 00:00:10, elapsed time = 00:00:07, memory = 2407.28 (MB), peak = 2617.86 (MB)
[12/15 12:51:13    835s] ### Time Record (Data Preparation) is uninstalled.
[12/15 12:51:13    835s] #Data initialization: cpu:00:00:10, real:00:00:07, mem:2.4 GB, peak:2.6 GB --1.44 [4]--
[12/15 12:51:13    835s] LayerId::1 widthSet size::1
[12/15 12:51:13    835s] LayerId::2 widthSet size::1
[12/15 12:51:13    835s] LayerId::3 widthSet size::1
[12/15 12:51:13    835s] LayerId::4 widthSet size::1
[12/15 12:51:13    835s] LayerId::5 widthSet size::1
[12/15 12:51:13    835s] LayerId::6 widthSet size::1
[12/15 12:51:13    835s] LayerId::7 widthSet size::1
[12/15 12:51:13    835s] LayerId::8 widthSet size::1
[12/15 12:51:13    835s] LayerId::9 widthSet size::1
[12/15 12:51:13    835s] Updating RC grid for preRoute extraction ...
[12/15 12:51:13    835s] eee: pegSigSF::1.070000
[12/15 12:51:13    835s] Initializing multi-corner resistance tables ...
[12/15 12:51:13    835s] eee: l::1 avDens::0.105351 usedTrk::19932.500000 availTrk::189200.000000 sigTrk::19932.500000
[12/15 12:51:13    835s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:51:13    835s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:51:13    835s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:51:13    835s] eee: l::5 avDens::0.000750 usedTrk::26.400000 availTrk::35200.000000 sigTrk::26.400000
[12/15 12:51:13    835s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:51:13    835s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:51:13    835s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:51:13    835s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:51:13    835s] {RT default_rc_corner 0 6 6 0}
[12/15 12:51:13    835s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.849900 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/15 12:51:13    835s] #Successfully loaded pre-route RC model
[12/15 12:51:13    835s] #Enabled timing driven Line Assignment.
[12/15 12:51:13    835s] ### Time Record (Line Assignment) is installed.
[12/15 12:51:13    835s] #
[12/15 12:51:13    835s] #Begin Line Assignment ...
[12/15 12:51:13    835s] #
[12/15 12:51:13    835s] #Begin build data ...
[12/15 12:51:14    835s] #
[12/15 12:51:14    835s] #Distribution of nets:
[12/15 12:51:14    835s] #     5963 ( 0         pin),      2 ( 1         pin),  71090 ( 2         pin),
[12/15 12:51:14    835s] #    32388 ( 3         pin),   3795 ( 4         pin),   1447 ( 5         pin),
[12/15 12:51:14    835s] #      876 ( 6         pin),    442 ( 7         pin),    341 ( 8         pin),
[12/15 12:51:14    835s] #     1992 ( 9         pin),   2833 (10-19      pin),    549 (20-29      pin),
[12/15 12:51:14    835s] #     1226 (30-39      pin),    249 (40-49      pin),    206 (50-59      pin),
[12/15 12:51:14    835s] #      219 (60-69      pin),    176 (70-79      pin),      1 (80-89      pin),
[12/15 12:51:14    835s] #      106 (90-99      pin),    203 (100-199    pin),      0 (>=2000     pin).
[12/15 12:51:14    835s] #Total: 124104 nets, 357 fully global routed, 357 clocks,
[12/15 12:51:14    835s] #       357 nets have extra space, 357 nets have layer range,
[12/15 12:51:14    835s] #       357 nets have weight, 357 nets have avoid detour,
[12/15 12:51:14    835s] #       357 nets have priority.
[12/15 12:51:14    835s] #
[12/15 12:51:14    835s] #Nets in 1 layer range:
[12/15 12:51:14    835s] #   (M3, M4) :      357 ( 0.3%)
[12/15 12:51:14    835s] #
[12/15 12:51:14    835s] #Nets in 1 priority group:
[12/15 12:51:14    835s] #  clock:      357 ( 0.3%)
[12/15 12:51:14    835s] #
[12/15 12:51:14    835s] #357 nets selected.
[12/15 12:51:14    835s] #
[12/15 12:51:14    836s] #End build data: cpu:00:00:01, real:00:00:01, mem:2.4 GB, peak:2.6 GB --0.80 [4]--
[12/15 12:51:14    836s] #
[12/15 12:51:14    836s] #Net length summary:
[12/15 12:51:14    836s] #Layer   H-Len   V-Len         Total       #Up-Via
[12/15 12:51:14    836s] #-------------------------------------------------
[12/15 12:51:14    836s] #   M1       0       0       0(  0%)   31323( 39%)
[12/15 12:51:14    836s] #   M2       0   32308   32308( 24%)   35441( 44%)
[12/15 12:51:14    836s] #   M3   63712       0   63712( 48%)   13977( 17%)
[12/15 12:51:14    836s] #   M4       0   35752   35752( 27%)      60(  0%)
[12/15 12:51:14    836s] #   M5     183       0     183(  0%)       0(  0%)
[12/15 12:51:14    836s] #   M6       0       0       0(  0%)       0(  0%)
[12/15 12:51:14    836s] #   M7       0       0       0(  0%)       0(  0%)
[12/15 12:51:14    836s] #   M8       0       0       0(  0%)       0(  0%)
[12/15 12:51:14    836s] #   M9       0       0       0(  0%)       0(  0%)
[12/15 12:51:14    836s] #-------------------------------------------------
[12/15 12:51:14    836s] #        63895   68060  131956         80801      
[12/15 12:51:19    841s] ### Top 5 overlap violations ...
[12/15 12:51:19    841s] ###   Net: vproc_top_genblk3_icache_way0/CTS_17
[12/15 12:51:19    841s] ###     M3: (501.18050, 959.05000, 503.49950, 959.15000), length: 2.31900, total: 2.31900
[12/15 12:51:19    841s] ###       CTS_39
[12/15 12:51:19    841s] ###   Net: vproc_top_genblk3_icache_way1/CTS_13
[12/15 12:51:19    841s] ###     M3: (646.30050, 968.85000, 647.61950, 968.95000), length: 1.31900, total: 1.31900
[12/15 12:51:19    841s] ###       vproc_top_genblk3_icache_way1/CTS_13
[12/15 12:51:19    841s] ###   Net: vproc_top_genblk4_vcache/CTS_69
[12/15 12:51:19    841s] ###     M3: (382.90050, 327.05000, 383.69950, 327.15000), length: 0.79900, total: 0.79900
[12/15 12:51:19    841s] ###       CTS_86
[12/15 12:51:19    841s] ###   Net: vproc_top_genblk3_icache_way0/CTS_1
[12/15 12:51:19    841s] ###     M3: (429.30050, 791.05000, 430.09950, 791.15000), length: 0.79900, total: 0.79900
[12/15 12:51:19    841s] ###       vproc_top_genblk3_icache_way0/CTS_1
[12/15 12:51:19    841s] ###   Net: vproc_top_genblk3_icache_way0/CTS_4
[12/15 12:51:19    841s] ###     M3: (430.30050, 691.05000, 431.09950, 691.15000), length: 0.79900, total: 0.79900
[12/15 12:51:19    841s] ###       CTS_26
[12/15 12:51:19    841s] #
[12/15 12:51:19    841s] #Net length and overlap summary:
[12/15 12:51:19    841s] #Layer   H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[12/15 12:51:19    841s] #---------------------------------------------------------------------------------------------
[12/15 12:51:19    841s] #   M1     353       0     353(  0%)   31323( 42%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/15 12:51:19    841s] #   M2       0   35494   35494( 27%)   32195( 43%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/15 12:51:19    841s] #   M3   62601       0   62601( 47%)   11107( 15%)       0(  0%)      0(  0.0%)      7(  0.0%)
[12/15 12:51:19    841s] #   M4       0   33725   33725( 25%)      44(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/15 12:51:19    841s] #   M5     151       0     151(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/15 12:51:19    841s] #   M6       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/15 12:51:19    841s] #   M7       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/15 12:51:19    841s] #   M8       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/15 12:51:19    841s] #   M9       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/15 12:51:19    841s] #---------------------------------------------------------------------------------------------
[12/15 12:51:19    841s] #        63106   69219  132326         74669             0            0              7        
[12/15 12:51:19    841s] #
[12/15 12:51:19    841s] #Line Assignment statistics:
[12/15 12:51:19    841s] #Cpu time = 00:00:05
[12/15 12:51:19    841s] #Elapsed time = 00:00:05
[12/15 12:51:19    841s] #Increased memory = 34.28 (MB)
[12/15 12:51:19    841s] #Total memory = 2509.40 (MB)
[12/15 12:51:19    841s] #Peak memory = 2617.86 (MB)
[12/15 12:51:19    841s] #End Line Assignment: cpu:00:00:06, real:00:00:06, mem:2.5 GB, peak:2.6 GB --1.01 [4]--
[12/15 12:51:19    841s] #
[12/15 12:51:19    841s] #Begin assignment summary ...
[12/15 12:51:19    841s] #
[12/15 12:51:19    841s] #  Total number of segments             = 17604
[12/15 12:51:19    841s] #  Total number of overlap segments     =     0 (  0.0%)
[12/15 12:51:19    841s] #  Total number of assigned segments    = 17604 (100.0%)
[12/15 12:51:19    841s] #  Total number of shifted segments     =   421 (  2.4%)
[12/15 12:51:19    841s] #  Average movement of shifted segments =     6.70 tracks
[12/15 12:51:19    841s] #
[12/15 12:51:19    841s] #  Total number of overlaps             =     0
[12/15 12:51:19    841s] #  Total length of overlaps             =     0 um
[12/15 12:51:19    841s] #
[12/15 12:51:19    841s] #End assignment summary.
[12/15 12:51:19    841s] ### Time Record (Line Assignment) is uninstalled.
[12/15 12:51:19    841s] #Wire/Via statistics after line assignment ...
[12/15 12:51:19    841s] #Total number of nets with non-default rule or having extra spacing = 357
[12/15 12:51:19    841s] #Total wire length = 125641 um.
[12/15 12:51:19    841s] #Total half perimeter of net bounding box = 42008 um.
[12/15 12:51:19    841s] #Total wire length on LAYER M1 = 108 um.
[12/15 12:51:19    841s] #Total wire length on LAYER M2 = 29061 um.
[12/15 12:51:19    841s] #Total wire length on LAYER M3 = 62596 um.
[12/15 12:51:19    841s] #Total wire length on LAYER M4 = 33725 um.
[12/15 12:51:19    841s] #Total wire length on LAYER M5 = 151 um.
[12/15 12:51:19    841s] #Total wire length on LAYER M6 = 0 um.
[12/15 12:51:19    841s] #Total wire length on LAYER M7 = 0 um.
[12/15 12:51:19    841s] #Total wire length on LAYER M8 = 0 um.
[12/15 12:51:19    841s] #Total wire length on LAYER M9 = 0 um.
[12/15 12:51:19    841s] #Total number of vias = 74669
[12/15 12:51:19    841s] #Up-Via Summary (total 74669):
[12/15 12:51:19    841s] #           
[12/15 12:51:19    841s] #-----------------------
[12/15 12:51:19    841s] # M1              31323
[12/15 12:51:19    841s] # M2              32195
[12/15 12:51:19    841s] # M3              11107
[12/15 12:51:19    841s] # M4                 44
[12/15 12:51:19    841s] #-----------------------
[12/15 12:51:19    841s] #                 74669 
[12/15 12:51:19    841s] #
[12/15 12:51:19    841s] #Routing data preparation, pin analysis, line assignment statistics:
[12/15 12:51:19    841s] #Cpu time = 00:00:16
[12/15 12:51:19    841s] #Elapsed time = 00:00:14
[12/15 12:51:19    841s] #Increased memory = 114.64 (MB)
[12/15 12:51:19    841s] #Total memory = 2489.60 (MB)
[12/15 12:51:19    841s] #Peak memory = 2617.86 (MB)
[12/15 12:51:19    841s] #RTESIG:78da8d924f4b033110c53dfb2986b4870a5633f9db3d7811bcaa14f5bac46eba2cee2625
[12/15 12:51:19    841s] #       9b55faed8d4510a54d3c26f965e6bd37339bbfdcad8130bc42badc512a6a84fb35432aa9
[12/15 12:51:19    841s] #       5aa214e29a619d9e9e6fc9f96cfef0f8c4808019c7ae75f5e01b7bb3e9fde60d623774ae
[12/15 12:51:19    841s] #       3ddc10588c31a4d3254ca30d30da18d3e9e2fbbb8618260b8b57effba304720d5bd38f39
[12/15 12:51:19    841s] #       86710a8cc2a273d1b6369ce854fdaed3ec9d19ba0d34766ba63efec1398a9232c993f9e8
[12/15 12:51:19    841s] #       77bef7ed1e7a9f0c7f74a16058e9151033459fb0688333617f94abb82ada46a45f0a92ca
[12/15 12:51:19    841s] #       54ccba69384149550c59725e6ea764d27ea0b2fd945280323f0dd46964e49de7c3429da4
[12/15 12:51:19    841s] #       93311ad798d0649b6aa98138eff2d22a21ca362b4d8b79552bf113456ebf29435085cda4
[12/15 12:51:19    841s] #       ac2aaf384ddb568604fe07ca8670f60981c23dd6
[12/15 12:51:19    841s] #
[12/15 12:51:19    841s] #Skip comparing routing design signature in db-snapshot flow
[12/15 12:51:19    841s] #Using multithreading with 4 threads.
[12/15 12:51:20    841s] ### Time Record (Detail Routing) is installed.
[12/15 12:51:20    842s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/15 12:51:20    842s] #
[12/15 12:51:20    842s] #Start Detail Routing..
[12/15 12:51:20    842s] #start initial detail routing ...
[12/15 12:51:20    842s] ### Design has 124104 dirty nets
[12/15 12:51:32    867s] #    completing 10% with 5 violations
[12/15 12:51:32    867s] #    elapsed time = 00:00:12, memory = 2573.75 (MB)
[12/15 12:51:47    901s] #    completing 20% with 34 violations
[12/15 12:51:47    901s] #    elapsed time = 00:00:27, memory = 2573.25 (MB)
[12/15 12:51:50    906s] #    completing 30% with 40 violations
[12/15 12:51:50    906s] #    elapsed time = 00:00:29, memory = 2572.38 (MB)
[12/15 12:52:01    933s] #    completing 40% with 52 violations
[12/15 12:52:01    933s] #    elapsed time = 00:00:41, memory = 2572.68 (MB)
[12/15 12:52:06    945s] #    completing 50% with 52 violations
[12/15 12:52:06    945s] #    elapsed time = 00:00:46, memory = 2572.07 (MB)
[12/15 12:52:13    964s] #    completing 60% with 46 violations
[12/15 12:52:13    964s] #    elapsed time = 00:00:53, memory = 2573.02 (MB)
[12/15 12:52:23    987s] #    completing 70% with 30 violations
[12/15 12:52:23    987s] #    elapsed time = 00:01:03, memory = 2571.51 (MB)
[12/15 12:52:25    992s] #    completing 80% with 26 violations
[12/15 12:52:25    992s] #    elapsed time = 00:01:04, memory = 2571.00 (MB)
[12/15 12:52:33   1012s] #   Improving pin accessing ...
[12/15 12:52:33   1012s] #    elapsed time = 00:01:12, memory = 2570.71 (MB)
[12/15 12:52:36   1020s] #   Improving pin accessing ...
[12/15 12:52:36   1020s] #    elapsed time = 00:01:16, memory = 2570.73 (MB)
[12/15 12:52:36   1021s] #   number of violations = 0
[12/15 12:52:36   1021s] #cpu time = 00:02:59, elapsed time = 00:01:16, memory = 2487.64 (MB), peak = 2617.86 (MB)
[12/15 12:52:36   1021s] #Complete Detail Routing.
[12/15 12:52:36   1021s] #Total number of nets with non-default rule or having extra spacing = 357
[12/15 12:52:36   1021s] #Total wire length = 140214 um.
[12/15 12:52:36   1021s] #Total half perimeter of net bounding box = 42008 um.
[12/15 12:52:36   1021s] #Total wire length on LAYER M1 = 5 um.
[12/15 12:52:36   1021s] #Total wire length on LAYER M2 = 18647 um.
[12/15 12:52:36   1021s] #Total wire length on LAYER M3 = 75899 um.
[12/15 12:52:36   1021s] #Total wire length on LAYER M4 = 45508 um.
[12/15 12:52:36   1021s] #Total wire length on LAYER M5 = 155 um.
[12/15 12:52:36   1021s] #Total wire length on LAYER M6 = 0 um.
[12/15 12:52:36   1021s] #Total wire length on LAYER M7 = 0 um.
[12/15 12:52:36   1021s] #Total wire length on LAYER M8 = 0 um.
[12/15 12:52:36   1021s] #Total wire length on LAYER M9 = 0 um.
[12/15 12:52:36   1021s] #Total number of vias = 80603
[12/15 12:52:36   1021s] #Up-Via Summary (total 80603):
[12/15 12:52:36   1021s] #           
[12/15 12:52:36   1021s] #-----------------------
[12/15 12:52:36   1021s] # M1              31327
[12/15 12:52:36   1021s] # M2              29684
[12/15 12:52:36   1021s] # M3              19550
[12/15 12:52:36   1021s] # M4                 42
[12/15 12:52:36   1021s] #-----------------------
[12/15 12:52:36   1021s] #                 80603 
[12/15 12:52:36   1021s] #
[12/15 12:52:36   1021s] #Total number of DRC violations = 0
[12/15 12:52:36   1021s] ### Time Record (Detail Routing) is uninstalled.
[12/15 12:52:36   1021s] #Cpu time = 00:03:00
[12/15 12:52:36   1021s] #Elapsed time = 00:01:17
[12/15 12:52:36   1021s] #Increased memory = -1.96 (MB)
[12/15 12:52:36   1021s] #Total memory = 2487.64 (MB)
[12/15 12:52:36   1021s] #Peak memory = 2617.86 (MB)
[12/15 12:52:36   1021s] #Skip updating routing design signature in db-snapshot flow
[12/15 12:52:36   1021s] #detailRoute Statistics:
[12/15 12:52:36   1021s] #Cpu time = 00:03:00
[12/15 12:52:36   1021s] #Elapsed time = 00:01:17
[12/15 12:52:36   1021s] #Increased memory = -1.96 (MB)
[12/15 12:52:36   1021s] #Total memory = 2487.64 (MB)
[12/15 12:52:36   1021s] #Peak memory = 2617.86 (MB)
[12/15 12:52:36   1021s] ### Time Record (DB Export) is installed.
[12/15 12:52:37   1021s] ### export design design signature (28): route=205561040 fixed_route=518722747 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1922080319 dirty_area=0 del_dirty_area=0 cell=1990260215 placement=413669805 pin_access=1762710230 inst_pattern=1
[12/15 12:52:38   1022s] ### Time Record (DB Export) is uninstalled.
[12/15 12:52:38   1022s] ### Time Record (Post Callback) is installed.
[12/15 12:52:38   1022s] ### Time Record (Post Callback) is uninstalled.
[12/15 12:52:38   1022s] #
[12/15 12:52:38   1022s] #globalDetailRoute statistics:
[12/15 12:52:38   1022s] #Cpu time = 00:03:20
[12/15 12:52:38   1022s] #Elapsed time = 00:01:34
[12/15 12:52:38   1022s] #Increased memory = 138.11 (MB)
[12/15 12:52:38   1022s] #Total memory = 2483.98 (MB)
[12/15 12:52:38   1022s] #Peak memory = 2617.86 (MB)
[12/15 12:52:38   1022s] #Number of warnings = 2
[12/15 12:52:38   1022s] #Total number of warnings = 6
[12/15 12:52:38   1022s] #Number of fails = 0
[12/15 12:52:38   1022s] #Total number of fails = 0
[12/15 12:52:38   1022s] #Complete globalDetailRoute on Thu Dec 15 12:52:38 2022
[12/15 12:52:38   1022s] #
[12/15 12:52:38   1023s] ### import design signature (29): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1762710230 inst_pattern=1
[12/15 12:52:38   1023s] ### Time Record (globalDetailRoute) is uninstalled.
[12/15 12:52:38   1023s] ### 
[12/15 12:52:38   1023s] ###   Scalability Statistics
[12/15 12:52:38   1023s] ### 
[12/15 12:52:38   1023s] ### --------------------------------+----------------+----------------+----------------+
[12/15 12:52:38   1023s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/15 12:52:38   1023s] ### --------------------------------+----------------+----------------+----------------+
[12/15 12:52:38   1023s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/15 12:52:38   1023s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/15 12:52:38   1023s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/15 12:52:38   1023s] ###   DB Import                     |        00:00:02|        00:00:02|             1.1|
[12/15 12:52:38   1023s] ###   DB Export                     |        00:00:02|        00:00:02|             1.0|
[12/15 12:52:38   1023s] ###   Cell Pin Access               |        00:00:07|        00:00:03|             2.1|
[12/15 12:52:38   1023s] ###   Data Preparation              |        00:00:03|        00:00:03|             0.8|
[12/15 12:52:38   1023s] ###   Detail Routing                |        00:03:00|        00:01:17|             2.3|
[12/15 12:52:38   1023s] ###   Line Assignment               |        00:00:06|        00:00:06|             1.0|
[12/15 12:52:38   1023s] ###   Entire Command                |        00:03:20|        00:01:34|             2.1|
[12/15 12:52:38   1023s] ### --------------------------------+----------------+----------------+----------------+
[12/15 12:52:38   1023s] ### 
[12/15 12:52:38   1023s] % End globalDetailRoute (date=12/15 12:52:38, total cpu=0:03:20, real=0:01:35, peak res=2578.9M, current mem=2476.9M)
[12/15 12:52:38   1023s]         NanoRoute done. (took cpu=0:03:20 real=0:01:35)
[12/15 12:52:38   1023s]       Clock detailed routing done.
[12/15 12:52:38   1023s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/15 12:52:38   1023s] Skipping check of guided vs. routed net lengths.
[12/15 12:52:38   1023s] Set FIXED routing status on 357 net(s)
[12/15 12:52:38   1023s] Set FIXED placed status on 356 instance(s)
[12/15 12:52:38   1023s]       Route Remaining Unrouted Nets...
[12/15 12:52:38   1023s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/15 12:52:38   1023s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2853.6M, EPOCH TIME: 1671130358.701065
[12/15 12:52:38   1023s] All LLGs are deleted
[12/15 12:52:38   1023s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2853.6M, EPOCH TIME: 1671130358.701187
[12/15 12:52:38   1023s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.065, REAL:0.067, MEM:2853.6M, EPOCH TIME: 1671130358.767971
[12/15 12:52:38   1023s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.066, REAL:0.068, MEM:2853.6M, EPOCH TIME: 1671130358.768599
[12/15 12:52:38   1023s] ### Creating LA Mngr. totSessionCpu=0:17:03 mem=2853.6M
[12/15 12:52:38   1023s] ### Creating LA Mngr, finished. totSessionCpu=0:17:03 mem=2853.6M
[12/15 12:52:38   1023s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2853.62 MB )
[12/15 12:52:38   1023s] (I)      ==================== Layers =====================
[12/15 12:52:38   1023s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:52:38   1023s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/15 12:52:38   1023s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:52:38   1023s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/15 12:52:38   1023s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/15 12:52:38   1023s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/15 12:52:38   1023s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/15 12:52:38   1023s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/15 12:52:38   1023s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/15 12:52:38   1023s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/15 12:52:38   1023s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/15 12:52:38   1023s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/15 12:52:38   1023s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/15 12:52:38   1023s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/15 12:52:38   1023s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/15 12:52:38   1023s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/15 12:52:38   1023s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/15 12:52:38   1023s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/15 12:52:38   1023s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/15 12:52:38   1023s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/15 12:52:38   1023s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:52:38   1023s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/15 12:52:38   1023s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/15 12:52:38   1023s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/15 12:52:38   1023s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/15 12:52:38   1023s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/15 12:52:38   1023s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:52:38   1023s] (I)      Started Import and model ( Curr Mem: 2853.62 MB )
[12/15 12:52:38   1023s] (I)      Default power domain name = toplevel_498
[12/15 12:52:38   1023s] .== Non-default Options ==
[12/15 12:52:39   1023s] (I)      Maximum routing layer                              : 6
[12/15 12:52:39   1023s] (I)      Number of threads                                  : 4
[12/15 12:52:39   1023s] (I)      Method to set GCell size                           : row
[12/15 12:52:39   1023s] (I)      Counted 10662 PG shapes. We will not process PG shapes layer by layer.
[12/15 12:52:39   1023s] (I)      Use row-based GCell size
[12/15 12:52:39   1023s] (I)      Use row-based GCell align
[12/15 12:52:39   1023s] (I)      layer 0 area = 168000
[12/15 12:52:39   1023s] (I)      layer 1 area = 208000
[12/15 12:52:39   1023s] (I)      layer 2 area = 208000
[12/15 12:52:39   1023s] (I)      layer 3 area = 208000
[12/15 12:52:39   1023s] (I)      layer 4 area = 208000
[12/15 12:52:39   1023s] (I)      layer 5 area = 208000
[12/15 12:52:39   1023s] (I)      GCell unit size   : 4000
[12/15 12:52:39   1023s] (I)      GCell multiplier  : 1
[12/15 12:52:39   1023s] (I)      GCell row height  : 4000
[12/15 12:52:39   1023s] (I)      Actual row height : 4000
[12/15 12:52:39   1023s] (I)      GCell align ref   : 300000 300000
[12/15 12:52:39   1023s] [NR-eGR] Track table information for default rule: 
[12/15 12:52:39   1023s] [NR-eGR] M1 has no routable track
[12/15 12:52:39   1023s] [NR-eGR] M2 has single uniform track structure
[12/15 12:52:39   1023s] [NR-eGR] M3 has single uniform track structure
[12/15 12:52:39   1023s] [NR-eGR] M4 has single uniform track structure
[12/15 12:52:39   1023s] [NR-eGR] M5 has single uniform track structure
[12/15 12:52:39   1023s] [NR-eGR] M6 has single uniform track structure
[12/15 12:52:39   1023s] (I)      =============== Default via ================
[12/15 12:52:39   1023s] (I)      +---+------------------+-------------------+
[12/15 12:52:39   1023s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/15 12:52:39   1023s] (I)      +---+------------------+-------------------+
[12/15 12:52:39   1023s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/15 12:52:39   1023s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/15 12:52:39   1023s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/15 12:52:39   1023s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/15 12:52:39   1023s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/15 12:52:39   1023s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/15 12:52:39   1023s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/15 12:52:39   1023s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/15 12:52:39   1023s] (I)      +---+------------------+-------------------+
[12/15 12:52:39   1024s] [NR-eGR] Read 17904 PG shapes
[12/15 12:52:39   1024s] [NR-eGR] Read 0 clock shapes
[12/15 12:52:39   1024s] [NR-eGR] Read 0 other shapes
[12/15 12:52:39   1024s] [NR-eGR] #Routing Blockages  : 0
[12/15 12:52:39   1024s] [NR-eGR] #Instance Blockages : 0
[12/15 12:52:39   1024s] [NR-eGR] #PG Blockages       : 17904
[12/15 12:52:39   1024s] [NR-eGR] #Halo Blockages     : 0
[12/15 12:52:39   1024s] [NR-eGR] #Boundary Blockages : 0
[12/15 12:52:39   1024s] [NR-eGR] #Clock Blockages    : 0
[12/15 12:52:39   1024s] [NR-eGR] #Other Blockages    : 0
[12/15 12:52:39   1024s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 12:52:39   1024s] [NR-eGR] Num Prerouted Nets = 357  Num Prerouted Wires = 77283
[12/15 12:52:39   1024s] [NR-eGR] Read 118139 nets ( ignored 357 )
[12/15 12:52:39   1024s] (I)      early_global_route_priority property id does not exist.
[12/15 12:52:39   1024s] (I)      Read Num Blocks=17904  Num Prerouted Wires=77283  Num CS=0
[12/15 12:52:39   1024s] (I)      Layer 1 (V) : #blockages 5112 : #preroutes 38812
[12/15 12:52:39   1024s] (I)      Layer 2 (H) : #blockages 5112 : #preroutes 33737
[12/15 12:52:39   1024s] (I)      Layer 3 (V) : #blockages 5112 : #preroutes 4714
[12/15 12:52:39   1024s] (I)      Layer 4 (H) : #blockages 2568 : #preroutes 20
[12/15 12:52:39   1024s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/15 12:52:39   1024s] (I)      Number of ignored nets                =    357
[12/15 12:52:39   1024s] (I)      Number of connected nets              =      0
[12/15 12:52:39   1024s] (I)      Number of fixed nets                  =    357.  Ignored: Yes
[12/15 12:52:39   1024s] (I)      Number of clock nets                  =    357.  Ignored: No
[12/15 12:52:39   1024s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 12:52:39   1024s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 12:52:39   1024s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 12:52:39   1024s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 12:52:39   1024s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 12:52:39   1024s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/15 12:52:39   1024s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/15 12:52:39   1024s] (I)      Ndr track 0 does not exist
[12/15 12:52:39   1024s] (I)      Ndr track 0 does not exist
[12/15 12:52:39   1024s] (I)      ---------------------Grid Graph Info--------------------
[12/15 12:52:39   1024s] (I)      Routing area        : (0, 0) - (2300000, 2300000)
[12/15 12:52:39   1024s] (I)      Core area           : (300000, 300000) - (2000000, 2000000)
[12/15 12:52:39   1024s] (I)      Site width          :   400  (dbu)
[12/15 12:52:39   1024s] (I)      Row height          :  4000  (dbu)
[12/15 12:52:39   1024s] (I)      GCell row height    :  4000  (dbu)
[12/15 12:52:39   1024s] (I)      GCell width         :  4000  (dbu)
[12/15 12:52:39   1024s] (I)      GCell height        :  4000  (dbu)
[12/15 12:52:39   1024s] (I)      Grid                :   575   575     6
[12/15 12:52:39   1024s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/15 12:52:39   1024s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/15 12:52:39   1024s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/15 12:52:39   1024s] (I)      Default wire width  :   180   200   200   200   200   200
[12/15 12:52:39   1024s] (I)      Default wire space  :   180   200   200   200   200   200
[12/15 12:52:39   1024s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/15 12:52:39   1024s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/15 12:52:39   1024s] (I)      First track coord   :     0   200   200   200   200   200
[12/15 12:52:39   1024s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/15 12:52:39   1024s] (I)      Total num of tracks :     0  5750  5750  5750  5750  5750
[12/15 12:52:39   1024s] (I)      Num of masks        :     1     1     1     1     1     1
[12/15 12:52:39   1024s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/15 12:52:39   1024s] (I)      --------------------------------------------------------
[12/15 12:52:39   1024s] 
[12/15 12:52:39   1024s] [NR-eGR] ============ Routing rule table ============
[12/15 12:52:39   1024s] [NR-eGR] Rule id: 0  Nets: 0
[12/15 12:52:39   1024s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/15 12:52:39   1024s] (I)                    Layer    2    3    4    5    6 
[12/15 12:52:39   1024s] (I)                    Pitch  800  800  800  800  800 
[12/15 12:52:39   1024s] (I)             #Used tracks    2    2    2    2    2 
[12/15 12:52:39   1024s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 12:52:39   1024s] [NR-eGR] Rule id: 1  Nets: 117782
[12/15 12:52:39   1024s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/15 12:52:39   1024s] (I)                    Layer    2    3    4    5    6 
[12/15 12:52:39   1024s] (I)                    Pitch  400  400  400  400  400 
[12/15 12:52:39   1024s] (I)             #Used tracks    1    1    1    1    1 
[12/15 12:52:39   1024s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 12:52:39   1024s] [NR-eGR] ========================================
[12/15 12:52:39   1024s] [NR-eGR] 
[12/15 12:52:39   1024s] (I)      =============== Blocked Tracks ===============
[12/15 12:52:39   1024s] (I)      +-------+---------+----------+---------------+
[12/15 12:52:39   1024s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 12:52:39   1024s] (I)      +-------+---------+----------+---------------+
[12/15 12:52:39   1024s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 12:52:39   1024s] (I)      |     2 | 3306250 |    33654 |         1.02% |
[12/15 12:52:39   1024s] (I)      |     3 | 3306250 |    17040 |         0.52% |
[12/15 12:52:39   1024s] (I)      |     4 | 3306250 |    33654 |         1.02% |
[12/15 12:52:39   1024s] (I)      |     5 | 3306250 |    76554 |         2.32% |
[12/15 12:52:39   1024s] (I)      |     6 | 3306250 |        0 |         0.00% |
[12/15 12:52:39   1024s] (I)      +-------+---------+----------+---------------+
[12/15 12:52:40   1024s] (I)      Finished Import and model ( CPU: 1.06 sec, Real: 1.16 sec, Curr Mem: 2960.61 MB )
[12/15 12:52:40   1024s] (I)      Reset routing kernel
[12/15 12:52:40   1024s] (I)      Started Global Routing ( Curr Mem: 2960.61 MB )
[12/15 12:52:40   1024s] (I)      totalPins=427806  totalGlobalPin=415726 (97.18%)
[12/15 12:52:40   1024s] (I)      total 2D Cap : 16453344 = (6558876 H, 9894468 V)
[12/15 12:52:40   1024s] [NR-eGR] Layer group 1: route 117782 net(s) in layer range [2, 6]
[12/15 12:52:40   1024s] (I)      
[12/15 12:52:40   1024s] (I)      ============  Phase 1a Route ============
[12/15 12:52:40   1025s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/15 12:52:40   1025s] (I)      Usage: 1424984 = (728907 H, 696077 V) = (11.11% H, 7.04% V) = (1.458e+06um H, 1.392e+06um V)
[12/15 12:52:40   1025s] (I)      
[12/15 12:52:40   1025s] (I)      ============  Phase 1b Route ============
[12/15 12:52:41   1025s] (I)      Usage: 1425059 = (728920 H, 696139 V) = (11.11% H, 7.04% V) = (1.458e+06um H, 1.392e+06um V)
[12/15 12:52:41   1025s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.850118e+06um
[12/15 12:52:41   1025s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/15 12:52:41   1025s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/15 12:52:41   1025s] (I)      
[12/15 12:52:41   1025s] (I)      ============  Phase 1c Route ============
[12/15 12:52:41   1025s] (I)      Level2 Grid: 115 x 115
[12/15 12:52:41   1025s] (I)      Usage: 1425059 = (728920 H, 696139 V) = (11.11% H, 7.04% V) = (1.458e+06um H, 1.392e+06um V)
[12/15 12:52:41   1025s] (I)      
[12/15 12:52:41   1025s] (I)      ============  Phase 1d Route ============
[12/15 12:52:41   1026s] (I)      Usage: 1425115 = (728923 H, 696192 V) = (11.11% H, 7.04% V) = (1.458e+06um H, 1.392e+06um V)
[12/15 12:52:41   1026s] (I)      
[12/15 12:52:41   1026s] (I)      ============  Phase 1e Route ============
[12/15 12:52:41   1026s] (I)      Usage: 1425115 = (728923 H, 696192 V) = (11.11% H, 7.04% V) = (1.458e+06um H, 1.392e+06um V)
[12/15 12:52:41   1026s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.850230e+06um
[12/15 12:52:41   1026s] (I)      
[12/15 12:52:41   1026s] (I)      ============  Phase 1l Route ============
[12/15 12:52:41   1027s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/15 12:52:41   1027s] (I)      Layer  2:    3290404    629970        25           0     3300500    ( 0.00%) 
[12/15 12:52:41   1027s] (I)      Layer  3:    3288572    677199        42           0     3300500    ( 0.00%) 
[12/15 12:52:41   1027s] (I)      Layer  4:    3290404    328897         0           0     3300500    ( 0.00%) 
[12/15 12:52:41   1027s] (I)      Layer  5:    3261516    194743       228           0     3300500    ( 0.00%) 
[12/15 12:52:41   1027s] (I)      Layer  6:    3300500     26077         0           0     3300500    ( 0.00%) 
[12/15 12:52:41   1027s] (I)      Total:      16431396   1856886       295           0    16502500    ( 0.00%) 
[12/15 12:52:42   1027s] (I)      
[12/15 12:52:42   1027s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/15 12:52:42   1027s] [NR-eGR]                        OverCon           OverCon            
[12/15 12:52:42   1027s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/15 12:52:42   1027s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/15 12:52:42   1027s] [NR-eGR] ---------------------------------------------------------------
[12/15 12:52:42   1027s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:52:42   1027s] [NR-eGR]      M2 ( 2)        22( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/15 12:52:42   1027s] [NR-eGR]      M3 ( 3)        38( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/15 12:52:42   1027s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:52:42   1027s] [NR-eGR]      M5 ( 5)       138( 0.04%)        14( 0.00%)   ( 0.05%) 
[12/15 12:52:42   1027s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:52:42   1027s] [NR-eGR] ---------------------------------------------------------------
[12/15 12:52:42   1027s] [NR-eGR]        Total       198( 0.01%)        14( 0.00%)   ( 0.01%) 
[12/15 12:52:42   1027s] [NR-eGR] 
[12/15 12:52:42   1027s] (I)      Finished Global Routing ( CPU: 2.75 sec, Real: 2.01 sec, Curr Mem: 3026.61 MB )
[12/15 12:52:42   1027s] (I)      total 2D Cap : 16459742 = (6561440 H, 9898302 V)
[12/15 12:52:42   1027s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/15 12:52:42   1027s] (I)      ============= Track Assignment ============
[12/15 12:52:42   1027s] (I)      Started Track Assignment (4T) ( Curr Mem: 3026.61 MB )
[12/15 12:52:42   1027s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/15 12:52:42   1027s] (I)      Run Multi-thread track assignment
[12/15 12:52:43   1029s] (I)      Finished Track Assignment (4T) ( CPU: 2.23 sec, Real: 0.90 sec, Curr Mem: 3026.61 MB )
[12/15 12:52:43   1029s] (I)      Started Export ( Curr Mem: 3026.61 MB )
[12/15 12:52:43   1030s] [NR-eGR]             Length (um)     Vias 
[12/15 12:52:43   1030s] [NR-eGR] ---------------------------------
[12/15 12:52:43   1030s] [NR-eGR]  M1  (1H)             5   459116 
[12/15 12:52:43   1030s] [NR-eGR]  M2  (2V)        925088   667756 
[12/15 12:52:43   1030s] [NR-eGR]  M3  (3H)       1175239    86405 
[12/15 12:52:43   1030s] [NR-eGR]  M4  (4V)        551436    29814 
[12/15 12:52:43   1030s] [NR-eGR]  M5  (5H)        389933     1931 
[12/15 12:52:43   1030s] [NR-eGR]  M6  (6V)         52290        0 
[12/15 12:52:43   1030s] [NR-eGR]  M7  (7H)             0        0 
[12/15 12:52:43   1030s] [NR-eGR]  M8  (8V)             0        0 
[12/15 12:52:43   1030s] [NR-eGR]  M9  (9H)             0        0 
[12/15 12:52:43   1030s] [NR-eGR] ---------------------------------
[12/15 12:52:43   1030s] [NR-eGR]      Total      3093991  1245022 
[12/15 12:52:43   1030s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:52:43   1030s] [NR-eGR] Total half perimeter of net bounding box: 2335882um
[12/15 12:52:43   1030s] [NR-eGR] Total length: 3093991um, number of vias: 1245022
[12/15 12:52:43   1030s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:52:43   1030s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/15 12:52:43   1030s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:52:43   1030s] (I)      Finished Export ( CPU: 1.39 sec, Real: 0.92 sec, Curr Mem: 3026.61 MB )
[12/15 12:52:44   1030s] [NR-eGR] Finished Early Global Route kernel ( CPU: 7.59 sec, Real: 5.18 sec, Curr Mem: 3026.61 MB )
[12/15 12:52:44   1030s] (I)      ======================================== Runtime Summary ========================================
[12/15 12:52:44   1030s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/15 12:52:44   1030s] (I)      -------------------------------------------------------------------------------------------------
[12/15 12:52:44   1030s] (I)       Early Global Route kernel                   100.00%  468.04 sec  473.22 sec  5.18 sec  7.59 sec 
[12/15 12:52:44   1030s] (I)       +-Import and model                           22.50%  468.05 sec  469.21 sec  1.16 sec  1.06 sec 
[12/15 12:52:44   1030s] (I)       | +-Create place DB                          13.86%  468.05 sec  468.76 sec  0.72 sec  0.64 sec 
[12/15 12:52:44   1030s] (I)       | | +-Import place data                      13.86%  468.05 sec  468.76 sec  0.72 sec  0.64 sec 
[12/15 12:52:44   1030s] (I)       | | | +-Read instances and placement          5.04%  468.05 sec  468.31 sec  0.26 sec  0.20 sec 
[12/15 12:52:44   1030s] (I)       | | | +-Read nets                             8.82%  468.31 sec  468.76 sec  0.46 sec  0.45 sec 
[12/15 12:52:44   1030s] (I)       | +-Create route DB                           7.67%  468.76 sec  469.16 sec  0.40 sec  0.36 sec 
[12/15 12:52:44   1030s] (I)       | | +-Import route data (4T)                  7.66%  468.77 sec  469.16 sec  0.40 sec  0.36 sec 
[12/15 12:52:44   1030s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.58%  468.77 sec  468.80 sec  0.03 sec  0.03 sec 
[12/15 12:52:44   1030s] (I)       | | | | +-Read routing blockages              0.00%  468.77 sec  468.77 sec  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)       | | | | +-Read instance blockages             0.53%  468.77 sec  468.80 sec  0.03 sec  0.03 sec 
[12/15 12:52:44   1030s] (I)       | | | | +-Read PG blockages                   0.04%  468.80 sec  468.80 sec  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)       | | | | +-Read clock blockages                0.00%  468.80 sec  468.80 sec  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)       | | | | +-Read other blockages                0.00%  468.80 sec  468.80 sec  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)       | | | | +-Read boundary cut boxes             0.00%  468.80 sec  468.80 sec  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)       | | | +-Read blackboxes                       0.00%  468.80 sec  468.80 sec  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)       | | | +-Read prerouted                        0.66%  468.80 sec  468.84 sec  0.03 sec  0.03 sec 
[12/15 12:52:44   1030s] (I)       | | | +-Read unlegalized nets                 0.57%  468.84 sec  468.87 sec  0.03 sec  0.03 sec 
[12/15 12:52:44   1030s] (I)       | | | +-Read nets                             0.95%  468.87 sec  468.91 sec  0.05 sec  0.05 sec 
[12/15 12:52:44   1030s] (I)       | | | +-Set up via pillars                    0.04%  468.93 sec  468.93 sec  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)       | | | +-Initialize 3D grid graph              0.04%  468.94 sec  468.94 sec  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)       | | | +-Model blockage capacity               4.02%  468.94 sec  469.15 sec  0.21 sec  0.18 sec 
[12/15 12:52:44   1030s] (I)       | | | | +-Initialize 3D capacity              3.91%  468.94 sec  469.14 sec  0.20 sec  0.17 sec 
[12/15 12:52:44   1030s] (I)       | +-Read aux data                             0.00%  469.16 sec  469.16 sec  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)       | +-Others data preparation                   0.25%  469.16 sec  469.17 sec  0.01 sec  0.01 sec 
[12/15 12:52:44   1030s] (I)       | +-Create route kernel                       0.23%  469.17 sec  469.19 sec  0.01 sec  0.01 sec 
[12/15 12:52:44   1030s] (I)       +-Global Routing                             38.89%  469.21 sec  471.23 sec  2.01 sec  2.75 sec 
[12/15 12:52:44   1030s] (I)       | +-Initialization                            0.74%  469.21 sec  469.25 sec  0.04 sec  0.04 sec 
[12/15 12:52:44   1030s] (I)       | +-Net group 1                              36.88%  469.26 sec  471.16 sec  1.91 sec  2.65 sec 
[12/15 12:52:44   1030s] (I)       | | +-Generate topology (4T)                  2.26%  469.26 sec  469.37 sec  0.12 sec  0.16 sec 
[12/15 12:52:44   1030s] (I)       | | +-Phase 1a                               14.54%  469.42 sec  470.17 sec  0.75 sec  1.01 sec 
[12/15 12:52:44   1030s] (I)       | | | +-Pattern routing (4T)                 10.61%  469.42 sec  469.97 sec  0.55 sec  0.82 sec 
[12/15 12:52:44   1030s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.98%  469.97 sec  470.07 sec  0.10 sec  0.09 sec 
[12/15 12:52:44   1030s] (I)       | | | +-Add via demand to 2D                  1.93%  470.07 sec  470.17 sec  0.10 sec  0.10 sec 
[12/15 12:52:44   1030s] (I)       | | +-Phase 1b                                4.11%  470.17 sec  470.38 sec  0.21 sec  0.25 sec 
[12/15 12:52:44   1030s] (I)       | | | +-Monotonic routing (4T)                4.05%  470.17 sec  470.38 sec  0.21 sec  0.24 sec 
[12/15 12:52:44   1030s] (I)       | | +-Phase 1c                                0.87%  470.38 sec  470.43 sec  0.05 sec  0.04 sec 
[12/15 12:52:44   1030s] (I)       | | | +-Two level Routing                     0.87%  470.38 sec  470.43 sec  0.05 sec  0.04 sec 
[12/15 12:52:44   1030s] (I)       | | | | +-Two Level Routing (Regular)         0.58%  470.39 sec  470.42 sec  0.03 sec  0.03 sec 
[12/15 12:52:44   1030s] (I)       | | | | +-Two Level Routing (Strong)          0.21%  470.42 sec  470.43 sec  0.01 sec  0.01 sec 
[12/15 12:52:44   1030s] (I)       | | +-Phase 1d                                4.25%  470.43 sec  470.65 sec  0.22 sec  0.21 sec 
[12/15 12:52:44   1030s] (I)       | | | +-Detoured routing                      4.25%  470.43 sec  470.65 sec  0.22 sec  0.21 sec 
[12/15 12:52:44   1030s] (I)       | | +-Phase 1e                                0.03%  470.65 sec  470.65 sec  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)       | | | +-Route legalization                    0.00%  470.65 sec  470.65 sec  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)       | | +-Phase 1l                                9.95%  470.65 sec  471.16 sec  0.52 sec  0.93 sec 
[12/15 12:52:44   1030s] (I)       | | | +-Layer assignment (4T)                 9.50%  470.67 sec  471.16 sec  0.49 sec  0.91 sec 
[12/15 12:52:44   1030s] (I)       | +-Clean cong LA                             0.00%  471.16 sec  471.16 sec  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)       +-Export 3D cong map                          1.58%  471.23 sec  471.31 sec  0.08 sec  0.08 sec 
[12/15 12:52:44   1030s] (I)       | +-Export 2D cong map                        0.26%  471.29 sec  471.31 sec  0.01 sec  0.01 sec 
[12/15 12:52:44   1030s] (I)       +-Extract Global 3D Wires                     0.64%  471.31 sec  471.35 sec  0.03 sec  0.03 sec 
[12/15 12:52:44   1030s] (I)       +-Track Assignment (4T)                      17.44%  471.35 sec  472.25 sec  0.90 sec  2.23 sec 
[12/15 12:52:44   1030s] (I)       | +-Initialization                            0.15%  471.35 sec  471.36 sec  0.01 sec  0.01 sec 
[12/15 12:52:44   1030s] (I)       | +-Track Assignment Kernel                  17.28%  471.36 sec  472.25 sec  0.89 sec  2.22 sec 
[12/15 12:52:44   1030s] (I)       | +-Free Memory                               0.01%  472.25 sec  472.25 sec  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)       +-Export                                     17.87%  472.25 sec  473.18 sec  0.92 sec  1.39 sec 
[12/15 12:52:44   1030s] (I)       | +-Export DB wires                           7.82%  472.25 sec  472.66 sec  0.41 sec  0.81 sec 
[12/15 12:52:44   1030s] (I)       | | +-Export all nets (4T)                    5.63%  472.29 sec  472.58 sec  0.29 sec  0.61 sec 
[12/15 12:52:44   1030s] (I)       | | +-Set wire vias (4T)                      1.36%  472.58 sec  472.65 sec  0.07 sec  0.16 sec 
[12/15 12:52:44   1030s] (I)       | +-Report wirelength                         6.16%  472.66 sec  472.97 sec  0.32 sec  0.27 sec 
[12/15 12:52:44   1030s] (I)       | +-Update net boxes                          3.87%  472.97 sec  473.17 sec  0.20 sec  0.30 sec 
[12/15 12:52:44   1030s] (I)       | +-Update timing                             0.00%  473.18 sec  473.18 sec  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)       +-Postprocess design                          0.00%  473.18 sec  473.18 sec  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)      ======================= Summary by functions ========================
[12/15 12:52:44   1030s] (I)       Lv  Step                                      %      Real       CPU 
[12/15 12:52:44   1030s] (I)      ---------------------------------------------------------------------
[12/15 12:52:44   1030s] (I)        0  Early Global Route kernel           100.00%  5.18 sec  7.59 sec 
[12/15 12:52:44   1030s] (I)        1  Global Routing                       38.89%  2.01 sec  2.75 sec 
[12/15 12:52:44   1030s] (I)        1  Import and model                     22.50%  1.16 sec  1.06 sec 
[12/15 12:52:44   1030s] (I)        1  Export                               17.87%  0.92 sec  1.39 sec 
[12/15 12:52:44   1030s] (I)        1  Track Assignment (4T)                17.44%  0.90 sec  2.23 sec 
[12/15 12:52:44   1030s] (I)        1  Export 3D cong map                    1.58%  0.08 sec  0.08 sec 
[12/15 12:52:44   1030s] (I)        1  Extract Global 3D Wires               0.64%  0.03 sec  0.03 sec 
[12/15 12:52:44   1030s] (I)        1  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)        2  Net group 1                          36.88%  1.91 sec  2.65 sec 
[12/15 12:52:44   1030s] (I)        2  Track Assignment Kernel              17.28%  0.89 sec  2.22 sec 
[12/15 12:52:44   1030s] (I)        2  Create place DB                      13.86%  0.72 sec  0.64 sec 
[12/15 12:52:44   1030s] (I)        2  Export DB wires                       7.82%  0.41 sec  0.81 sec 
[12/15 12:52:44   1030s] (I)        2  Create route DB                       7.67%  0.40 sec  0.36 sec 
[12/15 12:52:44   1030s] (I)        2  Report wirelength                     6.16%  0.32 sec  0.27 sec 
[12/15 12:52:44   1030s] (I)        2  Update net boxes                      3.87%  0.20 sec  0.30 sec 
[12/15 12:52:44   1030s] (I)        2  Initialization                        0.89%  0.05 sec  0.05 sec 
[12/15 12:52:44   1030s] (I)        2  Export 2D cong map                    0.26%  0.01 sec  0.01 sec 
[12/15 12:52:44   1030s] (I)        2  Others data preparation               0.25%  0.01 sec  0.01 sec 
[12/15 12:52:44   1030s] (I)        2  Create route kernel                   0.23%  0.01 sec  0.01 sec 
[12/15 12:52:44   1030s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)        3  Phase 1a                             14.54%  0.75 sec  1.01 sec 
[12/15 12:52:44   1030s] (I)        3  Import place data                    13.86%  0.72 sec  0.64 sec 
[12/15 12:52:44   1030s] (I)        3  Phase 1l                              9.95%  0.52 sec  0.93 sec 
[12/15 12:52:44   1030s] (I)        3  Import route data (4T)                7.66%  0.40 sec  0.36 sec 
[12/15 12:52:44   1030s] (I)        3  Export all nets (4T)                  5.63%  0.29 sec  0.61 sec 
[12/15 12:52:44   1030s] (I)        3  Phase 1d                              4.25%  0.22 sec  0.21 sec 
[12/15 12:52:44   1030s] (I)        3  Phase 1b                              4.11%  0.21 sec  0.25 sec 
[12/15 12:52:44   1030s] (I)        3  Generate topology (4T)                2.26%  0.12 sec  0.16 sec 
[12/15 12:52:44   1030s] (I)        3  Set wire vias (4T)                    1.36%  0.07 sec  0.16 sec 
[12/15 12:52:44   1030s] (I)        3  Phase 1c                              0.87%  0.05 sec  0.04 sec 
[12/15 12:52:44   1030s] (I)        3  Phase 1e                              0.03%  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)        4  Pattern routing (4T)                 10.61%  0.55 sec  0.82 sec 
[12/15 12:52:44   1030s] (I)        4  Read nets                             9.77%  0.51 sec  0.50 sec 
[12/15 12:52:44   1030s] (I)        4  Layer assignment (4T)                 9.50%  0.49 sec  0.91 sec 
[12/15 12:52:44   1030s] (I)        4  Read instances and placement          5.04%  0.26 sec  0.20 sec 
[12/15 12:52:44   1030s] (I)        4  Detoured routing                      4.25%  0.22 sec  0.21 sec 
[12/15 12:52:44   1030s] (I)        4  Monotonic routing (4T)                4.05%  0.21 sec  0.24 sec 
[12/15 12:52:44   1030s] (I)        4  Model blockage capacity               4.02%  0.21 sec  0.18 sec 
[12/15 12:52:44   1030s] (I)        4  Pattern Routing Avoiding Blockages    1.98%  0.10 sec  0.09 sec 
[12/15 12:52:44   1030s] (I)        4  Add via demand to 2D                  1.93%  0.10 sec  0.10 sec 
[12/15 12:52:44   1030s] (I)        4  Two level Routing                     0.87%  0.05 sec  0.04 sec 
[12/15 12:52:44   1030s] (I)        4  Read prerouted                        0.66%  0.03 sec  0.03 sec 
[12/15 12:52:44   1030s] (I)        4  Read blockages ( Layer 2-6 )          0.58%  0.03 sec  0.03 sec 
[12/15 12:52:44   1030s] (I)        4  Read unlegalized nets                 0.57%  0.03 sec  0.03 sec 
[12/15 12:52:44   1030s] (I)        4  Initialize 3D grid graph              0.04%  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)        4  Set up via pillars                    0.04%  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)        5  Initialize 3D capacity                3.91%  0.20 sec  0.17 sec 
[12/15 12:52:44   1030s] (I)        5  Two Level Routing (Regular)           0.58%  0.03 sec  0.03 sec 
[12/15 12:52:44   1030s] (I)        5  Read instance blockages               0.53%  0.03 sec  0.03 sec 
[12/15 12:52:44   1030s] (I)        5  Two Level Routing (Strong)            0.21%  0.01 sec  0.01 sec 
[12/15 12:52:44   1030s] (I)        5  Read PG blockages                     0.04%  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/15 12:52:44   1030s]       Route Remaining Unrouted Nets done. (took cpu=0:00:07.7 real=0:00:05.3)
[12/15 12:52:44   1030s]     Routing using NR in eGR->NR Step done.
[12/15 12:52:44   1031s] Net route status summary:
[12/15 12:52:44   1031s]   Clock:       357 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=357, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 12:52:44   1031s]   Non-clock: 123747 (unrouted=5965, trialRouted=117782, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5965, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 12:52:44   1031s] 
[12/15 12:52:44   1031s] CCOPT: Done with clock implementation routing.
[12/15 12:52:44   1031s] 
[12/15 12:52:44   1031s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:03:33 real=0:01:45)
[12/15 12:52:44   1031s]   Clock implementation routing done.
[12/15 12:52:44   1031s]   Leaving CCOpt scope - extractRC...
[12/15 12:52:44   1031s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/15 12:52:44   1031s] Extraction called for design 'toplevel_498' of instances=128115 and nets=124104 using extraction engine 'preRoute' .
[12/15 12:52:44   1031s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/15 12:52:44   1031s] Type 'man IMPEXT-3530' for more detail.
[12/15 12:52:44   1031s] PreRoute RC Extraction called for design toplevel_498.
[12/15 12:52:44   1031s] RC Extraction called in multi-corner(1) mode.
[12/15 12:52:44   1031s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/15 12:52:44   1031s] Type 'man IMPEXT-6197' for more detail.
[12/15 12:52:44   1031s] RCMode: PreRoute
[12/15 12:52:44   1031s]       RC Corner Indexes            0   
[12/15 12:52:44   1031s] Capacitance Scaling Factor   : 1.00000 
[12/15 12:52:44   1031s] Resistance Scaling Factor    : 1.00000 
[12/15 12:52:44   1031s] Clock Cap. Scaling Factor    : 1.00000 
[12/15 12:52:44   1031s] Clock Res. Scaling Factor    : 1.00000 
[12/15 12:52:44   1031s] Shrink Factor                : 1.00000
[12/15 12:52:44   1031s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/15 12:52:44   1031s] LayerId::1 widthSet size::1
[12/15 12:52:44   1031s] LayerId::2 widthSet size::1
[12/15 12:52:44   1031s] LayerId::3 widthSet size::1
[12/15 12:52:44   1031s] LayerId::4 widthSet size::1
[12/15 12:52:44   1031s] LayerId::5 widthSet size::1
[12/15 12:52:44   1031s] LayerId::6 widthSet size::1
[12/15 12:52:44   1031s] LayerId::7 widthSet size::1
[12/15 12:52:44   1031s] LayerId::8 widthSet size::1
[12/15 12:52:44   1031s] LayerId::9 widthSet size::1
[12/15 12:52:44   1031s] Updating RC grid for preRoute extraction ...
[12/15 12:52:44   1031s] eee: pegSigSF::1.070000
[12/15 12:52:44   1031s] Initializing multi-corner resistance tables ...
[12/15 12:52:44   1031s] eee: l::1 avDens::0.105353 usedTrk::19932.750000 availTrk::189200.000000 sigTrk::19932.750000
[12/15 12:52:44   1031s] eee: l::2 avDens::0.248279 usedTrk::46254.399204 availTrk::186300.000000 sigTrk::46254.399204
[12/15 12:52:44   1031s] eee: l::3 avDens::0.310745 usedTrk::58761.969538 availTrk::189100.000000 sigTrk::58761.969538
[12/15 12:52:44   1031s] eee: l::4 avDens::0.147206 usedTrk::27571.775282 availTrk::187300.000000 sigTrk::27571.775282
[12/15 12:52:44   1031s] eee: l::5 avDens::0.110675 usedTrk::19523.070013 availTrk::176400.000000 sigTrk::19523.070013
[12/15 12:52:44   1031s] eee: l::6 avDens::0.031349 usedTrk::2614.494999 availTrk::83400.000000 sigTrk::2614.494999
[12/15 12:52:44   1031s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:52:44   1031s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:52:44   1031s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:52:44   1031s] {RT default_rc_corner 0 6 6 0}
[12/15 12:52:44   1031s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274552 ; uaWl: 1.000000 ; uaWlH: 0.320944 ; aWlH: 0.000000 ; Pmax: 0.849900 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/15 12:52:45   1032s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 3026.609M)
[12/15 12:52:45   1032s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/15 12:52:45   1032s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.1 real=0:00:01.2)
[12/15 12:52:45   1032s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/15 12:52:45   1032s] End AAE Lib Interpolated Model. (MEM=3026.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 12:52:45   1033s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.5)
[12/15 12:52:46   1033s]   Clock DAG stats after routing clock trees:
[12/15 12:52:46   1033s]     cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:52:46   1033s]     misc counts      : r=4, pp=2
[12/15 12:52:46   1033s]     cell areas       : b=3592.800um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3634.800um^2
[12/15 12:52:46   1033s]     cell capacitance : b=2.243pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.028pF, total=2.286pF
[12/15 12:52:46   1033s]     sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:52:46   1033s]     wire capacitance : top=0.000pF, trunk=1.472pF, leaf=14.327pF, total=15.799pF
[12/15 12:52:46   1033s]     wire lengths     : top=0.000um, trunk=13208.400um, leaf=127005.690um, total=140214.090um
[12/15 12:52:46   1033s]     hp wire lengths  : top=0.000um, trunk=9402.600um, leaf=31606.500um, total=41009.100um
[12/15 12:52:46   1033s]   Clock DAG net violations after routing clock trees:
[12/15 12:52:46   1033s]     Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[12/15 12:52:46   1033s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/15 12:52:46   1033s]     Trunk : target=0.118ns count=39 avg=0.073ns sd=0.030ns min=0.000ns max=0.118ns {14 <= 0.071ns, 14 <= 0.094ns, 9 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/15 12:52:46   1033s]     Leaf  : target=0.118ns count=321 avg=0.090ns sd=0.010ns min=0.017ns max=0.116ns {16 <= 0.071ns, 275 <= 0.094ns, 29 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/15 12:52:46   1033s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/15 12:52:46   1033s]      Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 5 FRICGX11BA10TR: 307 BUFX5BA10TR: 7 
[12/15 12:52:46   1033s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:52:46   1033s]     NICGs: AND2X11MA10TR: 1 
[12/15 12:52:46   1033s]    Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 12:52:46   1033s]   Clock DAG hash after routing clock trees: 17393800583927009811 7947217636135347441
[12/15 12:52:46   1033s]   Clock DAG hash after routing clock trees: 17393800583927009811 7947217636135347441
[12/15 12:52:47   1034s]   Primary reporting skew groups after routing clock trees:
[12/15 12:52:47   1034s]     skew_group my_clk/mode: insertion delay [min=0.396, max=0.451, avg=0.430, sd=0.010], skew [0.055 vs 0.058], 100% {0.396, 0.451} (wid=0.138 ws=0.060) (gid=0.354 gs=0.060)
[12/15 12:52:47   1034s]         min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:52:47   1034s]         max path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__415_/CK
[12/15 12:52:47   1034s]   Skew group summary after routing clock trees:
[12/15 12:52:47   1034s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.142, max=0.193, avg=0.161, sd=0.024], skew [0.051 vs 0.058], 100% {0.142, 0.193} (wid=0.078 ws=0.011) (gid=0.115 gs=0.050)
[12/15 12:52:47   1034s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.142, max=0.193, avg=0.168, sd=0.028], skew [0.051 vs 0.058], 100% {0.142, 0.193} (wid=0.078 ws=0.000) (gid=0.115 gs=0.050)
[12/15 12:52:47   1034s]     skew_group my_clk/mode: insertion delay [min=0.396, max=0.451, avg=0.430, sd=0.010], skew [0.055 vs 0.058], 100% {0.396, 0.451} (wid=0.138 ws=0.060) (gid=0.354 gs=0.060)
[12/15 12:52:47   1034s]   CCOpt::Phase::Routing done. (took cpu=0:03:36 real=0:01:49)
[12/15 12:52:47   1034s]   CCOpt::Phase::PostConditioning...
[12/15 12:52:47   1034s]   Leaving CCOpt scope - Initializing placement interface...
[12/15 12:52:47   1034s] OPERPROF: Starting DPlace-Init at level 1, MEM:3195.9M, EPOCH TIME: 1671130367.701554
[12/15 12:52:47   1034s] z: 2, totalTracks: 1
[12/15 12:52:47   1034s] z: 4, totalTracks: 1
[12/15 12:52:47   1034s] z: 6, totalTracks: 1
[12/15 12:52:47   1034s] z: 8, totalTracks: 1
[12/15 12:52:47   1034s] #spOpts: VtWidth mergeVia=F 
[12/15 12:52:47   1034s] All LLGs are deleted
[12/15 12:52:47   1034s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3195.9M, EPOCH TIME: 1671130367.769754
[12/15 12:52:47   1034s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3195.9M, EPOCH TIME: 1671130367.770595
[12/15 12:52:47   1034s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3195.9M, EPOCH TIME: 1671130367.824295
[12/15 12:52:47   1034s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3195.9M, EPOCH TIME: 1671130367.829390
[12/15 12:52:47   1034s] Core basic site is TSMC65ADV10TSITE
[12/15 12:52:47   1034s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3195.9M, EPOCH TIME: 1671130367.838918
[12/15 12:52:47   1034s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.013, MEM:3195.9M, EPOCH TIME: 1671130367.852185
[12/15 12:52:47   1034s] Fast DP-INIT is on for default
[12/15 12:52:47   1034s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.064, REAL:0.089, MEM:3195.9M, EPOCH TIME: 1671130367.918600
[12/15 12:52:47   1034s] 
[12/15 12:52:47   1034s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:52:48   1034s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.205, REAL:0.241, MEM:3195.9M, EPOCH TIME: 1671130368.065047
[12/15 12:52:48   1034s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3195.9MB).
[12/15 12:52:48   1034s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.344, REAL:0.391, MEM:3195.9M, EPOCH TIME: 1671130368.092522
[12/15 12:52:48   1034s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.4)
[12/15 12:52:48   1034s]   Removing CTS place status from clock tree and sinks.
[12/15 12:52:48   1034s]   Removed CTS place status from 353 clock cells (out of 363 ) and 0 clock sinks (out of 1 ).
[12/15 12:52:48   1034s]   Legalizer reserving space for clock trees
[12/15 12:52:48   1034s]   PostConditioning...
[12/15 12:52:48   1034s]     PostConditioning active optimizations:
[12/15 12:52:48   1034s]      - DRV fixing with initial upsizing, sizing and buffering
[12/15 12:52:48   1034s]      - Skew fixing with sizing
[12/15 12:52:48   1034s]     
[12/15 12:52:48   1034s]     Currently running CTS, using active skew data
[12/15 12:52:48   1034s]     Reset bufferability constraints...
[12/15 12:52:48   1034s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/15 12:52:48   1034s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 12:52:48   1034s]     PostConditioning Upsizing To Fix DRVs...
[12/15 12:52:48   1035s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 17393800583927009811 7947217636135347441
[12/15 12:52:48   1035s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...End AAE Lib Interpolated Model. (MEM=3063.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 12:52:48   1035s] 100% 
[12/15 12:52:48   1035s]       CCOpt-PostConditioning: considered: 357, tested: 357, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[12/15 12:52:48   1035s]       
[12/15 12:52:48   1035s]       PRO Statistics: Fix DRVs (initial upsizing):
[12/15 12:52:48   1035s]       ============================================
[12/15 12:52:48   1035s]       
[12/15 12:52:48   1035s]       Cell changes by Net Type:
[12/15 12:52:48   1035s]       
[12/15 12:52:48   1035s]       -------------------------------------------------------------------------------------------------------------------
[12/15 12:52:48   1035s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/15 12:52:48   1035s]       -------------------------------------------------------------------------------------------------------------------
[12/15 12:52:48   1035s]       top                0                    0           0            0                    0                  0
[12/15 12:52:48   1035s]       trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/15 12:52:48   1035s]       leaf               0                    0           0            0                    0                  0
[12/15 12:52:48   1035s]       -------------------------------------------------------------------------------------------------------------------
[12/15 12:52:48   1035s]       Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/15 12:52:48   1035s]       -------------------------------------------------------------------------------------------------------------------
[12/15 12:52:48   1035s]       
[12/15 12:52:48   1035s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[12/15 12:52:48   1035s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/15 12:52:48   1035s]       
[12/15 12:52:49   1035s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/15 12:52:49   1035s]         cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:52:49   1035s]         misc counts      : r=4, pp=2
[12/15 12:52:49   1035s]         cell areas       : b=3592.800um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3634.800um^2
[12/15 12:52:49   1035s]         cell capacitance : b=2.243pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.028pF, total=2.286pF
[12/15 12:52:49   1035s]         sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:52:49   1035s]         wire capacitance : top=0.000pF, trunk=1.472pF, leaf=14.327pF, total=15.799pF
[12/15 12:52:49   1035s]         wire lengths     : top=0.000um, trunk=13208.400um, leaf=127005.690um, total=140214.090um
[12/15 12:52:49   1035s]         hp wire lengths  : top=0.000um, trunk=9402.600um, leaf=31606.500um, total=41009.100um
[12/15 12:52:49   1035s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[12/15 12:52:49   1035s]         Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[12/15 12:52:49   1035s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/15 12:52:49   1035s]         Trunk : target=0.118ns count=39 avg=0.073ns sd=0.030ns min=0.000ns max=0.118ns {14 <= 0.071ns, 14 <= 0.094ns, 9 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/15 12:52:49   1035s]         Leaf  : target=0.118ns count=321 avg=0.090ns sd=0.010ns min=0.017ns max=0.116ns {16 <= 0.071ns, 275 <= 0.094ns, 29 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/15 12:52:49   1035s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/15 12:52:49   1035s]          Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 5 FRICGX11BA10TR: 307 BUFX5BA10TR: 7 
[12/15 12:52:49   1035s]          Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:52:49   1035s]         NICGs: AND2X11MA10TR: 1 
[12/15 12:52:49   1035s]        Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 12:52:49   1035s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 17393800583927009811 7947217636135347441
[12/15 12:52:49   1035s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 17393800583927009811 7947217636135347441
[12/15 12:52:49   1035s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/15 12:52:49   1035s]         skew_group my_clk/mode: insertion delay [min=0.396, max=0.451], skew [0.055 vs 0.058]
[12/15 12:52:49   1035s]             min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:52:49   1035s]             max path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__415_/CK
[12/15 12:52:49   1035s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/15 12:52:49   1035s]         skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.142, max=0.193], skew [0.051 vs 0.058]
[12/15 12:52:49   1035s]         skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.142, max=0.193], skew [0.051 vs 0.058]
[12/15 12:52:49   1035s]         skew_group my_clk/mode: insertion delay [min=0.396, max=0.451], skew [0.055 vs 0.058]
[12/15 12:52:49   1035s]       Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:52:49   1035s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:01.0 real=0:00:01.5)
[12/15 12:52:49   1035s]     Recomputing CTS skew targets...
[12/15 12:52:49   1035s]     Resolving skew group constraints...
[12/15 12:52:51   1037s]       Solving LP: 3 skew groups; 23 fragments, 35 fraglets and 36 vertices; 109 variables and 329 constraints; tolerance 1
[12/15 12:52:51   1037s]     Resolving skew group constraints done.
[12/15 12:52:51   1037s]     Recomputing CTS skew targets done. (took cpu=0:00:01.2 real=0:00:01.7)
[12/15 12:52:51   1037s]     PostConditioning Fixing DRVs...
[12/15 12:52:51   1037s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 17393800583927009811 7947217636135347441
[12/15 12:52:51   1037s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/15 12:52:51   1037s]       CCOpt-PostConditioning: considered: 357, tested: 357, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[12/15 12:52:51   1037s]       
[12/15 12:52:51   1037s]       PRO Statistics: Fix DRVs (cell sizing):
[12/15 12:52:51   1037s]       =======================================
[12/15 12:52:51   1037s]       
[12/15 12:52:51   1037s]       Cell changes by Net Type:
[12/15 12:52:51   1037s]       
[12/15 12:52:51   1037s]       -------------------------------------------------------------------------------------------------------------------
[12/15 12:52:51   1037s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/15 12:52:51   1037s]       -------------------------------------------------------------------------------------------------------------------
[12/15 12:52:51   1037s]       top                0                    0           0            0                    0                  0
[12/15 12:52:51   1037s]       trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/15 12:52:51   1037s]       leaf               0                    0           0            0                    0                  0
[12/15 12:52:51   1037s]       -------------------------------------------------------------------------------------------------------------------
[12/15 12:52:51   1037s]       Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/15 12:52:51   1037s]       -------------------------------------------------------------------------------------------------------------------
[12/15 12:52:51   1037s]       
[12/15 12:52:51   1037s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[12/15 12:52:51   1037s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/15 12:52:51   1037s]       
[12/15 12:52:51   1037s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/15 12:52:51   1037s]         cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/15 12:52:51   1037s]         misc counts      : r=4, pp=2
[12/15 12:52:51   1037s]         cell areas       : b=3592.800um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=25.600um^2, total=3634.800um^2
[12/15 12:52:51   1037s]         cell capacitance : b=2.243pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.028pF, total=2.286pF
[12/15 12:52:51   1037s]         sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:52:51   1037s]         wire capacitance : top=0.000pF, trunk=1.472pF, leaf=14.327pF, total=15.799pF
[12/15 12:52:51   1037s]         wire lengths     : top=0.000um, trunk=13208.400um, leaf=127005.690um, total=140214.090um
[12/15 12:52:51   1037s]         hp wire lengths  : top=0.000um, trunk=9402.600um, leaf=31606.500um, total=41009.100um
[12/15 12:52:51   1037s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[12/15 12:52:51   1037s]         Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[12/15 12:52:51   1037s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/15 12:52:51   1037s]         Trunk : target=0.118ns count=39 avg=0.073ns sd=0.030ns min=0.000ns max=0.118ns {14 <= 0.071ns, 14 <= 0.094ns, 9 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/15 12:52:51   1037s]         Leaf  : target=0.118ns count=321 avg=0.090ns sd=0.010ns min=0.017ns max=0.116ns {16 <= 0.071ns, 275 <= 0.094ns, 29 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/15 12:52:51   1037s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/15 12:52:51   1037s]          Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 5 FRICGX11BA10TR: 307 BUFX5BA10TR: 7 
[12/15 12:52:51   1037s]          Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:52:51   1037s]         NICGs: AND2X11MA10TR: 1 
[12/15 12:52:51   1037s]        Logics: BUFZX11MA10TR: 1 NOR2X4MA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 12:52:51   1037s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 17393800583927009811 7947217636135347441
[12/15 12:52:52   1037s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 17393800583927009811 7947217636135347441
[12/15 12:52:52   1037s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/15 12:52:52   1037s]         skew_group my_clk/mode: insertion delay [min=0.396, max=0.451], skew [0.055 vs 0.058]
[12/15 12:52:52   1037s]             min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:52:52   1037s]             max path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__415_/CK
[12/15 12:52:52   1037s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/15 12:52:52   1037s]         skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.142, max=0.193], skew [0.051 vs 0.058]
[12/15 12:52:52   1037s]         skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.142, max=0.193], skew [0.051 vs 0.058]
[12/15 12:52:52   1037s]         skew_group my_clk/mode: insertion delay [min=0.396, max=0.451], skew [0.055 vs 0.058]
[12/15 12:52:52   1037s]       Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:52:52   1037s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.6 real=0:00:00.8)
[12/15 12:52:52   1037s]     Buffering to fix DRVs...
[12/15 12:52:52   1037s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/15 12:52:52   1037s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/15 12:52:52   1037s]     Inserted 1 buffers and inverters.
[12/15 12:52:52   1037s]     success count. Default: 0, QS: 1, QD: 0, FS: 0, MQS: 0
[12/15 12:52:52   1037s]     CCOpt-PostConditioning: nets considered: 357, nets tested: 357, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 0, buffered: 1
[12/15 12:52:52   1038s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/15 12:52:52   1038s]       cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/15 12:52:52   1038s]       misc counts      : r=4, pp=2
[12/15 12:52:52   1038s]       cell areas       : b=3597.200um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=22.400um^2, total=3636.000um^2
[12/15 12:52:52   1038s]       cell capacitance : b=2.246pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.019pF, total=2.280pF
[12/15 12:52:52   1038s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:52:52   1038s]       wire capacitance : top=0.000pF, trunk=1.473pF, leaf=14.327pF, total=15.800pF
[12/15 12:52:52   1038s]       wire lengths     : top=0.000um, trunk=13208.400um, leaf=127005.690um, total=140214.090um
[12/15 12:52:52   1038s]       hp wire lengths  : top=0.000um, trunk=9410.600um, leaf=31606.500um, total=41017.100um
[12/15 12:52:52   1038s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[12/15 12:52:52   1038s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/15 12:52:52   1038s]       Trunk : target=0.118ns count=40 avg=0.071ns sd=0.029ns min=0.000ns max=0.103ns {15 <= 0.071ns, 15 <= 0.094ns, 10 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:52:52   1038s]       Leaf  : target=0.118ns count=321 avg=0.089ns sd=0.010ns min=0.017ns max=0.107ns {16 <= 0.071ns, 275 <= 0.094ns, 29 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:52:52   1038s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/15 12:52:52   1038s]        Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 5 FRICGX11BA10TR: 307 BUFX5BA10TR: 8 
[12/15 12:52:52   1038s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:52:52   1038s]       NICGs: AND2X11MA10TR: 1 
[12/15 12:52:52   1038s]      Logics: BUFZX11MA10TR: 1 NOR2X1AA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 12:52:52   1038s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 12949209752228940888 3028295634895874522
[12/15 12:52:52   1038s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 12949209752228940888 3028295634895874522
[12/15 12:52:53   1038s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/15 12:52:53   1038s]       skew_group my_clk/mode: insertion delay [min=0.392, max=0.446, avg=0.425, sd=0.010], skew [0.055 vs 0.058], 100% {0.392, 0.446} (wid=0.134 ws=0.060) (gid=0.353 gs=0.060)
[12/15 12:52:53   1038s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:52:53   1038s]           max path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__415_/CK
[12/15 12:52:53   1038s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/15 12:52:53   1038s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.139, max=0.190, avg=0.157, sd=0.024], skew [0.051 vs 0.058], 100% {0.139, 0.190} (wid=0.076 ws=0.013) (gid=0.114 gs=0.050)
[12/15 12:52:53   1038s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.139, max=0.190, avg=0.164, sd=0.028], skew [0.051 vs 0.058], 100% {0.139, 0.190} (wid=0.076 ws=0.000) (gid=0.114 gs=0.050)
[12/15 12:52:53   1038s]       skew_group my_clk/mode: insertion delay [min=0.392, max=0.446, avg=0.425, sd=0.010], skew [0.055 vs 0.058], 100% {0.392, 0.446} (wid=0.134 ws=0.060) (gid=0.353 gs=0.060)
[12/15 12:52:53   1038s]     Buffering to fix DRVs done. (took cpu=0:00:00.9 real=0:00:01.2)
[12/15 12:52:53   1038s]     
[12/15 12:52:53   1038s]     Slew Diagnostics: After DRV fixing
[12/15 12:52:53   1038s]     ==================================
[12/15 12:52:53   1038s]     
[12/15 12:52:53   1038s]     Global Causes:
[12/15 12:52:53   1038s]     
[12/15 12:52:53   1038s]     -----
[12/15 12:52:53   1038s]     Cause
[12/15 12:52:53   1038s]     -----
[12/15 12:52:53   1038s]       (empty table)
[12/15 12:52:53   1038s]     -----
[12/15 12:52:53   1038s]     
[12/15 12:52:53   1038s]     Top 5 overslews:
[12/15 12:52:53   1038s]     
[12/15 12:52:53   1038s]     ---------------------------------
[12/15 12:52:53   1038s]     Overslew    Causes    Driving Pin
[12/15 12:52:53   1038s]     ---------------------------------
[12/15 12:52:53   1038s]       (empty table)
[12/15 12:52:53   1038s]     ---------------------------------
[12/15 12:52:53   1038s]     
[12/15 12:52:53   1038s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/15 12:52:53   1038s]     
[12/15 12:52:53   1038s]     -------------------
[12/15 12:52:53   1038s]     Cause    Occurences
[12/15 12:52:53   1038s]     -------------------
[12/15 12:52:53   1038s]       (empty table)
[12/15 12:52:53   1038s]     -------------------
[12/15 12:52:53   1038s]     
[12/15 12:52:53   1038s]     Violation diagnostics counts from the 0 nodes that have violations:
[12/15 12:52:53   1038s]     
[12/15 12:52:53   1038s]     -------------------
[12/15 12:52:53   1038s]     Cause    Occurences
[12/15 12:52:53   1038s]     -------------------
[12/15 12:52:53   1038s]       (empty table)
[12/15 12:52:53   1038s]     -------------------
[12/15 12:52:53   1038s]     
[12/15 12:52:53   1038s]     PostConditioning Fixing Skew by cell sizing...
[12/15 12:52:53   1038s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 12949209752228940888 3028295634895874522
[12/15 12:52:53   1038s]       Path optimization required 0 stage delay updates 
[12/15 12:52:53   1038s]       Resized 0 clock insts to decrease delay.
[12/15 12:52:53   1038s]       Fixing short paths with downsize only
[12/15 12:52:53   1038s]       Path optimization required 0 stage delay updates 
[12/15 12:52:53   1038s]       Resized 0 clock insts to increase delay.
[12/15 12:52:53   1038s]       
[12/15 12:52:53   1038s]       PRO Statistics: Fix Skew (cell sizing):
[12/15 12:52:53   1038s]       =======================================
[12/15 12:52:53   1038s]       
[12/15 12:52:53   1038s]       Cell changes by Net Type:
[12/15 12:52:53   1038s]       
[12/15 12:52:53   1038s]       -------------------------------------------------------------------------------------------------
[12/15 12:52:53   1038s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/15 12:52:53   1038s]       -------------------------------------------------------------------------------------------------
[12/15 12:52:53   1038s]       top                0            0           0            0                    0                0
[12/15 12:52:53   1038s]       trunk              0            0           0            0                    0                0
[12/15 12:52:53   1038s]       leaf               0            0           0            0                    0                0
[12/15 12:52:53   1038s]       -------------------------------------------------------------------------------------------------
[12/15 12:52:53   1038s]       Total              0            0           0            0                    0                0
[12/15 12:52:53   1038s]       -------------------------------------------------------------------------------------------------
[12/15 12:52:53   1038s]       
[12/15 12:52:53   1038s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/15 12:52:53   1038s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/15 12:52:53   1038s]       
[12/15 12:52:53   1039s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/15 12:52:53   1039s]         cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/15 12:52:53   1039s]         misc counts      : r=4, pp=2
[12/15 12:52:53   1039s]         cell areas       : b=3597.200um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=22.400um^2, total=3636.000um^2
[12/15 12:52:53   1039s]         cell capacitance : b=2.246pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.019pF, total=2.280pF
[12/15 12:52:53   1039s]         sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:52:53   1039s]         wire capacitance : top=0.000pF, trunk=1.473pF, leaf=14.327pF, total=15.800pF
[12/15 12:52:53   1039s]         wire lengths     : top=0.000um, trunk=13208.400um, leaf=127005.690um, total=140214.090um
[12/15 12:52:53   1039s]         hp wire lengths  : top=0.000um, trunk=9410.600um, leaf=31606.500um, total=41017.100um
[12/15 12:52:53   1039s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[12/15 12:52:53   1039s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/15 12:52:53   1039s]         Trunk : target=0.118ns count=40 avg=0.071ns sd=0.029ns min=0.000ns max=0.103ns {15 <= 0.071ns, 15 <= 0.094ns, 10 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:52:53   1039s]         Leaf  : target=0.118ns count=321 avg=0.089ns sd=0.010ns min=0.017ns max=0.107ns {16 <= 0.071ns, 275 <= 0.094ns, 29 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:52:53   1039s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/15 12:52:53   1039s]          Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 5 FRICGX11BA10TR: 307 BUFX5BA10TR: 8 
[12/15 12:52:53   1039s]          Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:52:53   1039s]         NICGs: AND2X11MA10TR: 1 
[12/15 12:52:53   1039s]        Logics: BUFZX11MA10TR: 1 NOR2X1AA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 12:52:53   1039s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 12949209752228940888 3028295634895874522
[12/15 12:52:54   1039s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 12949209752228940888 3028295634895874522
[12/15 12:52:54   1039s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/15 12:52:54   1039s]         skew_group my_clk/mode: insertion delay [min=0.392, max=0.446, avg=0.425, sd=0.010], skew [0.055 vs 0.058], 100% {0.392, 0.446} (wid=0.134 ws=0.060) (gid=0.353 gs=0.060)
[12/15 12:52:54   1039s]             min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:52:54   1039s]             max path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__415_/CK
[12/15 12:52:54   1039s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/15 12:52:54   1039s]         skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.139, max=0.190, avg=0.157, sd=0.024], skew [0.051 vs 0.058], 100% {0.139, 0.190} (wid=0.076 ws=0.013) (gid=0.114 gs=0.050)
[12/15 12:52:54   1039s]         skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.139, max=0.190, avg=0.164, sd=0.028], skew [0.051 vs 0.058], 100% {0.139, 0.190} (wid=0.076 ws=0.000) (gid=0.114 gs=0.050)
[12/15 12:52:54   1039s]         skew_group my_clk/mode: insertion delay [min=0.392, max=0.446, avg=0.425, sd=0.010], skew [0.055 vs 0.058], 100% {0.392, 0.446} (wid=0.134 ws=0.060) (gid=0.353 gs=0.060)
[12/15 12:52:54   1039s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 12:52:54   1039s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.9 real=0:00:01.1)
[12/15 12:52:54   1039s]     Reconnecting optimized routes...
[12/15 12:52:54   1039s]     Reset timing graph...
[12/15 12:52:54   1039s] Ignoring AAE DB Resetting ...
[12/15 12:52:54   1039s]     Reset timing graph done.
[12/15 12:52:54   1040s]     Reconnecting optimized routes done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/15 12:52:54   1040s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/15 12:52:54   1040s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3063.8M, EPOCH TIME: 1671130374.784968
[12/15 12:52:54   1040s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.035, REAL:0.042, MEM:2861.8M, EPOCH TIME: 1671130374.826481
[12/15 12:52:54   1040s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 12:52:54   1040s]     Leaving CCOpt scope - ClockRefiner...
[12/15 12:52:54   1040s]     Assigned high priority to 1 instances.
[12/15 12:52:54   1040s]     Soft fixed 354 clock instances.
[12/15 12:52:54   1040s]     Performing Single Pass Refine Place.
[12/15 12:52:54   1040s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/15 12:52:54   1040s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2861.8M, EPOCH TIME: 1671130374.888752
[12/15 12:52:54   1040s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2861.8M, EPOCH TIME: 1671130374.888861
[12/15 12:52:54   1040s] z: 2, totalTracks: 1
[12/15 12:52:54   1040s] z: 4, totalTracks: 1
[12/15 12:52:54   1040s] z: 6, totalTracks: 1
[12/15 12:52:54   1040s] z: 8, totalTracks: 1
[12/15 12:52:54   1040s] #spOpts: VtWidth mergeVia=F 
[12/15 12:52:55   1040s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2861.8M, EPOCH TIME: 1671130375.019765
[12/15 12:52:55   1040s] Info: 354 insts are soft-fixed.
[12/15 12:52:55   1040s] 
[12/15 12:52:55   1040s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:52:55   1040s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.128, MEM:2861.8M, EPOCH TIME: 1671130375.147647
[12/15 12:52:55   1040s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2861.8MB).
[12/15 12:52:55   1040s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.328, MEM:2861.8M, EPOCH TIME: 1671130375.217116
[12/15 12:52:55   1040s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.250, REAL:0.328, MEM:2861.8M, EPOCH TIME: 1671130375.217150
[12/15 12:52:55   1040s] TDRefine: refinePlace mode is spiral
[12/15 12:52:55   1040s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.602034.7
[12/15 12:52:55   1040s] OPERPROF: Starting RefinePlace at level 1, MEM:2861.8M, EPOCH TIME: 1671130375.217281
[12/15 12:52:55   1040s] *** Starting refinePlace (0:17:20 mem=2861.8M) ***
[12/15 12:52:55   1040s] Total net bbox length = 2.336e+06 (1.198e+06 1.138e+06) (ext = 4.144e+03)
[12/15 12:52:55   1040s] 
[12/15 12:52:55   1040s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:52:55   1040s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/15 12:52:55   1040s] Info: 354 insts are soft-fixed.
[12/15 12:52:55   1040s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:52:55   1040s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:52:55   1040s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:52:55   1040s] (I)      Default power domain name = toplevel_498
[12/15 12:52:55   1040s] .Default power domain name = toplevel_498
[12/15 12:52:55   1040s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2861.8M, EPOCH TIME: 1671130375.554276
[12/15 12:52:55   1040s] Starting refinePlace ...
[12/15 12:52:55   1040s] Default power domain name = toplevel_498
[12/15 12:52:55   1040s] .One DDP V2 for no tweak run.
[12/15 12:52:55   1040s] Default power domain name = toplevel_498
[12/15 12:52:55   1040s] .  Spread Effort: high, standalone mode, useDDP on.
[12/15 12:52:56   1041s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=2891.5MB) @(0:17:21 - 0:17:21).
[12/15 12:52:56   1041s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:52:56   1041s] wireLenOptFixPriorityInst 30604 inst fixed
[12/15 12:52:56   1041s] 
[12/15 12:52:56   1041s] Running Spiral MT with 4 threads  fetchWidth=441 
[12/15 12:52:58   1043s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/15 12:52:58   1043s] [CPU] RefinePlace/Spiral (cpu=0:00:00.7, real=0:00:00.0)
[12/15 12:52:58   1043s] [CPU] RefinePlace/Commit (cpu=0:00:01.5, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.4, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/15 12:52:58   1043s] [CPU] RefinePlace/Legalization (cpu=0:00:02.7, real=0:00:02.0, mem=2892.5MB) @(0:17:21 - 0:17:24).
[12/15 12:52:58   1043s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:52:58   1043s] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2892.5MB
[12/15 12:52:58   1043s] Statistics of distance of Instance movement in refine placement:
[12/15 12:52:58   1043s]   maximum (X+Y) =         0.00 um
[12/15 12:52:58   1043s]   mean    (X+Y) =         0.00 um
[12/15 12:52:58   1043s] Summary Report:
[12/15 12:52:58   1043s] Instances move: 0 (out of 114938 movable)
[12/15 12:52:58   1043s] Instances flipped: 0
[12/15 12:52:58   1043s] Mean displacement: 0.00 um
[12/15 12:52:58   1043s] Max displacement: 0.00 um 
[12/15 12:52:58   1043s] Total instances moved : 0
[12/15 12:52:58   1043s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.271, REAL:3.373, MEM:2892.5M, EPOCH TIME: 1671130378.927277
[12/15 12:52:59   1043s] Total net bbox length = 2.336e+06 (1.198e+06 1.138e+06) (ext = 4.144e+03)
[12/15 12:52:59   1043s] Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 2892.5MB
[12/15 12:52:59   1043s] [CPU] RefinePlace/total (cpu=0:00:03.5, real=0:00:03.0, mem=2892.5MB) @(0:17:20 - 0:17:24).
[12/15 12:52:59   1043s] *** Finished refinePlace (0:17:24 mem=2892.5M) ***
[12/15 12:52:59   1043s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.602034.7
[12/15 12:52:59   1043s] OPERPROF: Finished RefinePlace at level 1, CPU:3.631, REAL:3.814, MEM:2892.5M, EPOCH TIME: 1671130379.030790
[12/15 12:52:59   1043s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2892.5M, EPOCH TIME: 1671130379.030828
[12/15 12:52:59   1044s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.024, REAL:0.026, MEM:2863.5M, EPOCH TIME: 1671130379.056587
[12/15 12:52:59   1044s]     ClockRefiner summary
[12/15 12:52:59   1044s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 30962).
[12/15 12:52:59   1044s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 357).
[12/15 12:52:59   1044s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 30605).
[12/15 12:52:59   1044s]     Restoring pStatusCts on 354 clock instances.
[12/15 12:52:59   1044s]     Revert refine place priority changes on 0 instances.
[12/15 12:52:59   1044s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.9 real=0:00:04.2)
[12/15 12:52:59   1044s]     Set dirty flag on 1 instances, 2 nets
[12/15 12:52:59   1044s]   PostConditioning done.
[12/15 12:52:59   1044s] Net route status summary:
[12/15 12:52:59   1044s]   Clock:       358 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=358, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 12:52:59   1044s]   Non-clock: 123747 (unrouted=5965, trialRouted=117782, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5965, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 12:52:59   1044s]   Update timing and DAG stats after post-conditioning...
[12/15 12:52:59   1044s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 12:52:59   1044s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/15 12:52:59   1044s] End AAE Lib Interpolated Model. (MEM=2863.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 12:52:59   1045s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.4)
[12/15 12:53:00   1045s]   Clock DAG stats after post-conditioning:
[12/15 12:53:00   1045s]     cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/15 12:53:00   1045s]     misc counts      : r=4, pp=2
[12/15 12:53:00   1045s]     cell areas       : b=3597.200um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=22.400um^2, total=3636.000um^2
[12/15 12:53:00   1045s]     cell capacitance : b=2.246pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.019pF, total=2.280pF
[12/15 12:53:00   1045s]     sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:53:00   1045s]     wire capacitance : top=0.000pF, trunk=1.473pF, leaf=14.327pF, total=15.800pF
[12/15 12:53:00   1045s]     wire lengths     : top=0.000um, trunk=13217.845um, leaf=127005.690um, total=140223.535um
[12/15 12:53:00   1045s]     hp wire lengths  : top=0.000um, trunk=9410.600um, leaf=31606.500um, total=41017.100um
[12/15 12:53:00   1045s]   Clock DAG net violations after post-conditioning: none
[12/15 12:53:00   1045s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/15 12:53:00   1045s]     Trunk : target=0.118ns count=40 avg=0.071ns sd=0.029ns min=0.000ns max=0.103ns {15 <= 0.071ns, 15 <= 0.094ns, 10 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:53:00   1045s]     Leaf  : target=0.118ns count=321 avg=0.089ns sd=0.010ns min=0.017ns max=0.107ns {16 <= 0.071ns, 275 <= 0.094ns, 29 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:53:00   1045s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/15 12:53:00   1045s]      Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 5 FRICGX11BA10TR: 307 BUFX5BA10TR: 8 
[12/15 12:53:00   1045s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:53:00   1045s]     NICGs: AND2X11MA10TR: 1 
[12/15 12:53:00   1045s]    Logics: BUFZX11MA10TR: 1 NOR2X1AA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 12:53:00   1045s]   Clock DAG hash after post-conditioning: 12949209752228940888 3028295634895874522
[12/15 12:53:00   1045s]   Clock DAG hash after post-conditioning: 12949209752228940888 3028295634895874522
[12/15 12:53:00   1046s]   Primary reporting skew groups after post-conditioning:
[12/15 12:53:00   1046s]     skew_group my_clk/mode: insertion delay [min=0.392, max=0.446, avg=0.425, sd=0.010], skew [0.055 vs 0.058], 100% {0.392, 0.446} (wid=0.134 ws=0.060) (gid=0.353 gs=0.060)
[12/15 12:53:01   1046s]         min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:53:01   1046s]         max path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__415_/CK
[12/15 12:53:01   1046s]   Skew group summary after post-conditioning:
[12/15 12:53:01   1046s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.139, max=0.190, avg=0.157, sd=0.024], skew [0.051 vs 0.058], 100% {0.139, 0.190} (wid=0.076 ws=0.013) (gid=0.114 gs=0.050)
[12/15 12:53:01   1046s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.139, max=0.190, avg=0.164, sd=0.028], skew [0.051 vs 0.058], 100% {0.139, 0.190} (wid=0.076 ws=0.000) (gid=0.114 gs=0.050)
[12/15 12:53:01   1046s]     skew_group my_clk/mode: insertion delay [min=0.392, max=0.446, avg=0.425, sd=0.010], skew [0.055 vs 0.058], 100% {0.392, 0.446} (wid=0.134 ws=0.060) (gid=0.353 gs=0.060)
[12/15 12:53:01   1046s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:12.0 real=0:00:13.6)
[12/15 12:53:01   1046s]   Setting CTS place status to fixed for clock tree and sinks.
[12/15 12:53:01   1046s]   numClockCells = 364, numClockCellsFixed = 364, numClockCellsRestored = 0, numClockLatches = 1, numClockLatchesFixed =  1, numClockLatchesRestored = 0
[12/15 12:53:01   1046s]   Post-balance tidy up or trial balance steps...
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   Clock DAG stats at end of CTS:
[12/15 12:53:01   1046s]   ==============================
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   --------------------------------------------------------------
[12/15 12:53:01   1046s]   Cell type                     Count    Area        Capacitance
[12/15 12:53:01   1046s]   --------------------------------------------------------------
[12/15 12:53:01   1046s]   Buffers                        347     3597.200       2.246
[12/15 12:53:01   1046s]   Inverters                        2        3.600       0.006
[12/15 12:53:01   1046s]   Integrated Clock Gates           0        0.000       0.000
[12/15 12:53:01   1046s]   Non-Integrated Clock Gates       1       12.800       0.009
[12/15 12:53:01   1046s]   Clock Logic                      4       22.400       0.019
[12/15 12:53:01   1046s]   All                            354     3636.000       2.280
[12/15 12:53:01   1046s]   --------------------------------------------------------------
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   Clock DAG wire lengths at end of CTS:
[12/15 12:53:01   1046s]   =====================================
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   --------------------
[12/15 12:53:01   1046s]   Type     Wire Length
[12/15 12:53:01   1046s]   --------------------
[12/15 12:53:01   1046s]   Top           0.000
[12/15 12:53:01   1046s]   Trunk     13217.845
[12/15 12:53:01   1046s]   Leaf     127005.690
[12/15 12:53:01   1046s]   Total    140223.535
[12/15 12:53:01   1046s]   --------------------
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   Clock DAG hp wire lengths at end of CTS:
[12/15 12:53:01   1046s]   ========================================
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   -----------------------
[12/15 12:53:01   1046s]   Type     hp Wire Length
[12/15 12:53:01   1046s]   -----------------------
[12/15 12:53:01   1046s]   Top            0.000
[12/15 12:53:01   1046s]   Trunk       9410.600
[12/15 12:53:01   1046s]   Leaf       31606.500
[12/15 12:53:01   1046s]   Total      41017.100
[12/15 12:53:01   1046s]   -----------------------
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   Clock DAG capacitances at end of CTS:
[12/15 12:53:01   1046s]   =====================================
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   -----------------------------------
[12/15 12:53:01   1046s]   Type     Gate      Wire      Total
[12/15 12:53:01   1046s]   -----------------------------------
[12/15 12:53:01   1046s]   Top       0.000     0.000     0.000
[12/15 12:53:01   1046s]   Trunk     2.271     1.473     3.744
[12/15 12:53:01   1046s]   Leaf     26.666    14.327    40.993
[12/15 12:53:01   1046s]   Total    28.937    15.800    44.737
[12/15 12:53:01   1046s]   -----------------------------------
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   Clock DAG sink capacitances at end of CTS:
[12/15 12:53:01   1046s]   ==========================================
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   ---------------------------------------------------------
[12/15 12:53:01   1046s]   Count    Total     Average    Std. Dev.    Min      Max
[12/15 12:53:01   1046s]   ---------------------------------------------------------
[12/15 12:53:01   1046s]   30609    26.642     0.001       0.000      0.001    0.040
[12/15 12:53:01   1046s]   ---------------------------------------------------------
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   Clock DAG net violations at end of CTS:
[12/15 12:53:01   1046s]   =======================================
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   None
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/15 12:53:01   1046s]   ====================================================================
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/15 12:53:01   1046s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                  Over Target
[12/15 12:53:01   1046s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/15 12:53:01   1046s]   Trunk       0.118       40      0.071       0.029      0.000    0.103    {15 <= 0.071ns, 15 <= 0.094ns, 10 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}          -
[12/15 12:53:01   1046s]   Leaf        0.118      321      0.089       0.010      0.017    0.107    {16 <= 0.071ns, 275 <= 0.094ns, 29 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}         -
[12/15 12:53:01   1046s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   Clock DAG library cell distribution at end of CTS:
[12/15 12:53:01   1046s]   ==================================================
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   --------------------------------------------------
[12/15 12:53:01   1046s]   Name               Type        Inst     Inst Area 
[12/15 12:53:01   1046s]                                  Count    (um^2)
[12/15 12:53:01   1046s]   --------------------------------------------------
[12/15 12:53:01   1046s]   BUFX16MA10TR       buffer        27       313.200
[12/15 12:53:01   1046s]   FRICGX13BA10TR     buffer         5        56.000
[12/15 12:53:01   1046s]   FRICGX11BA10TR     buffer       307      3192.800
[12/15 12:53:01   1046s]   BUFX5BA10TR        buffer         8        35.200
[12/15 12:53:01   1046s]   INVX3BA10TR        inverter       1         2.400
[12/15 12:53:01   1046s]   INVX1BA10TR        inverter       1         1.200
[12/15 12:53:01   1046s]   AND2X11MA10TR      nicg           1        12.800
[12/15 12:53:01   1046s]   BUFZX11MA10TR      logic          1        17.600
[12/15 12:53:01   1046s]   NOR2X1AA10TR       logic          1         1.600
[12/15 12:53:01   1046s]   NAND2X0P7BA10TR    logic          1         1.600
[12/15 12:53:01   1046s]   NOR2X0P7MA10TR     logic          1         1.600
[12/15 12:53:01   1046s]   --------------------------------------------------
[12/15 12:53:01   1046s]   
[12/15 12:53:01   1046s]   Clock DAG hash at end of CTS: 12949209752228940888 3028295634895874522
[12/15 12:53:01   1047s]   Clock DAG hash at end of CTS: 12949209752228940888 3028295634895874522
[12/15 12:53:02   1047s]   
[12/15 12:53:02   1047s]   Primary reporting skew groups summary at end of CTS:
[12/15 12:53:02   1047s]   ====================================================
[12/15 12:53:02   1047s]   
[12/15 12:53:02   1047s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/15 12:53:02   1047s]   Half-corner          Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/15 12:53:02   1047s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/15 12:53:02   1047s]   slowDC:setup.late    my_clk/mode    0.392     0.446     0.055       0.058         0.060           0.014           0.425        0.010     100% {0.392, 0.446}
[12/15 12:53:02   1047s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/15 12:53:02   1047s]   
[12/15 12:53:02   1047s]   
[12/15 12:53:02   1047s]   Skew group summary at end of CTS:
[12/15 12:53:02   1047s]   =================================
[12/15 12:53:02   1047s]   
[12/15 12:53:02   1047s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/15 12:53:02   1047s]   Half-corner          Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/15 12:53:02   1047s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/15 12:53:02   1047s]   slowDC:setup.late    _clock_gen_my_clk_state_reg_0_/mode    0.139     0.190     0.051       0.058         0.013           0.000           0.157        0.024     100% {0.139, 0.190}
[12/15 12:53:02   1047s]   slowDC:setup.late    _clock_gen_my_clk_state_reg_1_/mode    0.139     0.190     0.051       0.058         0.000           0.000           0.164        0.028     100% {0.139, 0.190}
[12/15 12:53:02   1047s]   slowDC:setup.late    my_clk/mode                            0.392     0.446     0.055       0.058         0.060           0.014           0.425        0.010     100% {0.392, 0.446}
[12/15 12:53:02   1047s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/15 12:53:02   1047s]   
[12/15 12:53:02   1047s]   
[12/15 12:53:02   1047s]   Found a total of 0 clock tree pins with a slew violation.
[12/15 12:53:02   1047s]   
[12/15 12:53:02   1047s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:01.2 real=0:00:01.3)
[12/15 12:53:02   1047s] Synthesizing clock trees done.
[12/15 12:53:02   1047s] Tidy Up And Update Timing...
[12/15 12:53:02   1047s] External - Set all clocks to propagated mode...
[12/15 12:53:02   1047s] Innovus updating I/O latencies
[12/15 12:53:07   1054s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/15 12:53:07   1054s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
[12/15 12:53:08   1055s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/15 12:53:08   1055s] #################################################################################
[12/15 12:53:08   1055s] # Design Stage: PreRoute
[12/15 12:53:08   1055s] # Design Name: toplevel_498
[12/15 12:53:08   1055s] # Design Mode: 90nm
[12/15 12:53:08   1055s] # Analysis Mode: MMMC Non-OCV 
[12/15 12:53:08   1055s] # Parasitics Mode: No SPEF/RCDB 
[12/15 12:53:08   1055s] # Signoff Settings: SI Off 
[12/15 12:53:08   1055s] #################################################################################
[12/15 12:53:10   1061s] Topological Sorting (REAL = 0:00:00.0, MEM = 3236.8M, InitMEM = 3222.9M)
[12/15 12:53:12   1063s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/15 12:53:12   1063s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
[12/15 12:53:12   1063s] Start delay calculation (fullDC) (4 T). (MEM=3236.84)
[12/15 12:53:13   1063s] End AAE Lib Interpolated Model. (MEM=3249.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 12:53:17   1072s] Total number of fetched objects 118211
[12/15 12:53:18   1073s] Total number of fetched objects 118211
[12/15 12:53:19   1074s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:01.0)
[12/15 12:53:19   1076s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:00.0)
[12/15 12:53:19   1076s] End delay calculation. (MEM=3417.8 CPU=0:00:04.9 REAL=0:00:02.0)
[12/15 12:53:19   1076s] End delay calculation (fullDC). (MEM=3417.8 CPU=0:00:13.0 REAL=0:00:07.0)
[12/15 12:53:19   1076s] *** CDM Built up (cpu=0:00:20.3  real=0:00:11.0  mem= 3417.8M) ***
[12/15 12:53:21   1077s] Setting all clocks to propagated mode.
[12/15 12:53:21   1077s] External - Set all clocks to propagated mode done. (took cpu=0:00:29.6 real=0:00:18.6)
[12/15 12:53:21   1077s] Clock DAG stats after update timingGraph:
[12/15 12:53:21   1077s]   cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/15 12:53:21   1077s]   misc counts      : r=4, pp=2
[12/15 12:53:21   1077s]   cell areas       : b=3597.200um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=22.400um^2, total=3636.000um^2
[12/15 12:53:21   1077s]   cell capacitance : b=2.246pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.019pF, total=2.280pF
[12/15 12:53:21   1077s]   sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 12:53:21   1077s]   wire capacitance : top=0.000pF, trunk=1.473pF, leaf=14.327pF, total=15.800pF
[12/15 12:53:21   1077s]   wire lengths     : top=0.000um, trunk=13217.845um, leaf=127005.690um, total=140223.535um
[12/15 12:53:21   1077s]   hp wire lengths  : top=0.000um, trunk=9410.600um, leaf=31606.500um, total=41017.100um
[12/15 12:53:21   1077s] Clock DAG net violations after update timingGraph: none
[12/15 12:53:21   1077s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/15 12:53:21   1077s]   Trunk : target=0.118ns count=40 avg=0.071ns sd=0.029ns min=0.000ns max=0.103ns {15 <= 0.071ns, 15 <= 0.094ns, 10 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:53:21   1077s]   Leaf  : target=0.118ns count=321 avg=0.089ns sd=0.010ns min=0.017ns max=0.107ns {16 <= 0.071ns, 275 <= 0.094ns, 29 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/15 12:53:21   1077s] Clock DAG library cell distribution after update timingGraph {count}:
[12/15 12:53:21   1077s]    Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 5 FRICGX11BA10TR: 307 BUFX5BA10TR: 8 
[12/15 12:53:21   1077s]    Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 12:53:21   1077s]   NICGs: AND2X11MA10TR: 1 
[12/15 12:53:21   1077s]  Logics: BUFZX11MA10TR: 1 NOR2X1AA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 12:53:21   1077s] Clock DAG hash after update timingGraph: 12949209752228940888 3028295634895874522
[12/15 12:53:21   1078s] Clock DAG hash after update timingGraph: 12949209752228940888 3028295634895874522
[12/15 12:53:22   1078s] Primary reporting skew groups after update timingGraph:
[12/15 12:53:22   1078s]   skew_group my_clk/mode: insertion delay [min=0.392, max=0.446, avg=0.425, sd=0.010], skew [0.055 vs 0.058], 100% {0.392, 0.446} (wid=0.134 ws=0.060) (gid=0.353 gs=0.060)
[12/15 12:53:22   1078s]       min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/15 12:53:22   1078s]       max path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__415_/CK
[12/15 12:53:22   1078s] Skew group summary after update timingGraph:
[12/15 12:53:22   1078s]   skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.139, max=0.190, avg=0.157, sd=0.024], skew [0.051 vs 0.058], 100% {0.139, 0.190} (wid=0.076 ws=0.013) (gid=0.114 gs=0.050)
[12/15 12:53:22   1078s]   skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.139, max=0.190, avg=0.164, sd=0.028], skew [0.051 vs 0.058], 100% {0.139, 0.190} (wid=0.076 ws=0.000) (gid=0.114 gs=0.050)
[12/15 12:53:22   1078s]   skew_group my_clk/mode: insertion delay [min=0.392, max=0.446, avg=0.425, sd=0.010], skew [0.055 vs 0.058], 100% {0.392, 0.446} (wid=0.134 ws=0.060) (gid=0.353 gs=0.060)
[12/15 12:53:22   1078s] Logging CTS constraint violations...
[12/15 12:53:22   1078s]   No violations found.
[12/15 12:53:22   1078s] Logging CTS constraint violations done.
[12/15 12:53:22   1078s] Tidy Up And Update Timing done. (took cpu=0:00:30.8 real=0:00:20.2)
[12/15 12:53:22   1078s] Copying last skew targets (including wire skew targets) from _clock_gen_my_clk_state_reg_1_/mode to _clock_gen_my_clk_state_reg_2_/mode (the duplicate skew group).
[12/15 12:53:22   1078s] Copying last insertion target (including wire insertion delay target) from _clock_gen_my_clk_state_reg_1_/mode to _clock_gen_my_clk_state_reg_2_/mode (the duplicate skew group).
[12/15 12:53:22   1078s] Runtime done. (took cpu=0:08:13 real=0:05:40)
[12/15 12:53:22   1078s] Runtime Report Coverage % = 97
[12/15 12:53:22   1078s] Runtime Summary
[12/15 12:53:22   1078s] ===============
[12/15 12:53:22   1078s] Clock Runtime:  (52%) Core CTS         173.08 (Init 6.83, Construction 28.77, Implementation 106.66, eGRPC 11.01, PostConditioning 9.39, Other 10.41)
[12/15 12:53:22   1078s] Clock Runtime:  (36%) CTS services     120.34 (RefinePlace 14.25, EarlyGlobalClock 8.08, NanoRoute 94.68, ExtractRC 3.33, TimingAnalysis 0.00)
[12/15 12:53:22   1078s] Clock Runtime:  (11%) Other CTS         36.68 (Init 7.44, CongRepair/EGR-DP 10.65, TimingUpdate 18.58, Other 0.00)
[12/15 12:53:22   1078s] Clock Runtime: (100%) Total            330.09
[12/15 12:53:22   1078s] 
[12/15 12:53:22   1078s] 
[12/15 12:53:22   1078s] Runtime Summary:
[12/15 12:53:22   1078s] ================
[12/15 12:53:22   1078s] 
[12/15 12:53:22   1078s] -------------------------------------------------------------------------------------------------------------------
[12/15 12:53:22   1078s] wall    % time  children  called  name
[12/15 12:53:22   1078s] -------------------------------------------------------------------------------------------------------------------
[12/15 12:53:22   1078s] 340.30  100.00   340.30     0       
[12/15 12:53:22   1078s] 340.30  100.00   330.09     1     Runtime
[12/15 12:53:22   1078s]   1.38    0.41     1.38     1     CCOpt::Phase::Initialization
[12/15 12:53:22   1078s]   1.38    0.41     1.37     1       Check Prerequisites
[12/15 12:53:22   1078s]   1.37    0.40     0.00     1         Leaving CCOpt scope - CheckPlace
[12/15 12:53:22   1078s]  12.38    3.64    11.98     1     CCOpt::Phase::PreparingToBalance
[12/15 12:53:22   1078s]   0.02    0.01     0.00     1       Leaving CCOpt scope - Initializing power interface
[12/15 12:53:22   1078s]   6.05    1.78     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/15 12:53:22   1078s]   1.08    0.32     0.70     1       Legalization setup
[12/15 12:53:22   1078s]   0.66    0.19     0.00     2         Leaving CCOpt scope - Initializing placement interface
[12/15 12:53:22   1078s]   0.04    0.01     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[12/15 12:53:22   1078s]   4.83    1.42     0.00     1       Validating CTS configuration
[12/15 12:53:22   1078s]   0.00    0.00     0.00     1         Checking module port directions
[12/15 12:53:22   1078s]   0.00    0.00     0.00     1         Checking for illegal sizes of clock logic instances
[12/15 12:53:22   1078s]   0.51    0.15     0.28     1     Preparing To Balance
[12/15 12:53:22   1078s]   0.03    0.01     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[12/15 12:53:22   1078s]   0.25    0.07     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/15 12:53:22   1078s]  44.73   13.15    44.73     1     CCOpt::Phase::Construction
[12/15 12:53:22   1078s]  33.59    9.87    33.41     1       Stage::Clustering
[12/15 12:53:22   1078s]  19.61    5.76    18.24     1         Clustering
[12/15 12:53:22   1078s]   0.35    0.10     0.00     1           Initialize for clustering
[12/15 12:53:22   1078s]  10.88    3.20     0.04     1           Bottom-up phase
[12/15 12:53:22   1078s]   0.04    0.01     0.00     1             Clock tree timing engine global stage delay update for slowDC:setup.late
[12/15 12:53:22   1078s]   7.00    2.06     6.11     1           Legalizing clock trees
[12/15 12:53:22   1078s]   4.99    1.47     0.00     1             Leaving CCOpt scope - ClockRefiner
[12/15 12:53:22   1078s]   0.02    0.01     0.00     1             Leaving CCOpt scope - Cleaning up placement interface
[12/15 12:53:22   1078s]   0.41    0.12     0.00     1             Leaving CCOpt scope - Initializing placement interface
[12/15 12:53:22   1078s]   0.70    0.20     0.00     1             Clock tree timing engine global stage delay update for slowDC:setup.late
[12/15 12:53:22   1078s]  13.80    4.06    11.76     1         CongRepair After Initial Clustering
[12/15 12:53:22   1078s]   9.92    2.91     8.28     1           Leaving CCOpt scope - Early Global Route
[12/15 12:53:22   1078s]   2.98    0.88     0.00     1             Early Global Route - eGR only step
[12/15 12:53:22   1078s]   5.30    1.56     0.00     1             Congestion Repair
[12/15 12:53:22   1078s]   1.06    0.31     0.00     1           Leaving CCOpt scope - extractRC
[12/15 12:53:22   1078s]   0.78    0.23     0.00     1           Clock tree timing engine global stage delay update for slowDC:setup.late
[12/15 12:53:22   1078s]   2.17    0.64     2.17     1       Stage::DRV Fixing
[12/15 12:53:22   1078s]   0.92    0.27     0.00     1         Fixing clock tree slew time and max cap violations
[12/15 12:53:22   1078s]   1.24    0.37     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[12/15 12:53:22   1078s]   8.97    2.64     8.86     1       Stage::Insertion Delay Reduction
[12/15 12:53:22   1078s]   0.92    0.27     0.00     1         Removing unnecessary root buffering
[12/15 12:53:22   1078s]   0.60    0.18     0.00     1         Removing unconstrained drivers
[12/15 12:53:22   1078s]   0.83    0.24     0.00     1         Reducing insertion delay 1
[12/15 12:53:22   1078s]   2.85    0.84     0.00     1         Removing longest path buffering
[12/15 12:53:22   1078s]   3.66    1.08     0.00     1         Reducing insertion delay 2
[12/15 12:53:22   1078s] 107.55   31.60   107.50     1     CCOpt::Phase::Implementation
[12/15 12:53:22   1078s]  12.10    3.56    11.94     1       Stage::Reducing Power
[12/15 12:53:22   1078s]   1.11    0.33     0.00     1         Improving clock tree routing
[12/15 12:53:22   1078s]   9.65    2.84     0.04     1         Reducing clock tree power 1
[12/15 12:53:22   1078s]   0.04    0.01     0.00     3           Legalizing clock trees
[12/15 12:53:22   1078s]   1.18    0.35     0.00     1         Reducing clock tree power 2
[12/15 12:53:22   1078s]  16.21    4.76    15.21     1       Stage::Balancing
[12/15 12:53:22   1078s]   9.63    2.83     9.01     1         Approximately balancing fragments step
[12/15 12:53:22   1078s]   2.62    0.77     0.00     1           Resolve constraints - Approximately balancing fragments
[12/15 12:53:22   1078s]   0.89    0.26     0.00     1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/15 12:53:22   1078s]   0.76    0.22     0.00     1           Moving gates to improve sub-tree skew
[12/15 12:53:22   1078s]   2.75    0.81     0.00     1           Approximately balancing fragments bottom up
[12/15 12:53:22   1078s]   1.99    0.58     0.00     1           Approximately balancing fragments, wire and cell delays
[12/15 12:53:22   1078s]   1.40    0.41     0.00     1         Improving fragments clock skew
[12/15 12:53:22   1078s]   2.48    0.73     1.84     1         Approximately balancing step
[12/15 12:53:22   1078s]   1.16    0.34     0.00     1           Resolve constraints - Approximately balancing
[12/15 12:53:22   1078s]   0.68    0.20     0.00     1           Approximately balancing, wire and cell delays
[12/15 12:53:22   1078s]   0.67    0.20     0.00     1         Fixing clock tree overload
[12/15 12:53:22   1078s]   1.03    0.30     0.00     1         Approximately balancing paths
[12/15 12:53:22   1078s]  77.97   22.91    76.84     1       Stage::Polishing
[12/15 12:53:22   1078s]   0.59    0.17     0.00     1         Clock tree timing engine global stage delay update for slowDC:setup.late
[12/15 12:53:22   1078s]   0.63    0.18     0.00     1         Merging balancing drivers for power
[12/15 12:53:22   1078s]   2.21    0.65     0.00     1         Improving clock skew
[12/15 12:53:22   1078s]  36.20   10.64    33.53     1         Moving gates to reduce wire capacitance
[12/15 12:53:22   1078s]   1.07    0.32     0.00     2           Artificially removing short and long paths
[12/15 12:53:22   1078s]   3.21    0.94     0.02     1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/15 12:53:22   1078s]   0.02    0.01     0.00     1             Legalizing clock trees
[12/15 12:53:22   1078s]  13.10    3.85     0.02     1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/15 12:53:22   1078s]   0.02    0.01     0.00     1             Legalizing clock trees
[12/15 12:53:22   1078s]   3.88    1.14     0.02     1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/15 12:53:22   1078s]   0.02    0.01     0.00     1             Legalizing clock trees
[12/15 12:53:22   1078s]  12.11    3.56     0.02     1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/15 12:53:22   1078s]   0.02    0.01     0.00     1             Legalizing clock trees
[12/15 12:53:22   1078s]   0.15    0.04     0.00     1           Reverting Artificially removing short and long paths
[12/15 12:53:22   1078s]   4.85    1.43     0.50     1         Reducing clock tree power 3
[12/15 12:53:22   1078s]   0.49    0.14     0.00     1           Artificially removing short and long paths
[12/15 12:53:22   1078s]   0.01    0.00     0.00     1           Legalizing clock trees
[12/15 12:53:22   1078s]   1.13    0.33     0.00     1         Improving insertion delay
[12/15 12:53:22   1078s]  31.22    9.17    28.83     1         Wire Opt OverFix
[12/15 12:53:22   1078s]  27.30    8.02    25.77     1           Wire Reduction extra effort
[12/15 12:53:22   1078s]   0.47    0.14     0.00     1             Artificially removing short and long paths
[12/15 12:53:22   1078s]   0.51    0.15     0.00     1             Global shorten wires A0
[12/15 12:53:22   1078s]  19.61    5.76     0.00     2             Move For Wirelength - core
[12/15 12:53:22   1078s]   0.39    0.11     0.00     1             Global shorten wires A1
[12/15 12:53:22   1078s]   2.75    0.81     0.00     1             Global shorten wires B
[12/15 12:53:22   1078s]   2.04    0.60     0.00     1             Move For Wirelength - branch
[12/15 12:53:22   1078s]   1.53    0.45     1.53     1           Optimizing orientation
[12/15 12:53:22   1078s]   1.53    0.45     0.00     1             FlipOpt
[12/15 12:53:22   1078s]   1.21    0.35     0.94     1       Stage::Updating netlist
[12/15 12:53:22   1078s]   0.05    0.01     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[12/15 12:53:22   1078s]   0.89    0.26     0.00     1         Leaving CCOpt scope - ClockRefiner
[12/15 12:53:22   1078s]  19.72    5.79    16.55     1     CCOpt::Phase::eGRPC
[12/15 12:53:22   1078s]   4.70    1.38     3.47     1       Leaving CCOpt scope - Routing Tools
[12/15 12:53:22   1078s]   3.47    1.02     0.00     1         Early Global Route - eGR only step
[12/15 12:53:22   1078s]   1.08    0.32     0.00     1       Leaving CCOpt scope - extractRC
[12/15 12:53:22   1078s]   0.36    0.11     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/15 12:53:22   1078s]   0.49    0.14     0.49     1       Reset bufferability constraints
[12/15 12:53:22   1078s]   0.49    0.14     0.00     1         Clock tree timing engine global stage delay update for slowDC:setup.late
[12/15 12:53:22   1078s]   1.39    0.41     0.32     1       eGRPC Moving buffers
[12/15 12:53:22   1078s]   0.32    0.09     0.00     1         Violation analysis
[12/15 12:53:22   1078s]   2.97    0.87     0.37     1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/15 12:53:22   1078s]   0.28    0.08     0.00     1         Artificially removing long paths
[12/15 12:53:22   1078s]   0.09    0.03     0.00     1         Reverting Artificially removing long paths
[12/15 12:53:22   1078s]   0.87    0.26     0.00     1       eGRPC Fixing DRVs
[12/15 12:53:22   1078s]   0.27    0.08     0.00     1       Reconnecting optimized routes
[12/15 12:53:22   1078s]   0.21    0.06     0.00     1       Violation analysis
[12/15 12:53:22   1078s]   0.02    0.00     0.00     1       Moving clock insts towards fanout
[12/15 12:53:22   1078s]   0.04    0.01     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[12/15 12:53:22   1078s]   4.15    1.22     0.00     1       Leaving CCOpt scope - ClockRefiner
[12/15 12:53:22   1078s] 108.65   31.93   106.75     1     CCOpt::Phase::Routing
[12/15 12:53:22   1078s] 105.02   30.86   103.84     1       Leaving CCOpt scope - Routing Tools
[12/15 12:53:22   1078s]   3.81    1.12     0.00     1         Early Global Route - eGR->Nr High Frequency step
[12/15 12:53:22   1078s]  94.68   27.82     0.00     1         NanoRoute
[12/15 12:53:22   1078s]   5.35    1.57     0.00     1         Route Remaining Unrouted Nets
[12/15 12:53:22   1078s]   1.18    0.35     0.00     1       Leaving CCOpt scope - extractRC
[12/15 12:53:22   1078s]   0.54    0.16     0.00     1       Clock tree timing engine global stage delay update for slowDC:setup.late
[12/15 12:53:22   1078s]  13.61    4.00    11.67     1     CCOpt::Phase::PostConditioning
[12/15 12:53:22   1078s]   0.39    0.12     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/15 12:53:22   1078s]   0.00    0.00     0.00     1       Reset bufferability constraints
[12/15 12:53:22   1078s]   1.49    0.44     0.00     1       PostConditioning Upsizing To Fix DRVs
[12/15 12:53:22   1078s]   1.70    0.50     0.00     1       Recomputing CTS skew targets
[12/15 12:53:22   1078s]   0.78    0.23     0.00     1       PostConditioning Fixing DRVs
[12/15 12:53:22   1078s]   1.23    0.36     0.00     1       Buffering to fix DRVs
[12/15 12:53:22   1078s]   1.07    0.32     0.00     1       PostConditioning Fixing Skew by cell sizing
[12/15 12:53:22   1078s]   0.31    0.09     0.00     1       Reconnecting optimized routes
[12/15 12:53:22   1078s]   0.05    0.01     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[12/15 12:53:22   1078s]   4.22    1.24     0.00     1       Leaving CCOpt scope - ClockRefiner
[12/15 12:53:22   1078s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[12/15 12:53:22   1078s]   0.43    0.12     0.00     1       Clock tree timing engine global stage delay update for slowDC:setup.late
[12/15 12:53:22   1078s]   1.31    0.38     0.00     1     Post-balance tidy up or trial balance steps
[12/15 12:53:22   1078s]  20.25    5.95    18.58     1     Tidy Up And Update Timing
[12/15 12:53:22   1078s]  18.58    5.46     0.00     1       External - Set all clocks to propagated mode
[12/15 12:53:22   1078s] -------------------------------------------------------------------------------------------------------------------
[12/15 12:53:22   1078s] 
[12/15 12:53:22   1078s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/15 12:53:22   1078s] Synthesizing clock trees with CCOpt done.
[12/15 12:53:22   1078s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/15 12:53:22   1078s] Type 'man IMPSP-9025' for more detail.
[12/15 12:53:22   1078s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2426.5M, totSessionCpu=0:17:59 **
[12/15 12:53:26   1084s] info: unfix 1 clock instance placement location
[12/15 12:53:26   1084s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/15 12:53:26   1084s] Need call spDPlaceInit before registerPrioInstLoc.
[12/15 12:53:26   1084s] [EEQ-INFO] #EEQ #Cell
[12/15 12:53:26   1084s] [EEQ-INFO] 1    868
[12/15 12:53:26   1084s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/15 12:53:26   1084s] *** InitOpt #2 [begin] : totSession cpu/real = 0:18:04.5/0:12:52.3 (1.4), mem = 2864.0M
[12/15 12:53:26   1084s] GigaOpt running with 4 threads.
[12/15 12:53:26   1084s] Info: 4 threads available for lower-level modules during optimization.
[12/15 12:53:26   1084s] OPERPROF: Starting DPlace-Init at level 1, MEM:2864.0M, EPOCH TIME: 1671130406.602518
[12/15 12:53:26   1084s] z: 2, totalTracks: 1
[12/15 12:53:26   1084s] z: 4, totalTracks: 1
[12/15 12:53:26   1084s] z: 6, totalTracks: 1
[12/15 12:53:26   1084s] z: 8, totalTracks: 1
[12/15 12:53:26   1084s] #spOpts: VtWidth mergeVia=F 
[12/15 12:53:26   1084s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2864.0M, EPOCH TIME: 1671130406.714615
[12/15 12:53:26   1084s] 
[12/15 12:53:26   1084s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:53:26   1084s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.152, REAL:0.165, MEM:2864.0M, EPOCH TIME: 1671130406.880091
[12/15 12:53:26   1084s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2864.0MB).
[12/15 12:53:26   1084s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.294, REAL:0.317, MEM:2864.0M, EPOCH TIME: 1671130406.920007
[12/15 12:53:26   1084s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2864.0M, EPOCH TIME: 1671130406.920384
[12/15 12:53:26   1084s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.023, MEM:2864.0M, EPOCH TIME: 1671130406.943723
[12/15 12:53:27   1084s] 
[12/15 12:53:27   1084s] Creating Lib Analyzer ...
[12/15 12:53:27   1085s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/15 12:53:27   1085s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/15 12:53:27   1085s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/15 12:53:27   1085s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/15 12:53:27   1085s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/15 12:53:27   1085s] 
[12/15 12:53:27   1085s] {RT default_rc_corner 0 6 6 0}
[12/15 12:53:29   1087s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:07 mem=2871.0M
[12/15 12:53:29   1087s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:07 mem=2871.0M
[12/15 12:53:29   1087s] Creating Lib Analyzer, finished. 
[12/15 12:53:29   1087s] **optDesign ... cpu = 0:00:09, real = 0:00:07, mem = 2509.3M, totSessionCpu=0:18:08 **
[12/15 12:53:29   1087s] *** optDesign -postCTS ***
[12/15 12:53:29   1087s] DRC Margin: user margin 0.0; extra margin 0.2
[12/15 12:53:29   1087s] Hold Target Slack: user slack 0
[12/15 12:53:29   1087s] Setup Target Slack: user slack 0; extra slack 0.0
[12/15 12:53:29   1087s] setUsefulSkewMode -ecoRoute false
[12/15 12:53:30   1087s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2869.0M, EPOCH TIME: 1671130410.295662
[12/15 12:53:30   1087s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.092, MEM:2869.0M, EPOCH TIME: 1671130410.387197
[12/15 12:53:30   1087s] 
[12/15 12:53:30   1087s] TimeStamp Deleting Cell Server Begin ...
[12/15 12:53:30   1087s] Deleting Lib Analyzer.
[12/15 12:53:30   1087s] 
[12/15 12:53:30   1087s] TimeStamp Deleting Cell Server End ...
[12/15 12:53:30   1087s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/15 12:53:30   1087s] 
[12/15 12:53:30   1087s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 12:53:30   1087s] Summary for sequential cells identification: 
[12/15 12:53:30   1087s]   Identified SBFF number: 148
[12/15 12:53:30   1087s]   Identified MBFF number: 0
[12/15 12:53:30   1087s]   Identified SB Latch number: 0
[12/15 12:53:30   1087s]   Identified MB Latch number: 0
[12/15 12:53:30   1087s]   Not identified SBFF number: 0
[12/15 12:53:30   1087s]   Not identified MBFF number: 0
[12/15 12:53:30   1087s]   Not identified SB Latch number: 0
[12/15 12:53:30   1087s]   Not identified MB Latch number: 0
[12/15 12:53:30   1087s]   Number of sequential cells which are not FFs: 106
[12/15 12:53:30   1087s]  Visiting view : slowView
[12/15 12:53:30   1087s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 12:53:30   1087s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 12:53:30   1087s]  Visiting view : fastView
[12/15 12:53:30   1088s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 12:53:30   1088s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 12:53:30   1088s] TLC MultiMap info (StdDelay):
[12/15 12:53:30   1088s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 12:53:30   1088s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 12:53:30   1088s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 12:53:30   1088s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 12:53:30   1088s]  Setting StdDelay to: 15.6ps
[12/15 12:53:30   1088s] 
[12/15 12:53:30   1088s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 12:53:30   1088s] 
[12/15 12:53:30   1088s] TimeStamp Deleting Cell Server Begin ...
[12/15 12:53:30   1088s] 
[12/15 12:53:30   1088s] TimeStamp Deleting Cell Server End ...
[12/15 12:53:30   1088s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2869.0M, EPOCH TIME: 1671130410.813661
[12/15 12:53:30   1088s] All LLGs are deleted
[12/15 12:53:30   1088s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2869.0M, EPOCH TIME: 1671130410.813780
[12/15 12:53:30   1088s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:2869.0M, EPOCH TIME: 1671130410.816222
[12/15 12:53:30   1088s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.003, REAL:0.004, MEM:2863.0M, EPOCH TIME: 1671130410.817185
[12/15 12:53:30   1088s] Start to check current routing status for nets...
[12/15 12:53:31   1089s] All nets are already routed correctly.
[12/15 12:53:31   1089s] End to check current routing status for nets (mem=2863.0M)
[12/15 12:53:31   1089s] #optDebug: Start CG creation (mem=2891.6M)
[12/15 12:53:31   1089s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/15 12:53:32   1089s] (cpu=0:00:00.2, mem=2993.9M)
[12/15 12:53:32   1089s]  ...processing cgPrt (cpu=0:00:00.2, mem=2993.9M)
[12/15 12:53:32   1089s]  ...processing cgEgp (cpu=0:00:00.2, mem=2993.9M)
[12/15 12:53:32   1089s]  ...processing cgPbk (cpu=0:00:00.2, mem=2993.9M)
[12/15 12:53:32   1089s]  ...processing cgNrb(cpu=0:00:00.2, mem=2993.9M)
[12/15 12:53:32   1089s]  ...processing cgObs (cpu=0:00:00.2, mem=2993.9M)
[12/15 12:53:32   1089s]  ...processing cgCon (cpu=0:00:00.2, mem=2993.9M)
[12/15 12:53:32   1089s]  ...processing cgPdm (cpu=0:00:00.2, mem=2993.9M)
[12/15 12:53:32   1089s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2993.9M)
[12/15 12:54:09   1123s] Compute RC Scale Done ...
[12/15 12:54:10   1123s] All LLGs are deleted
[12/15 12:54:10   1123s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2984.4M, EPOCH TIME: 1671130450.001767
[12/15 12:54:10   1123s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2984.4M, EPOCH TIME: 1671130450.002661
[12/15 12:54:10   1123s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2984.4M, EPOCH TIME: 1671130450.060906
[12/15 12:54:10   1123s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2984.4M, EPOCH TIME: 1671130450.065413
[12/15 12:54:10   1123s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2984.4M, EPOCH TIME: 1671130450.074413
[12/15 12:54:10   1123s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.012, MEM:2984.4M, EPOCH TIME: 1671130450.086631
[12/15 12:54:10   1123s] Fast DP-INIT is on for default
[12/15 12:54:10   1123s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.064, REAL:0.066, MEM:2984.4M, EPOCH TIME: 1671130450.131835
[12/15 12:54:10   1124s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.124, REAL:0.133, MEM:2984.4M, EPOCH TIME: 1671130450.193893
[12/15 12:54:10   1124s] Starting delay calculation for Setup views
[12/15 12:54:10   1124s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/15 12:54:10   1124s] #################################################################################
[12/15 12:54:10   1124s] # Design Stage: PreRoute
[12/15 12:54:10   1124s] # Design Name: toplevel_498
[12/15 12:54:10   1124s] # Design Mode: 90nm
[12/15 12:54:10   1124s] # Analysis Mode: MMMC Non-OCV 
[12/15 12:54:10   1124s] # Parasitics Mode: No SPEF/RCDB 
[12/15 12:54:10   1124s] # Signoff Settings: SI Off 
[12/15 12:54:10   1124s] #################################################################################
[12/15 12:54:11   1125s] Topological Sorting (REAL = 0:00:00.0, MEM = 2982.4M, InitMEM = 2982.4M)
[12/15 12:54:13   1127s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/15 12:54:13   1127s] Calculate delays in BcWc mode...
[12/15 12:54:13   1127s] Start delay calculation (fullDC) (4 T). (MEM=2982.38)
[12/15 12:54:14   1128s] End AAE Lib Interpolated Model. (MEM=2994.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 12:54:27   1151s] Total number of fetched objects 118211
[12/15 12:54:28   1152s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:01.0)
[12/15 12:54:28   1152s] End delay calculation. (MEM=3081.89 CPU=0:00:20.5 REAL=0:00:11.0)
[12/15 12:54:28   1152s] End delay calculation (fullDC). (MEM=3081.89 CPU=0:00:24.9 REAL=0:00:15.0)
[12/15 12:54:28   1152s] *** CDM Built up (cpu=0:00:28.3  real=0:00:18.0  mem= 3081.9M) ***
[12/15 12:54:30   1155s] *** Done Building Timing Graph (cpu=0:00:31.8 real=0:00:20.0 totSessionCpu=0:19:16 mem=3112.9M)
[12/15 12:54:32   1158s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -13.013 |
|           TNS (ns):|-416.623 |
|    Violating Paths:|   36    |
|          All Paths:|  31992  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.918%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:20, real = 0:01:10, mem = 2601.5M, totSessionCpu=0:19:18 **
[12/15 12:54:32   1158s] *** InitOpt #2 [finish] : cpu/real = 0:01:13.8/0:01:05.7 (1.1), totSession cpu/real = 0:19:18.3/0:13:58.0 (1.4), mem = 2936.4M
[12/15 12:54:32   1158s] 
[12/15 12:54:32   1158s] =============================================================================================
[12/15 12:54:32   1158s]  Step TAT Report for InitOpt #2                                                 21.10-p004_1
[12/15 12:54:32   1158s] =============================================================================================
[12/15 12:54:32   1158s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:54:32   1158s] ---------------------------------------------------------------------------------------------
[12/15 12:54:32   1158s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:54:32   1158s] [ OptSummaryReport       ]      1   0:00:00.4  (   0.5 % )     0:00:22.3 /  0:00:34.5    1.5
[12/15 12:54:32   1158s] [ DrvReport              ]      1   0:00:01.6  (   2.4 % )     0:00:01.6 /  0:00:02.0    1.3
[12/15 12:54:32   1158s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/15 12:54:32   1158s] [ LibAnalyzerInit        ]      1   0:00:02.7  (   4.1 % )     0:00:02.7 /  0:00:02.4    0.9
[12/15 12:54:32   1158s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:54:32   1158s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    0.7
[12/15 12:54:32   1158s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:54:32   1158s] [ TimingUpdate           ]      1   0:00:02.3  (   3.5 % )     0:00:20.2 /  0:00:31.8    1.6
[12/15 12:54:32   1158s] [ FullDelayCalc          ]      1   0:00:17.9  (  27.2 % )     0:00:17.9 /  0:00:28.6    1.6
[12/15 12:54:32   1158s] [ TimingReport           ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.4    1.5
[12/15 12:54:32   1158s] [ MISC                   ]          0:00:40.3  (  61.3 % )     0:00:40.3 /  0:00:36.6    0.9
[12/15 12:54:32   1158s] ---------------------------------------------------------------------------------------------
[12/15 12:54:32   1158s]  InitOpt #2 TOTAL                   0:01:05.7  ( 100.0 % )     0:01:05.7 /  0:01:13.8    1.1
[12/15 12:54:32   1158s] ---------------------------------------------------------------------------------------------
[12/15 12:54:32   1158s] 
[12/15 12:54:32   1158s] ** INFO : this run is activating low effort ccoptDesign flow
[12/15 12:54:32   1158s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/15 12:54:32   1158s] ### Creating PhyDesignMc. totSessionCpu=0:19:18 mem=2936.4M
[12/15 12:54:32   1158s] OPERPROF: Starting DPlace-Init at level 1, MEM:2936.4M, EPOCH TIME: 1671130472.287945
[12/15 12:54:32   1158s] z: 2, totalTracks: 1
[12/15 12:54:32   1158s] z: 4, totalTracks: 1
[12/15 12:54:32   1158s] z: 6, totalTracks: 1
[12/15 12:54:32   1158s] z: 8, totalTracks: 1
[12/15 12:54:32   1158s] #spOpts: VtWidth mergeVia=F 
[12/15 12:54:32   1158s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2936.4M, EPOCH TIME: 1671130472.406719
[12/15 12:54:32   1158s] 
[12/15 12:54:32   1158s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:54:32   1158s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.100, MEM:2936.4M, EPOCH TIME: 1671130472.506313
[12/15 12:54:32   1158s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2936.4MB).
[12/15 12:54:32   1158s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.227, REAL:0.249, MEM:2936.4M, EPOCH TIME: 1671130472.537242
[12/15 12:54:32   1158s] InstCnt mismatch: prevInstCnt = 114594, ttlInstCnt = 114941
[12/15 12:54:32   1158s] TotalInstCnt at PhyDesignMc Initialization: 114,941
[12/15 12:54:32   1158s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:19 mem=2936.4M
[12/15 12:54:32   1158s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2936.4M, EPOCH TIME: 1671130472.974555
[12/15 12:54:32   1158s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.023, MEM:2936.4M, EPOCH TIME: 1671130472.997810
[12/15 12:54:32   1158s] TotalInstCnt at PhyDesignMc Destruction: 114,941
[12/15 12:54:33   1160s] #optDebug: fT-E <X 2 0 0 1>
[12/15 12:54:33   1160s] -congRepairInPostCTS false                 # bool, default=false, private
[12/15 12:54:35   1161s] 
[12/15 12:54:35   1161s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 12:54:35   1161s] Summary for sequential cells identification: 
[12/15 12:54:35   1161s]   Identified SBFF number: 148
[12/15 12:54:35   1161s]   Identified MBFF number: 0
[12/15 12:54:35   1161s]   Identified SB Latch number: 0
[12/15 12:54:35   1161s]   Identified MB Latch number: 0
[12/15 12:54:35   1161s]   Not identified SBFF number: 0
[12/15 12:54:35   1161s]   Not identified MBFF number: 0
[12/15 12:54:35   1161s]   Not identified SB Latch number: 0
[12/15 12:54:35   1161s]   Not identified MB Latch number: 0
[12/15 12:54:35   1161s]   Number of sequential cells which are not FFs: 106
[12/15 12:54:35   1161s]  Visiting view : slowView
[12/15 12:54:35   1161s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 12:54:35   1161s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 12:54:35   1161s]  Visiting view : fastView
[12/15 12:54:35   1161s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 12:54:35   1161s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 12:54:35   1161s] TLC MultiMap info (StdDelay):
[12/15 12:54:35   1161s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 12:54:35   1161s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 12:54:35   1161s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 12:54:35   1161s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 12:54:35   1161s]  Setting StdDelay to: 15.6ps
[12/15 12:54:35   1161s] 
[12/15 12:54:35   1161s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 12:54:35   1162s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 4 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 31.2
[12/15 12:54:35   1162s] Begin: GigaOpt Route Type Constraints Refinement
[12/15 12:54:35   1162s] *** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:19:22.1/0:14:01.2 (1.4), mem = 2940.4M
[12/15 12:54:35   1162s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.602034.4
[12/15 12:54:35   1162s] ### Creating RouteCongInterface, started
[12/15 12:54:35   1162s] 
[12/15 12:54:35   1162s] Creating Lib Analyzer ...
[12/15 12:54:35   1162s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/15 12:54:35   1162s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/15 12:54:35   1162s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/15 12:54:35   1162s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/15 12:54:35   1162s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/15 12:54:35   1162s] 
[12/15 12:54:35   1162s] {RT default_rc_corner 0 6 6 0}
[12/15 12:54:37   1163s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:24 mem=2945.9M
[12/15 12:54:37   1163s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:24 mem=2945.9M
[12/15 12:54:37   1163s] Creating Lib Analyzer, finished. 
[12/15 12:54:37   1163s] ### Creating LA Mngr. totSessionCpu=0:19:24 mem=2945.9M
[12/15 12:54:37   1163s] ### Creating LA Mngr, finished. totSessionCpu=0:19:24 mem=2945.9M
[12/15 12:54:37   1164s] 
[12/15 12:54:37   1164s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/15 12:54:37   1164s] 
[12/15 12:54:37   1164s] #optDebug: {0, 1.000}
[12/15 12:54:37   1164s] ### Creating RouteCongInterface, finished
[12/15 12:54:38   1164s] Updated routing constraints on 0 nets.
[12/15 12:54:38   1164s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.602034.4
[12/15 12:54:38   1164s] Bottom Preferred Layer:
[12/15 12:54:38   1164s] +-----------+------------+----------+
[12/15 12:54:38   1164s] |   Layer   |    CLK     |   Rule   |
[12/15 12:54:38   1164s] +-----------+------------+----------+
[12/15 12:54:38   1164s] | M3 (z=3)  |        358 | default  |
[12/15 12:54:38   1164s] +-----------+------------+----------+
[12/15 12:54:38   1164s] Via Pillar Rule:
[12/15 12:54:38   1164s]     None
[12/15 12:54:38   1164s] *** CongRefineRouteType #1 [finish] : cpu/real = 0:00:02.3/0:00:02.7 (0.9), totSession cpu/real = 0:19:24.5/0:14:03.9 (1.4), mem = 2945.9M
[12/15 12:54:38   1164s] 
[12/15 12:54:38   1164s] =============================================================================================
[12/15 12:54:38   1164s]  Step TAT Report for CongRefineRouteType #1                                     21.10-p004_1
[12/15 12:54:38   1164s] =============================================================================================
[12/15 12:54:38   1164s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:54:38   1164s] ---------------------------------------------------------------------------------------------
[12/15 12:54:38   1164s] [ LibAnalyzerInit        ]      1   0:00:01.9  (  69.4 % )     0:00:01.9 /  0:00:01.6    0.9
[12/15 12:54:38   1164s] [ RouteCongInterfaceInit ]      1   0:00:00.7  (  24.1 % )     0:00:02.6 /  0:00:02.2    0.8
[12/15 12:54:38   1164s] [ MISC                   ]          0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.2    1.1
[12/15 12:54:38   1164s] ---------------------------------------------------------------------------------------------
[12/15 12:54:38   1164s]  CongRefineRouteType #1 TOTAL       0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.3    0.9
[12/15 12:54:38   1164s] ---------------------------------------------------------------------------------------------
[12/15 12:54:38   1164s] 
[12/15 12:54:38   1164s] End: GigaOpt Route Type Constraints Refinement
[12/15 12:54:38   1164s] *** Starting optimizing excluded clock nets MEM= 2945.9M) ***
[12/15 12:54:38   1164s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2945.9M) ***
[12/15 12:54:38   1164s] *** Starting optimizing excluded clock nets MEM= 2945.9M) ***
[12/15 12:54:38   1164s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2945.9M) ***
[12/15 12:54:38   1164s] Info: Done creating the CCOpt slew target map.
[12/15 12:54:38   1164s] Begin: GigaOpt high fanout net optimization
[12/15 12:54:38   1164s] GigaOpt HFN: use maxLocalDensity 1.2
[12/15 12:54:38   1164s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/15 12:54:38   1164s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:19:24.8/0:14:04.5 (1.4), mem = 2945.9M
[12/15 12:54:39   1164s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/15 12:54:39   1165s] Info: 358 nets with fixed/cover wires excluded.
[12/15 12:54:39   1165s] Info: 358 clock nets excluded from IPO operation.
[12/15 12:54:39   1165s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.602034.5
[12/15 12:54:39   1165s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/15 12:54:39   1165s] ### Creating PhyDesignMc. totSessionCpu=0:19:25 mem=2945.9M
[12/15 12:54:39   1165s] OPERPROF: Starting DPlace-Init at level 1, MEM:2945.9M, EPOCH TIME: 1671130479.413745
[12/15 12:54:39   1165s] z: 2, totalTracks: 1
[12/15 12:54:39   1165s] z: 4, totalTracks: 1
[12/15 12:54:39   1165s] z: 6, totalTracks: 1
[12/15 12:54:39   1165s] z: 8, totalTracks: 1
[12/15 12:54:39   1165s] #spOpts: VtWidth mergeVia=F 
[12/15 12:54:39   1165s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2945.9M, EPOCH TIME: 1671130479.572840
[12/15 12:54:39   1165s] 
[12/15 12:54:39   1165s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:54:39   1165s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.094, REAL:0.368, MEM:2945.9M, EPOCH TIME: 1671130479.940610
[12/15 12:54:40   1165s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2945.9MB).
[12/15 12:54:40   1165s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.233, REAL:0.604, MEM:2945.9M, EPOCH TIME: 1671130480.017435
[12/15 12:54:41   1166s] TotalInstCnt at PhyDesignMc Initialization: 114,941
[12/15 12:54:41   1166s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:27 mem=2945.9M
[12/15 12:54:41   1166s] ### Creating RouteCongInterface, started
[12/15 12:54:41   1167s] 
[12/15 12:54:41   1167s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/15 12:54:41   1167s] 
[12/15 12:54:41   1167s] #optDebug: {0, 1.000}
[12/15 12:54:41   1167s] ### Creating RouteCongInterface, finished
[12/15 12:54:41   1167s] ### Creating LA Mngr. totSessionCpu=0:19:27 mem=2945.9M
[12/15 12:54:41   1167s] ### Creating LA Mngr, finished. totSessionCpu=0:19:27 mem=2945.9M
[12/15 12:54:44   1171s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/15 12:54:44   1171s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/15 12:54:44   1171s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 12:54:44   1171s] Total-nets :: 118140, Stn-nets :: 2, ratio :: 0.00169291 %
[12/15 12:54:44   1171s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3039.8M, EPOCH TIME: 1671130484.796248
[12/15 12:54:44   1171s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.021, MEM:2944.8M, EPOCH TIME: 1671130484.817215
[12/15 12:54:44   1171s] TotalInstCnt at PhyDesignMc Destruction: 114,941
[12/15 12:54:44   1171s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.602034.5
[12/15 12:54:44   1171s] *** DrvOpt #4 [finish] : cpu/real = 0:00:06.5/0:00:06.1 (1.1), totSession cpu/real = 0:19:31.4/0:14:10.6 (1.4), mem = 2944.8M
[12/15 12:54:44   1171s] 
[12/15 12:54:44   1171s] =============================================================================================
[12/15 12:54:44   1171s]  Step TAT Report for DrvOpt #4                                                  21.10-p004_1
[12/15 12:54:44   1171s] =============================================================================================
[12/15 12:54:44   1171s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:54:44   1171s] ---------------------------------------------------------------------------------------------
[12/15 12:54:44   1171s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:54:44   1171s] [ PlacerInterfaceInit    ]      1   0:00:01.8  (  30.4 % )     0:00:01.8 /  0:00:01.5    0.8
[12/15 12:54:44   1171s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   8.5 % )     0:00:00.5 /  0:00:00.5    1.0
[12/15 12:54:44   1171s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:54:44   1171s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[12/15 12:54:44   1171s] [ MISC                   ]          0:00:03.7  (  60.9 % )     0:00:03.7 /  0:00:04.6    1.2
[12/15 12:54:44   1171s] ---------------------------------------------------------------------------------------------
[12/15 12:54:44   1171s]  DrvOpt #4 TOTAL                    0:00:06.1  ( 100.0 % )     0:00:06.1 /  0:00:06.5    1.1
[12/15 12:54:44   1171s] ---------------------------------------------------------------------------------------------
[12/15 12:54:44   1171s] 
[12/15 12:54:44   1171s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/15 12:54:44   1171s] End: GigaOpt high fanout net optimization
[12/15 12:54:47   1174s] Deleting Lib Analyzer.
[12/15 12:54:47   1174s] Begin: GigaOpt Global Optimization
[12/15 12:54:47   1174s] *info: use new DP (enabled)
[12/15 12:54:47   1174s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/15 12:54:48   1174s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/15 12:54:48   1174s] Info: 358 nets with fixed/cover wires excluded.
[12/15 12:54:48   1174s] Info: 358 clock nets excluded from IPO operation.
[12/15 12:54:48   1174s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:19:34.8/0:14:14.1 (1.4), mem = 2949.3M
[12/15 12:54:48   1174s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.602034.6
[12/15 12:54:48   1174s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/15 12:54:48   1174s] ### Creating PhyDesignMc. totSessionCpu=0:19:35 mem=2949.3M
[12/15 12:54:48   1174s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/15 12:54:48   1174s] OPERPROF: Starting DPlace-Init at level 1, MEM:2949.3M, EPOCH TIME: 1671130488.343778
[12/15 12:54:48   1174s] z: 2, totalTracks: 1
[12/15 12:54:48   1174s] z: 4, totalTracks: 1
[12/15 12:54:48   1174s] z: 6, totalTracks: 1
[12/15 12:54:48   1174s] z: 8, totalTracks: 1
[12/15 12:54:48   1174s] #spOpts: VtWidth mergeVia=F 
[12/15 12:54:48   1174s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2949.3M, EPOCH TIME: 1671130488.482783
[12/15 12:54:48   1175s] 
[12/15 12:54:48   1175s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:54:48   1175s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.095, REAL:0.098, MEM:2949.3M, EPOCH TIME: 1671130488.580639
[12/15 12:54:48   1175s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2949.3MB).
[12/15 12:54:48   1175s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.270, MEM:2949.3M, EPOCH TIME: 1671130488.613349
[12/15 12:54:49   1176s] TotalInstCnt at PhyDesignMc Initialization: 114,941
[12/15 12:54:49   1176s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:36 mem=2949.3M
[12/15 12:54:49   1176s] ### Creating RouteCongInterface, started
[12/15 12:54:49   1176s] 
[12/15 12:54:49   1176s] Creating Lib Analyzer ...
[12/15 12:54:49   1176s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/15 12:54:49   1176s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/15 12:54:49   1176s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/15 12:54:49   1176s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/15 12:54:49   1176s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/15 12:54:49   1176s] 
[12/15 12:54:49   1176s] {RT default_rc_corner 0 6 6 0}
[12/15 12:54:51   1177s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:38 mem=2949.3M
[12/15 12:54:51   1177s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:38 mem=2949.3M
[12/15 12:54:51   1177s] Creating Lib Analyzer, finished. 
[12/15 12:54:51   1178s] 
[12/15 12:54:51   1178s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/15 12:54:51   1178s] 
[12/15 12:54:51   1178s] #optDebug: {0, 1.000}
[12/15 12:54:51   1178s] ### Creating RouteCongInterface, finished
[12/15 12:54:51   1178s] ### Creating LA Mngr. totSessionCpu=0:19:38 mem=2949.3M
[12/15 12:54:51   1178s] ### Creating LA Mngr, finished. totSessionCpu=0:19:38 mem=2949.3M
[12/15 12:54:54   1180s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/15 12:54:54   1180s] *info: 358 clock nets excluded
[12/15 12:54:54   1180s] *info: 2 special nets excluded.
[12/15 12:54:54   1180s] *info: 2 external nets with a tri-state driver excluded.
[12/15 12:54:54   1180s] *info: 14 multi-driver nets excluded.
[12/15 12:54:54   1180s] *info: 3632 no-driver nets excluded.
[12/15 12:54:54   1181s] *info: 358 nets with fixed/cover wires excluded.
[12/15 12:54:55   1182s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3138.1M, EPOCH TIME: 1671130495.847519
[12/15 12:54:55   1182s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3138.1M, EPOCH TIME: 1671130495.850416
[12/15 12:54:56   1182s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[12/15 12:54:56   1182s] Info: End MT loop @oiCellDelayCachingJob.
[12/15 12:54:57   1183s] ** GigaOpt Global Opt WNS Slack -13.013  TNS Slack -416.623 
[12/15 12:54:58   1184s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/15 12:54:58   1184s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/15 12:54:58   1184s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/15 12:54:58   1184s] | -13.013|-416.623|   73.92%|   0:00:01.0| 3157.1M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/15 12:54:58   1184s] |        |        |         |            |        |          |         | unit_mux_genblk1_2__genblk1_unit_genblk1_div_genbl |
[12/15 12:54:58   1184s] |        |        |         |            |        |          |         | k5_0__div_block_genblk1_div_q_reg_22_/D            |
[12/15 12:55:07   1194s] |  -5.136|-156.566|   73.95%|   0:00:09.0| 3303.5M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/15 12:55:07   1194s] |        |        |         |            |        |          |         | R_25/D                                             |
[12/15 12:55:08   1195s] |  -4.001|-106.956|   73.96%|   0:00:01.0| 3313.2M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/15 12:55:08   1195s] |        |        |         |            |        |          |         | R_25/D                                             |
[12/15 12:55:09   1196s] |  -4.001|-106.956|   73.96%|   0:00:01.0| 3313.2M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/15 12:55:09   1196s] |        |        |         |            |        |          |         | R_25/D                                             |
[12/15 12:55:11   1197s] |  -1.288| -15.242|   73.97%|   0:00:02.0| 3315.2M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/15 12:55:11   1197s] |        |        |         |            |        |          |         | R_25/D                                             |
[12/15 12:55:16   1202s] |  -0.377|  -1.325|   73.98%|   0:00:05.0| 3319.7M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/15 12:55:16   1202s] |        |        |         |            |        |          |         | R_25/D                                             |
[12/15 12:55:17   1203s] |  -0.226|  -0.658|   73.99%|   0:00:01.0| 3319.7M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/15 12:55:17   1203s] |        |        |         |            |        |          |         | R_25/D                                             |
[12/15 12:55:17   1203s] |  -0.226|  -0.658|   73.99%|   0:00:00.0| 3319.7M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/15 12:55:17   1203s] |        |        |         |            |        |          |         | R_25/D                                             |
[12/15 12:55:17   1203s] |  -0.029|  -0.029|   73.99%|   0:00:00.0| 3319.7M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/15 12:55:17   1203s] |        |        |         |            |        |          |         | R_25/D                                             |
[12/15 12:55:20   1206s] |  -0.003|  -0.003|   73.99%|   0:00:03.0| 3319.7M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/15 12:55:20   1206s] |        |        |         |            |        |          |         | R_25/D                                             |
[12/15 12:55:20   1206s] |  -0.003|  -0.003|   73.99%|   0:00:00.0| 3319.7M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/15 12:55:20   1206s] |        |        |         |            |        |          |         | R_25/D                                             |
[12/15 12:55:20   1206s] |  -0.003|  -0.003|   73.99%|   0:00:00.0| 3319.7M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/15 12:55:20   1206s] |        |        |         |            |        |          |         | R_25/D                                             |
[12/15 12:55:21   1206s] |   0.000|   0.000|   73.99%|   0:00:01.0| 3319.7M|        NA|       NA| NA                                                 |
[12/15 12:55:21   1207s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/15 12:55:21   1207s] 
[12/15 12:55:21   1207s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:23.3 real=0:00:24.0 mem=3319.7M) ***
[12/15 12:55:21   1207s] 
[12/15 12:55:21   1207s] *** Finish post-CTS Setup Fixing (cpu=0:00:23.3 real=0:00:24.0 mem=3319.7M) ***
[12/15 12:55:21   1207s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/15 12:55:21   1207s] Total-nets :: 118328, Stn-nets :: 453, ratio :: 0.382834 %
[12/15 12:55:21   1207s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3208.8M, EPOCH TIME: 1671130521.900276
[12/15 12:55:21   1207s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.028, REAL:0.042, MEM:3002.8M, EPOCH TIME: 1671130521.942547
[12/15 12:55:21   1207s] TotalInstCnt at PhyDesignMc Destruction: 115,129
[12/15 12:55:21   1207s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.602034.6
[12/15 12:55:21   1207s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:32.4/0:00:33.6 (1.0), totSession cpu/real = 0:20:07.3/0:14:47.7 (1.4), mem = 3002.8M
[12/15 12:55:21   1207s] 
[12/15 12:55:21   1207s] =============================================================================================
[12/15 12:55:21   1207s]  Step TAT Report for GlobalOpt #1                                               21.10-p004_1
[12/15 12:55:21   1207s] =============================================================================================
[12/15 12:55:21   1207s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:55:21   1207s] ---------------------------------------------------------------------------------------------
[12/15 12:55:21   1207s] [ SlackTraversorInit     ]      1   0:00:01.1  (   3.4 % )     0:00:01.1 /  0:00:00.8    0.7
[12/15 12:55:21   1207s] [ LibAnalyzerInit        ]      1   0:00:01.7  (   5.0 % )     0:00:01.7 /  0:00:01.6    1.0
[12/15 12:55:21   1207s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:55:21   1207s] [ PlacerInterfaceInit    ]      1   0:00:01.2  (   3.6 % )     0:00:01.2 /  0:00:01.5    1.2
[12/15 12:55:21   1207s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   1.5 % )     0:00:02.2 /  0:00:02.1    1.0
[12/15 12:55:21   1207s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:55:21   1207s] [ BottleneckAnalyzerInit ]      3   0:00:08.2  (  24.5 % )     0:00:08.2 /  0:00:07.8    0.9
[12/15 12:55:21   1207s] [ TransformInit          ]      1   0:00:04.0  (  12.0 % )     0:00:04.0 /  0:00:03.5    0.9
[12/15 12:55:21   1207s] [ OptSingleIteration     ]     12   0:00:00.2  (   0.6 % )     0:00:14.7 /  0:00:14.6    1.0
[12/15 12:55:21   1207s] [ OptGetWeight           ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.3
[12/15 12:55:21   1207s] [ OptEval                ]     12   0:00:03.4  (  10.1 % )     0:00:03.4 /  0:00:06.2    1.8
[12/15 12:55:21   1207s] [ OptCommit              ]     12   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.3    0.7
[12/15 12:55:21   1207s] [ PostCommitDelayUpdate  ]     12   0:00:00.2  (   0.7 % )     0:00:03.5 /  0:00:03.9    1.1
[12/15 12:55:21   1207s] [ IncrDelayCalc          ]    492   0:00:03.3  (   9.9 % )     0:00:03.3 /  0:00:03.8    1.1
[12/15 12:55:21   1207s] [ SetupOptGetWorkingSet  ]     12   0:00:02.8  (   8.5 % )     0:00:02.8 /  0:00:01.0    0.4
[12/15 12:55:21   1207s] [ SetupOptGetActiveNode  ]     12   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    1.5
[12/15 12:55:21   1207s] [ SetupOptSlackGraph     ]     12   0:00:00.9  (   2.6 % )     0:00:00.9 /  0:00:01.2    1.3
[12/15 12:55:21   1207s] [ IncrTimingUpdate       ]      8   0:00:03.3  (   9.7 % )     0:00:03.3 /  0:00:01.7    0.5
[12/15 12:55:21   1207s] [ MISC                   ]          0:00:02.2  (   6.4 % )     0:00:02.2 /  0:00:02.1    1.0
[12/15 12:55:21   1207s] ---------------------------------------------------------------------------------------------
[12/15 12:55:21   1207s]  GlobalOpt #1 TOTAL                 0:00:33.6  ( 100.0 % )     0:00:33.6 /  0:00:32.4    1.0
[12/15 12:55:21   1207s] ---------------------------------------------------------------------------------------------
[12/15 12:55:21   1207s] 
[12/15 12:55:21   1207s] End: GigaOpt Global Optimization
[12/15 12:55:22   1207s] *** Timing Is met
[12/15 12:55:22   1207s] *** Check timing (0:00:00.2)
[12/15 12:55:22   1207s] Deleting Lib Analyzer.
[12/15 12:55:22   1207s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/15 12:55:22   1207s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/15 12:55:22   1207s] Info: 358 nets with fixed/cover wires excluded.
[12/15 12:55:22   1207s] Info: 358 clock nets excluded from IPO operation.
[12/15 12:55:22   1207s] ### Creating LA Mngr. totSessionCpu=0:20:08 mem=3002.8M
[12/15 12:55:22   1207s] ### Creating LA Mngr, finished. totSessionCpu=0:20:08 mem=3002.8M
[12/15 12:55:22   1207s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/15 12:55:22   1207s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3002.8M, EPOCH TIME: 1671130522.876972
[12/15 12:55:23   1208s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.157, MEM:3002.8M, EPOCH TIME: 1671130523.033953
[12/15 12:55:27   1212s] 
[12/15 12:55:27   1212s] Active setup views:
[12/15 12:55:27   1212s]  slowView
[12/15 12:55:27   1212s]   Dominating endpoints: 0
[12/15 12:55:27   1212s]   Dominating TNS: -0.000
[12/15 12:55:27   1212s] 
[12/15 12:55:28   1212s] **INFO: Flow update: Design timing is met.
[12/15 12:55:28   1212s] **INFO: Flow update: Design timing is met.
[12/15 12:55:29   1213s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/15 12:55:29   1213s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/15 12:55:29   1213s] Info: 358 nets with fixed/cover wires excluded.
[12/15 12:55:30   1214s] Info: 358 clock nets excluded from IPO operation.
[12/15 12:55:30   1214s] ### Creating LA Mngr. totSessionCpu=0:20:14 mem=3005.1M
[12/15 12:55:30   1214s] ### Creating LA Mngr, finished. totSessionCpu=0:20:14 mem=3005.1M
[12/15 12:55:30   1214s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/15 12:55:30   1214s] ### Creating PhyDesignMc. totSessionCpu=0:20:14 mem=3178.7M
[12/15 12:55:30   1214s] OPERPROF: Starting DPlace-Init at level 1, MEM:3178.7M, EPOCH TIME: 1671130530.304423
[12/15 12:55:30   1214s] z: 2, totalTracks: 1
[12/15 12:55:30   1214s] z: 4, totalTracks: 1
[12/15 12:55:30   1214s] z: 6, totalTracks: 1
[12/15 12:55:30   1214s] z: 8, totalTracks: 1
[12/15 12:55:30   1214s] #spOpts: VtWidth mergeVia=F 
[12/15 12:55:30   1214s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3178.7M, EPOCH TIME: 1671130530.440257
[12/15 12:55:30   1214s] 
[12/15 12:55:30   1214s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:55:30   1214s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.093, REAL:0.096, MEM:3178.7M, EPOCH TIME: 1671130530.536463
[12/15 12:55:30   1214s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3178.7MB).
[12/15 12:55:30   1214s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.235, REAL:0.264, MEM:3178.7M, EPOCH TIME: 1671130530.568746
[12/15 12:55:31   1215s] TotalInstCnt at PhyDesignMc Initialization: 115,129
[12/15 12:55:31   1215s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:16 mem=3210.7M
[12/15 12:55:31   1215s] Begin: Area Reclaim Optimization
[12/15 12:55:31   1215s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:20:15.6/0:14:57.3 (1.4), mem = 3210.7M
[12/15 12:55:31   1215s] 
[12/15 12:55:31   1215s] Creating Lib Analyzer ...
[12/15 12:55:31   1215s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/15 12:55:31   1215s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/15 12:55:31   1215s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/15 12:55:31   1215s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/15 12:55:31   1215s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/15 12:55:31   1215s] 
[12/15 12:55:31   1215s] {RT default_rc_corner 0 6 6 0}
[12/15 12:55:33   1217s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:17 mem=3212.7M
[12/15 12:55:33   1217s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:17 mem=3212.7M
[12/15 12:55:33   1217s] Creating Lib Analyzer, finished. 
[12/15 12:55:33   1217s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.602034.7
[12/15 12:55:33   1217s] ### Creating RouteCongInterface, started
[12/15 12:55:33   1217s] 
[12/15 12:55:33   1217s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/15 12:55:33   1217s] 
[12/15 12:55:33   1217s] #optDebug: {0, 1.000}
[12/15 12:55:33   1217s] ### Creating RouteCongInterface, finished
[12/15 12:55:33   1217s] ### Creating LA Mngr. totSessionCpu=0:20:18 mem=3212.7M
[12/15 12:55:33   1217s] ### Creating LA Mngr, finished. totSessionCpu=0:20:18 mem=3212.7M
[12/15 12:55:34   1218s] Usable buffer cells for single buffer setup transform:
[12/15 12:55:34   1218s] BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR 
[12/15 12:55:34   1218s] Number of usable buffer cells above: 28
[12/15 12:55:35   1219s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3212.7M, EPOCH TIME: 1671130535.693570
[12/15 12:55:35   1219s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.004, MEM:3212.7M, EPOCH TIME: 1671130535.697187
[12/15 12:55:37   1220s] Reclaim Optimization WNS Slack 0.031  TNS Slack 0.000 Density 73.99
[12/15 12:55:37   1220s] +---------+---------+--------+--------+------------+--------+
[12/15 12:55:37   1220s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/15 12:55:37   1220s] +---------+---------+--------+--------+------------+--------+
[12/15 12:55:37   1220s] |   73.99%|        -|   0.031|   0.000|   0:00:00.0| 3215.7M|
[12/15 12:55:42   1226s] |   73.99%|        4|   0.031|   0.000|   0:00:05.0| 3317.1M|
[12/15 12:55:42   1226s] #optDebug: <stH: 2.0000 MiSeL: 30.3560>
[12/15 12:55:42   1226s] |   73.99%|        0|   0.031|   0.000|   0:00:00.0| 3317.1M|
[12/15 12:55:45   1229s] |   73.98%|       15|   0.031|   0.000|   0:00:03.0| 3317.1M|
[12/15 12:56:01   1249s] |   73.90%|      496|   0.031|   0.000|   0:00:16.0| 3321.1M|
[12/15 12:56:04   1253s] |   73.90%|       32|   0.031|   0.000|   0:00:03.0| 3321.1M|
[12/15 12:56:04   1254s] |   73.90%|        0|   0.031|   0.000|   0:00:00.0| 3321.1M|
[12/15 12:56:04   1254s] #optDebug: <stH: 2.0000 MiSeL: 30.3560>
[12/15 12:56:04   1254s] #optDebug: RTR_SNLTF <10.0000 2.0000> <20.0000> 
[12/15 12:56:05   1254s] |   73.90%|        0|   0.031|   0.000|   0:00:01.0| 3321.1M|
[12/15 12:56:05   1254s] +---------+---------+--------+--------+------------+--------+
[12/15 12:56:05   1254s] Reclaim Optimization End WNS Slack 0.031  TNS Slack 0.000 Density 73.90
[12/15 12:56:05   1254s] 
[12/15 12:56:05   1254s] ** Summary: Restruct = 4 Buffer Deletion = 17 Declone = 1 Resize = 528 **
[12/15 12:56:05   1254s] --------------------------------------------------------------
[12/15 12:56:05   1254s] |                                   | Total     | Sequential |
[12/15 12:56:05   1254s] --------------------------------------------------------------
[12/15 12:56:05   1254s] | Num insts resized                 |     510  |       1    |
[12/15 12:56:05   1254s] | Num insts undone                  |       0  |       0    |
[12/15 12:56:05   1254s] | Num insts Downsized               |     510  |       1    |
[12/15 12:56:05   1254s] | Num insts Samesized               |       0  |       0    |
[12/15 12:56:05   1254s] | Num insts Upsized                 |       0  |       0    |
[12/15 12:56:05   1254s] | Num multiple commits+uncommits    |      18  |       -    |
[12/15 12:56:05   1254s] --------------------------------------------------------------
[12/15 12:56:05   1254s] End: Core Area Reclaim Optimization (cpu = 0:00:39.3) (real = 0:00:34.0) **
[12/15 12:56:05   1254s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3321.1M, EPOCH TIME: 1671130565.746918
[12/15 12:56:05   1254s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.024, MEM:3315.1M, EPOCH TIME: 1671130565.770464
[12/15 12:56:05   1254s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3315.1M, EPOCH TIME: 1671130565.808226
[12/15 12:56:05   1254s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3315.1M, EPOCH TIME: 1671130565.808364
[12/15 12:56:05   1255s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3315.1M, EPOCH TIME: 1671130565.946597
[12/15 12:56:06   1255s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.135, REAL:0.158, MEM:3315.1M, EPOCH TIME: 1671130566.104656
[12/15 12:56:06   1255s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3315.1M, EPOCH TIME: 1671130566.139990
[12/15 12:56:06   1255s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.003, REAL:0.003, MEM:3315.1M, EPOCH TIME: 1671130566.142717
[12/15 12:56:06   1255s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.280, REAL:0.334, MEM:3315.1M, EPOCH TIME: 1671130566.142829
[12/15 12:56:06   1255s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.281, REAL:0.335, MEM:3315.1M, EPOCH TIME: 1671130566.142859
[12/15 12:56:06   1255s] TDRefine: refinePlace mode is spiral
[12/15 12:56:06   1255s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.602034.8
[12/15 12:56:06   1255s] OPERPROF: Starting RefinePlace at level 1, MEM:3315.1M, EPOCH TIME: 1671130566.143016
[12/15 12:56:06   1255s] *** Starting refinePlace (0:20:55 mem=3315.1M) ***
[12/15 12:56:06   1255s] Total net bbox length = 2.337e+06 (1.198e+06 1.139e+06) (ext = 4.144e+03)
[12/15 12:56:06   1255s] 
[12/15 12:56:06   1255s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:56:06   1255s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/15 12:56:06   1255s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:56:06   1255s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/15 12:56:06   1255s] Type 'man IMPSP-5140' for more detail.
[12/15 12:56:06   1255s] **WARN: (IMPSP-315):	Found 128281 instances insts with no PG Term connections.
[12/15 12:56:06   1255s] Type 'man IMPSP-315' for more detail.
[12/15 12:56:06   1255s] Default power domain name = toplevel_498
[12/15 12:56:06   1255s] .Default power domain name = toplevel_498
[12/15 12:56:06   1255s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:3315.1M, EPOCH TIME: 1671130566.475857
[12/15 12:56:06   1255s] Starting refinePlace ...
[12/15 12:56:06   1255s] Default power domain name = toplevel_498
[12/15 12:56:06   1255s] .One DDP V2 for no tweak run.
[12/15 12:56:07   1255s] 
[12/15 12:56:07   1255s] Running Spiral MT with 4 threads  fetchWidth=441 
[12/15 12:56:09   1258s] Move report: legalization moves 518 insts, mean move: 2.10 um, max move: 9.40 um spiral
[12/15 12:56:09   1258s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC2067_n5509): (983.40, 762.00) --> (980.00, 756.00)
[12/15 12:56:09   1258s] [CPU] RefinePlace/Spiral (cpu=0:00:00.7, real=0:00:01.0)
[12/15 12:56:09   1258s] [CPU] RefinePlace/Commit (cpu=0:00:01.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/15 12:56:09   1258s] [CPU] RefinePlace/Legalization (cpu=0:00:02.6, real=0:00:03.0, mem=3339.4MB) @(0:20:55 - 0:20:58).
[12/15 12:56:09   1258s] Move report: Detail placement moves 518 insts, mean move: 2.10 um, max move: 9.40 um 
[12/15 12:56:09   1258s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC2067_n5509): (983.40, 762.00) --> (980.00, 756.00)
[12/15 12:56:09   1258s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 3339.4MB
[12/15 12:56:09   1258s] Statistics of distance of Instance movement in refine placement:
[12/15 12:56:09   1258s]   maximum (X+Y) =         9.40 um
[12/15 12:56:09   1258s]   inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC2067_n5509) with max move: (983.4, 762) -> (980, 756)
[12/15 12:56:09   1258s]   mean    (X+Y) =         2.10 um
[12/15 12:56:09   1258s] Summary Report:
[12/15 12:56:09   1258s] Instances move: 518 (out of 114749 movable)
[12/15 12:56:09   1258s] Instances flipped: 0
[12/15 12:56:09   1258s] Mean displacement: 2.10 um
[12/15 12:56:09   1258s] Max displacement: 9.40 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC2067_n5509) (983.4, 762) -> (980, 756)
[12/15 12:56:09   1258s] 	Length: 3 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: INVX1BA10TR
[12/15 12:56:09   1258s] Total instances moved : 518
[12/15 12:56:09   1258s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.738, REAL:3.379, MEM:3339.4M, EPOCH TIME: 1671130569.854785
[12/15 12:56:09   1258s] Total net bbox length = 2.338e+06 (1.199e+06 1.139e+06) (ext = 4.144e+03)
[12/15 12:56:09   1258s] Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 3339.4MB
[12/15 12:56:09   1258s] [CPU] RefinePlace/total (cpu=0:00:03.0, real=0:00:03.0, mem=3339.4MB) @(0:20:55 - 0:20:58).
[12/15 12:56:09   1258s] *** Finished refinePlace (0:20:58 mem=3339.4M) ***
[12/15 12:56:09   1258s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.602034.8
[12/15 12:56:09   1258s] OPERPROF: Finished RefinePlace at level 1, CPU:3.048, REAL:3.826, MEM:3339.4M, EPOCH TIME: 1671130569.969181
[12/15 12:56:10   1258s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3339.4M, EPOCH TIME: 1671130570.609726
[12/15 12:56:10   1258s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.022, REAL:0.045, MEM:3317.4M, EPOCH TIME: 1671130570.654786
[12/15 12:56:10   1258s] *** maximum move = 9.40 um ***
[12/15 12:56:10   1258s] *** Finished re-routing un-routed nets (3317.4M) ***
[12/15 12:56:10   1258s] OPERPROF: Starting DPlace-Init at level 1, MEM:3317.4M, EPOCH TIME: 1671130570.949012
[12/15 12:56:11   1259s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3317.4M, EPOCH TIME: 1671130571.076774
[12/15 12:56:11   1259s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.152, REAL:0.154, MEM:3317.4M, EPOCH TIME: 1671130571.231077
[12/15 12:56:11   1259s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3317.4M, EPOCH TIME: 1671130571.264947
[12/15 12:56:11   1259s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.003, REAL:0.003, MEM:3317.4M, EPOCH TIME: 1671130571.267791
[12/15 12:56:11   1259s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.299, REAL:0.319, MEM:3317.4M, EPOCH TIME: 1671130571.267931
[12/15 12:56:12   1260s] 
[12/15 12:56:12   1260s] *** Finish Physical Update (cpu=0:00:05.7 real=0:00:07.0 mem=3317.4M) ***
[12/15 12:56:12   1260s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.602034.7
[12/15 12:56:12   1260s] *** AreaOpt #1 [finish] : cpu/real = 0:00:45.0/0:00:40.8 (1.1), totSession cpu/real = 0:21:00.6/0:15:38.1 (1.3), mem = 3317.4M
[12/15 12:56:12   1260s] 
[12/15 12:56:12   1260s] =============================================================================================
[12/15 12:56:12   1260s]  Step TAT Report for AreaOpt #1                                                 21.10-p004_1
[12/15 12:56:12   1260s] =============================================================================================
[12/15 12:56:12   1260s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:56:12   1260s] ---------------------------------------------------------------------------------------------
[12/15 12:56:12   1260s] [ SlackTraversorInit     ]      1   0:00:01.3  (   3.1 % )     0:00:01.3 /  0:00:00.8    0.7
[12/15 12:56:12   1260s] [ LibAnalyzerInit        ]      1   0:00:01.8  (   4.3 % )     0:00:01.8 /  0:00:01.6    0.9
[12/15 12:56:12   1260s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:56:12   1260s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   1.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/15 12:56:12   1260s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:56:12   1260s] [ OptSingleIteration     ]      7   0:00:00.7  (   1.7 % )     0:00:24.1 /  0:00:31.4    1.3
[12/15 12:56:12   1260s] [ OptGetWeight           ]    502   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/15 12:56:12   1260s] [ OptEval                ]    502   0:00:06.1  (  15.0 % )     0:00:06.1 /  0:00:10.3    1.7
[12/15 12:56:12   1260s] [ OptCommit              ]    502   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.2
[12/15 12:56:12   1260s] [ PostCommitDelayUpdate  ]    502   0:00:00.9  (   2.2 % )     0:00:07.1 /  0:00:11.5    1.6
[12/15 12:56:12   1260s] [ IncrDelayCalc          ]    357   0:00:06.2  (  15.3 % )     0:00:06.2 /  0:00:10.8    1.7
[12/15 12:56:12   1260s] [ RefinePlace            ]      1   0:00:06.6  (  16.1 % )     0:00:06.6 /  0:00:05.7    0.9
[12/15 12:56:12   1260s] [ IncrTimingUpdate       ]     53   0:00:10.0  (  24.4 % )     0:00:10.0 /  0:00:08.7    0.9
[12/15 12:56:12   1260s] [ MISC                   ]          0:00:06.6  (  16.3 % )     0:00:06.6 /  0:00:04.9    0.7
[12/15 12:56:12   1260s] ---------------------------------------------------------------------------------------------
[12/15 12:56:12   1260s]  AreaOpt #1 TOTAL                   0:00:40.8  ( 100.0 % )     0:00:40.8 /  0:00:45.0    1.1
[12/15 12:56:12   1260s] ---------------------------------------------------------------------------------------------
[12/15 12:56:12   1260s] 
[12/15 12:56:12   1260s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3207.2M, EPOCH TIME: 1671130572.340970
[12/15 12:56:12   1260s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.026, REAL:0.027, MEM:3013.2M, EPOCH TIME: 1671130572.367976
[12/15 12:56:12   1260s] TotalInstCnt at PhyDesignMc Destruction: 115,106
[12/15 12:56:12   1260s] End: Area Reclaim Optimization (cpu=0:00:45, real=0:00:41, mem=3013.18M, totSessionCpu=0:21:01).
[12/15 12:56:12   1260s] Starting local wire reclaim
[12/15 12:56:12   1260s] Enhanced MH flow has been turned off for floorplan mode.
[12/15 12:56:12   1260s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3013.2M, EPOCH TIME: 1671130572.422804
[12/15 12:56:12   1260s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3013.2M, EPOCH TIME: 1671130572.422877
[12/15 12:56:12   1260s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3013.2M, EPOCH TIME: 1671130572.422944
[12/15 12:56:12   1260s] z: 2, totalTracks: 1
[12/15 12:56:12   1260s] z: 4, totalTracks: 1
[12/15 12:56:12   1260s] z: 6, totalTracks: 1
[12/15 12:56:12   1260s] z: 8, totalTracks: 1
[12/15 12:56:12   1260s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3013.2M, EPOCH TIME: 1671130572.606690
[12/15 12:56:12   1260s] 
[12/15 12:56:12   1260s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:56:12   1260s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.105, REAL:0.124, MEM:3013.2M, EPOCH TIME: 1671130572.731179
[12/15 12:56:12   1260s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3013.2MB).
[12/15 12:56:12   1260s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.247, REAL:0.340, MEM:3013.2M, EPOCH TIME: 1671130572.762561
[12/15 12:56:12   1260s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.247, REAL:0.340, MEM:3013.2M, EPOCH TIME: 1671130572.762595
[12/15 12:56:12   1260s] TDRefine: refinePlace mode is spiral
[12/15 12:56:12   1260s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.602034.9
[12/15 12:56:12   1260s] OPERPROF:   Starting RefinePlace at level 2, MEM:3013.2M, EPOCH TIME: 1671130572.762648
[12/15 12:56:12   1260s] *** Starting refinePlace (0:21:01 mem=3013.2M) ***
[12/15 12:56:12   1260s] Total net bbox length = 2.338e+06 (1.199e+06 1.139e+06) (ext = 4.144e+03)
[12/15 12:56:12   1260s] 
[12/15 12:56:12   1260s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:56:12   1260s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/15 12:56:13   1261s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/15 12:56:13   1261s] Type 'man IMPSP-5140' for more detail.
[12/15 12:56:13   1261s] **WARN: (IMPSP-315):	Found 128281 instances insts with no PG Term connections.
[12/15 12:56:13   1261s] Type 'man IMPSP-315' for more detail.
[12/15 12:56:13   1261s] Default power domain name = toplevel_498
[12/15 12:56:13   1261s] .Default power domain name = toplevel_498
[12/15 12:56:13   1261s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:3013.2M, EPOCH TIME: 1671130573.069203
[12/15 12:56:13   1261s] Starting refinePlace ...
[12/15 12:56:13   1261s] Default power domain name = toplevel_498
[12/15 12:56:13   1261s] .One DDP V2 for no tweak run.
[12/15 12:56:13   1261s] 
[12/15 12:56:13   1261s] Running Spiral MT with 4 threads  fetchWidth=441 
[12/15 12:56:15   1263s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/15 12:56:15   1263s] [CPU] RefinePlace/Spiral (cpu=0:00:00.6, real=0:00:00.0)
[12/15 12:56:15   1263s] [CPU] RefinePlace/Commit (cpu=0:00:01.5, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.5, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/15 12:56:15   1263s] [CPU] RefinePlace/Legalization (cpu=0:00:02.6, real=0:00:02.0, mem=3014.7MB) @(0:21:01 - 0:21:04).
[12/15 12:56:15   1263s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:56:15   1263s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 3014.7MB
[12/15 12:56:15   1263s] Statistics of distance of Instance movement in refine placement:
[12/15 12:56:15   1263s]   maximum (X+Y) =         0.00 um
[12/15 12:56:15   1263s]   mean    (X+Y) =         0.00 um
[12/15 12:56:15   1263s] Summary Report:
[12/15 12:56:15   1263s] Instances move: 0 (out of 114749 movable)
[12/15 12:56:15   1263s] Instances flipped: 0
[12/15 12:56:15   1263s] Mean displacement: 0.00 um
[12/15 12:56:15   1263s] Max displacement: 0.00 um 
[12/15 12:56:15   1263s] Total instances moved : 0
[12/15 12:56:15   1263s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.739, REAL:2.870, MEM:3014.7M, EPOCH TIME: 1671130575.939330
[12/15 12:56:16   1263s] Total net bbox length = 2.338e+06 (1.199e+06 1.139e+06) (ext = 4.144e+03)
[12/15 12:56:16   1263s] Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 3014.7MB
[12/15 12:56:16   1263s] [CPU] RefinePlace/total (cpu=0:00:03.0, real=0:00:03.0, mem=3014.7MB) @(0:21:01 - 0:21:04).
[12/15 12:56:16   1263s] *** Finished refinePlace (0:21:04 mem=3014.7M) ***
[12/15 12:56:16   1263s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.602034.9
[12/15 12:56:16   1263s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.056, REAL:3.300, MEM:3014.7M, EPOCH TIME: 1671130576.063048
[12/15 12:56:16   1263s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3014.7M, EPOCH TIME: 1671130576.063083
[12/15 12:56:16   1263s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.041, MEM:3014.7M, EPOCH TIME: 1671130576.104530
[12/15 12:56:16   1263s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.324, REAL:3.682, MEM:3014.7M, EPOCH TIME: 1671130576.104641
[12/15 12:56:17   1264s] eGR doReRoute: optGuide
[12/15 12:56:17   1264s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3017.6M, EPOCH TIME: 1671130577.226495
[12/15 12:56:17   1264s] All LLGs are deleted
[12/15 12:56:17   1264s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3017.6M, EPOCH TIME: 1671130577.226585
[12/15 12:56:17   1264s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.065, REAL:0.082, MEM:3017.6M, EPOCH TIME: 1671130577.308721
[12/15 12:56:17   1264s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.066, REAL:0.083, MEM:3014.6M, EPOCH TIME: 1671130577.309577
[12/15 12:56:17   1264s] ### Creating LA Mngr. totSessionCpu=0:21:05 mem=3014.6M
[12/15 12:56:17   1264s] ### Creating LA Mngr, finished. totSessionCpu=0:21:05 mem=3014.6M
[12/15 12:56:17   1264s] Started Early Global Route kernel ( Curr Mem: 3014.61 MB )
[12/15 12:56:17   1264s] (I)      ==================== Layers =====================
[12/15 12:56:17   1264s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:56:17   1264s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/15 12:56:17   1264s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:56:17   1264s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/15 12:56:17   1264s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/15 12:56:17   1264s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/15 12:56:17   1264s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/15 12:56:17   1264s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/15 12:56:17   1264s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/15 12:56:17   1264s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/15 12:56:17   1264s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/15 12:56:17   1264s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/15 12:56:17   1264s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/15 12:56:17   1264s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/15 12:56:17   1264s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/15 12:56:17   1264s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/15 12:56:17   1264s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/15 12:56:17   1264s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/15 12:56:17   1264s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/15 12:56:17   1264s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/15 12:56:17   1264s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:56:17   1264s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/15 12:56:17   1264s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/15 12:56:17   1264s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/15 12:56:17   1264s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/15 12:56:17   1264s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/15 12:56:17   1264s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:56:17   1264s] (I)      Started Import and model ( Curr Mem: 3014.61 MB )
[12/15 12:56:17   1264s] (I)      Default power domain name = toplevel_498
[12/15 12:56:17   1264s] .== Non-default Options ==
[12/15 12:56:18   1265s] (I)      Maximum routing layer                              : 6
[12/15 12:56:18   1265s] (I)      Number of threads                                  : 4
[12/15 12:56:18   1265s] (I)      Method to set GCell size                           : row
[12/15 12:56:18   1265s] (I)      Counted 10662 PG shapes. We will not process PG shapes layer by layer.
[12/15 12:56:18   1265s] (I)      Use row-based GCell size
[12/15 12:56:18   1265s] (I)      Use row-based GCell align
[12/15 12:56:18   1265s] (I)      layer 0 area = 168000
[12/15 12:56:18   1265s] (I)      layer 1 area = 208000
[12/15 12:56:18   1265s] (I)      layer 2 area = 208000
[12/15 12:56:18   1265s] (I)      layer 3 area = 208000
[12/15 12:56:18   1265s] (I)      layer 4 area = 208000
[12/15 12:56:18   1265s] (I)      layer 5 area = 208000
[12/15 12:56:18   1265s] (I)      GCell unit size   : 4000
[12/15 12:56:18   1265s] (I)      GCell multiplier  : 1
[12/15 12:56:18   1265s] (I)      GCell row height  : 4000
[12/15 12:56:18   1265s] (I)      Actual row height : 4000
[12/15 12:56:18   1265s] (I)      GCell align ref   : 300000 300000
[12/15 12:56:18   1265s] [NR-eGR] Track table information for default rule: 
[12/15 12:56:18   1265s] [NR-eGR] M1 has no routable track
[12/15 12:56:18   1265s] [NR-eGR] M2 has single uniform track structure
[12/15 12:56:18   1265s] [NR-eGR] M3 has single uniform track structure
[12/15 12:56:18   1265s] [NR-eGR] M4 has single uniform track structure
[12/15 12:56:18   1265s] [NR-eGR] M5 has single uniform track structure
[12/15 12:56:18   1265s] [NR-eGR] M6 has single uniform track structure
[12/15 12:56:18   1265s] (I)      =============== Default via ================
[12/15 12:56:18   1265s] (I)      +---+------------------+-------------------+
[12/15 12:56:18   1265s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/15 12:56:18   1265s] (I)      +---+------------------+-------------------+
[12/15 12:56:18   1265s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/15 12:56:18   1265s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/15 12:56:18   1265s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/15 12:56:18   1265s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/15 12:56:18   1265s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/15 12:56:18   1265s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/15 12:56:18   1265s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/15 12:56:18   1265s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/15 12:56:18   1265s] (I)      +---+------------------+-------------------+
[12/15 12:56:18   1265s] [NR-eGR] Read 17904 PG shapes
[12/15 12:56:18   1265s] [NR-eGR] Read 0 clock shapes
[12/15 12:56:18   1265s] [NR-eGR] Read 0 other shapes
[12/15 12:56:18   1265s] [NR-eGR] #Routing Blockages  : 0
[12/15 12:56:18   1265s] [NR-eGR] #Instance Blockages : 0
[12/15 12:56:18   1265s] [NR-eGR] #PG Blockages       : 17904
[12/15 12:56:18   1265s] [NR-eGR] #Halo Blockages     : 0
[12/15 12:56:18   1265s] [NR-eGR] #Boundary Blockages : 0
[12/15 12:56:18   1265s] [NR-eGR] #Clock Blockages    : 0
[12/15 12:56:18   1265s] [NR-eGR] #Other Blockages    : 0
[12/15 12:56:18   1265s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 12:56:18   1265s] [NR-eGR] Num Prerouted Nets = 358  Num Prerouted Wires = 77294
[12/15 12:56:18   1265s] [NR-eGR] Read 118305 nets ( ignored 358 )
[12/15 12:56:18   1265s] (I)      early_global_route_priority property id does not exist.
[12/15 12:56:18   1265s] (I)      Read Num Blocks=17904  Num Prerouted Wires=77294  Num CS=0
[12/15 12:56:18   1265s] (I)      Layer 1 (V) : #blockages 5112 : #preroutes 38814
[12/15 12:56:18   1265s] (I)      Layer 2 (H) : #blockages 5112 : #preroutes 33744
[12/15 12:56:18   1266s] (I)      Layer 3 (V) : #blockages 5112 : #preroutes 4716
[12/15 12:56:18   1266s] (I)      Layer 4 (H) : #blockages 2568 : #preroutes 20
[12/15 12:56:19   1266s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/15 12:56:19   1266s] (I)      Number of ignored nets                =    358
[12/15 12:56:19   1266s] (I)      Number of connected nets              =      0
[12/15 12:56:19   1266s] (I)      Number of fixed nets                  =    358.  Ignored: Yes
[12/15 12:56:19   1266s] (I)      Number of clock nets                  =    358.  Ignored: No
[12/15 12:56:19   1266s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 12:56:19   1266s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 12:56:19   1266s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 12:56:19   1266s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 12:56:19   1266s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 12:56:19   1266s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/15 12:56:19   1266s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/15 12:56:19   1266s] (I)      Ndr track 0 does not exist
[12/15 12:56:19   1266s] (I)      Ndr track 0 does not exist
[12/15 12:56:19   1266s] (I)      ---------------------Grid Graph Info--------------------
[12/15 12:56:19   1266s] (I)      Routing area        : (0, 0) - (2300000, 2300000)
[12/15 12:56:19   1266s] (I)      Core area           : (300000, 300000) - (2000000, 2000000)
[12/15 12:56:19   1266s] (I)      Site width          :   400  (dbu)
[12/15 12:56:19   1266s] (I)      Row height          :  4000  (dbu)
[12/15 12:56:19   1266s] (I)      GCell row height    :  4000  (dbu)
[12/15 12:56:19   1266s] (I)      GCell width         :  4000  (dbu)
[12/15 12:56:19   1266s] (I)      GCell height        :  4000  (dbu)
[12/15 12:56:19   1266s] (I)      Grid                :   575   575     6
[12/15 12:56:19   1266s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/15 12:56:19   1266s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/15 12:56:19   1266s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/15 12:56:19   1266s] (I)      Default wire width  :   180   200   200   200   200   200
[12/15 12:56:19   1266s] (I)      Default wire space  :   180   200   200   200   200   200
[12/15 12:56:19   1266s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/15 12:56:19   1266s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/15 12:56:19   1266s] (I)      First track coord   :     0   200   200   200   200   200
[12/15 12:56:19   1266s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/15 12:56:19   1266s] (I)      Total num of tracks :     0  5750  5750  5750  5750  5750
[12/15 12:56:19   1266s] (I)      Num of masks        :     1     1     1     1     1     1
[12/15 12:56:19   1266s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/15 12:56:19   1266s] (I)      --------------------------------------------------------
[12/15 12:56:19   1266s] 
[12/15 12:56:19   1266s] [NR-eGR] ============ Routing rule table ============
[12/15 12:56:19   1266s] [NR-eGR] Rule id: 0  Nets: 117947
[12/15 12:56:19   1266s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/15 12:56:19   1266s] (I)                    Layer    2    3    4    5    6 
[12/15 12:56:19   1266s] (I)                    Pitch  400  400  400  400  400 
[12/15 12:56:19   1266s] (I)             #Used tracks    1    1    1    1    1 
[12/15 12:56:19   1266s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 12:56:19   1266s] [NR-eGR] Rule id: 1  Nets: 0
[12/15 12:56:19   1266s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/15 12:56:19   1266s] (I)                    Layer    2    3    4    5    6 
[12/15 12:56:19   1266s] (I)                    Pitch  800  800  800  800  800 
[12/15 12:56:19   1266s] (I)             #Used tracks    2    2    2    2    2 
[12/15 12:56:19   1266s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 12:56:19   1266s] [NR-eGR] ========================================
[12/15 12:56:19   1266s] [NR-eGR] 
[12/15 12:56:19   1266s] (I)      =============== Blocked Tracks ===============
[12/15 12:56:19   1266s] (I)      +-------+---------+----------+---------------+
[12/15 12:56:19   1266s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 12:56:19   1266s] (I)      +-------+---------+----------+---------------+
[12/15 12:56:19   1266s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 12:56:19   1266s] (I)      |     2 | 3306250 |    33654 |         1.02% |
[12/15 12:56:19   1266s] (I)      |     3 | 3306250 |    17040 |         0.52% |
[12/15 12:56:19   1266s] (I)      |     4 | 3306250 |    33654 |         1.02% |
[12/15 12:56:19   1266s] (I)      |     5 | 3306250 |    76554 |         2.32% |
[12/15 12:56:19   1266s] (I)      |     6 | 3306250 |        0 |         0.00% |
[12/15 12:56:19   1266s] (I)      +-------+---------+----------+---------------+
[12/15 12:56:19   1266s] (I)      Finished Import and model ( CPU: 1.17 sec, Real: 1.66 sec, Curr Mem: 3121.64 MB )
[12/15 12:56:19   1266s] (I)      Reset routing kernel
[12/15 12:56:19   1266s] (I)      Started Global Routing ( Curr Mem: 3121.64 MB )
[12/15 12:56:19   1266s] (I)      totalPins=428130  totalGlobalPin=416075 (97.18%)
[12/15 12:56:19   1266s] (I)      total 2D Cap : 16453344 = (6558876 H, 9894468 V)
[12/15 12:56:19   1266s] [NR-eGR] Layer group 1: route 117947 net(s) in layer range [2, 6]
[12/15 12:56:19   1266s] (I)      
[12/15 12:56:19   1266s] (I)      ============  Phase 1a Route ============
[12/15 12:56:20   1267s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/15 12:56:20   1267s] (I)      Usage: 1425560 = (729149 H, 696411 V) = (11.12% H, 7.04% V) = (1.458e+06um H, 1.393e+06um V)
[12/15 12:56:20   1267s] (I)      
[12/15 12:56:20   1267s] (I)      ============  Phase 1b Route ============
[12/15 12:56:20   1267s] (I)      Usage: 1425639 = (729164 H, 696475 V) = (11.12% H, 7.04% V) = (1.458e+06um H, 1.393e+06um V)
[12/15 12:56:20   1267s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.851278e+06um
[12/15 12:56:20   1267s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/15 12:56:20   1267s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/15 12:56:20   1267s] (I)      
[12/15 12:56:20   1267s] (I)      ============  Phase 1c Route ============
[12/15 12:56:20   1267s] (I)      Level2 Grid: 115 x 115
[12/15 12:56:20   1267s] (I)      Usage: 1425639 = (729164 H, 696475 V) = (11.12% H, 7.04% V) = (1.458e+06um H, 1.393e+06um V)
[12/15 12:56:20   1267s] (I)      
[12/15 12:56:20   1267s] (I)      ============  Phase 1d Route ============
[12/15 12:56:20   1267s] (I)      Usage: 1425690 = (729166 H, 696524 V) = (11.12% H, 7.04% V) = (1.458e+06um H, 1.393e+06um V)
[12/15 12:56:20   1267s] (I)      
[12/15 12:56:20   1267s] (I)      ============  Phase 1e Route ============
[12/15 12:56:20   1267s] (I)      Usage: 1425690 = (729166 H, 696524 V) = (11.12% H, 7.04% V) = (1.458e+06um H, 1.393e+06um V)
[12/15 12:56:20   1267s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.851380e+06um
[12/15 12:56:20   1267s] (I)      
[12/15 12:56:20   1267s] (I)      ============  Phase 1l Route ============
[12/15 12:56:21   1268s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/15 12:56:21   1268s] (I)      Layer  2:    3290404    630270        25           0     3300500    ( 0.00%) 
[12/15 12:56:21   1268s] (I)      Layer  3:    3288572    676996        39           0     3300500    ( 0.00%) 
[12/15 12:56:21   1268s] (I)      Layer  4:    3290404    328654         0           0     3300500    ( 0.00%) 
[12/15 12:56:21   1268s] (I)      Layer  5:    3261516    195280       238           0     3300500    ( 0.00%) 
[12/15 12:56:21   1268s] (I)      Layer  6:    3300500     26589         0           0     3300500    ( 0.00%) 
[12/15 12:56:21   1268s] (I)      Total:      16431396   1857789       302           0    16502500    ( 0.00%) 
[12/15 12:56:21   1268s] (I)      
[12/15 12:56:21   1268s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/15 12:56:21   1268s] [NR-eGR]                        OverCon           OverCon            
[12/15 12:56:21   1268s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/15 12:56:21   1268s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/15 12:56:21   1268s] [NR-eGR] ---------------------------------------------------------------
[12/15 12:56:21   1268s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:56:21   1268s] [NR-eGR]      M2 ( 2)        22( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/15 12:56:21   1268s] [NR-eGR]      M3 ( 3)        36( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/15 12:56:21   1268s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:56:21   1268s] [NR-eGR]      M5 ( 5)       138( 0.04%)        18( 0.01%)   ( 0.05%) 
[12/15 12:56:21   1268s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:56:21   1268s] [NR-eGR] ---------------------------------------------------------------
[12/15 12:56:21   1268s] [NR-eGR]        Total       196( 0.01%)        18( 0.00%)   ( 0.01%) 
[12/15 12:56:21   1268s] [NR-eGR] 
[12/15 12:56:21   1268s] (I)      Finished Global Routing ( CPU: 2.80 sec, Real: 2.57 sec, Curr Mem: 3187.64 MB )
[12/15 12:56:21   1268s] (I)      total 2D Cap : 16459742 = (6561440 H, 9898302 V)
[12/15 12:56:21   1269s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/15 12:56:22   1269s] (I)      ============= Track Assignment ============
[12/15 12:56:22   1269s] (I)      Started Track Assignment (4T) ( Curr Mem: 3187.64 MB )
[12/15 12:56:22   1269s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/15 12:56:22   1269s] (I)      Run Multi-thread track assignment
[12/15 12:56:23   1271s] (I)      Finished Track Assignment (4T) ( CPU: 2.09 sec, Real: 1.29 sec, Curr Mem: 3187.64 MB )
[12/15 12:56:23   1271s] (I)      Started Export ( Curr Mem: 3187.64 MB )
[12/15 12:56:24   1272s] [NR-eGR]             Length (um)     Vias 
[12/15 12:56:24   1272s] [NR-eGR] ---------------------------------
[12/15 12:56:24   1272s] [NR-eGR]  M1  (1H)             5   459442 
[12/15 12:56:24   1272s] [NR-eGR]  M2  (2V)        925311   668200 
[12/15 12:56:24   1272s] [NR-eGR]  M3  (3H)       1174706    86535 
[12/15 12:56:24   1272s] [NR-eGR]  M4  (4V)        550861    29957 
[12/15 12:56:24   1272s] [NR-eGR]  M5  (5H)        390954     1938 
[12/15 12:56:24   1272s] [NR-eGR]  M6  (6V)         53318        0 
[12/15 12:56:24   1272s] [NR-eGR]  M7  (7H)             0        0 
[12/15 12:56:24   1272s] [NR-eGR]  M8  (8V)             0        0 
[12/15 12:56:24   1272s] [NR-eGR]  M9  (9H)             0        0 
[12/15 12:56:24   1272s] [NR-eGR] ---------------------------------
[12/15 12:56:24   1272s] [NR-eGR]      Total      3095154  1246072 
[12/15 12:56:24   1272s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:56:24   1272s] [NR-eGR] Total half perimeter of net bounding box: 2337969um
[12/15 12:56:24   1272s] [NR-eGR] Total length: 3095154um, number of vias: 1246072
[12/15 12:56:24   1272s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:56:24   1272s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/15 12:56:24   1272s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:56:26   1273s] (I)      Finished Export ( CPU: 2.32 sec, Real: 2.59 sec, Curr Mem: 3177.12 MB )
[12/15 12:56:26   1273s] [NR-eGR] Finished Early Global Route kernel ( CPU: 8.79 sec, Real: 8.72 sec, Curr Mem: 3177.12 MB )
[12/15 12:56:26   1273s] (I)      ======================================== Runtime Summary ========================================
[12/15 12:56:26   1273s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/15 12:56:26   1273s] (I)      -------------------------------------------------------------------------------------------------
[12/15 12:56:26   1273s] (I)       Early Global Route kernel                   100.00%  686.61 sec  695.33 sec  8.72 sec  8.79 sec 
[12/15 12:56:26   1273s] (I)       +-Import and model                           19.00%  686.62 sec  688.28 sec  1.66 sec  1.17 sec 
[12/15 12:56:26   1273s] (I)       | +-Create place DB                           9.41%  686.62 sec  687.44 sec  0.82 sec  0.68 sec 
[12/15 12:56:26   1273s] (I)       | | +-Import place data                       9.40%  686.62 sec  687.44 sec  0.82 sec  0.68 sec 
[12/15 12:56:26   1273s] (I)       | | | +-Read instances and placement          2.32%  686.62 sec  686.82 sec  0.20 sec  0.20 sec 
[12/15 12:56:26   1273s] (I)       | | | +-Read nets                             7.08%  686.82 sec  687.44 sec  0.62 sec  0.48 sec 
[12/15 12:56:26   1273s] (I)       | +-Create route DB                           9.00%  687.44 sec  688.23 sec  0.79 sec  0.44 sec 
[12/15 12:56:26   1273s] (I)       | | +-Import route data (4T)                  9.00%  687.44 sec  688.23 sec  0.79 sec  0.44 sec 
[12/15 12:56:26   1273s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.41%  687.45 sec  687.48 sec  0.04 sec  0.03 sec 
[12/15 12:56:26   1273s] (I)       | | | | +-Read routing blockages              0.00%  687.45 sec  687.45 sec  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)       | | | | +-Read instance blockages             0.38%  687.45 sec  687.48 sec  0.03 sec  0.03 sec 
[12/15 12:56:26   1273s] (I)       | | | | +-Read PG blockages                   0.03%  687.48 sec  687.48 sec  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)       | | | | +-Read clock blockages                0.00%  687.48 sec  687.48 sec  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)       | | | | +-Read other blockages                0.00%  687.48 sec  687.48 sec  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)       | | | | +-Read boundary cut boxes             0.00%  687.48 sec  687.48 sec  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)       | | | +-Read blackboxes                       0.00%  687.48 sec  687.48 sec  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)       | | | +-Read prerouted                        1.55%  687.48 sec  687.62 sec  0.13 sec  0.10 sec 
[12/15 12:56:26   1273s] (I)       | | | +-Read unlegalized nets                 0.70%  687.62 sec  687.68 sec  0.06 sec  0.03 sec 
[12/15 12:56:26   1273s] (I)       | | | +-Read nets                             1.30%  687.68 sec  687.79 sec  0.11 sec  0.05 sec 
[12/15 12:56:26   1273s] (I)       | | | +-Set up via pillars                    0.02%  687.81 sec  687.81 sec  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)       | | | +-Initialize 3D grid graph              0.02%  687.82 sec  687.83 sec  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)       | | | +-Model blockage capacity               4.41%  687.83 sec  688.21 sec  0.38 sec  0.18 sec 
[12/15 12:56:26   1273s] (I)       | | | | +-Initialize 3D capacity              4.35%  687.83 sec  688.21 sec  0.38 sec  0.18 sec 
[12/15 12:56:26   1273s] (I)       | +-Read aux data                             0.00%  688.23 sec  688.23 sec  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)       | +-Others data preparation                   0.15%  688.23 sec  688.24 sec  0.01 sec  0.01 sec 
[12/15 12:56:26   1273s] (I)       | +-Create route kernel                       0.14%  688.24 sec  688.25 sec  0.01 sec  0.01 sec 
[12/15 12:56:26   1273s] (I)       +-Global Routing                             29.49%  688.28 sec  690.85 sec  2.57 sec  2.80 sec 
[12/15 12:56:26   1273s] (I)       | +-Initialization                            0.45%  688.28 sec  688.32 sec  0.04 sec  0.04 sec 
[12/15 12:56:26   1273s] (I)       | +-Net group 1                              27.95%  688.32 sec  690.76 sec  2.44 sec  2.70 sec 
[12/15 12:56:26   1273s] (I)       | | +-Generate topology (4T)                  1.13%  688.32 sec  688.42 sec  0.10 sec  0.16 sec 
[12/15 12:56:26   1273s] (I)       | | +-Phase 1a                               10.52%  688.49 sec  689.41 sec  0.92 sec  1.01 sec 
[12/15 12:56:26   1273s] (I)       | | | +-Pattern routing (4T)                  7.97%  688.49 sec  689.19 sec  0.70 sec  0.82 sec 
[12/15 12:56:26   1273s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.41%  689.19 sec  689.31 sec  0.12 sec  0.09 sec 
[12/15 12:56:26   1273s] (I)       | | | +-Add via demand to 2D                  1.13%  689.31 sec  689.41 sec  0.10 sec  0.10 sec 
[12/15 12:56:26   1273s] (I)       | | +-Phase 1b                                2.81%  689.41 sec  689.65 sec  0.25 sec  0.25 sec 
[12/15 12:56:26   1273s] (I)       | | | +-Monotonic routing (4T)                2.77%  689.41 sec  689.65 sec  0.24 sec  0.25 sec 
[12/15 12:56:26   1273s] (I)       | | +-Phase 1c                                0.75%  689.65 sec  689.72 sec  0.07 sec  0.05 sec 
[12/15 12:56:26   1273s] (I)       | | | +-Two level Routing                     0.75%  689.65 sec  689.72 sec  0.07 sec  0.05 sec 
[12/15 12:56:26   1273s] (I)       | | | | +-Two Level Routing (Regular)         0.45%  689.66 sec  689.70 sec  0.04 sec  0.03 sec 
[12/15 12:56:26   1273s] (I)       | | | | +-Two Level Routing (Strong)          0.25%  689.70 sec  689.72 sec  0.02 sec  0.01 sec 
[12/15 12:56:26   1273s] (I)       | | +-Phase 1d                                3.21%  689.72 sec  690.00 sec  0.28 sec  0.27 sec 
[12/15 12:56:26   1273s] (I)       | | | +-Detoured routing                      3.21%  689.72 sec  690.00 sec  0.28 sec  0.27 sec 
[12/15 12:56:26   1273s] (I)       | | +-Phase 1e                                0.02%  690.00 sec  690.00 sec  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)       | | | +-Route legalization                    0.00%  690.00 sec  690.00 sec  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)       | | +-Phase 1l                                8.71%  690.00 sec  690.76 sec  0.76 sec  0.93 sec 
[12/15 12:56:26   1273s] (I)       | | | +-Layer assignment (4T)                 8.33%  690.03 sec  690.76 sec  0.73 sec  0.91 sec 
[12/15 12:56:26   1273s] (I)       | +-Clean cong LA                             0.00%  690.76 sec  690.76 sec  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)       +-Export 3D cong map                          1.51%  690.85 sec  690.98 sec  0.13 sec  0.08 sec 
[12/15 12:56:26   1273s] (I)       | +-Export 2D cong map                        0.21%  690.96 sec  690.98 sec  0.02 sec  0.01 sec 
[12/15 12:56:26   1273s] (I)       +-Extract Global 3D Wires                     0.43%  691.34 sec  691.38 sec  0.04 sec  0.03 sec 
[12/15 12:56:26   1273s] (I)       +-Track Assignment (4T)                      14.82%  691.38 sec  692.67 sec  1.29 sec  2.09 sec 
[12/15 12:56:26   1273s] (I)       | +-Initialization                            0.16%  691.38 sec  691.39 sec  0.01 sec  0.01 sec 
[12/15 12:56:26   1273s] (I)       | +-Track Assignment Kernel                  14.65%  691.39 sec  692.67 sec  1.28 sec  2.08 sec 
[12/15 12:56:26   1273s] (I)       | +-Free Memory                               0.00%  692.67 sec  692.67 sec  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)       +-Export                                     29.70%  692.67 sec  695.26 sec  2.59 sec  2.32 sec 
[12/15 12:56:26   1273s] (I)       | +-Export DB wires                           8.27%  692.67 sec  693.39 sec  0.72 sec  0.89 sec 
[12/15 12:56:26   1273s] (I)       | | +-Export all nets (4T)                    5.87%  692.74 sec  693.25 sec  0.51 sec  0.67 sec 
[12/15 12:56:26   1273s] (I)       | | +-Set wire vias (4T)                      1.65%  693.25 sec  693.39 sec  0.14 sec  0.18 sec 
[12/15 12:56:26   1273s] (I)       | +-Report wirelength                         6.00%  693.39 sec  693.92 sec  0.52 sec  0.32 sec 
[12/15 12:56:26   1273s] (I)       | +-Update net boxes                          2.66%  693.92 sec  694.15 sec  0.23 sec  0.32 sec 
[12/15 12:56:26   1273s] (I)       | +-Update timing                            12.76%  694.15 sec  695.26 sec  1.11 sec  0.79 sec 
[12/15 12:56:26   1273s] (I)       +-Postprocess design                          0.00%  695.26 sec  695.26 sec  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)      ======================= Summary by functions ========================
[12/15 12:56:26   1273s] (I)       Lv  Step                                      %      Real       CPU 
[12/15 12:56:26   1273s] (I)      ---------------------------------------------------------------------
[12/15 12:56:26   1273s] (I)        0  Early Global Route kernel           100.00%  8.72 sec  8.79 sec 
[12/15 12:56:26   1273s] (I)        1  Export                               29.70%  2.59 sec  2.32 sec 
[12/15 12:56:26   1273s] (I)        1  Global Routing                       29.49%  2.57 sec  2.80 sec 
[12/15 12:56:26   1273s] (I)        1  Import and model                     19.00%  1.66 sec  1.17 sec 
[12/15 12:56:26   1273s] (I)        1  Track Assignment (4T)                14.82%  1.29 sec  2.09 sec 
[12/15 12:56:26   1273s] (I)        1  Export 3D cong map                    1.51%  0.13 sec  0.08 sec 
[12/15 12:56:26   1273s] (I)        1  Extract Global 3D Wires               0.43%  0.04 sec  0.03 sec 
[12/15 12:56:26   1273s] (I)        1  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)        2  Net group 1                          27.95%  2.44 sec  2.70 sec 
[12/15 12:56:26   1273s] (I)        2  Track Assignment Kernel              14.65%  1.28 sec  2.08 sec 
[12/15 12:56:26   1273s] (I)        2  Update timing                        12.76%  1.11 sec  0.79 sec 
[12/15 12:56:26   1273s] (I)        2  Create place DB                       9.41%  0.82 sec  0.68 sec 
[12/15 12:56:26   1273s] (I)        2  Create route DB                       9.00%  0.79 sec  0.44 sec 
[12/15 12:56:26   1273s] (I)        2  Export DB wires                       8.27%  0.72 sec  0.89 sec 
[12/15 12:56:26   1273s] (I)        2  Report wirelength                     6.00%  0.52 sec  0.32 sec 
[12/15 12:56:26   1273s] (I)        2  Update net boxes                      2.66%  0.23 sec  0.32 sec 
[12/15 12:56:26   1273s] (I)        2  Initialization                        0.61%  0.05 sec  0.05 sec 
[12/15 12:56:26   1273s] (I)        2  Export 2D cong map                    0.21%  0.02 sec  0.01 sec 
[12/15 12:56:26   1273s] (I)        2  Others data preparation               0.15%  0.01 sec  0.01 sec 
[12/15 12:56:26   1273s] (I)        2  Create route kernel                   0.14%  0.01 sec  0.01 sec 
[12/15 12:56:26   1273s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)        3  Phase 1a                             10.52%  0.92 sec  1.01 sec 
[12/15 12:56:26   1273s] (I)        3  Import place data                     9.40%  0.82 sec  0.68 sec 
[12/15 12:56:26   1273s] (I)        3  Import route data (4T)                9.00%  0.79 sec  0.44 sec 
[12/15 12:56:26   1273s] (I)        3  Phase 1l                              8.71%  0.76 sec  0.93 sec 
[12/15 12:56:26   1273s] (I)        3  Export all nets (4T)                  5.87%  0.51 sec  0.67 sec 
[12/15 12:56:26   1273s] (I)        3  Phase 1d                              3.21%  0.28 sec  0.27 sec 
[12/15 12:56:26   1273s] (I)        3  Phase 1b                              2.81%  0.25 sec  0.25 sec 
[12/15 12:56:26   1273s] (I)        3  Set wire vias (4T)                    1.65%  0.14 sec  0.18 sec 
[12/15 12:56:26   1273s] (I)        3  Generate topology (4T)                1.13%  0.10 sec  0.16 sec 
[12/15 12:56:26   1273s] (I)        3  Phase 1c                              0.75%  0.07 sec  0.05 sec 
[12/15 12:56:26   1273s] (I)        3  Phase 1e                              0.02%  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)        4  Read nets                             8.38%  0.73 sec  0.53 sec 
[12/15 12:56:26   1273s] (I)        4  Layer assignment (4T)                 8.33%  0.73 sec  0.91 sec 
[12/15 12:56:26   1273s] (I)        4  Pattern routing (4T)                  7.97%  0.70 sec  0.82 sec 
[12/15 12:56:26   1273s] (I)        4  Model blockage capacity               4.41%  0.38 sec  0.18 sec 
[12/15 12:56:26   1273s] (I)        4  Detoured routing                      3.21%  0.28 sec  0.27 sec 
[12/15 12:56:26   1273s] (I)        4  Monotonic routing (4T)                2.77%  0.24 sec  0.25 sec 
[12/15 12:56:26   1273s] (I)        4  Read instances and placement          2.32%  0.20 sec  0.20 sec 
[12/15 12:56:26   1273s] (I)        4  Read prerouted                        1.55%  0.13 sec  0.10 sec 
[12/15 12:56:26   1273s] (I)        4  Pattern Routing Avoiding Blockages    1.41%  0.12 sec  0.09 sec 
[12/15 12:56:26   1273s] (I)        4  Add via demand to 2D                  1.13%  0.10 sec  0.10 sec 
[12/15 12:56:26   1273s] (I)        4  Two level Routing                     0.75%  0.07 sec  0.05 sec 
[12/15 12:56:26   1273s] (I)        4  Read unlegalized nets                 0.70%  0.06 sec  0.03 sec 
[12/15 12:56:26   1273s] (I)        4  Read blockages ( Layer 2-6 )          0.41%  0.04 sec  0.03 sec 
[12/15 12:56:26   1273s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)        5  Initialize 3D capacity                4.35%  0.38 sec  0.18 sec 
[12/15 12:56:26   1273s] (I)        5  Two Level Routing (Regular)           0.45%  0.04 sec  0.03 sec 
[12/15 12:56:26   1273s] (I)        5  Read instance blockages               0.38%  0.03 sec  0.03 sec 
[12/15 12:56:26   1273s] (I)        5  Two Level Routing (Strong)            0.25%  0.02 sec  0.01 sec 
[12/15 12:56:26   1273s] (I)        5  Read PG blockages                     0.03%  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/15 12:56:26   1273s] Extraction called for design 'toplevel_498' of instances=128281 and nets=121939 using extraction engine 'preRoute' .
[12/15 12:56:26   1273s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/15 12:56:26   1273s] Type 'man IMPEXT-3530' for more detail.
[12/15 12:56:26   1273s] PreRoute RC Extraction called for design toplevel_498.
[12/15 12:56:26   1273s] RC Extraction called in multi-corner(1) mode.
[12/15 12:56:26   1273s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/15 12:56:26   1273s] Type 'man IMPEXT-6197' for more detail.
[12/15 12:56:26   1273s] RCMode: PreRoute
[12/15 12:56:26   1273s]       RC Corner Indexes            0   
[12/15 12:56:26   1273s] Capacitance Scaling Factor   : 1.00000 
[12/15 12:56:26   1273s] Resistance Scaling Factor    : 1.00000 
[12/15 12:56:26   1273s] Clock Cap. Scaling Factor    : 1.00000 
[12/15 12:56:26   1273s] Clock Res. Scaling Factor    : 1.00000 
[12/15 12:56:26   1273s] Shrink Factor                : 1.00000
[12/15 12:56:26   1273s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/15 12:56:26   1274s] LayerId::1 widthSet size::1
[12/15 12:56:26   1274s] LayerId::2 widthSet size::1
[12/15 12:56:26   1274s] LayerId::3 widthSet size::1
[12/15 12:56:26   1274s] LayerId::4 widthSet size::1
[12/15 12:56:26   1274s] LayerId::5 widthSet size::1
[12/15 12:56:26   1274s] LayerId::6 widthSet size::1
[12/15 12:56:26   1274s] LayerId::7 widthSet size::1
[12/15 12:56:26   1274s] LayerId::8 widthSet size::1
[12/15 12:56:26   1274s] LayerId::9 widthSet size::1
[12/15 12:56:26   1274s] Updating RC grid for preRoute extraction ...
[12/15 12:56:26   1274s] eee: pegSigSF::1.070000
[12/15 12:56:26   1274s] Initializing multi-corner resistance tables ...
[12/15 12:56:26   1274s] eee: l::1 avDens::0.105353 usedTrk::19932.750000 availTrk::189200.000000 sigTrk::19932.750000
[12/15 12:56:26   1274s] eee: l::2 avDens::0.248339 usedTrk::46265.526988 availTrk::186300.000000 sigTrk::46265.526988
[12/15 12:56:26   1274s] eee: l::3 avDens::0.310604 usedTrk::58735.284006 availTrk::189100.000000 sigTrk::58735.284006
[12/15 12:56:26   1274s] eee: l::4 avDens::0.147289 usedTrk::27543.030761 availTrk::187000.000000 sigTrk::27543.030761
[12/15 12:56:26   1274s] eee: l::5 avDens::0.110776 usedTrk::19574.115032 availTrk::176700.000000 sigTrk::19574.115032
[12/15 12:56:26   1274s] eee: l::6 avDens::0.031549 usedTrk::2665.890000 availTrk::84500.000000 sigTrk::2665.890000
[12/15 12:56:26   1274s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:56:26   1274s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:56:26   1274s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:56:27   1274s] {RT default_rc_corner 0 6 6 0}
[12/15 12:56:27   1274s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.273973 ; uaWl: 1.000000 ; uaWlH: 0.321315 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/15 12:56:28   1275s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 3177.117M)
[12/15 12:56:33   1279s] Compute RC Scale Done ...
[12/15 12:56:33   1279s] OPERPROF: Starting HotSpotCal at level 1, MEM:3177.1M, EPOCH TIME: 1671130593.103650
[12/15 12:56:33   1279s] [hotspot] +------------+---------------+---------------+
[12/15 12:56:33   1279s] [hotspot] |            |   max hotspot | total hotspot |
[12/15 12:56:33   1279s] [hotspot] +------------+---------------+---------------+
[12/15 12:56:33   1279s] [hotspot] | normalized |          0.00 |          0.00 |
[12/15 12:56:33   1279s] [hotspot] +------------+---------------+---------------+
[12/15 12:56:33   1279s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/15 12:56:33   1279s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/15 12:56:33   1279s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.028, REAL:0.050, MEM:3177.1M, EPOCH TIME: 1671130593.153544
[12/15 12:56:33   1279s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 4 -resetVeryShortNets -rescheduleForAdherence  
[12/15 12:56:33   1279s] Begin: GigaOpt Route Type Constraints Refinement
[12/15 12:56:33   1279s] *** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:21:19.5/0:15:58.9 (1.3), mem = 3177.1M
[12/15 12:56:33   1279s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.602034.8
[12/15 12:56:33   1279s] ### Creating RouteCongInterface, started
[12/15 12:56:33   1280s] 
[12/15 12:56:33   1280s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/15 12:56:33   1280s] 
[12/15 12:56:33   1280s] #optDebug: {0, 1.000}
[12/15 12:56:33   1280s] ### Creating RouteCongInterface, finished
[12/15 12:56:33   1280s] Updated routing constraints on 0 nets.
[12/15 12:56:33   1280s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.602034.8
[12/15 12:56:33   1280s] Bottom Preferred Layer:
[12/15 12:56:33   1280s] +-----------+------------+----------+
[12/15 12:56:33   1280s] |   Layer   |    CLK     |   Rule   |
[12/15 12:56:33   1280s] +-----------+------------+----------+
[12/15 12:56:33   1280s] | M3 (z=3)  |        358 | default  |
[12/15 12:56:33   1280s] +-----------+------------+----------+
[12/15 12:56:33   1280s] Via Pillar Rule:
[12/15 12:56:33   1280s]     None
[12/15 12:56:33   1280s] *** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.7/0:00:00.8 (0.9), totSession cpu/real = 0:21:20.2/0:15:59.7 (1.3), mem = 3177.1M
[12/15 12:56:33   1280s] 
[12/15 12:56:33   1280s] =============================================================================================
[12/15 12:56:33   1280s]  Step TAT Report for CongRefineRouteType #2                                     21.10-p004_1
[12/15 12:56:33   1280s] =============================================================================================
[12/15 12:56:33   1280s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:56:33   1280s] ---------------------------------------------------------------------------------------------
[12/15 12:56:33   1280s] [ RouteCongInterfaceInit ]      1   0:00:00.7  (  81.8 % )     0:00:00.7 /  0:00:00.6    0.9
[12/15 12:56:33   1280s] [ MISC                   ]          0:00:00.1  (  18.2 % )     0:00:00.1 /  0:00:00.2    1.0
[12/15 12:56:33   1280s] ---------------------------------------------------------------------------------------------
[12/15 12:56:33   1280s]  CongRefineRouteType #2 TOTAL       0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.7    0.9
[12/15 12:56:33   1280s] ---------------------------------------------------------------------------------------------
[12/15 12:56:33   1280s] 
[12/15 12:56:33   1280s] End: GigaOpt Route Type Constraints Refinement
[12/15 12:56:34   1280s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/15 12:56:34   1280s] #################################################################################
[12/15 12:56:34   1280s] # Design Stage: PreRoute
[12/15 12:56:34   1280s] # Design Name: toplevel_498
[12/15 12:56:34   1280s] # Design Mode: 90nm
[12/15 12:56:34   1280s] # Analysis Mode: MMMC Non-OCV 
[12/15 12:56:34   1280s] # Parasitics Mode: No SPEF/RCDB 
[12/15 12:56:34   1280s] # Signoff Settings: SI Off 
[12/15 12:56:34   1280s] #################################################################################
[12/15 12:56:37   1284s] Topological Sorting (REAL = 0:00:01.0, MEM = 3143.1M, InitMEM = 3143.1M)
[12/15 12:56:38   1286s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/15 12:56:38   1286s] Calculate delays in BcWc mode...
[12/15 12:56:38   1286s] Start delay calculation (fullDC) (4 T). (MEM=3143.12)
[12/15 12:56:39   1287s] End AAE Lib Interpolated Model. (MEM=3155.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 12:56:52   1310s] Total number of fetched objects 118376
[12/15 12:56:52   1311s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[12/15 12:56:52   1311s] End delay calculation. (MEM=3219.03 CPU=0:00:20.5 REAL=0:00:11.0)
[12/15 12:56:52   1311s] End delay calculation (fullDC). (MEM=3219.03 CPU=0:00:25.0 REAL=0:00:14.0)
[12/15 12:56:52   1311s] *** CDM Built up (cpu=0:00:31.0  real=0:00:18.0  mem= 3219.0M) ***
[12/15 12:56:55   1314s] Begin: GigaOpt postEco DRV Optimization
[12/15 12:56:55   1314s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 4 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[12/15 12:56:55   1314s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:21:54.8/0:16:21.3 (1.3), mem = 3250.0M
[12/15 12:56:55   1315s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/15 12:56:55   1315s] Info: 358 nets with fixed/cover wires excluded.
[12/15 12:56:56   1315s] Info: 358 clock nets excluded from IPO operation.
[12/15 12:56:56   1315s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.602034.9
[12/15 12:56:56   1315s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/15 12:56:56   1315s] ### Creating PhyDesignMc. totSessionCpu=0:21:55 mem=3250.0M
[12/15 12:56:56   1315s] OPERPROF: Starting DPlace-Init at level 1, MEM:3250.0M, EPOCH TIME: 1671130616.015392
[12/15 12:56:56   1315s] z: 2, totalTracks: 1
[12/15 12:56:56   1315s] z: 4, totalTracks: 1
[12/15 12:56:56   1315s] z: 6, totalTracks: 1
[12/15 12:56:56   1315s] z: 8, totalTracks: 1
[12/15 12:56:56   1315s] All LLGs are deleted
[12/15 12:56:56   1315s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3250.0M, EPOCH TIME: 1671130616.105469
[12/15 12:56:56   1315s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3250.0M, EPOCH TIME: 1671130616.106328
[12/15 12:56:56   1315s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3250.0M, EPOCH TIME: 1671130616.157992
[12/15 12:56:56   1315s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3250.0M, EPOCH TIME: 1671130616.162757
[12/15 12:56:56   1315s] Core basic site is TSMC65ADV10TSITE
[12/15 12:56:56   1315s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3250.0M, EPOCH TIME: 1671130616.170933
[12/15 12:56:56   1315s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.015, REAL:0.024, MEM:3251.0M, EPOCH TIME: 1671130616.195034
[12/15 12:56:56   1315s] Fast DP-INIT is on for default
[12/15 12:56:56   1315s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.074, MEM:3251.0M, EPOCH TIME: 1671130616.236931
[12/15 12:56:56   1315s] 
[12/15 12:56:56   1315s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:56:56   1315s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.132, REAL:0.149, MEM:3251.0M, EPOCH TIME: 1671130616.306939
[12/15 12:56:56   1315s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3251.0MB).
[12/15 12:56:56   1315s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.278, REAL:0.325, MEM:3251.0M, EPOCH TIME: 1671130616.340385
[12/15 12:56:57   1316s] TotalInstCnt at PhyDesignMc Initialization: 115,106
[12/15 12:56:57   1316s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:57 mem=3251.0M
[12/15 12:56:57   1316s] ### Creating RouteCongInterface, started
[12/15 12:56:57   1317s] 
[12/15 12:56:57   1317s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/15 12:56:57   1317s] 
[12/15 12:56:57   1317s] #optDebug: {0, 1.000}
[12/15 12:56:57   1317s] ### Creating RouteCongInterface, finished
[12/15 12:56:57   1317s] ### Creating LA Mngr. totSessionCpu=0:21:57 mem=3251.0M
[12/15 12:56:57   1317s] ### Creating LA Mngr, finished. totSessionCpu=0:21:57 mem=3251.0M
[12/15 12:57:01   1322s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3344.5M, EPOCH TIME: 1671130621.614516
[12/15 12:57:01   1322s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.005, MEM:3344.5M, EPOCH TIME: 1671130621.619445
[12/15 12:57:04   1325s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 12:57:04   1325s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/15 12:57:04   1325s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 12:57:04   1325s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/15 12:57:04   1325s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 12:57:04   1325s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/15 12:57:04   1326s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/15 12:57:04   1326s] Info: violation cost 0.030972 (cap = 0.030972, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 12:57:04   1326s] |     0|     0|     0.00|     3|     3|    -0.00|     0|     0|     0|     0|    -0.07|    -0.10|       0|       0|       0| 73.90%|          |         |
[12/15 12:57:05   1326s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/15 12:57:05   1326s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/15 12:57:05   1326s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 12:57:05   1326s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.07|    -0.10|       3|       0|       0| 73.90%| 0:00:01.0|  3379.6M|
[12/15 12:57:05   1326s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/15 12:57:05   1326s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/15 12:57:05   1326s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 12:57:05   1326s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.07|    -0.10|       0|       0|       0| 73.90%| 0:00:00.0|  3379.6M|
[12/15 12:57:05   1326s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 12:57:05   1326s] 
[12/15 12:57:05   1326s] *** Finish DRV Fixing (cpu=0:00:04.2 real=0:00:04.0 mem=3379.6M) ***
[12/15 12:57:05   1326s] 
[12/15 12:57:05   1326s] Total-nets :: 118308, Stn-nets :: 2, ratio :: 0.0016905 %
[12/15 12:57:05   1326s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3268.6M, EPOCH TIME: 1671130625.310979
[12/15 12:57:05   1327s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.037, REAL:0.043, MEM:3001.6M, EPOCH TIME: 1671130625.353721
[12/15 12:57:05   1327s] TotalInstCnt at PhyDesignMc Destruction: 115,109
[12/15 12:57:05   1327s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.602034.9
[12/15 12:57:05   1327s] *** DrvOpt #5 [finish] : cpu/real = 0:00:12.2/0:00:09.9 (1.2), totSession cpu/real = 0:22:07.0/0:16:31.1 (1.3), mem = 3001.6M
[12/15 12:57:05   1327s] 
[12/15 12:57:05   1327s] =============================================================================================
[12/15 12:57:05   1327s]  Step TAT Report for DrvOpt #5                                                  21.10-p004_1
[12/15 12:57:05   1327s] =============================================================================================
[12/15 12:57:05   1327s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:57:05   1327s] ---------------------------------------------------------------------------------------------
[12/15 12:57:05   1327s] [ SlackTraversorInit     ]      1   0:00:02.2  (  22.1 % )     0:00:02.2 /  0:00:02.3    1.1
[12/15 12:57:05   1327s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:57:05   1327s] [ PlacerInterfaceInit    ]      1   0:00:01.2  (  12.6 % )     0:00:01.2 /  0:00:01.6    1.3
[12/15 12:57:05   1327s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   5.5 % )     0:00:00.5 /  0:00:00.6    1.0
[12/15 12:57:05   1327s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:57:05   1327s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    0.8
[12/15 12:57:05   1327s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:57:05   1327s] [ OptEval                ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/15 12:57:05   1327s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:57:05   1327s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.6
[12/15 12:57:05   1327s] [ IncrDelayCalc          ]      6   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.4
[12/15 12:57:05   1327s] [ DrvFindVioNets         ]      3   0:00:00.6  (   6.4 % )     0:00:00.6 /  0:00:01.0    1.6
[12/15 12:57:05   1327s] [ DrvComputeSummary      ]      3   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.3    1.5
[12/15 12:57:05   1327s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.8
[12/15 12:57:05   1327s] [ MISC                   ]          0:00:04.9  (  49.7 % )     0:00:04.9 /  0:00:06.3    1.3
[12/15 12:57:05   1327s] ---------------------------------------------------------------------------------------------
[12/15 12:57:05   1327s]  DrvOpt #5 TOTAL                    0:00:09.9  ( 100.0 % )     0:00:09.9 /  0:00:12.2    1.2
[12/15 12:57:05   1327s] ---------------------------------------------------------------------------------------------
[12/15 12:57:05   1327s] 
[12/15 12:57:05   1327s] End: GigaOpt postEco DRV Optimization
[12/15 12:57:07   1329s] GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.071 (bump = 0.071)
[12/15 12:57:07   1329s] Begin: GigaOpt nonLegal postEco optimization
[12/15 12:57:07   1329s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -maxLocalDensity 1.0 -numThreads 4 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[12/15 12:57:07   1329s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/15 12:57:07   1329s] Info: 358 nets with fixed/cover wires excluded.
[12/15 12:57:08   1329s] Info: 358 clock nets excluded from IPO operation.
[12/15 12:57:08   1329s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:22:09.5/0:16:33.8 (1.3), mem = 3001.6M
[12/15 12:57:08   1329s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.602034.10
[12/15 12:57:08   1329s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/15 12:57:08   1329s] ### Creating PhyDesignMc. totSessionCpu=0:22:09 mem=3001.6M
[12/15 12:57:08   1329s] OPERPROF: Starting DPlace-Init at level 1, MEM:3001.6M, EPOCH TIME: 1671130628.022468
[12/15 12:57:08   1329s] z: 2, totalTracks: 1
[12/15 12:57:08   1329s] z: 4, totalTracks: 1
[12/15 12:57:08   1329s] z: 6, totalTracks: 1
[12/15 12:57:08   1329s] z: 8, totalTracks: 1
[12/15 12:57:08   1329s] #spOpts: VtWidth mergeVia=F 
[12/15 12:57:08   1329s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3001.6M, EPOCH TIME: 1671130628.153711
[12/15 12:57:08   1329s] 
[12/15 12:57:08   1329s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:57:08   1329s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.132, REAL:0.161, MEM:3001.6M, EPOCH TIME: 1671130628.314327
[12/15 12:57:08   1329s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3001.6MB).
[12/15 12:57:08   1329s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.324, MEM:3001.6M, EPOCH TIME: 1671130628.346010
[12/15 12:57:09   1331s] TotalInstCnt at PhyDesignMc Initialization: 115,109
[12/15 12:57:09   1331s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:11 mem=3010.4M
[12/15 12:57:09   1331s] ### Creating RouteCongInterface, started
[12/15 12:57:10   1331s] 
[12/15 12:57:10   1331s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.8500} 
[12/15 12:57:10   1331s] 
[12/15 12:57:10   1331s] #optDebug: {0, 1.000}
[12/15 12:57:10   1331s] ### Creating RouteCongInterface, finished
[12/15 12:57:10   1331s] ### Creating LA Mngr. totSessionCpu=0:22:12 mem=3010.4M
[12/15 12:57:10   1331s] ### Creating LA Mngr, finished. totSessionCpu=0:22:12 mem=3010.4M
[12/15 12:57:12   1333s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/15 12:57:12   1333s] *info: 358 clock nets excluded
[12/15 12:57:12   1333s] *info: 2 special nets excluded.
[12/15 12:57:13   1334s] *info: 2 external nets with a tri-state driver excluded.
[12/15 12:57:13   1334s] *info: 14 multi-driver nets excluded.
[12/15 12:57:13   1334s] *info: 3632 no-driver nets excluded.
[12/15 12:57:13   1334s] *info: 358 nets with fixed/cover wires excluded.
[12/15 12:57:14   1335s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.602034.1
[12/15 12:57:19   1341s] PathGroup :  CLOCK  TargetSlack : 0 
[12/15 12:57:22   1344s] ** GigaOpt Optimizer WNS Slack -0.071 TNS Slack -0.098 Density 73.90
[12/15 12:57:22   1344s] Optimizer WNS Pass 0
[12/15 12:57:22   1344s] OptDebug: Start of Optimizer WNS Pass 0:
+-------------+------+------+
|Path Group   |   WNS|   TNS|
+-------------+------+------+
|CLOCK default|-0.071|-0.098|
|HEPG         | 0.000| 0.000|
|All Paths    |-0.071|-0.098|
+-------------+------+------+

[12/15 12:57:22   1344s] CCOptDebug: Start of Optimizer WNS Pass 0: WNS -0.071ns TNS -0.098ns; Real time 0:09:40
[12/15 12:57:22   1344s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3214.2M, EPOCH TIME: 1671130642.337570
[12/15 12:57:22   1344s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3214.2M, EPOCH TIME: 1671130642.340424
[12/15 12:57:22   1345s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[12/15 12:57:23   1345s] Info: End MT loop @oiCellDelayCachingJob.
[12/15 12:57:23   1345s] Active Path Group: CLOCK default 
[12/15 12:57:23   1346s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/15 12:57:23   1346s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/15 12:57:23   1346s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/15 12:57:23   1346s] |  -0.071|   -0.071|  -0.098|   -0.098|   73.90%|   0:00:00.0| 3207.2M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/15 12:57:23   1346s] |        |         |        |         |         |            |        |          |         | R_25/D                                             |
[12/15 12:57:24   1346s] |   0.000|    0.125|   0.000|    0.000|   73.90%|   0:00:01.0| 3310.9M|  slowView|       NA| NA                                                 |
[12/15 12:57:24   1346s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/15 12:57:24   1346s] 
[12/15 12:57:24   1346s] *** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=3310.9M) ***
[12/15 12:57:24   1346s] 
[12/15 12:57:24   1346s] *** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=3310.9M) ***
[12/15 12:57:24   1346s] OptDebug: End of Optimizer WNS Pass 0:
+-------------+-----+-----+
|Path Group   |  WNS|  TNS|
+-------------+-----+-----+
|CLOCK default|0.125|0.000|
|HEPG         |0.000|0.000|
|All Paths    |0.125|0.000|
+-------------+-----+-----+

[12/15 12:57:24   1346s] CCOptDebug: End of Optimizer WNS Pass 0: WNS 0.125ns TNS 0.000ns; Real time 0:09:42
[12/15 12:57:24   1346s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 73.90
[12/15 12:57:24   1346s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.602034.1
[12/15 12:57:24   1346s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3310.9M, EPOCH TIME: 1671130644.866184
[12/15 12:57:24   1347s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.023, MEM:3310.9M, EPOCH TIME: 1671130644.889327
[12/15 12:57:24   1347s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3310.9M, EPOCH TIME: 1671130644.920625
[12/15 12:57:24   1347s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3310.9M, EPOCH TIME: 1671130644.920767
[12/15 12:57:25   1347s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3310.9M, EPOCH TIME: 1671130645.035943
[12/15 12:57:25   1347s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.139, REAL:0.156, MEM:3310.9M, EPOCH TIME: 1671130645.191521
[12/15 12:57:25   1347s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.275, REAL:0.306, MEM:3310.9M, EPOCH TIME: 1671130645.226903
[12/15 12:57:25   1347s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.275, REAL:0.306, MEM:3310.9M, EPOCH TIME: 1671130645.226960
[12/15 12:57:25   1347s] TDRefine: refinePlace mode is spiral
[12/15 12:57:25   1347s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.602034.10
[12/15 12:57:25   1347s] OPERPROF: Starting RefinePlace at level 1, MEM:3310.9M, EPOCH TIME: 1671130645.227108
[12/15 12:57:25   1347s] *** Starting refinePlace (0:22:27 mem=3310.9M) ***
[12/15 12:57:25   1347s] Total net bbox length = 2.338e+06 (1.199e+06 1.139e+06) (ext = 4.144e+03)
[12/15 12:57:25   1347s] 
[12/15 12:57:25   1347s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:57:25   1347s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/15 12:57:25   1347s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:57:25   1347s] Enhanced MH flow has been turned off for floorplan mode.
[12/15 12:57:25   1347s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/15 12:57:25   1347s] Type 'man IMPSP-5140' for more detail.
[12/15 12:57:25   1347s] **WARN: (IMPSP-315):	Found 128284 instances insts with no PG Term connections.
[12/15 12:57:25   1347s] Type 'man IMPSP-315' for more detail.
[12/15 12:57:25   1347s] (I)      Default power domain name = toplevel_498
[12/15 12:57:25   1347s] .Default power domain name = toplevel_498
[12/15 12:57:25   1347s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:3310.9M, EPOCH TIME: 1671130645.528121
[12/15 12:57:25   1347s] Starting refinePlace ...
[12/15 12:57:25   1347s] Default power domain name = toplevel_498
[12/15 12:57:25   1347s] .One DDP V2 for no tweak run.
[12/15 12:57:25   1347s] Default power domain name = toplevel_498
[12/15 12:57:25   1347s] .  Spread Effort: high, pre-route mode, useDDP on.
[12/15 12:57:25   1347s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=3344.8MB) @(0:22:28 - 0:22:28).
[12/15 12:57:25   1347s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:57:26   1348s] wireLenOptFixPriorityInst 30605 inst fixed
[12/15 12:57:26   1348s] 
[12/15 12:57:26   1348s] Running Spiral MT with 4 threads  fetchWidth=441 
[12/15 12:57:28   1350s] Move report: legalization moves 5 insts, mean move: 1.80 um, max move: 5.40 um spiral
[12/15 12:57:28   1350s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unit_mux_genblk1_5__genblk1_unit_genblk1_elem/FE_OFC2092_vproc_top_v_core_genblk9_0__xreg_data_17): (800.00, 642.00) --> (798.60, 638.00)
[12/15 12:57:28   1350s] [CPU] RefinePlace/Spiral (cpu=0:00:00.7, real=0:00:00.0)
[12/15 12:57:28   1350s] [CPU] RefinePlace/Commit (cpu=0:00:01.5, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.5, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/15 12:57:28   1350s] [CPU] RefinePlace/Legalization (cpu=0:00:02.7, real=0:00:02.0, mem=3344.8MB) @(0:22:28 - 0:22:31).
[12/15 12:57:28   1350s] Move report: Detail placement moves 5 insts, mean move: 1.80 um, max move: 5.40 um 
[12/15 12:57:28   1350s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unit_mux_genblk1_5__genblk1_unit_genblk1_elem/FE_OFC2092_vproc_top_v_core_genblk9_0__xreg_data_17): (800.00, 642.00) --> (798.60, 638.00)
[12/15 12:57:28   1350s] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 3344.8MB
[12/15 12:57:28   1350s] Statistics of distance of Instance movement in refine placement:
[12/15 12:57:28   1350s]   maximum (X+Y) =         5.40 um
[12/15 12:57:28   1350s]   inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unit_mux_genblk1_5__genblk1_unit_genblk1_elem/FE_OFC2092_vproc_top_v_core_genblk9_0__xreg_data_17) with max move: (800, 642) -> (798.6, 638)
[12/15 12:57:28   1350s]   mean    (X+Y) =         1.80 um
[12/15 12:57:28   1350s] Summary Report:
[12/15 12:57:28   1350s] Instances move: 5 (out of 114752 movable)
[12/15 12:57:28   1350s] Instances flipped: 0
[12/15 12:57:28   1350s] Mean displacement: 1.80 um
[12/15 12:57:28   1350s] Max displacement: 5.40 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unit_mux_genblk1_5__genblk1_unit_genblk1_elem/FE_OFC2092_vproc_top_v_core_genblk9_0__xreg_data_17) (800, 642) -> (798.6, 638)
[12/15 12:57:28   1350s] 	Length: 4 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: BUFX1MA10TR
[12/15 12:57:28   1350s] Total instances moved : 5
[12/15 12:57:28   1350s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.250, REAL:3.179, MEM:3344.8M, EPOCH TIME: 1671130648.707325
[12/15 12:57:28   1350s] Total net bbox length = 2.338e+06 (1.199e+06 1.139e+06) (ext = 4.144e+03)
[12/15 12:57:28   1350s] Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 3344.8MB
[12/15 12:57:28   1350s] [CPU] RefinePlace/total (cpu=0:00:03.5, real=0:00:03.0, mem=3344.8MB) @(0:22:27 - 0:22:31).
[12/15 12:57:28   1350s] *** Finished refinePlace (0:22:31 mem=3344.8M) ***
[12/15 12:57:28   1350s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.602034.10
[12/15 12:57:28   1350s] OPERPROF: Finished RefinePlace at level 1, CPU:3.557, REAL:3.580, MEM:3344.8M, EPOCH TIME: 1671130648.806916
[12/15 12:57:29   1351s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3344.8M, EPOCH TIME: 1671130649.379219
[12/15 12:57:29   1351s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.023, MEM:3314.8M, EPOCH TIME: 1671130649.402450
[12/15 12:57:29   1351s] *** maximum move = 5.40 um ***
[12/15 12:57:29   1351s] *** Finished re-routing un-routed nets (3314.8M) ***
[12/15 12:57:29   1351s] OPERPROF: Starting DPlace-Init at level 1, MEM:3314.8M, EPOCH TIME: 1671130649.673046
[12/15 12:57:29   1351s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3314.8M, EPOCH TIME: 1671130649.787000
[12/15 12:57:29   1351s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.152, REAL:0.154, MEM:3314.8M, EPOCH TIME: 1671130649.940607
[12/15 12:57:29   1351s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.293, REAL:0.299, MEM:3314.8M, EPOCH TIME: 1671130649.972206
[12/15 12:57:30   1353s] 
[12/15 12:57:30   1353s] *** Finish Physical Update (cpu=0:00:06.2 real=0:00:06.0 mem=3314.8M) ***
[12/15 12:57:30   1353s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.602034.1
[12/15 12:57:31   1354s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 73.90
[12/15 12:57:31   1354s] OptDebug: End of Setup Fixing:
+-------------+-----+-----+
|Path Group   |  WNS|  TNS|
+-------------+-----+-----+
|CLOCK default|0.125|0.000|
|HEPG         |0.000|0.000|
|All Paths    |0.125|0.000|
+-------------+-----+-----+

[12/15 12:57:31   1354s] 
[12/15 12:57:31   1354s] *** Finish post-CTS Setup Fixing (cpu=0:00:19.1 real=0:00:17.0 mem=3314.8M) ***
[12/15 12:57:31   1354s] 
[12/15 12:57:31   1354s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.602034.1
[12/15 12:57:31   1354s] Total-nets :: 118308, Stn-nets :: 7, ratio :: 0.00591676 %
[12/15 12:57:31   1354s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3204.6M, EPOCH TIME: 1671130651.876757
[12/15 12:57:31   1354s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.025, REAL:0.075, MEM:3008.6M, EPOCH TIME: 1671130651.951336
[12/15 12:57:31   1354s] TotalInstCnt at PhyDesignMc Destruction: 115,109
[12/15 12:57:31   1354s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.602034.10
[12/15 12:57:31   1354s] *** WnsOpt #1 [finish] : cpu/real = 0:00:24.7/0:00:23.9 (1.0), totSession cpu/real = 0:22:34.2/0:16:57.7 (1.3), mem = 3008.6M
[12/15 12:57:31   1354s] 
[12/15 12:57:31   1354s] =============================================================================================
[12/15 12:57:31   1354s]  Step TAT Report for WnsOpt #1                                                  21.10-p004_1
[12/15 12:57:31   1354s] =============================================================================================
[12/15 12:57:31   1354s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:57:31   1354s] ---------------------------------------------------------------------------------------------
[12/15 12:57:31   1354s] [ SlackTraversorInit     ]      2   0:00:03.8  (  15.9 % )     0:00:03.8 /  0:00:04.4    1.1
[12/15 12:57:31   1354s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:57:31   1354s] [ PlacerInterfaceInit    ]      1   0:00:01.3  (   5.4 % )     0:00:01.3 /  0:00:01.5    1.2
[12/15 12:57:31   1354s] [ RouteCongInterfaceInit ]      1   0:00:00.8  (   3.2 % )     0:00:00.8 /  0:00:00.5    0.7
[12/15 12:57:31   1354s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:57:31   1354s] [ TransformInit          ]      1   0:00:04.1  (  17.3 % )     0:00:04.1 /  0:00:03.5    0.9
[12/15 12:57:31   1354s] [ OptimizationStep       ]      1   0:00:00.6  (   2.7 % )     0:00:01.5 /  0:00:01.1    0.7
[12/15 12:57:31   1354s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.9 /  0:00:00.5    0.6
[12/15 12:57:31   1354s] [ OptGetWeight           ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/15 12:57:31   1354s] [ OptEval                ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/15 12:57:31   1354s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:57:31   1354s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.6
[12/15 12:57:31   1354s] [ IncrDelayCalc          ]     15   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.6
[12/15 12:57:31   1354s] [ SetupOptGetWorkingSet  ]      3   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.1    0.3
[12/15 12:57:31   1354s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:57:31   1354s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/15 12:57:31   1354s] [ RefinePlace            ]      1   0:00:06.0  (  25.0 % )     0:00:06.0 /  0:00:06.2    1.0
[12/15 12:57:31   1354s] [ IncrTimingUpdate       ]      5   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.2    0.6
[12/15 12:57:31   1354s] [ MISC                   ]          0:00:06.4  (  26.8 % )     0:00:06.4 /  0:00:07.4    1.2
[12/15 12:57:31   1354s] ---------------------------------------------------------------------------------------------
[12/15 12:57:31   1354s]  WnsOpt #1 TOTAL                    0:00:23.9  ( 100.0 % )     0:00:23.9 /  0:00:24.7    1.0
[12/15 12:57:31   1354s] ---------------------------------------------------------------------------------------------
[12/15 12:57:31   1354s] 
[12/15 12:57:31   1354s] End: GigaOpt nonLegal postEco optimization
[12/15 12:57:32   1354s] **INFO: Flow update: Design timing is met.
[12/15 12:57:32   1354s] OPERPROF: Starting checkPlace at level 1, MEM:3008.6M, EPOCH TIME: 1671130652.056619
[12/15 12:57:32   1354s] z: 2, totalTracks: 1
[12/15 12:57:32   1354s] z: 4, totalTracks: 1
[12/15 12:57:32   1354s] z: 6, totalTracks: 1
[12/15 12:57:32   1354s] z: 8, totalTracks: 1
[12/15 12:57:32   1354s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3008.6M, EPOCH TIME: 1671130652.142788
[12/15 12:57:32   1354s] 
[12/15 12:57:32   1354s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:57:32   1354s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.103, REAL:0.104, MEM:3008.6M, EPOCH TIME: 1671130652.247013
[12/15 12:57:32   1354s] Begin checking placement ... (start mem=3008.6M, init mem=3008.6M)
[12/15 12:57:32   1354s] 
[12/15 12:57:32   1354s] Running CheckPlace using 4 threads!...
[12/15 12:57:33   1356s] 
[12/15 12:57:33   1356s] ...checkPlace MT is done!
[12/15 12:57:33   1356s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3010.0M, EPOCH TIME: 1671130653.446553
[12/15 12:57:33   1356s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.061, REAL:0.067, MEM:3010.0M, EPOCH TIME: 1671130653.513484
[12/15 12:57:33   1356s] *info: Placed = 128284         (Fixed = 13532)
[12/15 12:57:33   1356s] *info: Unplaced = 0           
[12/15 12:57:33   1356s] Placement Density:73.90%(522633/707200)
[12/15 12:57:33   1356s] Placement Density (including fixed std cells):74.45%(537933/722500)
[12/15 12:57:33   1356s] All LLGs are deleted
[12/15 12:57:33   1356s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3010.0M, EPOCH TIME: 1671130653.551175
[12/15 12:57:33   1356s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.044, REAL:0.070, MEM:3010.0M, EPOCH TIME: 1671130653.621574
[12/15 12:57:33   1356s] Finished checkPlace (total: cpu=0:00:02.5, real=0:00:01.0; vio checks: cpu=0:00:02.2, real=0:00:01.0; mem=3010.0M)
[12/15 12:57:33   1356s] OPERPROF: Finished checkPlace at level 1, CPU:2.471, REAL:1.574, MEM:3010.0M, EPOCH TIME: 1671130653.631106
[12/15 12:57:33   1356s] #optDebug: fT-D <X 1 0 0 0>
[12/15 12:57:33   1356s] Register exp ratio and priority group on 0 nets on 118308 nets : 
[12/15 12:57:35   1358s] 
[12/15 12:57:35   1358s] Active setup views:
[12/15 12:57:35   1358s]  slowView
[12/15 12:57:35   1358s]   Dominating endpoints: 0
[12/15 12:57:35   1358s]   Dominating TNS: -0.000
[12/15 12:57:35   1358s] 
[12/15 12:57:36   1358s] Extraction called for design 'toplevel_498' of instances=128284 and nets=121942 using extraction engine 'preRoute' .
[12/15 12:57:36   1358s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/15 12:57:36   1358s] Type 'man IMPEXT-3530' for more detail.
[12/15 12:57:36   1358s] PreRoute RC Extraction called for design toplevel_498.
[12/15 12:57:36   1358s] RC Extraction called in multi-corner(1) mode.
[12/15 12:57:36   1358s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/15 12:57:36   1358s] Type 'man IMPEXT-6197' for more detail.
[12/15 12:57:36   1358s] RCMode: PreRoute
[12/15 12:57:36   1358s]       RC Corner Indexes            0   
[12/15 12:57:36   1358s] Capacitance Scaling Factor   : 1.00000 
[12/15 12:57:36   1358s] Resistance Scaling Factor    : 1.00000 
[12/15 12:57:36   1358s] Clock Cap. Scaling Factor    : 1.00000 
[12/15 12:57:36   1358s] Clock Res. Scaling Factor    : 1.00000 
[12/15 12:57:36   1358s] Shrink Factor                : 1.00000
[12/15 12:57:36   1358s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/15 12:57:36   1358s] RC Grid backup saved.
[12/15 12:57:36   1359s] LayerId::1 widthSet size::1
[12/15 12:57:36   1359s] LayerId::2 widthSet size::1
[12/15 12:57:36   1359s] LayerId::3 widthSet size::1
[12/15 12:57:36   1359s] LayerId::4 widthSet size::1
[12/15 12:57:36   1359s] LayerId::5 widthSet size::1
[12/15 12:57:36   1359s] LayerId::6 widthSet size::1
[12/15 12:57:36   1359s] LayerId::7 widthSet size::1
[12/15 12:57:36   1359s] LayerId::8 widthSet size::1
[12/15 12:57:36   1359s] LayerId::9 widthSet size::1
[12/15 12:57:36   1359s] Skipped RC grid update for preRoute extraction.
[12/15 12:57:36   1359s] eee: pegSigSF::1.070000
[12/15 12:57:36   1359s] Initializing multi-corner resistance tables ...
[12/15 12:57:36   1359s] eee: l::1 avDens::0.105353 usedTrk::19932.750000 availTrk::189200.000000 sigTrk::19932.750000
[12/15 12:57:36   1359s] eee: l::2 avDens::0.248339 usedTrk::46265.526988 availTrk::186300.000000 sigTrk::46265.526988
[12/15 12:57:36   1359s] eee: l::3 avDens::0.310604 usedTrk::58735.284006 availTrk::189100.000000 sigTrk::58735.284006
[12/15 12:57:36   1359s] eee: l::4 avDens::0.147289 usedTrk::27543.030761 availTrk::187000.000000 sigTrk::27543.030761
[12/15 12:57:36   1359s] eee: l::5 avDens::0.110776 usedTrk::19574.115032 availTrk::176700.000000 sigTrk::19574.115032
[12/15 12:57:36   1359s] eee: l::6 avDens::0.031549 usedTrk::2665.890000 availTrk::84500.000000 sigTrk::2665.890000
[12/15 12:57:36   1359s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:57:36   1359s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:57:36   1359s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:57:36   1359s] {RT default_rc_corner 0 6 6 0}
[12/15 12:57:36   1359s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.273973 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/15 12:57:37   1359s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 3096.383M)
[12/15 12:57:37   1359s] Starting delay calculation for Setup views
[12/15 12:57:37   1360s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/15 12:57:37   1360s] #################################################################################
[12/15 12:57:37   1360s] # Design Stage: PreRoute
[12/15 12:57:37   1360s] # Design Name: toplevel_498
[12/15 12:57:37   1360s] # Design Mode: 90nm
[12/15 12:57:37   1360s] # Analysis Mode: MMMC Non-OCV 
[12/15 12:57:37   1360s] # Parasitics Mode: No SPEF/RCDB 
[12/15 12:57:37   1360s] # Signoff Settings: SI Off 
[12/15 12:57:37   1360s] #################################################################################
[12/15 12:57:40   1364s] Topological Sorting (REAL = 0:00:00.0, MEM = 3094.4M, InitMEM = 3094.4M)
[12/15 12:57:42   1365s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/15 12:57:42   1366s] Calculate delays in BcWc mode...
[12/15 12:57:42   1366s] Start delay calculation (fullDC) (4 T). (MEM=3094.38)
[12/15 12:57:43   1366s] End AAE Lib Interpolated Model. (MEM=3106.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 12:57:55   1390s] Total number of fetched objects 118379
[12/15 12:57:55   1390s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/15 12:57:55   1390s] End delay calculation. (MEM=3142.66 CPU=0:00:20.6 REAL=0:00:10.0)
[12/15 12:57:55   1390s] End delay calculation (fullDC). (MEM=3142.66 CPU=0:00:24.9 REAL=0:00:13.0)
[12/15 12:57:55   1390s] *** CDM Built up (cpu=0:00:30.9  real=0:00:18.0  mem= 3142.7M) ***
[12/15 12:57:57   1394s] *** Done Building Timing Graph (cpu=0:00:34.4 real=0:00:20.0 totSessionCpu=0:23:14 mem=3173.7M)
[12/15 12:57:58   1395s] Started Early Global Route kernel ( Curr Mem: 3173.66 MB )
[12/15 12:57:58   1395s] (I)      ==================== Layers =====================
[12/15 12:57:58   1395s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:57:58   1395s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/15 12:57:58   1395s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:57:58   1395s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/15 12:57:58   1395s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/15 12:57:58   1395s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/15 12:57:58   1395s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/15 12:57:58   1395s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/15 12:57:58   1395s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/15 12:57:58   1395s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/15 12:57:58   1395s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/15 12:57:58   1395s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/15 12:57:58   1395s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/15 12:57:58   1395s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/15 12:57:58   1395s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/15 12:57:58   1395s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/15 12:57:58   1395s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/15 12:57:58   1395s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/15 12:57:58   1395s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/15 12:57:58   1395s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/15 12:57:58   1395s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:57:58   1395s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/15 12:57:58   1395s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/15 12:57:58   1395s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/15 12:57:58   1395s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/15 12:57:58   1395s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/15 12:57:58   1395s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:57:58   1395s] (I)      Started Import and model ( Curr Mem: 3173.66 MB )
[12/15 12:57:58   1395s] (I)      Default power domain name = toplevel_498
[12/15 12:57:58   1395s] .== Non-default Options ==
[12/15 12:57:59   1396s] (I)      Build term to term wires                           : false
[12/15 12:57:59   1396s] (I)      Maximum routing layer                              : 6
[12/15 12:57:59   1396s] (I)      Number of threads                                  : 4
[12/15 12:57:59   1396s] (I)      Method to set GCell size                           : row
[12/15 12:57:59   1396s] (I)      Counted 10662 PG shapes. We will not process PG shapes layer by layer.
[12/15 12:57:59   1396s] (I)      Use row-based GCell size
[12/15 12:57:59   1396s] (I)      Use row-based GCell align
[12/15 12:57:59   1396s] (I)      layer 0 area = 168000
[12/15 12:57:59   1396s] (I)      layer 1 area = 208000
[12/15 12:57:59   1396s] (I)      layer 2 area = 208000
[12/15 12:57:59   1396s] (I)      layer 3 area = 208000
[12/15 12:57:59   1396s] (I)      layer 4 area = 208000
[12/15 12:57:59   1396s] (I)      layer 5 area = 208000
[12/15 12:57:59   1396s] (I)      GCell unit size   : 4000
[12/15 12:57:59   1396s] (I)      GCell multiplier  : 1
[12/15 12:57:59   1396s] (I)      GCell row height  : 4000
[12/15 12:57:59   1396s] (I)      Actual row height : 4000
[12/15 12:57:59   1396s] (I)      GCell align ref   : 300000 300000
[12/15 12:57:59   1396s] [NR-eGR] Track table information for default rule: 
[12/15 12:57:59   1396s] [NR-eGR] M1 has no routable track
[12/15 12:57:59   1396s] [NR-eGR] M2 has single uniform track structure
[12/15 12:57:59   1396s] [NR-eGR] M3 has single uniform track structure
[12/15 12:57:59   1396s] [NR-eGR] M4 has single uniform track structure
[12/15 12:57:59   1396s] [NR-eGR] M5 has single uniform track structure
[12/15 12:57:59   1396s] [NR-eGR] M6 has single uniform track structure
[12/15 12:57:59   1396s] (I)      =============== Default via ================
[12/15 12:57:59   1396s] (I)      +---+------------------+-------------------+
[12/15 12:57:59   1396s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/15 12:57:59   1396s] (I)      +---+------------------+-------------------+
[12/15 12:57:59   1396s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/15 12:57:59   1396s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/15 12:57:59   1396s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/15 12:57:59   1396s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/15 12:57:59   1396s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/15 12:57:59   1396s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/15 12:57:59   1396s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/15 12:57:59   1396s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/15 12:57:59   1396s] (I)      +---+------------------+-------------------+
[12/15 12:57:59   1396s] [NR-eGR] Read 17904 PG shapes
[12/15 12:57:59   1396s] [NR-eGR] Read 0 clock shapes
[12/15 12:57:59   1396s] [NR-eGR] Read 0 other shapes
[12/15 12:57:59   1396s] [NR-eGR] #Routing Blockages  : 0
[12/15 12:57:59   1396s] [NR-eGR] #Instance Blockages : 0
[12/15 12:57:59   1396s] [NR-eGR] #PG Blockages       : 17904
[12/15 12:57:59   1396s] [NR-eGR] #Halo Blockages     : 0
[12/15 12:57:59   1396s] [NR-eGR] #Boundary Blockages : 0
[12/15 12:57:59   1396s] [NR-eGR] #Clock Blockages    : 0
[12/15 12:57:59   1396s] [NR-eGR] #Other Blockages    : 0
[12/15 12:57:59   1396s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 12:57:59   1396s] [NR-eGR] Num Prerouted Nets = 358  Num Prerouted Wires = 77294
[12/15 12:57:59   1396s] [NR-eGR] Read 118308 nets ( ignored 358 )
[12/15 12:57:59   1396s] (I)      early_global_route_priority property id does not exist.
[12/15 12:57:59   1396s] (I)      Read Num Blocks=17904  Num Prerouted Wires=77294  Num CS=0
[12/15 12:57:59   1396s] (I)      Layer 1 (V) : #blockages 5112 : #preroutes 38814
[12/15 12:57:59   1396s] (I)      Layer 2 (H) : #blockages 5112 : #preroutes 33744
[12/15 12:58:00   1396s] (I)      Layer 3 (V) : #blockages 5112 : #preroutes 4716
[12/15 12:58:00   1396s] (I)      Layer 4 (H) : #blockages 2568 : #preroutes 20
[12/15 12:58:00   1396s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/15 12:58:00   1396s] (I)      Number of ignored nets                =    358
[12/15 12:58:00   1396s] (I)      Number of connected nets              =      0
[12/15 12:58:00   1396s] (I)      Number of fixed nets                  =    358.  Ignored: Yes
[12/15 12:58:00   1396s] (I)      Number of clock nets                  =    358.  Ignored: No
[12/15 12:58:00   1396s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 12:58:00   1396s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 12:58:00   1396s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 12:58:00   1396s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 12:58:00   1396s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 12:58:00   1396s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/15 12:58:00   1396s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/15 12:58:00   1396s] (I)      Ndr track 0 does not exist
[12/15 12:58:00   1396s] (I)      Ndr track 0 does not exist
[12/15 12:58:00   1396s] (I)      ---------------------Grid Graph Info--------------------
[12/15 12:58:00   1396s] (I)      Routing area        : (0, 0) - (2300000, 2300000)
[12/15 12:58:00   1396s] (I)      Core area           : (300000, 300000) - (2000000, 2000000)
[12/15 12:58:00   1396s] (I)      Site width          :   400  (dbu)
[12/15 12:58:00   1396s] (I)      Row height          :  4000  (dbu)
[12/15 12:58:00   1396s] (I)      GCell row height    :  4000  (dbu)
[12/15 12:58:00   1396s] (I)      GCell width         :  4000  (dbu)
[12/15 12:58:00   1396s] (I)      GCell height        :  4000  (dbu)
[12/15 12:58:00   1396s] (I)      Grid                :   575   575     6
[12/15 12:58:00   1396s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/15 12:58:00   1396s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/15 12:58:00   1396s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/15 12:58:00   1396s] (I)      Default wire width  :   180   200   200   200   200   200
[12/15 12:58:00   1396s] (I)      Default wire space  :   180   200   200   200   200   200
[12/15 12:58:00   1396s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/15 12:58:00   1396s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/15 12:58:00   1396s] (I)      First track coord   :     0   200   200   200   200   200
[12/15 12:58:00   1396s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/15 12:58:00   1396s] (I)      Total num of tracks :     0  5750  5750  5750  5750  5750
[12/15 12:58:00   1396s] (I)      Num of masks        :     1     1     1     1     1     1
[12/15 12:58:00   1396s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/15 12:58:00   1396s] (I)      --------------------------------------------------------
[12/15 12:58:00   1396s] 
[12/15 12:58:00   1396s] [NR-eGR] ============ Routing rule table ============
[12/15 12:58:00   1396s] [NR-eGR] Rule id: 0  Nets: 117950
[12/15 12:58:00   1396s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/15 12:58:00   1396s] (I)                    Layer    2    3    4    5    6 
[12/15 12:58:00   1396s] (I)                    Pitch  400  400  400  400  400 
[12/15 12:58:00   1396s] (I)             #Used tracks    1    1    1    1    1 
[12/15 12:58:00   1396s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 12:58:00   1396s] [NR-eGR] Rule id: 1  Nets: 0
[12/15 12:58:00   1396s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/15 12:58:00   1396s] (I)                    Layer    2    3    4    5    6 
[12/15 12:58:00   1396s] (I)                    Pitch  800  800  800  800  800 
[12/15 12:58:00   1396s] (I)             #Used tracks    2    2    2    2    2 
[12/15 12:58:00   1396s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 12:58:00   1396s] [NR-eGR] ========================================
[12/15 12:58:00   1396s] [NR-eGR] 
[12/15 12:58:00   1396s] (I)      =============== Blocked Tracks ===============
[12/15 12:58:00   1396s] (I)      +-------+---------+----------+---------------+
[12/15 12:58:00   1396s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 12:58:00   1396s] (I)      +-------+---------+----------+---------------+
[12/15 12:58:00   1396s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 12:58:00   1396s] (I)      |     2 | 3306250 |    33654 |         1.02% |
[12/15 12:58:00   1396s] (I)      |     3 | 3306250 |    17040 |         0.52% |
[12/15 12:58:00   1396s] (I)      |     4 | 3306250 |    33654 |         1.02% |
[12/15 12:58:00   1396s] (I)      |     5 | 3306250 |    76554 |         2.32% |
[12/15 12:58:00   1396s] (I)      |     6 | 3306250 |        0 |         0.00% |
[12/15 12:58:00   1396s] (I)      +-------+---------+----------+---------------+
[12/15 12:58:00   1396s] (I)      Finished Import and model ( CPU: 1.14 sec, Real: 1.34 sec, Curr Mem: 3201.56 MB )
[12/15 12:58:00   1396s] (I)      Reset routing kernel
[12/15 12:58:00   1396s] (I)      Started Global Routing ( Curr Mem: 3201.56 MB )
[12/15 12:58:00   1396s] (I)      totalPins=428136  totalGlobalPin=416077 (97.18%)
[12/15 12:58:00   1397s] (I)      total 2D Cap : 16453344 = (6558876 H, 9894468 V)
[12/15 12:58:00   1397s] [NR-eGR] Layer group 1: route 117950 net(s) in layer range [2, 6]
[12/15 12:58:00   1397s] (I)      
[12/15 12:58:00   1397s] (I)      ============  Phase 1a Route ============
[12/15 12:58:01   1397s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/15 12:58:01   1397s] (I)      Usage: 1425568 = (729152 H, 696416 V) = (11.12% H, 7.04% V) = (1.458e+06um H, 1.393e+06um V)
[12/15 12:58:01   1398s] (I)      
[12/15 12:58:01   1398s] (I)      ============  Phase 1b Route ============
[12/15 12:58:01   1398s] (I)      Usage: 1425646 = (729167 H, 696479 V) = (11.12% H, 7.04% V) = (1.458e+06um H, 1.393e+06um V)
[12/15 12:58:01   1398s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.851292e+06um
[12/15 12:58:01   1398s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/15 12:58:01   1398s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/15 12:58:01   1398s] (I)      
[12/15 12:58:01   1398s] (I)      ============  Phase 1c Route ============
[12/15 12:58:01   1398s] (I)      Level2 Grid: 115 x 115
[12/15 12:58:01   1398s] (I)      Usage: 1425646 = (729167 H, 696479 V) = (11.12% H, 7.04% V) = (1.458e+06um H, 1.393e+06um V)
[12/15 12:58:01   1398s] (I)      
[12/15 12:58:01   1398s] (I)      ============  Phase 1d Route ============
[12/15 12:58:01   1398s] (I)      Usage: 1425696 = (729169 H, 696527 V) = (11.12% H, 7.04% V) = (1.458e+06um H, 1.393e+06um V)
[12/15 12:58:01   1398s] (I)      
[12/15 12:58:01   1398s] (I)      ============  Phase 1e Route ============
[12/15 12:58:01   1398s] (I)      Usage: 1425696 = (729169 H, 696527 V) = (11.12% H, 7.04% V) = (1.458e+06um H, 1.393e+06um V)
[12/15 12:58:01   1398s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.851392e+06um
[12/15 12:58:01   1398s] (I)      
[12/15 12:58:01   1398s] (I)      ============  Phase 1l Route ============
[12/15 12:58:02   1399s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/15 12:58:02   1399s] (I)      Layer  2:    3290404    630671        30           0     3300500    ( 0.00%) 
[12/15 12:58:02   1399s] (I)      Layer  3:    3288572    676702        44           0     3300500    ( 0.00%) 
[12/15 12:58:02   1399s] (I)      Layer  4:    3290404    328314         0           0     3300500    ( 0.00%) 
[12/15 12:58:02   1399s] (I)      Layer  5:    3261516    195520       232           0     3300500    ( 0.00%) 
[12/15 12:58:02   1399s] (I)      Layer  6:    3300500     26490         0           0     3300500    ( 0.00%) 
[12/15 12:58:02   1399s] (I)      Total:      16431396   1857697       306           0    16502500    ( 0.00%) 
[12/15 12:58:02   1399s] (I)      
[12/15 12:58:02   1399s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/15 12:58:02   1399s] [NR-eGR]                        OverCon           OverCon            
[12/15 12:58:02   1399s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/15 12:58:02   1399s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/15 12:58:02   1399s] [NR-eGR] ---------------------------------------------------------------
[12/15 12:58:02   1399s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:58:02   1399s] [NR-eGR]      M2 ( 2)        27( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/15 12:58:02   1399s] [NR-eGR]      M3 ( 3)        40( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/15 12:58:02   1399s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:58:02   1399s] [NR-eGR]      M5 ( 5)       139( 0.04%)        15( 0.00%)   ( 0.05%) 
[12/15 12:58:02   1399s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:58:02   1399s] [NR-eGR] ---------------------------------------------------------------
[12/15 12:58:02   1399s] [NR-eGR]        Total       206( 0.01%)        15( 0.00%)   ( 0.01%) 
[12/15 12:58:02   1399s] [NR-eGR] 
[12/15 12:58:02   1399s] (I)      Finished Global Routing ( CPU: 2.72 sec, Real: 2.18 sec, Curr Mem: 3268.56 MB )
[12/15 12:58:02   1399s] (I)      total 2D Cap : 16459742 = (6561440 H, 9898302 V)
[12/15 12:58:02   1399s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/15 12:58:02   1399s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.96 sec, Real: 3.63 sec, Curr Mem: 3268.56 MB )
[12/15 12:58:02   1399s] (I)      ======================================== Runtime Summary ========================================
[12/15 12:58:02   1399s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/15 12:58:02   1399s] (I)      -------------------------------------------------------------------------------------------------
[12/15 12:58:02   1399s] (I)       Early Global Route kernel                   100.00%  788.03 sec  791.66 sec  3.63 sec  3.96 sec 
[12/15 12:58:02   1399s] (I)       +-Import and model                           36.93%  788.04 sec  789.38 sec  1.34 sec  1.14 sec 
[12/15 12:58:02   1399s] (I)       | +-Create place DB                          21.47%  788.04 sec  788.81 sec  0.78 sec  0.64 sec 
[12/15 12:58:02   1399s] (I)       | | +-Import place data                      21.47%  788.04 sec  788.81 sec  0.78 sec  0.64 sec 
[12/15 12:58:02   1399s] (I)       | | | +-Read instances and placement          7.79%  788.04 sec  788.32 sec  0.28 sec  0.20 sec 
[12/15 12:58:02   1399s] (I)       | | | +-Read nets                            13.67%  788.32 sec  788.81 sec  0.50 sec  0.45 sec 
[12/15 12:58:02   1399s] (I)       | +-Create route DB                          13.91%  788.81 sec  789.32 sec  0.50 sec  0.45 sec 
[12/15 12:58:02   1399s] (I)       | | +-Import route data (4T)                 13.90%  788.81 sec  789.32 sec  0.50 sec  0.45 sec 
[12/15 12:58:02   1399s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.83%  788.82 sec  788.85 sec  0.03 sec  0.03 sec 
[12/15 12:58:02   1399s] (I)       | | | | +-Read routing blockages              0.00%  788.82 sec  788.82 sec  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)       | | | | +-Read instance blockages             0.75%  788.82 sec  788.85 sec  0.03 sec  0.03 sec 
[12/15 12:58:02   1399s] (I)       | | | | +-Read PG blockages                   0.06%  788.85 sec  788.85 sec  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)       | | | | +-Read clock blockages                0.00%  788.85 sec  788.85 sec  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)       | | | | +-Read other blockages                0.00%  788.85 sec  788.85 sec  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)       | | | | +-Read boundary cut boxes             0.00%  788.85 sec  788.85 sec  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)       | | | +-Read blackboxes                       0.00%  788.85 sec  788.85 sec  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)       | | | +-Read prerouted                        3.34%  788.85 sec  788.97 sec  0.12 sec  0.12 sec 
[12/15 12:58:02   1399s] (I)       | | | +-Read unlegalized nets                 0.87%  788.97 sec  789.00 sec  0.03 sec  0.03 sec 
[12/15 12:58:02   1399s] (I)       | | | +-Read nets                             1.42%  789.00 sec  789.06 sec  0.05 sec  0.05 sec 
[12/15 12:58:02   1399s] (I)       | | | +-Set up via pillars                    0.05%  789.07 sec  789.07 sec  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)       | | | +-Initialize 3D grid graph              0.05%  789.08 sec  789.08 sec  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)       | | | +-Model blockage capacity               6.16%  789.08 sec  789.31 sec  0.22 sec  0.17 sec 
[12/15 12:58:02   1399s] (I)       | | | | +-Initialize 3D capacity              6.01%  789.08 sec  789.30 sec  0.22 sec  0.17 sec 
[12/15 12:58:02   1399s] (I)       | +-Read aux data                             0.00%  789.32 sec  789.32 sec  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)       | +-Others data preparation                   0.35%  789.32 sec  789.33 sec  0.01 sec  0.01 sec 
[12/15 12:58:02   1399s] (I)       | +-Create route kernel                       0.49%  789.33 sec  789.35 sec  0.02 sec  0.01 sec 
[12/15 12:58:02   1399s] (I)       +-Global Routing                             60.16%  789.38 sec  791.56 sec  2.18 sec  2.72 sec 
[12/15 12:58:02   1399s] (I)       | +-Initialization                            1.09%  789.38 sec  789.42 sec  0.04 sec  0.04 sec 
[12/15 12:58:02   1399s] (I)       | +-Net group 1                              57.44%  789.42 sec  791.50 sec  2.08 sec  2.63 sec 
[12/15 12:58:02   1399s] (I)       | | +-Generate topology (4T)                  2.49%  789.42 sec  789.51 sec  0.09 sec  0.16 sec 
[12/15 12:58:02   1399s] (I)       | | +-Phase 1a                               23.83%  789.55 sec  790.42 sec  0.86 sec  1.02 sec 
[12/15 12:58:02   1399s] (I)       | | | +-Pattern routing (4T)                 17.49%  789.55 sec  790.19 sec  0.63 sec  0.81 sec 
[12/15 12:58:02   1399s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.97%  790.19 sec  790.30 sec  0.11 sec  0.11 sec 
[12/15 12:58:02   1399s] (I)       | | | +-Add via demand to 2D                  3.36%  790.30 sec  790.42 sec  0.12 sec  0.10 sec 
[12/15 12:58:02   1399s] (I)       | | +-Phase 1b                                6.03%  790.42 sec  790.64 sec  0.22 sec  0.25 sec 
[12/15 12:58:02   1399s] (I)       | | | +-Monotonic routing (4T)                5.94%  790.42 sec  790.63 sec  0.22 sec  0.25 sec 
[12/15 12:58:02   1399s] (I)       | | +-Phase 1c                                1.27%  790.64 sec  790.68 sec  0.05 sec  0.05 sec 
[12/15 12:58:02   1399s] (I)       | | | +-Two level Routing                     1.27%  790.64 sec  790.68 sec  0.05 sec  0.05 sec 
[12/15 12:58:02   1399s] (I)       | | | | +-Two Level Routing (Regular)         0.84%  790.64 sec  790.67 sec  0.03 sec  0.03 sec 
[12/15 12:58:02   1399s] (I)       | | | | +-Two Level Routing (Strong)          0.30%  790.67 sec  790.68 sec  0.01 sec  0.01 sec 
[12/15 12:58:02   1399s] (I)       | | +-Phase 1d                                6.48%  790.68 sec  790.92 sec  0.24 sec  0.21 sec 
[12/15 12:58:02   1399s] (I)       | | | +-Detoured routing                      6.48%  790.68 sec  790.92 sec  0.23 sec  0.21 sec 
[12/15 12:58:02   1399s] (I)       | | +-Phase 1e                                0.05%  790.92 sec  790.92 sec  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)       | | | +-Route legalization                    0.00%  790.92 sec  790.92 sec  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)       | | +-Phase 1l                               16.11%  790.92 sec  791.50 sec  0.58 sec  0.90 sec 
[12/15 12:58:02   1399s] (I)       | | | +-Layer assignment (4T)                15.48%  790.94 sec  791.50 sec  0.56 sec  0.87 sec 
[12/15 12:58:02   1399s] (I)       | +-Clean cong LA                             0.00%  791.50 sec  791.50 sec  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)       +-Export 3D cong map                          2.43%  791.56 sec  791.65 sec  0.09 sec  0.08 sec 
[12/15 12:58:02   1399s] (I)       | +-Export 2D cong map                        0.34%  791.63 sec  791.65 sec  0.01 sec  0.01 sec 
[12/15 12:58:02   1399s] (I)      ======================= Summary by functions ========================
[12/15 12:58:02   1399s] (I)       Lv  Step                                      %      Real       CPU 
[12/15 12:58:02   1399s] (I)      ---------------------------------------------------------------------
[12/15 12:58:02   1399s] (I)        0  Early Global Route kernel           100.00%  3.63 sec  3.96 sec 
[12/15 12:58:02   1399s] (I)        1  Global Routing                       60.16%  2.18 sec  2.72 sec 
[12/15 12:58:02   1399s] (I)        1  Import and model                     36.93%  1.34 sec  1.14 sec 
[12/15 12:58:02   1399s] (I)        1  Export 3D cong map                    2.43%  0.09 sec  0.08 sec 
[12/15 12:58:02   1399s] (I)        2  Net group 1                          57.44%  2.08 sec  2.63 sec 
[12/15 12:58:02   1399s] (I)        2  Create place DB                      21.47%  0.78 sec  0.64 sec 
[12/15 12:58:02   1399s] (I)        2  Create route DB                      13.91%  0.50 sec  0.45 sec 
[12/15 12:58:02   1399s] (I)        2  Initialization                        1.09%  0.04 sec  0.04 sec 
[12/15 12:58:02   1399s] (I)        2  Create route kernel                   0.49%  0.02 sec  0.01 sec 
[12/15 12:58:02   1399s] (I)        2  Others data preparation               0.35%  0.01 sec  0.01 sec 
[12/15 12:58:02   1399s] (I)        2  Export 2D cong map                    0.34%  0.01 sec  0.01 sec 
[12/15 12:58:02   1399s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)        3  Phase 1a                             23.83%  0.86 sec  1.02 sec 
[12/15 12:58:02   1399s] (I)        3  Import place data                    21.47%  0.78 sec  0.64 sec 
[12/15 12:58:02   1399s] (I)        3  Phase 1l                             16.11%  0.58 sec  0.90 sec 
[12/15 12:58:02   1399s] (I)        3  Import route data (4T)               13.90%  0.50 sec  0.45 sec 
[12/15 12:58:02   1399s] (I)        3  Phase 1d                              6.48%  0.24 sec  0.21 sec 
[12/15 12:58:02   1399s] (I)        3  Phase 1b                              6.03%  0.22 sec  0.25 sec 
[12/15 12:58:02   1399s] (I)        3  Generate topology (4T)                2.49%  0.09 sec  0.16 sec 
[12/15 12:58:02   1399s] (I)        3  Phase 1c                              1.27%  0.05 sec  0.05 sec 
[12/15 12:58:02   1399s] (I)        3  Phase 1e                              0.05%  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)        4  Pattern routing (4T)                 17.49%  0.63 sec  0.81 sec 
[12/15 12:58:02   1399s] (I)        4  Layer assignment (4T)                15.48%  0.56 sec  0.87 sec 
[12/15 12:58:02   1399s] (I)        4  Read nets                            15.08%  0.55 sec  0.50 sec 
[12/15 12:58:02   1399s] (I)        4  Read instances and placement          7.79%  0.28 sec  0.20 sec 
[12/15 12:58:02   1399s] (I)        4  Detoured routing                      6.48%  0.23 sec  0.21 sec 
[12/15 12:58:02   1399s] (I)        4  Model blockage capacity               6.16%  0.22 sec  0.17 sec 
[12/15 12:58:02   1399s] (I)        4  Monotonic routing (4T)                5.94%  0.22 sec  0.25 sec 
[12/15 12:58:02   1399s] (I)        4  Add via demand to 2D                  3.36%  0.12 sec  0.10 sec 
[12/15 12:58:02   1399s] (I)        4  Read prerouted                        3.34%  0.12 sec  0.12 sec 
[12/15 12:58:02   1399s] (I)        4  Pattern Routing Avoiding Blockages    2.97%  0.11 sec  0.11 sec 
[12/15 12:58:02   1399s] (I)        4  Two level Routing                     1.27%  0.05 sec  0.05 sec 
[12/15 12:58:02   1399s] (I)        4  Read unlegalized nets                 0.87%  0.03 sec  0.03 sec 
[12/15 12:58:02   1399s] (I)        4  Read blockages ( Layer 2-6 )          0.83%  0.03 sec  0.03 sec 
[12/15 12:58:02   1399s] (I)        4  Initialize 3D grid graph              0.05%  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)        4  Set up via pillars                    0.05%  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)        5  Initialize 3D capacity                6.01%  0.22 sec  0.17 sec 
[12/15 12:58:02   1399s] (I)        5  Two Level Routing (Regular)           0.84%  0.03 sec  0.03 sec 
[12/15 12:58:02   1399s] (I)        5  Read instance blockages               0.75%  0.03 sec  0.03 sec 
[12/15 12:58:02   1399s] (I)        5  Two Level Routing (Strong)            0.30%  0.01 sec  0.01 sec 
[12/15 12:58:02   1399s] (I)        5  Read PG blockages                     0.06%  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/15 12:58:02   1399s] OPERPROF: Starting HotSpotCal at level 1, MEM:3268.6M, EPOCH TIME: 1671130682.473408
[12/15 12:58:02   1399s] [hotspot] +------------+---------------+---------------+
[12/15 12:58:02   1399s] [hotspot] |            |   max hotspot | total hotspot |
[12/15 12:58:02   1399s] [hotspot] +------------+---------------+---------------+
[12/15 12:58:02   1399s] [hotspot] | normalized |          0.00 |          0.00 |
[12/15 12:58:02   1399s] [hotspot] +------------+---------------+---------------+
[12/15 12:58:02   1399s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/15 12:58:02   1399s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/15 12:58:02   1399s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.028, REAL:0.037, MEM:3268.6M, EPOCH TIME: 1671130682.510711
[12/15 12:58:02   1399s] [hotspot] Hotspot report including placement blocked areas
[12/15 12:58:02   1399s] OPERPROF: Starting HotSpotCal at level 1, MEM:3268.6M, EPOCH TIME: 1671130682.510937
[12/15 12:58:02   1399s] [hotspot] +------------+---------------+---------------+
[12/15 12:58:02   1399s] [hotspot] |            |   max hotspot | total hotspot |
[12/15 12:58:02   1399s] [hotspot] +------------+---------------+---------------+
[12/15 12:58:02   1399s] [hotspot] | normalized |          0.00 |          0.00 |
[12/15 12:58:02   1399s] [hotspot] +------------+---------------+---------------+
[12/15 12:58:02   1399s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/15 12:58:02   1399s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/15 12:58:02   1399s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.032, REAL:0.029, MEM:3268.6M, EPOCH TIME: 1671130682.540206
[12/15 12:58:02   1399s] Reported timing to dir ./timingReports
[12/15 12:58:02   1399s] **optDesign ... cpu = 0:05:21, real = 0:04:40, mem = 2627.8M, totSessionCpu=0:23:20 **
[12/15 12:58:02   1399s] All LLGs are deleted
[12/15 12:58:02   1399s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3003.6M, EPOCH TIME: 1671130682.641226
[12/15 12:58:02   1399s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3003.6M, EPOCH TIME: 1671130682.642216
[12/15 12:58:02   1399s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3003.6M, EPOCH TIME: 1671130682.692853
[12/15 12:58:02   1399s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3003.6M, EPOCH TIME: 1671130682.697506
[12/15 12:58:02   1399s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3003.6M, EPOCH TIME: 1671130682.705301
[12/15 12:58:02   1399s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.026, MEM:3003.6M, EPOCH TIME: 1671130682.731695
[12/15 12:58:02   1399s] Fast DP-INIT is on for default
[12/15 12:58:02   1399s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.063, REAL:0.083, MEM:3003.6M, EPOCH TIME: 1671130682.780542
[12/15 12:58:02   1399s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.124, REAL:0.148, MEM:3003.6M, EPOCH TIME: 1671130682.840702
[12/15 12:58:16   1410s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |  CLOCK  |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.125  |  0.125  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|  31992  |  31992  |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.902%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:05:32, real = 0:04:54, mem = 2627.6M, totSessionCpu=0:23:31 **
[12/15 12:58:16   1410s] 
[12/15 12:58:16   1410s] TimeStamp Deleting Cell Server Begin ...
[12/15 12:58:16   1410s] Deleting Lib Analyzer.
[12/15 12:58:16   1410s] 
[12/15 12:58:16   1410s] TimeStamp Deleting Cell Server End ...
[12/15 12:58:16   1410s] *** Finished optDesign ***
[12/15 12:58:16   1410s] 
[12/15 12:58:16   1410s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:06:53 real=  0:06:08)
[12/15 12:58:16   1410s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:32.8 real=0:00:34.1)
[12/15 12:58:16   1410s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:47.6 real=0:00:43.7)
[12/15 12:58:16   1410s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:01:14 real=0:00:58.1)
[12/15 12:58:16   1410s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/15 12:58:16   1410s] Info: pop threads available for lower-level modules during optimization.
[12/15 12:58:16   1410s] Info: Destroy the CCOpt slew target map.
[12/15 12:58:16   1410s] clean pInstBBox. size 0
[12/15 12:58:16   1410s] Set place::cacheFPlanSiteMark to 0
[12/15 12:58:16   1410s] All LLGs are deleted
[12/15 12:58:16   1410s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3003.4M, EPOCH TIME: 1671130696.593711
[12/15 12:58:16   1410s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.004, REAL:0.005, MEM:3003.4M, EPOCH TIME: 1671130696.598991
[12/15 12:58:16   1410s] 
[12/15 12:58:16   1410s] *** Summary of all messages that are not suppressed in this session:
[12/15 12:58:16   1410s] Severity  ID               Count  Summary                                  
[12/15 12:58:16   1410s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[12/15 12:58:16   1410s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[12/15 12:58:16   1410s] WARNING   IMPSP-5140           3  Global net connect rules have not been c...
[12/15 12:58:16   1410s] WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
[12/15 12:58:16   1410s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/15 12:58:16   1410s] WARNING   IMPSP-2035           7  Cell-to-preRoute spacing and short viola...
[12/15 12:58:16   1410s] WARNING   IMPCCOPT-1285        8  The lib cell '%s' specified in %s %s. %s...
[12/15 12:58:16   1410s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[12/15 12:58:16   1410s] WARNING   IMPCCOPT-2248        1  Clock %s has a source defined at module ...
[12/15 12:58:16   1410s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/15 12:58:16   1410s] WARNING   IMPPSP-1003         17  Found use of '%s'. This will continue to...
[12/15 12:58:16   1410s] *** Message Summary: 52 warning(s), 0 error(s)
[12/15 12:58:16   1410s] 
[12/15 12:58:16   1410s] *** ccopt_design #1 [finish] : cpu/real = 0:13:45.5/0:10:34.1 (1.3), totSession cpu/real = 0:23:30.7/0:17:42.4 (1.3), mem = 3003.4M
[12/15 12:58:16   1410s] 
[12/15 12:58:16   1410s] =============================================================================================
[12/15 12:58:16   1410s]  Final TAT Report for ccopt_design #1                                           21.10-p004_1
[12/15 12:58:16   1410s] =============================================================================================
[12/15 12:58:16   1410s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:58:16   1410s] ---------------------------------------------------------------------------------------------
[12/15 12:58:16   1410s] [ InitOpt                ]      1   0:00:43.4  (   6.8 % )     0:01:05.7 /  0:01:13.8    1.1
[12/15 12:58:16   1410s] [ WnsOpt                 ]      1   0:00:17.9  (   2.8 % )     0:00:23.9 /  0:00:24.7    1.0
[12/15 12:58:16   1410s] [ GlobalOpt              ]      1   0:00:33.6  (   5.3 % )     0:00:33.6 /  0:00:32.4    1.0
[12/15 12:58:16   1410s] [ DrvOpt                 ]      2   0:00:15.9  (   2.5 % )     0:00:15.9 /  0:00:18.7    1.2
[12/15 12:58:16   1410s] [ AreaOpt                ]      1   0:00:34.2  (   5.4 % )     0:00:40.8 /  0:00:45.0    1.1
[12/15 12:58:16   1410s] [ ViewPruning            ]      8   0:00:02.9  (   0.5 % )     0:00:02.9 /  0:00:02.5    0.8
[12/15 12:58:16   1410s] [ OptSummaryReport       ]      2   0:00:00.7  (   0.1 % )     0:00:36.3 /  0:00:45.5    1.3
[12/15 12:58:16   1410s] [ DrvReport              ]      2   0:00:08.7  (   1.4 % )     0:00:08.7 /  0:00:06.4    0.7
[12/15 12:58:16   1410s] [ CongRefineRouteType    ]      2   0:00:03.5  (   0.6 % )     0:00:03.5 /  0:00:03.1    0.9
[12/15 12:58:16   1410s] [ SlackTraversorInit     ]      6   0:00:06.2  (   1.0 % )     0:00:06.2 /  0:00:05.2    0.8
[12/15 12:58:16   1410s] [ CellServerInit         ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.9
[12/15 12:58:16   1410s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:58:16   1410s] [ PlacerInterfaceInit    ]      1   0:00:01.2  (   0.2 % )     0:00:01.2 /  0:00:01.5    1.2
[12/15 12:58:16   1410s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:58:16   1410s] [ ReportTranViolation    ]      2   0:00:02.0  (   0.3 % )     0:00:02.0 /  0:00:01.7    0.9
[12/15 12:58:16   1410s] [ ReportCapViolation     ]      2   0:00:01.2  (   0.2 % )     0:00:01.2 /  0:00:01.5    1.2
[12/15 12:58:16   1410s] [ ReportFanoutViolation  ]      2   0:00:01.3  (   0.2 % )     0:00:01.3 /  0:00:01.1    0.9
[12/15 12:58:16   1410s] [ CheckPlace             ]      1   0:00:01.6  (   0.2 % )     0:00:01.6 /  0:00:02.5    1.6
[12/15 12:58:16   1410s] [ IncrReplace            ]      1   0:00:05.3  (   0.8 % )     0:00:05.3 /  0:00:07.6    1.4
[12/15 12:58:16   1410s] [ RefinePlace            ]      2   0:00:12.6  (   2.0 % )     0:00:12.6 /  0:00:12.0    1.0
[12/15 12:58:16   1410s] [ EarlyGlobalRoute       ]      7   0:00:32.2  (   5.1 % )     0:00:32.2 /  0:00:37.0    1.1
[12/15 12:58:16   1410s] [ DetailRoute            ]      1   0:01:16.8  (  12.1 % )     0:01:16.8 /  0:02:59.5    2.3
[12/15 12:58:16   1410s] [ ExtractRC              ]      5   0:00:06.7  (   1.1 % )     0:00:06.7 /  0:00:05.4    0.8
[12/15 12:58:16   1410s] [ TimingUpdate           ]      4   0:00:04.7  (   0.7 % )     0:00:40.5 /  0:01:06.3    1.6
[12/15 12:58:16   1410s] [ FullDelayCalc          ]      4   0:00:57.5  (   9.1 % )     0:00:57.5 /  0:01:37.8    1.7
[12/15 12:58:16   1410s] [ TimingReport           ]      2   0:00:00.8  (   0.1 % )     0:00:00.8 /  0:00:01.3    1.5
[12/15 12:58:16   1410s] [ GenerateReports        ]      1   0:00:05.8  (   0.9 % )     0:00:05.8 /  0:00:05.4    0.9
[12/15 12:58:16   1410s] [ MISC                   ]          0:04:17.2  (  40.6 % )     0:04:17.2 /  0:04:58.6    1.2
[12/15 12:58:16   1410s] ---------------------------------------------------------------------------------------------
[12/15 12:58:16   1410s]  ccopt_design #1 TOTAL              0:10:34.1  ( 100.0 % )     0:10:34.1 /  0:13:45.5    1.3
[12/15 12:58:16   1410s] ---------------------------------------------------------------------------------------------
[12/15 12:58:16   1410s] 
[12/15 12:58:16   1410s] #% End ccopt_design (date=12/15 12:58:16, total cpu=0:13:46, real=0:10:35, peak res=2855.9M, current mem=2576.7M)
[12/15 12:58:16   1410s] <CMD> optDesign -postCTS
[12/15 12:58:16   1410s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2576.7M, totSessionCpu=0:23:31 **
[12/15 12:58:16   1410s] **INFO: User settings:
[12/15 12:58:16   1410s] setDesignMode -topRoutingLayer               M6
[12/15 12:58:16   1410s] setExtractRCMode -engine                     preRoute
[12/15 12:58:16   1410s] setUsefulSkewMode -ecoRoute                  false
[12/15 12:58:16   1410s] setDelayCalMode -enable_high_fanout          true
[12/15 12:58:16   1410s] setDelayCalMode -engine                      aae
[12/15 12:58:16   1410s] setDelayCalMode -ignoreNetLoad               false
[12/15 12:58:16   1410s] setDelayCalMode -socv_accuracy_mode          low
[12/15 12:58:16   1410s] setOptMode -activeHoldViews                  { fastView }
[12/15 12:58:16   1410s] setOptMode -activeSetupViews                 { slowView }
[12/15 12:58:16   1410s] setOptMode -allEndPoints                     true
[12/15 12:58:16   1410s] setOptMode -autoSetupViews                   { slowView}
[12/15 12:58:16   1410s] setOptMode -autoTDGRSetupViews               { slowView}
[12/15 12:58:16   1410s] setOptMode -drcMargin                        0
[12/15 12:58:16   1410s] setOptMode -effort                           high
[12/15 12:58:16   1410s] setOptMode -fixDrc                           true
[12/15 12:58:16   1410s] setOptMode -fixFanoutLoad                    true
[12/15 12:58:16   1410s] setOptMode -fixHoldAllowSetupTnsDegrade      false
[12/15 12:58:16   1410s] setOptMode -leakagePowerEffort               none
[12/15 12:58:16   1410s] setOptMode -preserveAllSequential            false
[12/15 12:58:16   1410s] setOptMode -preserveAssertions               false
[12/15 12:58:16   1410s] setOptMode -setupTargetSlack                 0
[12/15 12:58:16   1410s] setPlaceMode -place_design_floorplan_mode    true
[12/15 12:58:16   1410s] setPlaceMode -place_global_clock_gate_aware  false
[12/15 12:58:16   1410s] setPlaceMode -place_global_cong_effort       high
[12/15 12:58:16   1410s] setPlaceMode -place_global_place_io_pins     false
[12/15 12:58:16   1410s] setPlaceMode -timingDriven                   true
[12/15 12:58:16   1410s] setAnalysisMode -analysisType                bcwc
[12/15 12:58:16   1410s] setAnalysisMode -checkType                   setup
[12/15 12:58:16   1410s] setAnalysisMode -clkSrcPath                  true
[12/15 12:58:16   1410s] setAnalysisMode -clockPropagation            sdcControl
[12/15 12:58:16   1410s] setRouteMode -earlyGlobalMaxRouteLayer       6
[12/15 12:58:16   1410s] setRouteMode -earlyGlobalMinRouteLayer       2
[12/15 12:58:16   1410s] 
[12/15 12:58:16   1410s] 
[12/15 12:58:16   1410s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 12:58:16   1410s] Summary for sequential cells identification: 
[12/15 12:58:16   1410s]   Identified SBFF number: 148
[12/15 12:58:16   1410s]   Identified MBFF number: 0
[12/15 12:58:16   1410s]   Identified SB Latch number: 0
[12/15 12:58:16   1410s]   Identified MB Latch number: 0
[12/15 12:58:16   1410s]   Not identified SBFF number: 0
[12/15 12:58:16   1410s]   Not identified MBFF number: 0
[12/15 12:58:16   1410s]   Not identified SB Latch number: 0
[12/15 12:58:16   1410s]   Not identified MB Latch number: 0
[12/15 12:58:16   1410s]   Number of sequential cells which are not FFs: 106
[12/15 12:58:16   1410s]  Visiting view : slowView
[12/15 12:58:16   1410s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 12:58:16   1410s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 12:58:16   1410s]  Visiting view : fastView
[12/15 12:58:16   1410s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 12:58:16   1410s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 12:58:16   1410s] TLC MultiMap info (StdDelay):
[12/15 12:58:16   1410s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 12:58:16   1410s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 12:58:16   1410s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 12:58:16   1410s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 12:58:16   1410s]  Setting StdDelay to: 15.6ps
[12/15 12:58:16   1410s] 
[12/15 12:58:16   1410s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 12:58:16   1410s] info: unfix 1 clock instance placement location
[12/15 12:58:16   1410s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/15 12:58:16   1410s] Need call spDPlaceInit before registerPrioInstLoc.
[12/15 12:58:16   1410s] [EEQ-INFO] #EEQ #Cell
[12/15 12:58:16   1410s] [EEQ-INFO] 1    868
[12/15 12:58:16   1410s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/15 12:58:16   1410s] *** optDesign #2 [begin] : totSession cpu/real = 0:23:31.0/0:17:42.6 (1.3), mem = 2959.4M
[12/15 12:58:16   1410s] *** InitOpt #3 [begin] : totSession cpu/real = 0:23:31.0/0:17:42.6 (1.3), mem = 2959.4M
[12/15 12:58:16   1410s] GigaOpt running with 4 threads.
[12/15 12:58:16   1410s] Info: 4 threads available for lower-level modules during optimization.
[12/15 12:58:16   1411s] OPERPROF: Starting DPlace-Init at level 1, MEM:2959.4M, EPOCH TIME: 1671130696.879995
[12/15 12:58:16   1411s] z: 2, totalTracks: 1
[12/15 12:58:16   1411s] z: 4, totalTracks: 1
[12/15 12:58:16   1411s] z: 6, totalTracks: 1
[12/15 12:58:16   1411s] z: 8, totalTracks: 1
[12/15 12:58:16   1411s] #spOpts: VtWidth mergeVia=F 
[12/15 12:58:16   1411s] All LLGs are deleted
[12/15 12:58:16   1411s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2959.4M, EPOCH TIME: 1671130696.952825
[12/15 12:58:16   1411s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2959.4M, EPOCH TIME: 1671130696.953711
[12/15 12:58:17   1411s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2959.4M, EPOCH TIME: 1671130697.004646
[12/15 12:58:17   1411s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2959.4M, EPOCH TIME: 1671130697.009296
[12/15 12:58:17   1411s] Core basic site is TSMC65ADV10TSITE
[12/15 12:58:17   1411s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2959.4M, EPOCH TIME: 1671130697.017390
[12/15 12:58:17   1411s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.013, REAL:0.022, MEM:2968.2M, EPOCH TIME: 1671130697.039399
[12/15 12:58:17   1411s] Fast DP-INIT is on for default
[12/15 12:58:17   1411s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.069, REAL:0.132, MEM:2960.9M, EPOCH TIME: 1671130697.141122
[12/15 12:58:17   1411s] 
[12/15 12:58:17   1411s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:58:17   1411s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.129, REAL:0.219, MEM:2960.9M, EPOCH TIME: 1671130697.223328
[12/15 12:58:17   1411s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2960.9MB).
[12/15 12:58:17   1411s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.317, REAL:0.483, MEM:2960.9M, EPOCH TIME: 1671130697.363389
[12/15 12:58:17   1411s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2960.9M, EPOCH TIME: 1671130697.363761
[12/15 12:58:17   1411s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.021, REAL:0.036, MEM:2956.9M, EPOCH TIME: 1671130697.400056
[12/15 12:58:17   1411s] 
[12/15 12:58:17   1411s] Creating Lib Analyzer ...
[12/15 12:58:17   1411s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/15 12:58:17   1411s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/15 12:58:17   1411s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/15 12:58:17   1411s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/15 12:58:17   1411s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/15 12:58:17   1411s] 
[12/15 12:58:17   1411s] {RT default_rc_corner 0 6 6 0}
[12/15 12:58:20   1413s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:23:34 mem=2962.9M
[12/15 12:58:20   1413s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:23:34 mem=2962.9M
[12/15 12:58:20   1413s] Creating Lib Analyzer, finished. 
[12/15 12:58:20   1413s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 2580.3M, totSessionCpu=0:23:34 **
[12/15 12:58:20   1413s] *** optDesign -postCTS ***
[12/15 12:58:20   1413s] DRC Margin: user margin 0.0; extra margin 0.2
[12/15 12:58:20   1413s] Hold Target Slack: user slack 0
[12/15 12:58:20   1413s] Setup Target Slack: user slack 0; extra slack 0.0
[12/15 12:58:20   1413s] setUsefulSkewMode -ecoRoute false
[12/15 12:58:20   1414s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2962.9M, EPOCH TIME: 1671130700.410508
[12/15 12:58:20   1414s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.091, REAL:0.093, MEM:2962.9M, EPOCH TIME: 1671130700.503266
[12/15 12:58:20   1414s] 
[12/15 12:58:20   1414s] TimeStamp Deleting Cell Server Begin ...
[12/15 12:58:20   1414s] Deleting Lib Analyzer.
[12/15 12:58:20   1414s] 
[12/15 12:58:20   1414s] TimeStamp Deleting Cell Server End ...
[12/15 12:58:20   1414s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/15 12:58:20   1414s] 
[12/15 12:58:20   1414s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 12:58:20   1414s] Summary for sequential cells identification: 
[12/15 12:58:20   1414s]   Identified SBFF number: 148
[12/15 12:58:20   1414s]   Identified MBFF number: 0
[12/15 12:58:20   1414s]   Identified SB Latch number: 0
[12/15 12:58:20   1414s]   Identified MB Latch number: 0
[12/15 12:58:20   1414s]   Not identified SBFF number: 0
[12/15 12:58:20   1414s]   Not identified MBFF number: 0
[12/15 12:58:20   1414s]   Not identified SB Latch number: 0
[12/15 12:58:20   1414s]   Not identified MB Latch number: 0
[12/15 12:58:20   1414s]   Number of sequential cells which are not FFs: 106
[12/15 12:58:20   1414s]  Visiting view : slowView
[12/15 12:58:20   1414s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 12:58:20   1414s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 12:58:20   1414s]  Visiting view : fastView
[12/15 12:58:20   1414s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 12:58:20   1414s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 12:58:20   1414s] TLC MultiMap info (StdDelay):
[12/15 12:58:20   1414s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 12:58:20   1414s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 12:58:20   1414s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 12:58:20   1414s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 12:58:20   1414s]  Setting StdDelay to: 15.6ps
[12/15 12:58:20   1414s] 
[12/15 12:58:20   1414s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 12:58:20   1414s] 
[12/15 12:58:20   1414s] TimeStamp Deleting Cell Server Begin ...
[12/15 12:58:20   1414s] 
[12/15 12:58:20   1414s] TimeStamp Deleting Cell Server End ...
[12/15 12:58:21   1414s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2962.9M, EPOCH TIME: 1671130701.030331
[12/15 12:58:21   1414s] All LLGs are deleted
[12/15 12:58:21   1414s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2962.9M, EPOCH TIME: 1671130701.030437
[12/15 12:58:21   1414s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:2962.9M, EPOCH TIME: 1671130701.033187
[12/15 12:58:21   1414s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.005, REAL:0.005, MEM:2955.9M, EPOCH TIME: 1671130701.035623
[12/15 12:58:21   1414s] Start to check current routing status for nets...
[12/15 12:58:21   1415s] All nets are already routed correctly.
[12/15 12:58:21   1415s] End to check current routing status for nets (mem=2955.9M)
[12/15 12:58:21   1415s] All LLGs are deleted
[12/15 12:58:21   1415s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2955.9M, EPOCH TIME: 1671130701.955996
[12/15 12:58:21   1415s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2955.9M, EPOCH TIME: 1671130701.956826
[12/15 12:58:22   1415s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2955.9M, EPOCH TIME: 1671130702.008070
[12/15 12:58:22   1415s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2955.9M, EPOCH TIME: 1671130702.012606
[12/15 12:58:22   1415s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2955.9M, EPOCH TIME: 1671130702.020685
[12/15 12:58:22   1415s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.011, MEM:2955.9M, EPOCH TIME: 1671130702.031914
[12/15 12:58:22   1415s] Fast DP-INIT is on for default
[12/15 12:58:22   1415s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.062, REAL:0.065, MEM:2955.9M, EPOCH TIME: 1671130702.077824
[12/15 12:58:22   1415s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.122, REAL:0.129, MEM:2955.9M, EPOCH TIME: 1671130702.136765
[12/15 12:58:29   1424s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.125  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  31992  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.902%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:13, mem = 2587.5M, totSessionCpu=0:23:44 **
[12/15 12:58:29   1424s] *** InitOpt #3 [finish] : cpu/real = 0:00:13.5/0:00:12.4 (1.1), totSession cpu/real = 0:23:44.5/0:17:55.0 (1.3), mem = 2956.2M
[12/15 12:58:29   1424s] 
[12/15 12:58:29   1424s] =============================================================================================
[12/15 12:58:29   1424s]  Step TAT Report for InitOpt #3                                                 21.10-p004_1
[12/15 12:58:29   1424s] =============================================================================================
[12/15 12:58:29   1424s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:58:29   1424s] ---------------------------------------------------------------------------------------------
[12/15 12:58:29   1424s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:58:29   1424s] [ OptSummaryReport       ]      1   0:00:00.3  (   2.7 % )     0:00:07.4 /  0:00:09.1    1.2
[12/15 12:58:29   1424s] [ DrvReport              ]      1   0:00:01.6  (  12.9 % )     0:00:01.6 /  0:00:02.3    1.4
[12/15 12:58:29   1424s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/15 12:58:29   1424s] [ LibAnalyzerInit        ]      1   0:00:02.7  (  21.8 % )     0:00:02.7 /  0:00:02.4    0.9
[12/15 12:58:29   1424s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:58:29   1424s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:58:29   1424s] [ TimingUpdate           ]      1   0:00:05.2  (  42.2 % )     0:00:05.2 /  0:00:06.0    1.2
[12/15 12:58:29   1424s] [ TimingReport           ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.4    1.9
[12/15 12:58:29   1424s] [ MISC                   ]          0:00:02.3  (  18.5 % )     0:00:02.3 /  0:00:02.0    0.9
[12/15 12:58:29   1424s] ---------------------------------------------------------------------------------------------
[12/15 12:58:29   1424s]  InitOpt #3 TOTAL                   0:00:12.4  ( 100.0 % )     0:00:12.4 /  0:00:13.5    1.1
[12/15 12:58:29   1424s] ---------------------------------------------------------------------------------------------
[12/15 12:58:29   1424s] 
[12/15 12:58:29   1424s] ** INFO : this run is activating low effort ccoptDesign flow
[12/15 12:58:29   1424s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/15 12:58:29   1424s] ### Creating PhyDesignMc. totSessionCpu=0:23:45 mem=2956.2M
[12/15 12:58:29   1424s] OPERPROF: Starting DPlace-Init at level 1, MEM:2956.2M, EPOCH TIME: 1671130709.259215
[12/15 12:58:29   1424s] z: 2, totalTracks: 1
[12/15 12:58:29   1424s] z: 4, totalTracks: 1
[12/15 12:58:29   1424s] z: 6, totalTracks: 1
[12/15 12:58:29   1424s] z: 8, totalTracks: 1
[12/15 12:58:29   1424s] #spOpts: VtWidth mergeVia=F 
[12/15 12:58:29   1424s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2956.2M, EPOCH TIME: 1671130709.384142
[12/15 12:58:29   1424s] 
[12/15 12:58:29   1424s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:58:29   1424s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.092, MEM:2956.2M, EPOCH TIME: 1671130709.476151
[12/15 12:58:29   1424s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2956.2MB).
[12/15 12:58:29   1424s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.231, REAL:0.249, MEM:2956.2M, EPOCH TIME: 1671130709.507723
[12/15 12:58:29   1425s] TotalInstCnt at PhyDesignMc Initialization: 115,109
[12/15 12:58:29   1425s] ### Creating PhyDesignMc, finished. totSessionCpu=0:23:45 mem=2956.2M
[12/15 12:58:29   1425s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2956.2M, EPOCH TIME: 1671130709.903875
[12/15 12:58:29   1425s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.023, MEM:2956.2M, EPOCH TIME: 1671130709.927317
[12/15 12:58:29   1425s] TotalInstCnt at PhyDesignMc Destruction: 115,109
[12/15 12:58:30   1427s] #optDebug: fT-E <X 2 0 0 1>
[12/15 12:58:30   1427s] -congRepairInPostCTS false                 # bool, default=false, private
[12/15 12:58:32   1428s] 
[12/15 12:58:32   1428s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 12:58:32   1428s] Summary for sequential cells identification: 
[12/15 12:58:32   1428s]   Identified SBFF number: 148
[12/15 12:58:32   1428s]   Identified MBFF number: 0
[12/15 12:58:32   1428s]   Identified SB Latch number: 0
[12/15 12:58:32   1428s]   Identified MB Latch number: 0
[12/15 12:58:32   1428s]   Not identified SBFF number: 0
[12/15 12:58:32   1428s]   Not identified MBFF number: 0
[12/15 12:58:32   1428s]   Not identified SB Latch number: 0
[12/15 12:58:32   1428s]   Not identified MB Latch number: 0
[12/15 12:58:32   1428s]   Number of sequential cells which are not FFs: 106
[12/15 12:58:32   1428s]  Visiting view : slowView
[12/15 12:58:32   1428s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 12:58:32   1428s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 12:58:32   1428s]  Visiting view : fastView
[12/15 12:58:32   1428s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 12:58:32   1428s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 12:58:32   1428s] TLC MultiMap info (StdDelay):
[12/15 12:58:32   1428s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 12:58:32   1428s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 12:58:32   1428s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 12:58:32   1428s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 12:58:32   1428s]  Setting StdDelay to: 15.6ps
[12/15 12:58:32   1428s] 
[12/15 12:58:32   1428s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 12:58:32   1428s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 4 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 31.2
[12/15 12:58:32   1428s] Begin: GigaOpt Route Type Constraints Refinement
[12/15 12:58:32   1428s] *** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:23:48.2/0:17:58.0 (1.3), mem = 2960.2M
[12/15 12:58:32   1428s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.602034.11
[12/15 12:58:32   1428s] ### Creating RouteCongInterface, started
[12/15 12:58:32   1428s] 
[12/15 12:58:32   1428s] Creating Lib Analyzer ...
[12/15 12:58:32   1428s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/15 12:58:32   1428s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/15 12:58:32   1428s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/15 12:58:32   1428s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/15 12:58:32   1428s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/15 12:58:32   1428s] 
[12/15 12:58:32   1428s] {RT default_rc_corner 0 6 6 0}
[12/15 12:58:33   1429s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:23:50 mem=2965.7M
[12/15 12:58:33   1429s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:23:50 mem=2965.7M
[12/15 12:58:33   1429s] Creating Lib Analyzer, finished. 
[12/15 12:58:33   1429s] #optDebug: Start CG creation (mem=2965.7M)
[12/15 12:58:33   1429s]  ...initializing CG  maxDriveDist 521.475500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 52.147500 
[12/15 12:58:34   1430s] (cpu=0:00:00.1, mem=3061.0M)
[12/15 12:58:34   1430s]  ...processing cgPrt (cpu=0:00:00.1, mem=3061.0M)
[12/15 12:58:34   1430s]  ...processing cgEgp (cpu=0:00:00.1, mem=3061.0M)
[12/15 12:58:34   1430s]  ...processing cgPbk (cpu=0:00:00.1, mem=3061.0M)
[12/15 12:58:34   1430s]  ...processing cgNrb(cpu=0:00:00.1, mem=3061.0M)
[12/15 12:58:34   1430s]  ...processing cgObs (cpu=0:00:00.1, mem=3061.0M)
[12/15 12:58:34   1430s]  ...processing cgCon (cpu=0:00:00.1, mem=3061.0M)
[12/15 12:58:34   1430s]  ...processing cgPdm (cpu=0:00:00.1, mem=3061.0M)
[12/15 12:58:34   1430s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3061.0M)
[12/15 12:58:34   1430s] ### Creating LA Mngr. totSessionCpu=0:23:50 mem=3061.0M
[12/15 12:58:34   1430s] ### Creating LA Mngr, finished. totSessionCpu=0:23:50 mem=3061.0M
[12/15 12:58:34   1430s] 
[12/15 12:58:34   1430s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/15 12:58:34   1430s] 
[12/15 12:58:34   1430s] #optDebug: {0, 1.000}
[12/15 12:58:34   1430s] ### Creating RouteCongInterface, finished
[12/15 12:58:34   1430s] Updated routing constraints on 0 nets.
[12/15 12:58:34   1430s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.602034.11
[12/15 12:58:34   1430s] Bottom Preferred Layer:
[12/15 12:58:34   1430s] +-----------+------------+----------+
[12/15 12:58:34   1430s] |   Layer   |    CLK     |   Rule   |
[12/15 12:58:34   1430s] +-----------+------------+----------+
[12/15 12:58:34   1430s] | M3 (z=3)  |        358 | default  |
[12/15 12:58:34   1430s] +-----------+------------+----------+
[12/15 12:58:34   1430s] Via Pillar Rule:
[12/15 12:58:34   1430s]     None
[12/15 12:58:34   1430s] *** CongRefineRouteType #3 [finish] : cpu/real = 0:00:02.5/0:00:02.6 (1.0), totSession cpu/real = 0:23:50.8/0:18:00.6 (1.3), mem = 3061.0M
[12/15 12:58:34   1430s] 
[12/15 12:58:34   1430s] =============================================================================================
[12/15 12:58:34   1430s]  Step TAT Report for CongRefineRouteType #3                                     21.10-p004_1
[12/15 12:58:34   1430s] =============================================================================================
[12/15 12:58:34   1430s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:58:34   1430s] ---------------------------------------------------------------------------------------------
[12/15 12:58:34   1430s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  62.7 % )     0:00:01.6 /  0:00:01.6    1.0
[12/15 12:58:34   1430s] [ RouteCongInterfaceInit ]      1   0:00:00.8  (  31.6 % )     0:00:02.4 /  0:00:02.4    1.0
[12/15 12:58:34   1430s] [ MISC                   ]          0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.2    1.2
[12/15 12:58:34   1430s] ---------------------------------------------------------------------------------------------
[12/15 12:58:34   1430s]  CongRefineRouteType #3 TOTAL       0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.5    1.0
[12/15 12:58:34   1430s] ---------------------------------------------------------------------------------------------
[12/15 12:58:34   1430s] 
[12/15 12:58:34   1430s] End: GigaOpt Route Type Constraints Refinement
[12/15 12:58:34   1430s] *** Starting optimizing excluded clock nets MEM= 3061.0M) ***
[12/15 12:58:34   1430s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3061.0M) ***
[12/15 12:58:34   1430s] *** Starting optimizing excluded clock nets MEM= 3061.0M) ***
[12/15 12:58:34   1430s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3061.0M) ***
[12/15 12:58:35   1431s] Info: Done creating the CCOpt slew target map.
[12/15 12:58:35   1431s] Begin: GigaOpt high fanout net optimization
[12/15 12:58:35   1431s] GigaOpt HFN: use maxLocalDensity 1.2
[12/15 12:58:35   1431s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/15 12:58:35   1431s] *** DrvOpt #6 [begin] : totSession cpu/real = 0:23:51.1/0:18:00.9 (1.3), mem = 3061.0M
[12/15 12:58:35   1431s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/15 12:58:35   1431s] Info: 358 nets with fixed/cover wires excluded.
[12/15 12:58:35   1431s] Info: 358 clock nets excluded from IPO operation.
[12/15 12:58:35   1431s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.602034.12
[12/15 12:58:35   1431s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/15 12:58:35   1431s] ### Creating PhyDesignMc. totSessionCpu=0:23:52 mem=3061.0M
[12/15 12:58:35   1431s] OPERPROF: Starting DPlace-Init at level 1, MEM:3061.0M, EPOCH TIME: 1671130715.704653
[12/15 12:58:35   1431s] z: 2, totalTracks: 1
[12/15 12:58:35   1431s] z: 4, totalTracks: 1
[12/15 12:58:35   1431s] z: 6, totalTracks: 1
[12/15 12:58:35   1431s] z: 8, totalTracks: 1
[12/15 12:58:35   1431s] #spOpts: VtWidth mergeVia=F 
[12/15 12:58:35   1431s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3061.0M, EPOCH TIME: 1671130715.847314
[12/15 12:58:35   1431s] 
[12/15 12:58:35   1431s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:58:35   1431s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.095, REAL:0.136, MEM:3061.0M, EPOCH TIME: 1671130715.983652
[12/15 12:58:36   1431s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3061.0MB).
[12/15 12:58:36   1431s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.235, REAL:0.310, MEM:3061.0M, EPOCH TIME: 1671130716.014519
[12/15 12:58:36   1433s] TotalInstCnt at PhyDesignMc Initialization: 115,109
[12/15 12:58:36   1433s] ### Creating PhyDesignMc, finished. totSessionCpu=0:23:53 mem=3061.0M
[12/15 12:58:36   1433s] ### Creating RouteCongInterface, started
[12/15 12:58:37   1433s] 
[12/15 12:58:37   1433s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/15 12:58:37   1433s] 
[12/15 12:58:37   1433s] #optDebug: {0, 1.000}
[12/15 12:58:37   1433s] ### Creating RouteCongInterface, finished
[12/15 12:58:37   1433s] ### Creating LA Mngr. totSessionCpu=0:23:54 mem=3061.0M
[12/15 12:58:37   1433s] ### Creating LA Mngr, finished. totSessionCpu=0:23:54 mem=3061.0M
[12/15 12:58:40   1437s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/15 12:58:40   1437s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/15 12:58:40   1437s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 12:58:40   1437s] Total-nets :: 118308, Stn-nets :: 7, ratio :: 0.00591676 %
[12/15 12:58:40   1437s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3116.7M, EPOCH TIME: 1671130720.652410
[12/15 12:58:40   1437s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.021, MEM:3005.7M, EPOCH TIME: 1671130720.673211
[12/15 12:58:40   1437s] TotalInstCnt at PhyDesignMc Destruction: 115,109
[12/15 12:58:40   1437s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.602034.12
[12/15 12:58:40   1437s] *** DrvOpt #6 [finish] : cpu/real = 0:00:06.7/0:00:05.5 (1.2), totSession cpu/real = 0:23:57.7/0:18:06.4 (1.3), mem = 3005.7M
[12/15 12:58:40   1437s] 
[12/15 12:58:40   1437s] =============================================================================================
[12/15 12:58:40   1437s]  Step TAT Report for DrvOpt #6                                                  21.10-p004_1
[12/15 12:58:40   1437s] =============================================================================================
[12/15 12:58:40   1437s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:58:40   1437s] ---------------------------------------------------------------------------------------------
[12/15 12:58:40   1437s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:58:40   1437s] [ PlacerInterfaceInit    ]      1   0:00:01.2  (  21.2 % )     0:00:01.2 /  0:00:01.5    1.3
[12/15 12:58:40   1437s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (  10.4 % )     0:00:00.6 /  0:00:00.5    1.0
[12/15 12:58:40   1437s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:58:40   1437s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[12/15 12:58:40   1437s] [ MISC                   ]          0:00:03.7  (  68.1 % )     0:00:03.7 /  0:00:04.6    1.2
[12/15 12:58:40   1437s] ---------------------------------------------------------------------------------------------
[12/15 12:58:40   1437s]  DrvOpt #6 TOTAL                    0:00:05.5  ( 100.0 % )     0:00:05.5 /  0:00:06.7    1.2
[12/15 12:58:40   1437s] ---------------------------------------------------------------------------------------------
[12/15 12:58:40   1437s] 
[12/15 12:58:40   1437s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/15 12:58:40   1437s] End: GigaOpt high fanout net optimization
[12/15 12:58:44   1440s] Deleting Lib Analyzer.
[12/15 12:58:44   1440s] Begin: GigaOpt Global Optimization
[12/15 12:58:44   1440s] *info: use new DP (enabled)
[12/15 12:58:44   1440s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/15 12:58:44   1441s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/15 12:58:44   1441s] Info: 358 nets with fixed/cover wires excluded.
[12/15 12:58:44   1441s] Info: 358 clock nets excluded from IPO operation.
[12/15 12:58:44   1441s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:24:01.3/0:18:10.7 (1.3), mem = 3010.2M
[12/15 12:58:44   1441s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.602034.13
[12/15 12:58:44   1441s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/15 12:58:44   1441s] ### Creating PhyDesignMc. totSessionCpu=0:24:01 mem=3010.2M
[12/15 12:58:44   1441s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/15 12:58:44   1441s] OPERPROF: Starting DPlace-Init at level 1, MEM:3010.2M, EPOCH TIME: 1671130724.960348
[12/15 12:58:44   1441s] z: 2, totalTracks: 1
[12/15 12:58:44   1441s] z: 4, totalTracks: 1
[12/15 12:58:44   1441s] z: 6, totalTracks: 1
[12/15 12:58:44   1441s] z: 8, totalTracks: 1
[12/15 12:58:44   1441s] #spOpts: VtWidth mergeVia=F 
[12/15 12:58:45   1441s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3010.2M, EPOCH TIME: 1671130725.094791
[12/15 12:58:45   1441s] 
[12/15 12:58:45   1441s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:58:45   1441s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.096, REAL:0.137, MEM:3010.2M, EPOCH TIME: 1671130725.231941
[12/15 12:58:45   1441s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3010.2MB).
[12/15 12:58:45   1441s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.242, REAL:0.325, MEM:3010.2M, EPOCH TIME: 1671130725.285654
[12/15 12:58:46   1442s] TotalInstCnt at PhyDesignMc Initialization: 115,109
[12/15 12:58:46   1442s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:03 mem=3010.2M
[12/15 12:58:46   1442s] ### Creating RouteCongInterface, started
[12/15 12:58:46   1442s] 
[12/15 12:58:46   1442s] Creating Lib Analyzer ...
[12/15 12:58:46   1442s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/15 12:58:46   1442s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/15 12:58:46   1442s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/15 12:58:46   1442s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/15 12:58:46   1442s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/15 12:58:46   1442s] 
[12/15 12:58:46   1442s] {RT default_rc_corner 0 6 6 0}
[12/15 12:58:47   1444s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:24:04 mem=3010.2M
[12/15 12:58:47   1444s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:24:04 mem=3010.2M
[12/15 12:58:47   1444s] Creating Lib Analyzer, finished. 
[12/15 12:58:48   1444s] 
[12/15 12:58:48   1444s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/15 12:58:48   1444s] 
[12/15 12:58:48   1444s] #optDebug: {0, 1.000}
[12/15 12:58:48   1444s] ### Creating RouteCongInterface, finished
[12/15 12:58:48   1444s] ### Creating LA Mngr. totSessionCpu=0:24:05 mem=3010.2M
[12/15 12:58:48   1444s] ### Creating LA Mngr, finished. totSessionCpu=0:24:05 mem=3010.2M
[12/15 12:58:50   1447s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/15 12:58:50   1447s] *info: 358 clock nets excluded
[12/15 12:58:50   1447s] *info: 2 special nets excluded.
[12/15 12:58:51   1447s] *info: 2 external nets with a tri-state driver excluded.
[12/15 12:58:51   1447s] *info: 14 multi-driver nets excluded.
[12/15 12:58:51   1447s] *info: 3632 no-driver nets excluded.
[12/15 12:58:51   1447s] *info: 358 nets with fixed/cover wires excluded.
[12/15 12:58:52   1448s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3199.1M, EPOCH TIME: 1671130732.222748
[12/15 12:58:52   1448s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3199.1M, EPOCH TIME: 1671130732.225650
[12/15 12:58:52   1448s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[12/15 12:58:53   1449s] Info: End MT loop @oiCellDelayCachingJob.
[12/15 12:58:54   1450s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/15 12:58:54   1450s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/15 12:58:54   1450s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/15 12:58:54   1450s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/15 12:58:54   1450s] |   0.000|   0.000|   73.90%|   0:00:00.0| 3218.0M|  slowView|       NA| NA                                                 |
[12/15 12:58:54   1450s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/15 12:58:54   1450s] 
[12/15 12:58:54   1450s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3218.0M) ***
[12/15 12:58:54   1450s] 
[12/15 12:58:54   1450s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3218.0M) ***
[12/15 12:58:54   1450s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/15 12:58:54   1450s] Total-nets :: 118308, Stn-nets :: 7, ratio :: 0.00591676 %
[12/15 12:58:54   1450s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3107.1M, EPOCH TIME: 1671130734.600441
[12/15 12:58:54   1450s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.022, REAL:0.043, MEM:3005.1M, EPOCH TIME: 1671130734.643298
[12/15 12:58:54   1450s] TotalInstCnt at PhyDesignMc Destruction: 115,109
[12/15 12:58:54   1450s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.602034.13
[12/15 12:58:54   1450s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:09.4/0:00:09.7 (1.0), totSession cpu/real = 0:24:10.6/0:18:20.4 (1.3), mem = 3005.1M
[12/15 12:58:54   1450s] 
[12/15 12:58:54   1450s] =============================================================================================
[12/15 12:58:54   1450s]  Step TAT Report for GlobalOpt #2                                               21.10-p004_1
[12/15 12:58:54   1450s] =============================================================================================
[12/15 12:58:54   1450s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:58:54   1450s] ---------------------------------------------------------------------------------------------
[12/15 12:58:54   1450s] [ SlackTraversorInit     ]      1   0:00:00.9  (   9.3 % )     0:00:00.9 /  0:00:00.8    0.9
[12/15 12:58:54   1450s] [ LibAnalyzerInit        ]      1   0:00:01.7  (  17.8 % )     0:00:01.7 /  0:00:01.6    0.9
[12/15 12:58:54   1450s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:58:54   1450s] [ PlacerInterfaceInit    ]      1   0:00:01.2  (  12.3 % )     0:00:01.2 /  0:00:01.5    1.3
[12/15 12:58:54   1450s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (   6.7 % )     0:00:02.4 /  0:00:02.1    0.9
[12/15 12:58:54   1450s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:58:54   1450s] [ TransformInit          ]      1   0:00:03.6  (  37.5 % )     0:00:03.6 /  0:00:03.4    0.9
[12/15 12:58:54   1450s] [ MISC                   ]          0:00:01.6  (  16.5 % )     0:00:01.6 /  0:00:01.5    0.9
[12/15 12:58:54   1450s] ---------------------------------------------------------------------------------------------
[12/15 12:58:54   1450s]  GlobalOpt #2 TOTAL                 0:00:09.7  ( 100.0 % )     0:00:09.7 /  0:00:09.4    1.0
[12/15 12:58:54   1450s] ---------------------------------------------------------------------------------------------
[12/15 12:58:54   1450s] 
[12/15 12:58:54   1450s] End: GigaOpt Global Optimization
[12/15 12:58:54   1450s] *** Timing Is met
[12/15 12:58:54   1450s] *** Check timing (0:00:00.0)
[12/15 12:58:54   1450s] Deleting Lib Analyzer.
[12/15 12:58:54   1450s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/15 12:58:54   1450s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/15 12:58:55   1450s] Info: 358 nets with fixed/cover wires excluded.
[12/15 12:58:55   1451s] Info: 358 clock nets excluded from IPO operation.
[12/15 12:58:55   1451s] ### Creating LA Mngr. totSessionCpu=0:24:11 mem=3005.1M
[12/15 12:58:55   1451s] ### Creating LA Mngr, finished. totSessionCpu=0:24:11 mem=3005.1M
[12/15 12:58:55   1451s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/15 12:58:55   1451s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3005.1M, EPOCH TIME: 1671130735.381364
[12/15 12:58:55   1451s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.178, MEM:3005.1M, EPOCH TIME: 1671130735.559793
[12/15 12:58:58   1454s] **INFO: Flow update: Design timing is met.
[12/15 12:58:59   1454s] **INFO: Flow update: Design timing is met.
[12/15 12:59:00   1455s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/15 12:59:00   1455s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/15 12:59:00   1456s] Info: 358 nets with fixed/cover wires excluded.
[12/15 12:59:00   1456s] Info: 358 clock nets excluded from IPO operation.
[12/15 12:59:00   1456s] ### Creating LA Mngr. totSessionCpu=0:24:16 mem=3008.5M
[12/15 12:59:00   1456s] ### Creating LA Mngr, finished. totSessionCpu=0:24:16 mem=3008.5M
[12/15 12:59:00   1456s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/15 12:59:00   1456s] ### Creating PhyDesignMc. totSessionCpu=0:24:16 mem=3182.1M
[12/15 12:59:00   1456s] OPERPROF: Starting DPlace-Init at level 1, MEM:3182.1M, EPOCH TIME: 1671130740.494766
[12/15 12:59:00   1456s] z: 2, totalTracks: 1
[12/15 12:59:00   1456s] z: 4, totalTracks: 1
[12/15 12:59:00   1456s] z: 6, totalTracks: 1
[12/15 12:59:00   1456s] z: 8, totalTracks: 1
[12/15 12:59:00   1456s] #spOpts: VtWidth mergeVia=F 
[12/15 12:59:00   1456s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3182.1M, EPOCH TIME: 1671130740.607591
[12/15 12:59:00   1456s] 
[12/15 12:59:00   1456s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:59:00   1456s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.093, REAL:0.107, MEM:3182.1M, EPOCH TIME: 1671130740.714187
[12/15 12:59:00   1456s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3182.1MB).
[12/15 12:59:00   1456s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.235, REAL:0.254, MEM:3182.1M, EPOCH TIME: 1671130740.748352
[12/15 12:59:01   1457s] TotalInstCnt at PhyDesignMc Initialization: 115,109
[12/15 12:59:01   1457s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:18 mem=3214.1M
[12/15 12:59:01   1457s] Begin: Area Reclaim Optimization
[12/15 12:59:01   1457s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:24:17.7/0:18:27.4 (1.3), mem = 3214.1M
[12/15 12:59:01   1457s] 
[12/15 12:59:01   1457s] Creating Lib Analyzer ...
[12/15 12:59:01   1457s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/15 12:59:01   1457s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/15 12:59:01   1457s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/15 12:59:01   1457s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/15 12:59:01   1457s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/15 12:59:01   1457s] 
[12/15 12:59:01   1457s] {RT default_rc_corner 0 6 6 0}
[12/15 12:59:03   1459s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:24:19 mem=3216.1M
[12/15 12:59:03   1459s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:24:19 mem=3216.1M
[12/15 12:59:03   1459s] Creating Lib Analyzer, finished. 
[12/15 12:59:03   1459s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.602034.14
[12/15 12:59:03   1459s] ### Creating RouteCongInterface, started
[12/15 12:59:04   1459s] 
[12/15 12:59:04   1459s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/15 12:59:04   1459s] 
[12/15 12:59:04   1459s] #optDebug: {0, 1.000}
[12/15 12:59:04   1459s] ### Creating RouteCongInterface, finished
[12/15 12:59:04   1459s] ### Creating LA Mngr. totSessionCpu=0:24:20 mem=3216.1M
[12/15 12:59:04   1459s] ### Creating LA Mngr, finished. totSessionCpu=0:24:20 mem=3216.1M
[12/15 12:59:04   1460s] Usable buffer cells for single buffer setup transform:
[12/15 12:59:04   1460s] BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR 
[12/15 12:59:04   1460s] Number of usable buffer cells above: 28
[12/15 12:59:05   1461s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3216.1M, EPOCH TIME: 1671130745.695642
[12/15 12:59:05   1461s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3216.1M, EPOCH TIME: 1671130745.698548
[12/15 12:59:07   1462s] Reclaim Optimization WNS Slack 0.031  TNS Slack 0.000 Density 73.90
[12/15 12:59:07   1462s] +---------+---------+--------+--------+------------+--------+
[12/15 12:59:07   1462s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/15 12:59:07   1462s] +---------+---------+--------+--------+------------+--------+
[12/15 12:59:07   1462s] |   73.90%|        -|   0.031|   0.000|   0:00:00.0| 3219.0M|
[12/15 12:59:10   1468s] |   73.90%|        0|   0.031|   0.000|   0:00:03.0| 3223.6M|
[12/15 12:59:10   1468s] #optDebug: <stH: 2.0000 MiSeL: 30.3560>
[12/15 12:59:10   1468s] |   73.90%|        0|   0.031|   0.000|   0:00:00.0| 3223.6M|
[12/15 12:59:12   1470s] |   73.90%|        0|   0.031|   0.000|   0:00:02.0| 3223.6M|
[12/15 12:59:14   1474s] |   73.90%|        4|   0.031|   0.000|   0:00:02.0| 3324.0M|
[12/15 12:59:15   1475s] |   73.90%|        0|   0.031|   0.000|   0:00:01.0| 3324.0M|
[12/15 12:59:15   1475s] #optDebug: <stH: 2.0000 MiSeL: 30.3560>
[12/15 12:59:15   1475s] #optDebug: RTR_SNLTF <10.0000 2.0000> <20.0000> 
[12/15 12:59:16   1475s] |   73.90%|        0|   0.031|   0.000|   0:00:01.0| 3324.0M|
[12/15 12:59:16   1475s] +---------+---------+--------+--------+------------+--------+
[12/15 12:59:16   1475s] Reclaim Optimization End WNS Slack 0.031  TNS Slack 0.000 Density 73.90
[12/15 12:59:16   1475s] 
[12/15 12:59:16   1475s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 4 **
[12/15 12:59:16   1475s] --------------------------------------------------------------
[12/15 12:59:16   1475s] |                                   | Total     | Sequential |
[12/15 12:59:16   1475s] --------------------------------------------------------------
[12/15 12:59:16   1475s] | Num insts resized                 |       4  |       0    |
[12/15 12:59:16   1475s] | Num insts undone                  |       0  |       0    |
[12/15 12:59:16   1475s] | Num insts Downsized               |       4  |       0    |
[12/15 12:59:16   1475s] | Num insts Samesized               |       0  |       0    |
[12/15 12:59:16   1475s] | Num insts Upsized                 |       0  |       0    |
[12/15 12:59:16   1475s] | Num multiple commits+uncommits    |       0  |       -    |
[12/15 12:59:16   1475s] --------------------------------------------------------------
[12/15 12:59:16   1475s] End: Core Area Reclaim Optimization (cpu = 0:00:18.0) (real = 0:00:15.0) **
[12/15 12:59:16   1475s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3324.0M, EPOCH TIME: 1671130756.470225
[12/15 12:59:16   1475s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.021, REAL:0.023, MEM:3322.0M, EPOCH TIME: 1671130756.493134
[12/15 12:59:16   1475s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3322.0M, EPOCH TIME: 1671130756.527919
[12/15 12:59:16   1475s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3322.0M, EPOCH TIME: 1671130756.528041
[12/15 12:59:16   1475s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3322.0M, EPOCH TIME: 1671130756.648908
[12/15 12:59:16   1475s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.136, REAL:0.168, MEM:3322.0M, EPOCH TIME: 1671130756.816999
[12/15 12:59:16   1476s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3322.0M, EPOCH TIME: 1671130756.854436
[12/15 12:59:16   1476s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.003, REAL:0.003, MEM:3322.0M, EPOCH TIME: 1671130756.857278
[12/15 12:59:16   1476s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.279, REAL:0.329, MEM:3322.0M, EPOCH TIME: 1671130756.857403
[12/15 12:59:16   1476s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.279, REAL:0.330, MEM:3322.0M, EPOCH TIME: 1671130756.857429
[12/15 12:59:16   1476s] TDRefine: refinePlace mode is spiral
[12/15 12:59:16   1476s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.602034.11
[12/15 12:59:16   1476s] OPERPROF: Starting RefinePlace at level 1, MEM:3322.0M, EPOCH TIME: 1671130756.857557
[12/15 12:59:16   1476s] *** Starting refinePlace (0:24:36 mem=3322.0M) ***
[12/15 12:59:16   1476s] Total net bbox length = 2.338e+06 (1.199e+06 1.139e+06) (ext = 4.144e+03)
[12/15 12:59:16   1476s] 
[12/15 12:59:16   1476s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:59:16   1476s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/15 12:59:17   1476s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:59:17   1476s] Enhanced MH flow has been turned off for floorplan mode.
[12/15 12:59:17   1476s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/15 12:59:17   1476s] Type 'man IMPSP-5140' for more detail.
[12/15 12:59:17   1476s] **WARN: (IMPSP-315):	Found 128284 instances insts with no PG Term connections.
[12/15 12:59:17   1476s] Type 'man IMPSP-315' for more detail.
[12/15 12:59:17   1476s] (I)      Default power domain name = toplevel_498
[12/15 12:59:17   1476s] .Default power domain name = toplevel_498
[12/15 12:59:17   1476s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:3322.0M, EPOCH TIME: 1671130757.126237
[12/15 12:59:17   1476s] Starting refinePlace ...
[12/15 12:59:17   1476s] Default power domain name = toplevel_498
[12/15 12:59:17   1476s] .One DDP V2 for no tweak run.
[12/15 12:59:17   1476s] 
[12/15 12:59:17   1476s] Running Spiral MT with 4 threads  fetchWidth=441 
[12/15 12:59:19   1478s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/15 12:59:19   1478s] [CPU] RefinePlace/Spiral (cpu=0:00:00.6, real=0:00:01.0)
[12/15 12:59:19   1478s] [CPU] RefinePlace/Commit (cpu=0:00:01.5, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.5, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/15 12:59:19   1478s] [CPU] RefinePlace/Legalization (cpu=0:00:02.7, real=0:00:02.0, mem=3322.0MB) @(0:24:36 - 0:24:39).
[12/15 12:59:19   1479s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:59:19   1479s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 3322.0MB
[12/15 12:59:19   1479s] Statistics of distance of Instance movement in refine placement:
[12/15 12:59:19   1479s]   maximum (X+Y) =         0.00 um
[12/15 12:59:19   1479s]   mean    (X+Y) =         0.00 um
[12/15 12:59:19   1479s] Summary Report:
[12/15 12:59:19   1479s] Instances move: 0 (out of 114752 movable)
[12/15 12:59:19   1479s] Instances flipped: 0
[12/15 12:59:19   1479s] Mean displacement: 0.00 um
[12/15 12:59:19   1479s] Max displacement: 0.00 um 
[12/15 12:59:19   1479s] Total instances moved : 0
[12/15 12:59:19   1479s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.802, REAL:2.866, MEM:3322.0M, EPOCH TIME: 1671130759.992033
[12/15 12:59:20   1479s] Total net bbox length = 2.338e+06 (1.199e+06 1.139e+06) (ext = 4.144e+03)
[12/15 12:59:20   1479s] Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 3322.0MB
[12/15 12:59:20   1479s] [CPU] RefinePlace/total (cpu=0:00:03.0, real=0:00:03.0, mem=3322.0MB) @(0:24:36 - 0:24:39).
[12/15 12:59:20   1479s] *** Finished refinePlace (0:24:39 mem=3322.0M) ***
[12/15 12:59:20   1479s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.602034.11
[12/15 12:59:20   1479s] OPERPROF: Finished RefinePlace at level 1, CPU:3.108, REAL:3.214, MEM:3322.0M, EPOCH TIME: 1671130760.071470
[12/15 12:59:20   1479s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3322.0M, EPOCH TIME: 1671130760.657410
[12/15 12:59:20   1479s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.021, REAL:0.023, MEM:3322.0M, EPOCH TIME: 1671130760.680009
[12/15 12:59:20   1479s] *** maximum move = 0.00 um ***
[12/15 12:59:20   1479s] *** Finished re-routing un-routed nets (3322.0M) ***
[12/15 12:59:20   1479s] OPERPROF: Starting DPlace-Init at level 1, MEM:3322.0M, EPOCH TIME: 1671130760.941353
[12/15 12:59:21   1480s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3322.0M, EPOCH TIME: 1671130761.063519
[12/15 12:59:21   1480s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.155, REAL:0.161, MEM:3322.0M, EPOCH TIME: 1671130761.224305
[12/15 12:59:21   1480s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3322.0M, EPOCH TIME: 1671130761.259210
[12/15 12:59:21   1480s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.003, REAL:0.003, MEM:3322.0M, EPOCH TIME: 1671130761.262580
[12/15 12:59:21   1480s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.305, REAL:0.321, MEM:3322.0M, EPOCH TIME: 1671130761.262726
[12/15 12:59:22   1481s] 
[12/15 12:59:22   1481s] *** Finish Physical Update (cpu=0:00:05.8 real=0:00:06.0 mem=3322.0M) ***
[12/15 12:59:22   1481s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.602034.14
[12/15 12:59:22   1481s] *** AreaOpt #2 [finish] : cpu/real = 0:00:23.8/0:00:20.5 (1.2), totSession cpu/real = 0:24:41.5/0:18:47.9 (1.3), mem = 3322.0M
[12/15 12:59:22   1481s] 
[12/15 12:59:22   1481s] =============================================================================================
[12/15 12:59:22   1481s]  Step TAT Report for AreaOpt #2                                                 21.10-p004_1
[12/15 12:59:22   1481s] =============================================================================================
[12/15 12:59:22   1481s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:59:22   1481s] ---------------------------------------------------------------------------------------------
[12/15 12:59:22   1481s] [ SlackTraversorInit     ]      1   0:00:00.9  (   4.3 % )     0:00:00.9 /  0:00:00.9    1.0
[12/15 12:59:22   1481s] [ LibAnalyzerInit        ]      1   0:00:02.0  (   9.7 % )     0:00:02.0 /  0:00:01.6    0.8
[12/15 12:59:22   1481s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:59:22   1481s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (   3.0 % )     0:00:00.6 /  0:00:00.5    0.9
[12/15 12:59:22   1481s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:59:22   1481s] [ OptSingleIteration     ]      6   0:00:00.5  (   2.4 % )     0:00:06.0 /  0:00:10.4    1.7
[12/15 12:59:22   1481s] [ OptGetWeight           ]    368   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 12:59:22   1481s] [ OptEval                ]    368   0:00:04.9  (  23.7 % )     0:00:04.9 /  0:00:09.2    1.9
[12/15 12:59:22   1481s] [ OptCommit              ]    368   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/15 12:59:22   1481s] [ PostCommitDelayUpdate  ]    368   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.7
[12/15 12:59:22   1481s] [ IncrDelayCalc          ]     16   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.7
[12/15 12:59:22   1481s] [ RefinePlace            ]      1   0:00:05.7  (  27.7 % )     0:00:05.7 /  0:00:05.8    1.0
[12/15 12:59:22   1481s] [ IncrTimingUpdate       ]      4   0:00:00.5  (   2.4 % )     0:00:00.5 /  0:00:00.6    1.2
[12/15 12:59:22   1481s] [ MISC                   ]          0:00:05.4  (  26.2 % )     0:00:05.4 /  0:00:04.7    0.9
[12/15 12:59:22   1481s] ---------------------------------------------------------------------------------------------
[12/15 12:59:22   1481s]  AreaOpt #2 TOTAL                   0:00:20.5  ( 100.0 % )     0:00:20.5 /  0:00:23.8    1.2
[12/15 12:59:22   1481s] ---------------------------------------------------------------------------------------------
[12/15 12:59:22   1481s] 
[12/15 12:59:22   1481s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3210.3M, EPOCH TIME: 1671130762.133283
[12/15 12:59:22   1481s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.024, REAL:0.024, MEM:3018.3M, EPOCH TIME: 1671130762.157401
[12/15 12:59:22   1481s] TotalInstCnt at PhyDesignMc Destruction: 115,109
[12/15 12:59:22   1481s] End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:21, mem=3018.29M, totSessionCpu=0:24:42).
[12/15 12:59:22   1481s] Starting local wire reclaim
[12/15 12:59:22   1481s] Enhanced MH flow has been turned off for floorplan mode.
[12/15 12:59:22   1481s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3018.3M, EPOCH TIME: 1671130762.217652
[12/15 12:59:22   1481s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3018.3M, EPOCH TIME: 1671130762.217725
[12/15 12:59:22   1481s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3018.3M, EPOCH TIME: 1671130762.217774
[12/15 12:59:22   1481s] z: 2, totalTracks: 1
[12/15 12:59:22   1481s] z: 4, totalTracks: 1
[12/15 12:59:22   1481s] z: 6, totalTracks: 1
[12/15 12:59:22   1481s] z: 8, totalTracks: 1
[12/15 12:59:22   1481s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3018.3M, EPOCH TIME: 1671130762.366990
[12/15 12:59:22   1481s] 
[12/15 12:59:22   1481s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:59:22   1481s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.107, REAL:0.133, MEM:3018.3M, EPOCH TIME: 1671130762.500354
[12/15 12:59:22   1481s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3018.3MB).
[12/15 12:59:22   1481s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.252, REAL:0.314, MEM:3018.3M, EPOCH TIME: 1671130762.532041
[12/15 12:59:22   1481s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.253, REAL:0.314, MEM:3018.3M, EPOCH TIME: 1671130762.532075
[12/15 12:59:22   1481s] TDRefine: refinePlace mode is spiral
[12/15 12:59:22   1481s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.602034.12
[12/15 12:59:22   1481s] OPERPROF:   Starting RefinePlace at level 2, MEM:3018.3M, EPOCH TIME: 1671130762.532130
[12/15 12:59:22   1481s] *** Starting refinePlace (0:24:42 mem=3018.3M) ***
[12/15 12:59:22   1481s] Total net bbox length = 2.338e+06 (1.199e+06 1.139e+06) (ext = 4.144e+03)
[12/15 12:59:22   1481s] 
[12/15 12:59:22   1481s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 12:59:22   1481s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/15 12:59:22   1482s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/15 12:59:22   1482s] Type 'man IMPSP-5140' for more detail.
[12/15 12:59:22   1482s] **WARN: (IMPSP-315):	Found 128284 instances insts with no PG Term connections.
[12/15 12:59:22   1482s] Type 'man IMPSP-315' for more detail.
[12/15 12:59:22   1482s] Default power domain name = toplevel_498
[12/15 12:59:22   1482s] .Default power domain name = toplevel_498
[12/15 12:59:22   1482s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:3018.3M, EPOCH TIME: 1671130762.841732
[12/15 12:59:22   1482s] Starting refinePlace ...
[12/15 12:59:22   1482s] Default power domain name = toplevel_498
[12/15 12:59:22   1482s] .One DDP V2 for no tweak run.
[12/15 12:59:23   1482s] 
[12/15 12:59:23   1482s] Running Spiral MT with 4 threads  fetchWidth=441 
[12/15 12:59:25   1484s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/15 12:59:25   1484s] [CPU] RefinePlace/Spiral (cpu=0:00:00.7, real=0:00:00.0)
[12/15 12:59:25   1484s] [CPU] RefinePlace/Commit (cpu=0:00:01.6, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.5, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/15 12:59:25   1484s] [CPU] RefinePlace/Legalization (cpu=0:00:02.7, real=0:00:03.0, mem=3019.8MB) @(0:24:42 - 0:24:45).
[12/15 12:59:26   1484s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 12:59:26   1484s] 	Runtime: CPU: 0:00:02.8 REAL: 0:00:04.0 MEM: 3019.8MB
[12/15 12:59:26   1484s] Statistics of distance of Instance movement in refine placement:
[12/15 12:59:26   1484s]   maximum (X+Y) =         0.00 um
[12/15 12:59:26   1484s]   mean    (X+Y) =         0.00 um
[12/15 12:59:26   1484s] Summary Report:
[12/15 12:59:26   1484s] Instances move: 0 (out of 114752 movable)
[12/15 12:59:26   1484s] Instances flipped: 0
[12/15 12:59:26   1484s] Mean displacement: 0.00 um
[12/15 12:59:26   1484s] Max displacement: 0.00 um 
[12/15 12:59:26   1484s] Total instances moved : 0
[12/15 12:59:26   1484s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.881, REAL:3.217, MEM:3019.8M, EPOCH TIME: 1671130766.059158
[12/15 12:59:26   1485s] Total net bbox length = 2.338e+06 (1.199e+06 1.139e+06) (ext = 4.144e+03)
[12/15 12:59:26   1485s] Runtime: CPU: 0:00:03.1 REAL: 0:00:04.0 MEM: 3019.8MB
[12/15 12:59:26   1485s] [CPU] RefinePlace/total (cpu=0:00:03.1, real=0:00:04.0, mem=3019.8MB) @(0:24:42 - 0:24:45).
[12/15 12:59:26   1485s] *** Finished refinePlace (0:24:45 mem=3019.8M) ***
[12/15 12:59:26   1485s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.602034.12
[12/15 12:59:26   1485s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.203, REAL:3.634, MEM:3019.8M, EPOCH TIME: 1671130766.166078
[12/15 12:59:26   1485s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3019.8M, EPOCH TIME: 1671130766.166112
[12/15 12:59:26   1485s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.021, REAL:0.025, MEM:3019.8M, EPOCH TIME: 1671130766.190672
[12/15 12:59:26   1485s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.477, REAL:3.973, MEM:3019.8M, EPOCH TIME: 1671130766.190786
[12/15 12:59:27   1485s] eGR doReRoute: optGuide
[12/15 12:59:27   1485s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3022.7M, EPOCH TIME: 1671130767.132007
[12/15 12:59:27   1485s] All LLGs are deleted
[12/15 12:59:27   1485s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3022.7M, EPOCH TIME: 1671130767.132099
[12/15 12:59:27   1486s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.066, REAL:0.071, MEM:3022.7M, EPOCH TIME: 1671130767.203439
[12/15 12:59:27   1486s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.067, REAL:0.072, MEM:3020.7M, EPOCH TIME: 1671130767.204225
[12/15 12:59:27   1486s] ### Creating LA Mngr. totSessionCpu=0:24:46 mem=3020.7M
[12/15 12:59:27   1486s] ### Creating LA Mngr, finished. totSessionCpu=0:24:46 mem=3020.7M
[12/15 12:59:27   1486s] Started Early Global Route kernel ( Curr Mem: 3020.72 MB )
[12/15 12:59:27   1486s] (I)      ==================== Layers =====================
[12/15 12:59:27   1486s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:59:27   1486s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/15 12:59:27   1486s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:59:27   1486s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/15 12:59:27   1486s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/15 12:59:27   1486s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/15 12:59:27   1486s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/15 12:59:27   1486s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/15 12:59:27   1486s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/15 12:59:27   1486s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/15 12:59:27   1486s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/15 12:59:27   1486s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/15 12:59:27   1486s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/15 12:59:27   1486s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/15 12:59:27   1486s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/15 12:59:27   1486s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/15 12:59:27   1486s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/15 12:59:27   1486s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/15 12:59:27   1486s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/15 12:59:27   1486s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/15 12:59:27   1486s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:59:27   1486s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/15 12:59:27   1486s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/15 12:59:27   1486s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/15 12:59:27   1486s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/15 12:59:27   1486s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/15 12:59:27   1486s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 12:59:27   1486s] (I)      Started Import and model ( Curr Mem: 3020.72 MB )
[12/15 12:59:27   1486s] (I)      Default power domain name = toplevel_498
[12/15 12:59:27   1486s] .== Non-default Options ==
[12/15 12:59:27   1486s] (I)      Maximum routing layer                              : 6
[12/15 12:59:27   1486s] (I)      Number of threads                                  : 4
[12/15 12:59:27   1486s] (I)      Method to set GCell size                           : row
[12/15 12:59:27   1486s] (I)      Counted 10662 PG shapes. We will not process PG shapes layer by layer.
[12/15 12:59:27   1486s] (I)      Use row-based GCell size
[12/15 12:59:27   1486s] (I)      Use row-based GCell align
[12/15 12:59:27   1486s] (I)      layer 0 area = 168000
[12/15 12:59:27   1486s] (I)      layer 1 area = 208000
[12/15 12:59:27   1486s] (I)      layer 2 area = 208000
[12/15 12:59:27   1486s] (I)      layer 3 area = 208000
[12/15 12:59:27   1486s] (I)      layer 4 area = 208000
[12/15 12:59:27   1486s] (I)      layer 5 area = 208000
[12/15 12:59:27   1486s] (I)      GCell unit size   : 4000
[12/15 12:59:27   1486s] (I)      GCell multiplier  : 1
[12/15 12:59:27   1486s] (I)      GCell row height  : 4000
[12/15 12:59:27   1486s] (I)      Actual row height : 4000
[12/15 12:59:27   1486s] (I)      GCell align ref   : 300000 300000
[12/15 12:59:27   1486s] [NR-eGR] Track table information for default rule: 
[12/15 12:59:27   1486s] [NR-eGR] M1 has no routable track
[12/15 12:59:27   1486s] [NR-eGR] M2 has single uniform track structure
[12/15 12:59:27   1486s] [NR-eGR] M3 has single uniform track structure
[12/15 12:59:27   1486s] [NR-eGR] M4 has single uniform track structure
[12/15 12:59:27   1486s] [NR-eGR] M5 has single uniform track structure
[12/15 12:59:27   1486s] [NR-eGR] M6 has single uniform track structure
[12/15 12:59:27   1486s] (I)      =============== Default via ================
[12/15 12:59:27   1486s] (I)      +---+------------------+-------------------+
[12/15 12:59:27   1486s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/15 12:59:27   1486s] (I)      +---+------------------+-------------------+
[12/15 12:59:27   1486s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/15 12:59:27   1486s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/15 12:59:27   1486s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/15 12:59:27   1486s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/15 12:59:27   1486s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/15 12:59:27   1486s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/15 12:59:27   1486s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/15 12:59:27   1486s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/15 12:59:27   1486s] (I)      +---+------------------+-------------------+
[12/15 12:59:27   1486s] [NR-eGR] Read 17904 PG shapes
[12/15 12:59:27   1486s] [NR-eGR] Read 0 clock shapes
[12/15 12:59:27   1486s] [NR-eGR] Read 0 other shapes
[12/15 12:59:27   1486s] [NR-eGR] #Routing Blockages  : 0
[12/15 12:59:27   1486s] [NR-eGR] #Instance Blockages : 0
[12/15 12:59:27   1486s] [NR-eGR] #PG Blockages       : 17904
[12/15 12:59:27   1486s] [NR-eGR] #Halo Blockages     : 0
[12/15 12:59:27   1486s] [NR-eGR] #Boundary Blockages : 0
[12/15 12:59:27   1486s] [NR-eGR] #Clock Blockages    : 0
[12/15 12:59:27   1486s] [NR-eGR] #Other Blockages    : 0
[12/15 12:59:27   1486s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 12:59:28   1486s] [NR-eGR] Num Prerouted Nets = 358  Num Prerouted Wires = 77294
[12/15 12:59:28   1486s] [NR-eGR] Read 118308 nets ( ignored 358 )
[12/15 12:59:28   1487s] (I)      early_global_route_priority property id does not exist.
[12/15 12:59:28   1487s] (I)      Read Num Blocks=17904  Num Prerouted Wires=77294  Num CS=0
[12/15 12:59:28   1487s] (I)      Layer 1 (V) : #blockages 5112 : #preroutes 38814
[12/15 12:59:28   1487s] (I)      Layer 2 (H) : #blockages 5112 : #preroutes 33744
[12/15 12:59:28   1487s] (I)      Layer 3 (V) : #blockages 5112 : #preroutes 4716
[12/15 12:59:28   1487s] (I)      Layer 4 (H) : #blockages 2568 : #preroutes 20
[12/15 12:59:28   1487s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/15 12:59:28   1487s] (I)      Number of ignored nets                =    358
[12/15 12:59:28   1487s] (I)      Number of connected nets              =      0
[12/15 12:59:28   1487s] (I)      Number of fixed nets                  =    358.  Ignored: Yes
[12/15 12:59:28   1487s] (I)      Number of clock nets                  =    358.  Ignored: No
[12/15 12:59:28   1487s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 12:59:28   1487s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 12:59:28   1487s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 12:59:28   1487s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 12:59:28   1487s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 12:59:28   1487s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/15 12:59:28   1487s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/15 12:59:28   1487s] (I)      Ndr track 0 does not exist
[12/15 12:59:28   1487s] (I)      Ndr track 0 does not exist
[12/15 12:59:28   1487s] (I)      ---------------------Grid Graph Info--------------------
[12/15 12:59:28   1487s] (I)      Routing area        : (0, 0) - (2300000, 2300000)
[12/15 12:59:28   1487s] (I)      Core area           : (300000, 300000) - (2000000, 2000000)
[12/15 12:59:28   1487s] (I)      Site width          :   400  (dbu)
[12/15 12:59:28   1487s] (I)      Row height          :  4000  (dbu)
[12/15 12:59:28   1487s] (I)      GCell row height    :  4000  (dbu)
[12/15 12:59:28   1487s] (I)      GCell width         :  4000  (dbu)
[12/15 12:59:28   1487s] (I)      GCell height        :  4000  (dbu)
[12/15 12:59:28   1487s] (I)      Grid                :   575   575     6
[12/15 12:59:28   1487s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/15 12:59:28   1487s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/15 12:59:28   1487s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/15 12:59:28   1487s] (I)      Default wire width  :   180   200   200   200   200   200
[12/15 12:59:28   1487s] (I)      Default wire space  :   180   200   200   200   200   200
[12/15 12:59:28   1487s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/15 12:59:28   1487s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/15 12:59:28   1487s] (I)      First track coord   :     0   200   200   200   200   200
[12/15 12:59:28   1487s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/15 12:59:28   1487s] (I)      Total num of tracks :     0  5750  5750  5750  5750  5750
[12/15 12:59:28   1487s] (I)      Num of masks        :     1     1     1     1     1     1
[12/15 12:59:28   1487s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/15 12:59:28   1487s] (I)      --------------------------------------------------------
[12/15 12:59:28   1487s] 
[12/15 12:59:28   1487s] [NR-eGR] ============ Routing rule table ============
[12/15 12:59:28   1487s] [NR-eGR] Rule id: 0  Nets: 117950
[12/15 12:59:28   1487s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/15 12:59:28   1487s] (I)                    Layer    2    3    4    5    6 
[12/15 12:59:28   1487s] (I)                    Pitch  400  400  400  400  400 
[12/15 12:59:28   1487s] (I)             #Used tracks    1    1    1    1    1 
[12/15 12:59:28   1487s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 12:59:28   1487s] [NR-eGR] Rule id: 1  Nets: 0
[12/15 12:59:28   1487s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/15 12:59:28   1487s] (I)                    Layer    2    3    4    5    6 
[12/15 12:59:28   1487s] (I)                    Pitch  800  800  800  800  800 
[12/15 12:59:28   1487s] (I)             #Used tracks    2    2    2    2    2 
[12/15 12:59:28   1487s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 12:59:28   1487s] [NR-eGR] ========================================
[12/15 12:59:28   1487s] [NR-eGR] 
[12/15 12:59:28   1487s] (I)      =============== Blocked Tracks ===============
[12/15 12:59:28   1487s] (I)      +-------+---------+----------+---------------+
[12/15 12:59:28   1487s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 12:59:28   1487s] (I)      +-------+---------+----------+---------------+
[12/15 12:59:28   1487s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 12:59:28   1487s] (I)      |     2 | 3306250 |    33654 |         1.02% |
[12/15 12:59:28   1487s] (I)      |     3 | 3306250 |    17040 |         0.52% |
[12/15 12:59:28   1487s] (I)      |     4 | 3306250 |    33654 |         1.02% |
[12/15 12:59:28   1487s] (I)      |     5 | 3306250 |    76554 |         2.32% |
[12/15 12:59:28   1487s] (I)      |     6 | 3306250 |        0 |         0.00% |
[12/15 12:59:28   1487s] (I)      +-------+---------+----------+---------------+
[12/15 12:59:28   1487s] (I)      Finished Import and model ( CPU: 1.17 sec, Real: 1.28 sec, Curr Mem: 3127.75 MB )
[12/15 12:59:28   1487s] (I)      Reset routing kernel
[12/15 12:59:28   1487s] (I)      Started Global Routing ( Curr Mem: 3127.75 MB )
[12/15 12:59:28   1487s] (I)      totalPins=428136  totalGlobalPin=416077 (97.18%)
[12/15 12:59:28   1487s] (I)      total 2D Cap : 16453344 = (6558876 H, 9894468 V)
[12/15 12:59:28   1487s] [NR-eGR] Layer group 1: route 117950 net(s) in layer range [2, 6]
[12/15 12:59:28   1487s] (I)      
[12/15 12:59:28   1487s] (I)      ============  Phase 1a Route ============
[12/15 12:59:29   1488s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/15 12:59:29   1488s] (I)      Usage: 1425568 = (729152 H, 696416 V) = (11.12% H, 7.04% V) = (1.458e+06um H, 1.393e+06um V)
[12/15 12:59:29   1488s] (I)      
[12/15 12:59:29   1488s] (I)      ============  Phase 1b Route ============
[12/15 12:59:29   1488s] (I)      Usage: 1425646 = (729167 H, 696479 V) = (11.12% H, 7.04% V) = (1.458e+06um H, 1.393e+06um V)
[12/15 12:59:29   1488s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.851292e+06um
[12/15 12:59:29   1488s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/15 12:59:29   1488s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/15 12:59:29   1488s] (I)      
[12/15 12:59:29   1488s] (I)      ============  Phase 1c Route ============
[12/15 12:59:29   1488s] (I)      Level2 Grid: 115 x 115
[12/15 12:59:29   1488s] (I)      Usage: 1425646 = (729167 H, 696479 V) = (11.12% H, 7.04% V) = (1.458e+06um H, 1.393e+06um V)
[12/15 12:59:29   1488s] (I)      
[12/15 12:59:29   1488s] (I)      ============  Phase 1d Route ============
[12/15 12:59:30   1489s] (I)      Usage: 1425696 = (729169 H, 696527 V) = (11.12% H, 7.04% V) = (1.458e+06um H, 1.393e+06um V)
[12/15 12:59:30   1489s] (I)      
[12/15 12:59:30   1489s] (I)      ============  Phase 1e Route ============
[12/15 12:59:30   1489s] (I)      Usage: 1425696 = (729169 H, 696527 V) = (11.12% H, 7.04% V) = (1.458e+06um H, 1.393e+06um V)
[12/15 12:59:30   1489s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.851392e+06um
[12/15 12:59:30   1489s] (I)      
[12/15 12:59:30   1489s] (I)      ============  Phase 1l Route ============
[12/15 12:59:30   1489s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/15 12:59:30   1489s] (I)      Layer  2:    3290404    630671        30           0     3300500    ( 0.00%) 
[12/15 12:59:30   1489s] (I)      Layer  3:    3288572    676702        44           0     3300500    ( 0.00%) 
[12/15 12:59:30   1489s] (I)      Layer  4:    3290404    328314         0           0     3300500    ( 0.00%) 
[12/15 12:59:30   1489s] (I)      Layer  5:    3261516    195520       232           0     3300500    ( 0.00%) 
[12/15 12:59:30   1489s] (I)      Layer  6:    3300500     26490         0           0     3300500    ( 0.00%) 
[12/15 12:59:30   1489s] (I)      Total:      16431396   1857697       306           0    16502500    ( 0.00%) 
[12/15 12:59:30   1490s] (I)      
[12/15 12:59:30   1490s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/15 12:59:30   1490s] [NR-eGR]                        OverCon           OverCon            
[12/15 12:59:30   1490s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/15 12:59:30   1490s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/15 12:59:30   1490s] [NR-eGR] ---------------------------------------------------------------
[12/15 12:59:30   1490s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:59:30   1490s] [NR-eGR]      M2 ( 2)        27( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/15 12:59:30   1490s] [NR-eGR]      M3 ( 3)        40( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/15 12:59:30   1490s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:59:30   1490s] [NR-eGR]      M5 ( 5)       139( 0.04%)        15( 0.00%)   ( 0.05%) 
[12/15 12:59:30   1490s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 12:59:30   1490s] [NR-eGR] ---------------------------------------------------------------
[12/15 12:59:30   1490s] [NR-eGR]        Total       206( 0.01%)        15( 0.00%)   ( 0.01%) 
[12/15 12:59:30   1490s] [NR-eGR] 
[12/15 12:59:30   1490s] (I)      Finished Global Routing ( CPU: 2.76 sec, Real: 2.16 sec, Curr Mem: 3193.75 MB )
[12/15 12:59:30   1490s] (I)      total 2D Cap : 16459742 = (6561440 H, 9898302 V)
[12/15 12:59:30   1490s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/15 12:59:31   1490s] (I)      ============= Track Assignment ============
[12/15 12:59:31   1490s] (I)      Started Track Assignment (4T) ( Curr Mem: 3193.75 MB )
[12/15 12:59:31   1490s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/15 12:59:31   1490s] (I)      Run Multi-thread track assignment
[12/15 12:59:31   1492s] (I)      Finished Track Assignment (4T) ( CPU: 2.25 sec, Real: 0.82 sec, Curr Mem: 3197.75 MB )
[12/15 12:59:31   1492s] (I)      Started Export ( Curr Mem: 3197.75 MB )
[12/15 12:59:32   1493s] [NR-eGR]             Length (um)     Vias 
[12/15 12:59:32   1493s] [NR-eGR] ---------------------------------
[12/15 12:59:32   1493s] [NR-eGR]  M1  (1H)             5   459448 
[12/15 12:59:32   1493s] [NR-eGR]  M2  (2V)        926183   668068 
[12/15 12:59:32   1493s] [NR-eGR]  M3  (3H)       1174231    86561 
[12/15 12:59:32   1493s] [NR-eGR]  M4  (4V)        550239    29921 
[12/15 12:59:32   1493s] [NR-eGR]  M5  (5H)        391499     1913 
[12/15 12:59:32   1493s] [NR-eGR]  M6  (6V)         53114        0 
[12/15 12:59:32   1493s] [NR-eGR]  M7  (7H)             0        0 
[12/15 12:59:32   1493s] [NR-eGR]  M8  (8V)             0        0 
[12/15 12:59:32   1493s] [NR-eGR]  M9  (9H)             0        0 
[12/15 12:59:32   1493s] [NR-eGR] ---------------------------------
[12/15 12:59:32   1493s] [NR-eGR]      Total      3095271  1245911 
[12/15 12:59:32   1493s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:59:32   1493s] [NR-eGR] Total half perimeter of net bounding box: 2337979um
[12/15 12:59:32   1493s] [NR-eGR] Total length: 3095271um, number of vias: 1245911
[12/15 12:59:32   1493s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:59:32   1493s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/15 12:59:32   1493s] [NR-eGR] --------------------------------------------------------------------------
[12/15 12:59:33   1495s] (I)      Finished Export ( CPU: 2.48 sec, Real: 1.97 sec, Curr Mem: 3187.23 MB )
[12/15 12:59:33   1495s] Saved RC grid cleaned up.
[12/15 12:59:33   1495s] [NR-eGR] Finished Early Global Route kernel ( CPU: 9.09 sec, Real: 6.68 sec, Curr Mem: 3187.23 MB )
[12/15 12:59:33   1495s] (I)      ======================================== Runtime Summary ========================================
[12/15 12:59:33   1495s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/15 12:59:33   1495s] (I)      -------------------------------------------------------------------------------------------------
[12/15 12:59:33   1495s] (I)       Early Global Route kernel                   100.00%  876.45 sec  883.13 sec  6.68 sec  9.09 sec 
[12/15 12:59:33   1495s] (I)       +-Import and model                           19.16%  876.45 sec  877.73 sec  1.28 sec  1.17 sec 
[12/15 12:59:33   1495s] (I)       | +-Create place DB                          10.41%  876.45 sec  877.14 sec  0.70 sec  0.66 sec 
[12/15 12:59:33   1495s] (I)       | | +-Import place data                      10.41%  876.45 sec  877.14 sec  0.70 sec  0.66 sec 
[12/15 12:59:33   1495s] (I)       | | | +-Read instances and placement          3.26%  876.45 sec  876.67 sec  0.22 sec  0.20 sec 
[12/15 12:59:33   1495s] (I)       | | | +-Read nets                             7.14%  876.67 sec  877.14 sec  0.48 sec  0.46 sec 
[12/15 12:59:33   1495s] (I)       | +-Create route DB                           7.91%  877.14 sec  877.67 sec  0.53 sec  0.46 sec 
[12/15 12:59:33   1495s] (I)       | | +-Import route data (4T)                  7.91%  877.14 sec  877.67 sec  0.53 sec  0.46 sec 
[12/15 12:59:33   1495s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.45%  877.15 sec  877.18 sec  0.03 sec  0.03 sec 
[12/15 12:59:33   1495s] (I)       | | | | +-Read routing blockages              0.00%  877.15 sec  877.15 sec  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)       | | | | +-Read instance blockages             0.41%  877.15 sec  877.18 sec  0.03 sec  0.03 sec 
[12/15 12:59:33   1495s] (I)       | | | | +-Read PG blockages                   0.03%  877.18 sec  877.18 sec  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)       | | | | +-Read clock blockages                0.00%  877.18 sec  877.18 sec  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)       | | | | +-Read other blockages                0.00%  877.18 sec  877.18 sec  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)       | | | | +-Read boundary cut boxes             0.00%  877.18 sec  877.18 sec  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)       | | | +-Read blackboxes                       0.00%  877.18 sec  877.18 sec  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)       | | | +-Read prerouted                        1.83%  877.18 sec  877.30 sec  0.12 sec  0.12 sec 
[12/15 12:59:33   1495s] (I)       | | | +-Read unlegalized nets                 0.46%  877.30 sec  877.33 sec  0.03 sec  0.03 sec 
[12/15 12:59:33   1495s] (I)       | | | +-Read nets                             0.78%  877.33 sec  877.38 sec  0.05 sec  0.05 sec 
[12/15 12:59:33   1495s] (I)       | | | +-Set up via pillars                    0.03%  877.40 sec  877.40 sec  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)       | | | +-Initialize 3D grid graph              0.03%  877.41 sec  877.41 sec  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)       | | | +-Model blockage capacity               3.68%  877.41 sec  877.66 sec  0.25 sec  0.18 sec 
[12/15 12:59:33   1495s] (I)       | | | | +-Initialize 3D capacity              3.59%  877.41 sec  877.65 sec  0.24 sec  0.17 sec 
[12/15 12:59:33   1495s] (I)       | +-Read aux data                             0.00%  877.67 sec  877.67 sec  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)       | +-Others data preparation                   0.20%  877.67 sec  877.68 sec  0.01 sec  0.01 sec 
[12/15 12:59:33   1495s] (I)       | +-Create route kernel                       0.22%  877.68 sec  877.70 sec  0.01 sec  0.01 sec 
[12/15 12:59:33   1495s] (I)       +-Global Routing                             32.28%  877.73 sec  879.88 sec  2.16 sec  2.76 sec 
[12/15 12:59:33   1495s] (I)       | +-Initialization                            0.62%  877.73 sec  877.77 sec  0.04 sec  0.04 sec 
[12/15 12:59:33   1495s] (I)       | +-Net group 1                              30.77%  877.77 sec  879.83 sec  2.06 sec  2.66 sec 
[12/15 12:59:33   1495s] (I)       | | +-Generate topology (4T)                  1.14%  877.77 sec  877.85 sec  0.08 sec  0.16 sec 
[12/15 12:59:33   1495s] (I)       | | +-Phase 1a                               12.15%  877.89 sec  878.71 sec  0.81 sec  1.05 sec 
[12/15 12:59:33   1495s] (I)       | | | +-Pattern routing (4T)                  9.12%  877.89 sec  878.50 sec  0.61 sec  0.85 sec 
[12/15 12:59:33   1495s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.56%  878.50 sec  878.61 sec  0.10 sec  0.10 sec 
[12/15 12:59:33   1495s] (I)       | | | +-Add via demand to 2D                  1.46%  878.61 sec  878.71 sec  0.10 sec  0.10 sec 
[12/15 12:59:33   1495s] (I)       | | +-Phase 1b                                3.89%  878.71 sec  878.97 sec  0.26 sec  0.28 sec 
[12/15 12:59:33   1495s] (I)       | | | +-Monotonic routing (4T)                3.84%  878.71 sec  878.96 sec  0.26 sec  0.28 sec 
[12/15 12:59:33   1495s] (I)       | | +-Phase 1c                                0.70%  878.97 sec  879.01 sec  0.05 sec  0.05 sec 
[12/15 12:59:33   1495s] (I)       | | | +-Two level Routing                     0.70%  878.97 sec  879.01 sec  0.05 sec  0.05 sec 
[12/15 12:59:33   1495s] (I)       | | | | +-Two Level Routing (Regular)         0.47%  878.97 sec  879.00 sec  0.03 sec  0.03 sec 
[12/15 12:59:33   1495s] (I)       | | | | +-Two Level Routing (Strong)          0.16%  879.00 sec  879.01 sec  0.01 sec  0.01 sec 
[12/15 12:59:33   1495s] (I)       | | +-Phase 1d                                3.33%  879.01 sec  879.23 sec  0.22 sec  0.21 sec 
[12/15 12:59:33   1495s] (I)       | | | +-Detoured routing                      3.33%  879.01 sec  879.23 sec  0.22 sec  0.21 sec 
[12/15 12:59:33   1495s] (I)       | | +-Phase 1e                                0.02%  879.23 sec  879.24 sec  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)       | | | +-Route legalization                    0.00%  879.23 sec  879.23 sec  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)       | | +-Phase 1l                                8.88%  879.24 sec  879.83 sec  0.59 sec  0.88 sec 
[12/15 12:59:33   1495s] (I)       | | | +-Layer assignment (4T)                 8.53%  879.26 sec  879.83 sec  0.57 sec  0.86 sec 
[12/15 12:59:33   1495s] (I)       | +-Clean cong LA                             0.00%  879.83 sec  879.83 sec  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)       +-Export 3D cong map                          1.21%  879.88 sec  879.96 sec  0.08 sec  0.08 sec 
[12/15 12:59:33   1495s] (I)       | +-Export 2D cong map                        0.21%  879.95 sec  879.96 sec  0.01 sec  0.01 sec 
[12/15 12:59:33   1495s] (I)       +-Extract Global 3D Wires                     0.49%  880.25 sec  880.29 sec  0.03 sec  0.03 sec 
[12/15 12:59:33   1495s] (I)       +-Track Assignment (4T)                      12.31%  880.29 sec  881.11 sec  0.82 sec  2.25 sec 
[12/15 12:59:33   1495s] (I)       | +-Initialization                            0.12%  880.29 sec  880.30 sec  0.01 sec  0.01 sec 
[12/15 12:59:33   1495s] (I)       | +-Track Assignment Kernel                  12.18%  880.30 sec  881.11 sec  0.81 sec  2.24 sec 
[12/15 12:59:33   1495s] (I)       | +-Free Memory                               0.00%  881.11 sec  881.11 sec  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)       +-Export                                     29.51%  881.11 sec  883.08 sec  1.97 sec  2.48 sec 
[12/15 12:59:33   1495s] (I)       | +-Export DB wires                           8.98%  881.11 sec  881.71 sec  0.60 sec  1.01 sec 
[12/15 12:59:33   1495s] (I)       | | +-Export all nets (4T)                    6.39%  881.16 sec  881.59 sec  0.43 sec  0.75 sec 
[12/15 12:59:33   1495s] (I)       | | +-Set wire vias (4T)                      1.80%  881.59 sec  881.71 sec  0.12 sec  0.21 sec 
[12/15 12:59:33   1495s] (I)       | +-Report wirelength                         5.64%  881.71 sec  882.09 sec  0.38 sec  0.35 sec 
[12/15 12:59:33   1495s] (I)       | +-Update net boxes                          2.28%  882.09 sec  882.24 sec  0.15 sec  0.33 sec 
[12/15 12:59:33   1495s] (I)       | +-Update timing                            12.59%  882.24 sec  883.08 sec  0.84 sec  0.80 sec 
[12/15 12:59:33   1495s] (I)       +-Postprocess design                          0.01%  883.08 sec  883.08 sec  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)      ======================= Summary by functions ========================
[12/15 12:59:33   1495s] (I)       Lv  Step                                      %      Real       CPU 
[12/15 12:59:33   1495s] (I)      ---------------------------------------------------------------------
[12/15 12:59:33   1495s] (I)        0  Early Global Route kernel           100.00%  6.68 sec  9.09 sec 
[12/15 12:59:33   1495s] (I)        1  Global Routing                       32.28%  2.16 sec  2.76 sec 
[12/15 12:59:33   1495s] (I)        1  Export                               29.51%  1.97 sec  2.48 sec 
[12/15 12:59:33   1495s] (I)        1  Import and model                     19.16%  1.28 sec  1.17 sec 
[12/15 12:59:33   1495s] (I)        1  Track Assignment (4T)                12.31%  0.82 sec  2.25 sec 
[12/15 12:59:33   1495s] (I)        1  Export 3D cong map                    1.21%  0.08 sec  0.08 sec 
[12/15 12:59:33   1495s] (I)        1  Extract Global 3D Wires               0.49%  0.03 sec  0.03 sec 
[12/15 12:59:33   1495s] (I)        1  Postprocess design                    0.01%  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)        2  Net group 1                          30.77%  2.06 sec  2.66 sec 
[12/15 12:59:33   1495s] (I)        2  Update timing                        12.59%  0.84 sec  0.80 sec 
[12/15 12:59:33   1495s] (I)        2  Track Assignment Kernel              12.18%  0.81 sec  2.24 sec 
[12/15 12:59:33   1495s] (I)        2  Create place DB                      10.41%  0.70 sec  0.66 sec 
[12/15 12:59:33   1495s] (I)        2  Export DB wires                       8.98%  0.60 sec  1.01 sec 
[12/15 12:59:33   1495s] (I)        2  Create route DB                       7.91%  0.53 sec  0.46 sec 
[12/15 12:59:33   1495s] (I)        2  Report wirelength                     5.64%  0.38 sec  0.35 sec 
[12/15 12:59:33   1495s] (I)        2  Update net boxes                      2.28%  0.15 sec  0.33 sec 
[12/15 12:59:33   1495s] (I)        2  Initialization                        0.74%  0.05 sec  0.05 sec 
[12/15 12:59:33   1495s] (I)        2  Create route kernel                   0.22%  0.01 sec  0.01 sec 
[12/15 12:59:33   1495s] (I)        2  Export 2D cong map                    0.21%  0.01 sec  0.01 sec 
[12/15 12:59:33   1495s] (I)        2  Others data preparation               0.20%  0.01 sec  0.01 sec 
[12/15 12:59:33   1495s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)        3  Phase 1a                             12.15%  0.81 sec  1.05 sec 
[12/15 12:59:33   1495s] (I)        3  Import place data                    10.41%  0.70 sec  0.66 sec 
[12/15 12:59:33   1495s] (I)        3  Phase 1l                              8.88%  0.59 sec  0.88 sec 
[12/15 12:59:33   1495s] (I)        3  Import route data (4T)                7.91%  0.53 sec  0.46 sec 
[12/15 12:59:33   1495s] (I)        3  Export all nets (4T)                  6.39%  0.43 sec  0.75 sec 
[12/15 12:59:33   1495s] (I)        3  Phase 1b                              3.89%  0.26 sec  0.28 sec 
[12/15 12:59:33   1495s] (I)        3  Phase 1d                              3.33%  0.22 sec  0.21 sec 
[12/15 12:59:33   1495s] (I)        3  Set wire vias (4T)                    1.80%  0.12 sec  0.21 sec 
[12/15 12:59:33   1495s] (I)        3  Generate topology (4T)                1.14%  0.08 sec  0.16 sec 
[12/15 12:59:33   1495s] (I)        3  Phase 1c                              0.70%  0.05 sec  0.05 sec 
[12/15 12:59:33   1495s] (I)        3  Phase 1e                              0.02%  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)        4  Pattern routing (4T)                  9.12%  0.61 sec  0.85 sec 
[12/15 12:59:33   1495s] (I)        4  Layer assignment (4T)                 8.53%  0.57 sec  0.86 sec 
[12/15 12:59:33   1495s] (I)        4  Read nets                             7.92%  0.53 sec  0.51 sec 
[12/15 12:59:33   1495s] (I)        4  Monotonic routing (4T)                3.84%  0.26 sec  0.28 sec 
[12/15 12:59:33   1495s] (I)        4  Model blockage capacity               3.68%  0.25 sec  0.18 sec 
[12/15 12:59:33   1495s] (I)        4  Detoured routing                      3.33%  0.22 sec  0.21 sec 
[12/15 12:59:33   1495s] (I)        4  Read instances and placement          3.26%  0.22 sec  0.20 sec 
[12/15 12:59:33   1495s] (I)        4  Read prerouted                        1.83%  0.12 sec  0.12 sec 
[12/15 12:59:33   1495s] (I)        4  Pattern Routing Avoiding Blockages    1.56%  0.10 sec  0.10 sec 
[12/15 12:59:33   1495s] (I)        4  Add via demand to 2D                  1.46%  0.10 sec  0.10 sec 
[12/15 12:59:33   1495s] (I)        4  Two level Routing                     0.70%  0.05 sec  0.05 sec 
[12/15 12:59:33   1495s] (I)        4  Read unlegalized nets                 0.46%  0.03 sec  0.03 sec 
[12/15 12:59:33   1495s] (I)        4  Read blockages ( Layer 2-6 )          0.45%  0.03 sec  0.03 sec 
[12/15 12:59:33   1495s] (I)        4  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)        5  Initialize 3D capacity                3.59%  0.24 sec  0.17 sec 
[12/15 12:59:33   1495s] (I)        5  Two Level Routing (Regular)           0.47%  0.03 sec  0.03 sec 
[12/15 12:59:33   1495s] (I)        5  Read instance blockages               0.41%  0.03 sec  0.03 sec 
[12/15 12:59:33   1495s] (I)        5  Two Level Routing (Strong)            0.16%  0.01 sec  0.01 sec 
[12/15 12:59:33   1495s] (I)        5  Read PG blockages                     0.03%  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/15 12:59:33   1495s] Extraction called for design 'toplevel_498' of instances=128284 and nets=121942 using extraction engine 'preRoute' .
[12/15 12:59:33   1495s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/15 12:59:33   1495s] Type 'man IMPEXT-3530' for more detail.
[12/15 12:59:33   1495s] PreRoute RC Extraction called for design toplevel_498.
[12/15 12:59:33   1495s] RC Extraction called in multi-corner(1) mode.
[12/15 12:59:33   1495s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/15 12:59:33   1495s] Type 'man IMPEXT-6197' for more detail.
[12/15 12:59:33   1495s] RCMode: PreRoute
[12/15 12:59:33   1495s]       RC Corner Indexes            0   
[12/15 12:59:33   1495s] Capacitance Scaling Factor   : 1.00000 
[12/15 12:59:33   1495s] Resistance Scaling Factor    : 1.00000 
[12/15 12:59:33   1495s] Clock Cap. Scaling Factor    : 1.00000 
[12/15 12:59:33   1495s] Clock Res. Scaling Factor    : 1.00000 
[12/15 12:59:33   1495s] Shrink Factor                : 1.00000
[12/15 12:59:33   1495s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/15 12:59:34   1495s] LayerId::1 widthSet size::1
[12/15 12:59:34   1495s] LayerId::2 widthSet size::1
[12/15 12:59:34   1495s] LayerId::3 widthSet size::1
[12/15 12:59:34   1495s] LayerId::4 widthSet size::1
[12/15 12:59:34   1495s] LayerId::5 widthSet size::1
[12/15 12:59:34   1495s] LayerId::6 widthSet size::1
[12/15 12:59:34   1495s] LayerId::7 widthSet size::1
[12/15 12:59:34   1495s] LayerId::8 widthSet size::1
[12/15 12:59:34   1495s] LayerId::9 widthSet size::1
[12/15 12:59:34   1495s] Updating RC grid for preRoute extraction ...
[12/15 12:59:34   1495s] eee: pegSigSF::1.070000
[12/15 12:59:34   1495s] Initializing multi-corner resistance tables ...
[12/15 12:59:34   1495s] eee: l::1 avDens::0.105353 usedTrk::19932.750000 availTrk::189200.000000 sigTrk::19932.750000
[12/15 12:59:34   1495s] eee: l::2 avDens::0.248573 usedTrk::46309.129716 availTrk::186300.000000 sigTrk::46309.129716
[12/15 12:59:34   1495s] eee: l::3 avDens::0.310479 usedTrk::58711.573969 availTrk::189100.000000 sigTrk::58711.573969
[12/15 12:59:34   1495s] eee: l::4 avDens::0.146887 usedTrk::27511.956749 availTrk::187300.000000 sigTrk::27511.956749
[12/15 12:59:34   1495s] eee: l::5 avDens::0.111182 usedTrk::19601.335004 availTrk::176300.000000 sigTrk::19601.335004
[12/15 12:59:34   1495s] eee: l::6 avDens::0.031653 usedTrk::2655.699998 availTrk::83900.000000 sigTrk::2655.699998
[12/15 12:59:34   1495s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:59:34   1495s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:59:34   1495s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 12:59:34   1495s] {RT default_rc_corner 0 6 6 0}
[12/15 12:59:34   1495s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274620 ; uaWl: 1.000000 ; uaWlH: 0.321207 ; aWlH: 0.000000 ; Pmax: 0.849900 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/15 12:59:35   1496s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:02.0  MEM: 3187.227M)
[12/15 12:59:40   1500s] Compute RC Scale Done ...
[12/15 12:59:40   1500s] OPERPROF: Starting HotSpotCal at level 1, MEM:3187.2M, EPOCH TIME: 1671130780.584423
[12/15 12:59:40   1500s] [hotspot] +------------+---------------+---------------+
[12/15 12:59:40   1500s] [hotspot] |            |   max hotspot | total hotspot |
[12/15 12:59:40   1500s] [hotspot] +------------+---------------+---------------+
[12/15 12:59:40   1501s] [hotspot] | normalized |          0.00 |          0.00 |
[12/15 12:59:40   1501s] [hotspot] +------------+---------------+---------------+
[12/15 12:59:40   1501s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/15 12:59:40   1501s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/15 12:59:40   1501s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.029, REAL:0.055, MEM:3187.2M, EPOCH TIME: 1671130780.639256
[12/15 12:59:40   1501s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 4 -resetVeryShortNets -rescheduleForAdherence  
[12/15 12:59:40   1501s] Begin: GigaOpt Route Type Constraints Refinement
[12/15 12:59:40   1501s] *** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:25:01.0/0:19:06.4 (1.3), mem = 3187.2M
[12/15 12:59:40   1501s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.602034.15
[12/15 12:59:40   1501s] ### Creating RouteCongInterface, started
[12/15 12:59:41   1501s] 
[12/15 12:59:41   1501s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/15 12:59:41   1501s] 
[12/15 12:59:41   1501s] #optDebug: {0, 1.000}
[12/15 12:59:41   1501s] ### Creating RouteCongInterface, finished
[12/15 12:59:41   1501s] Updated routing constraints on 0 nets.
[12/15 12:59:41   1501s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.602034.15
[12/15 12:59:41   1501s] Bottom Preferred Layer:
[12/15 12:59:41   1501s] +-----------+------------+----------+
[12/15 12:59:41   1501s] |   Layer   |    CLK     |   Rule   |
[12/15 12:59:41   1501s] +-----------+------------+----------+
[12/15 12:59:41   1501s] | M3 (z=3)  |        358 | default  |
[12/15 12:59:41   1501s] +-----------+------------+----------+
[12/15 12:59:41   1501s] Via Pillar Rule:
[12/15 12:59:41   1501s]     None
[12/15 12:59:41   1501s] *** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.7/0:00:00.8 (1.0), totSession cpu/real = 0:25:01.7/0:19:07.2 (1.3), mem = 3187.2M
[12/15 12:59:41   1501s] 
[12/15 12:59:41   1501s] =============================================================================================
[12/15 12:59:41   1501s]  Step TAT Report for CongRefineRouteType #4                                     21.10-p004_1
[12/15 12:59:41   1501s] =============================================================================================
[12/15 12:59:41   1501s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 12:59:41   1501s] ---------------------------------------------------------------------------------------------
[12/15 12:59:41   1501s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (  78.5 % )     0:00:00.6 /  0:00:00.6    1.0
[12/15 12:59:41   1501s] [ MISC                   ]          0:00:00.2  (  21.5 % )     0:00:00.2 /  0:00:00.2    0.9
[12/15 12:59:41   1501s] ---------------------------------------------------------------------------------------------
[12/15 12:59:41   1501s]  CongRefineRouteType #4 TOTAL       0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.7    1.0
[12/15 12:59:41   1501s] ---------------------------------------------------------------------------------------------
[12/15 12:59:41   1501s] 
[12/15 12:59:41   1501s] End: GigaOpt Route Type Constraints Refinement
[12/15 12:59:41   1501s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/15 12:59:41   1502s] #################################################################################
[12/15 12:59:41   1502s] # Design Stage: PreRoute
[12/15 12:59:41   1502s] # Design Name: toplevel_498
[12/15 12:59:41   1502s] # Design Mode: 90nm
[12/15 12:59:41   1502s] # Analysis Mode: MMMC Non-OCV 
[12/15 12:59:41   1502s] # Parasitics Mode: No SPEF/RCDB 
[12/15 12:59:41   1502s] # Signoff Settings: SI Off 
[12/15 12:59:41   1502s] #################################################################################
[12/15 12:59:44   1506s] Topological Sorting (REAL = 0:00:00.0, MEM = 3185.2M, InitMEM = 3185.2M)
[12/15 12:59:45   1508s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/15 12:59:45   1508s] Calculate delays in BcWc mode...
[12/15 12:59:45   1508s] Start delay calculation (fullDC) (4 T). (MEM=3185.23)
[12/15 12:59:47   1509s] End AAE Lib Interpolated Model. (MEM=3197.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 12:59:59   1532s] Total number of fetched objects 118379
[12/15 12:59:59   1533s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/15 12:59:59   1533s] End delay calculation. (MEM=3242.06 CPU=0:00:20.6 REAL=0:00:11.0)
[12/15 12:59:59   1533s] End delay calculation (fullDC). (MEM=3242.06 CPU=0:00:25.1 REAL=0:00:14.0)
[12/15 12:59:59   1533s] *** CDM Built up (cpu=0:00:31.3  real=0:00:18.0  mem= 3242.1M) ***
[12/15 13:00:02   1536s] Begin: GigaOpt postEco DRV Optimization
[12/15 13:00:02   1536s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 4 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[12/15 13:00:02   1536s] *** DrvOpt #7 [begin] : totSession cpu/real = 0:25:36.6/0:19:27.8 (1.3), mem = 3273.1M
[12/15 13:00:02   1536s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/15 13:00:02   1536s] Info: 358 nets with fixed/cover wires excluded.
[12/15 13:00:02   1537s] Info: 358 clock nets excluded from IPO operation.
[12/15 13:00:02   1537s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.602034.16
[12/15 13:00:02   1537s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/15 13:00:02   1537s] ### Creating PhyDesignMc. totSessionCpu=0:25:37 mem=3273.1M
[12/15 13:00:02   1537s] OPERPROF: Starting DPlace-Init at level 1, MEM:3273.1M, EPOCH TIME: 1671130802.616097
[12/15 13:00:02   1537s] z: 2, totalTracks: 1
[12/15 13:00:02   1537s] z: 4, totalTracks: 1
[12/15 13:00:02   1537s] z: 6, totalTracks: 1
[12/15 13:00:02   1537s] z: 8, totalTracks: 1
[12/15 13:00:02   1537s] All LLGs are deleted
[12/15 13:00:02   1537s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3273.1M, EPOCH TIME: 1671130802.692817
[12/15 13:00:02   1537s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3273.1M, EPOCH TIME: 1671130802.693689
[12/15 13:00:02   1537s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3273.1M, EPOCH TIME: 1671130802.751396
[12/15 13:00:02   1537s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3273.1M, EPOCH TIME: 1671130802.755949
[12/15 13:00:02   1537s] Core basic site is TSMC65ADV10TSITE
[12/15 13:00:02   1537s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3273.1M, EPOCH TIME: 1671130802.767984
[12/15 13:00:02   1537s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.010, MEM:3274.1M, EPOCH TIME: 1671130802.777983
[12/15 13:00:02   1537s] Fast DP-INIT is on for default
[12/15 13:00:02   1537s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.061, REAL:0.083, MEM:3274.1M, EPOCH TIME: 1671130802.839331
[12/15 13:00:02   1537s] 
[12/15 13:00:02   1537s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:00:02   1537s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.122, REAL:0.195, MEM:3274.1M, EPOCH TIME: 1671130802.946725
[12/15 13:00:02   1537s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3274.1MB).
[12/15 13:00:02   1537s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.266, REAL:0.374, MEM:3274.1M, EPOCH TIME: 1671130802.990444
[12/15 13:00:03   1538s] TotalInstCnt at PhyDesignMc Initialization: 115,109
[12/15 13:00:03   1538s] ### Creating PhyDesignMc, finished. totSessionCpu=0:25:39 mem=3274.1M
[12/15 13:00:03   1538s] ### Creating RouteCongInterface, started
[12/15 13:00:04   1539s] 
[12/15 13:00:04   1539s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/15 13:00:04   1539s] 
[12/15 13:00:04   1539s] #optDebug: {0, 1.000}
[12/15 13:00:04   1539s] ### Creating RouteCongInterface, finished
[12/15 13:00:04   1539s] ### Creating LA Mngr. totSessionCpu=0:25:39 mem=3274.1M
[12/15 13:00:04   1539s] ### Creating LA Mngr, finished. totSessionCpu=0:25:39 mem=3274.1M
[12/15 13:00:08   1544s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3367.5M, EPOCH TIME: 1671130808.817975
[12/15 13:00:08   1544s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.004, MEM:3367.5M, EPOCH TIME: 1671130808.821651
[12/15 13:00:11   1547s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 13:00:11   1547s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/15 13:00:11   1547s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 13:00:11   1547s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/15 13:00:11   1547s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 13:00:11   1547s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/15 13:00:12   1548s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/15 13:00:12   1548s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 13:00:12   1548s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.11|     0.00|       0|       0|       0| 73.90%|          |         |
[12/15 13:00:12   1548s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/15 13:00:12   1548s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/15 13:00:12   1548s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 13:00:12   1548s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.11|     0.00|       0|       0|       0| 73.90%| 0:00:00.0|  3383.5M|
[12/15 13:00:12   1548s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 13:00:12   1548s] 
[12/15 13:00:12   1548s] *** Finish DRV Fixing (cpu=0:00:03.8 real=0:00:04.0 mem=3383.5M) ***
[12/15 13:00:12   1548s] 
[12/15 13:00:12   1548s] Total-nets :: 118308, Stn-nets :: 2, ratio :: 0.0016905 %
[12/15 13:00:12   1548s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3272.6M, EPOCH TIME: 1671130812.589464
[12/15 13:00:12   1548s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.038, REAL:0.059, MEM:3040.6M, EPOCH TIME: 1671130812.648177
[12/15 13:00:12   1548s] TotalInstCnt at PhyDesignMc Destruction: 115,109
[12/15 13:00:12   1548s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.602034.16
[12/15 13:00:12   1548s] *** DrvOpt #7 [finish] : cpu/real = 0:00:11.7/0:00:10.6 (1.1), totSession cpu/real = 0:25:48.3/0:19:38.4 (1.3), mem = 3040.6M
[12/15 13:00:12   1548s] 
[12/15 13:00:12   1548s] =============================================================================================
[12/15 13:00:12   1548s]  Step TAT Report for DrvOpt #7                                                  21.10-p004_1
[12/15 13:00:12   1548s] =============================================================================================
[12/15 13:00:12   1548s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 13:00:12   1548s] ---------------------------------------------------------------------------------------------
[12/15 13:00:12   1548s] [ SlackTraversorInit     ]      1   0:00:02.4  (  22.3 % )     0:00:02.4 /  0:00:02.3    1.0
[12/15 13:00:12   1548s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:00:12   1548s] [ PlacerInterfaceInit    ]      1   0:00:01.3  (  12.1 % )     0:00:01.3 /  0:00:01.5    1.2
[12/15 13:00:12   1548s] [ RouteCongInterfaceInit ]      1   0:00:00.8  (   7.8 % )     0:00:00.8 /  0:00:00.6    0.7
[12/15 13:00:12   1548s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:00:12   1548s] [ DrvFindVioNets         ]      2   0:00:00.7  (   6.2 % )     0:00:00.7 /  0:00:00.9    1.4
[12/15 13:00:12   1548s] [ DrvComputeSummary      ]      2   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    0.8
[12/15 13:00:12   1548s] [ MISC                   ]          0:00:05.3  (  49.7 % )     0:00:05.3 /  0:00:06.3    1.2
[12/15 13:00:12   1548s] ---------------------------------------------------------------------------------------------
[12/15 13:00:12   1548s]  DrvOpt #7 TOTAL                    0:00:10.6  ( 100.0 % )     0:00:10.6 /  0:00:11.7    1.1
[12/15 13:00:12   1548s] ---------------------------------------------------------------------------------------------
[12/15 13:00:12   1548s] 
[12/15 13:00:12   1548s] End: GigaOpt postEco DRV Optimization
[12/15 13:00:12   1548s] **INFO: Flow update: Design timing is met.
[12/15 13:00:12   1548s] Running refinePlace -preserveRouting true -hardFence false
[12/15 13:00:12   1548s] Enhanced MH flow has been turned off for floorplan mode.
[12/15 13:00:12   1548s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3040.6M, EPOCH TIME: 1671130812.686594
[12/15 13:00:12   1548s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3040.6M, EPOCH TIME: 1671130812.686652
[12/15 13:00:12   1548s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3040.6M, EPOCH TIME: 1671130812.686699
[12/15 13:00:12   1548s] z: 2, totalTracks: 1
[12/15 13:00:12   1548s] z: 4, totalTracks: 1
[12/15 13:00:12   1548s] z: 6, totalTracks: 1
[12/15 13:00:12   1548s] z: 8, totalTracks: 1
[12/15 13:00:12   1548s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3040.6M, EPOCH TIME: 1671130812.798604
[12/15 13:00:12   1548s] 
[12/15 13:00:12   1548s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:00:12   1548s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.137, REAL:0.176, MEM:3040.6M, EPOCH TIME: 1671130812.974142
[12/15 13:00:13   1548s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3040.6MB).
[12/15 13:00:13   1548s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.276, REAL:0.356, MEM:3040.6M, EPOCH TIME: 1671130813.042369
[12/15 13:00:13   1548s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.276, REAL:0.356, MEM:3040.6M, EPOCH TIME: 1671130813.042405
[12/15 13:00:13   1548s] TDRefine: refinePlace mode is spiral
[12/15 13:00:13   1548s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.602034.13
[12/15 13:00:13   1548s] OPERPROF:   Starting RefinePlace at level 2, MEM:3040.6M, EPOCH TIME: 1671130813.042468
[12/15 13:00:13   1548s] *** Starting refinePlace (0:25:49 mem=3040.6M) ***
[12/15 13:00:13   1548s] Total net bbox length = 2.338e+06 (1.199e+06 1.139e+06) (ext = 4.144e+03)
[12/15 13:00:13   1548s] 
[12/15 13:00:13   1548s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:00:13   1548s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/15 13:00:13   1548s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/15 13:00:13   1548s] Type 'man IMPSP-5140' for more detail.
[12/15 13:00:13   1548s] **WARN: (IMPSP-315):	Found 128284 instances insts with no PG Term connections.
[12/15 13:00:13   1548s] Type 'man IMPSP-315' for more detail.
[12/15 13:00:13   1548s] (I)      Default power domain name = toplevel_498
[12/15 13:00:13   1548s] .Default power domain name = toplevel_498
[12/15 13:00:13   1548s] .
[12/15 13:00:13   1548s] Starting Small incrNP...
[12/15 13:00:13   1548s] User Input Parameters:
[12/15 13:00:13   1548s] - Congestion Driven    : Off
[12/15 13:00:13   1548s] - Timing Driven        : Off
[12/15 13:00:13   1548s] - Area-Violation Based : Off
[12/15 13:00:13   1548s] - Start Rollback Level : -5
[12/15 13:00:13   1548s] - Legalized            : On
[12/15 13:00:13   1548s] - Window Based         : Off
[12/15 13:00:13   1548s] - eDen incr mode       : Off
[12/15 13:00:13   1548s] - Small incr mode      : On
[12/15 13:00:13   1548s] 
[12/15 13:00:13   1548s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3040.6M, EPOCH TIME: 1671130813.364655
[12/15 13:00:13   1548s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.063, REAL:0.097, MEM:3040.6M, EPOCH TIME: 1671130813.461873
[12/15 13:00:13   1548s] default core: bins with density > 0.750 = 45.75 % ( 846 / 1849 )
[12/15 13:00:13   1548s] Density distribution unevenness ratio = 3.930%
[12/15 13:00:13   1548s] cost 0.946000, thresh 1.000000
[12/15 13:00:13   1548s] Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=3040.6M)
[12/15 13:00:13   1548s] End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
[12/15 13:00:13   1548s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3040.6M, EPOCH TIME: 1671130813.462188
[12/15 13:00:13   1548s] Starting refinePlace ...
[12/15 13:00:13   1548s] Default power domain name = toplevel_498
[12/15 13:00:13   1548s] .One DDP V2 for no tweak run.
[12/15 13:00:13   1549s] Default power domain name = toplevel_498
[12/15 13:00:13   1549s] .  Spread Effort: high, pre-route mode, useDDP on.
[12/15 13:00:13   1549s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=3072.1MB) @(0:25:49 - 0:25:49).
[12/15 13:00:13   1549s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 13:00:13   1549s] wireLenOptFixPriorityInst 30605 inst fixed
[12/15 13:00:14   1549s] 
[12/15 13:00:14   1549s] Running Spiral MT with 4 threads  fetchWidth=441 
[12/15 13:00:16   1552s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/15 13:00:16   1552s] [CPU] RefinePlace/Spiral (cpu=0:00:00.6, real=0:00:01.0)
[12/15 13:00:16   1552s] [CPU] RefinePlace/Commit (cpu=0:00:01.5, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:01.0), MTComit(cpu=0:00:01.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/15 13:00:16   1552s] [CPU] RefinePlace/Legalization (cpu=0:00:02.7, real=0:00:03.0, mem=3073.6MB) @(0:25:49 - 0:25:52).
[12/15 13:00:16   1552s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 13:00:16   1552s] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 3073.6MB
[12/15 13:00:16   1552s] Statistics of distance of Instance movement in refine placement:
[12/15 13:00:16   1552s]   maximum (X+Y) =         0.00 um
[12/15 13:00:16   1552s]   mean    (X+Y) =         0.00 um
[12/15 13:00:16   1552s] Summary Report:
[12/15 13:00:16   1552s] Instances move: 0 (out of 114752 movable)
[12/15 13:00:16   1552s] Instances flipped: 0
[12/15 13:00:16   1552s] Mean displacement: 0.00 um
[12/15 13:00:16   1552s] Max displacement: 0.00 um 
[12/15 13:00:16   1552s] Total instances moved : 0
[12/15 13:00:16   1552s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.226, REAL:3.342, MEM:3073.6M, EPOCH TIME: 1671130816.803750
[12/15 13:00:16   1552s] Total net bbox length = 2.338e+06 (1.199e+06 1.139e+06) (ext = 4.144e+03)
[12/15 13:00:16   1552s] Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 3073.6MB
[12/15 13:00:16   1552s] [CPU] RefinePlace/total (cpu=0:00:03.5, real=0:00:03.0, mem=3073.6MB) @(0:25:49 - 0:25:52).
[12/15 13:00:16   1552s] *** Finished refinePlace (0:25:52 mem=3073.6M) ***
[12/15 13:00:16   1552s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.602034.13
[12/15 13:00:16   1552s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.624, REAL:3.862, MEM:3073.6M, EPOCH TIME: 1671130816.904156
[12/15 13:00:16   1552s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3073.6M, EPOCH TIME: 1671130816.904193
[12/15 13:00:16   1552s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.024, REAL:0.048, MEM:3046.6M, EPOCH TIME: 1671130816.952354
[12/15 13:00:16   1552s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.924, REAL:4.266, MEM:3046.6M, EPOCH TIME: 1671130816.952474
[12/15 13:00:16   1552s] **INFO: Flow update: Design timing is met.
[12/15 13:00:17   1552s] **INFO: Flow update: Design timing is met.
[12/15 13:00:17   1552s] OPERPROF: Starting checkPlace at level 1, MEM:3046.6M, EPOCH TIME: 1671130817.149016
[12/15 13:00:17   1552s] z: 2, totalTracks: 1
[12/15 13:00:17   1552s] z: 4, totalTracks: 1
[12/15 13:00:17   1552s] z: 6, totalTracks: 1
[12/15 13:00:17   1552s] z: 8, totalTracks: 1
[12/15 13:00:17   1552s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3046.6M, EPOCH TIME: 1671130817.211275
[12/15 13:00:17   1552s] 
[12/15 13:00:17   1552s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:00:17   1552s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.157, REAL:0.167, MEM:3046.6M, EPOCH TIME: 1671130817.377963
[12/15 13:00:17   1552s] Begin checking placement ... (start mem=3046.6M, init mem=3046.6M)
[12/15 13:00:17   1552s] 
[12/15 13:00:17   1552s] Running CheckPlace using 4 threads!...
[12/15 13:00:18   1554s] 
[12/15 13:00:18   1554s] ...checkPlace MT is done!
[12/15 13:00:18   1554s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3046.6M, EPOCH TIME: 1671130818.702454
[12/15 13:00:18   1554s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.059, REAL:0.074, MEM:3046.6M, EPOCH TIME: 1671130818.775974
[12/15 13:00:18   1554s] *info: Placed = 128284         (Fixed = 13532)
[12/15 13:00:18   1554s] *info: Unplaced = 0           
[12/15 13:00:18   1554s] Placement Density:73.90%(522630/707200)
[12/15 13:00:18   1554s] Placement Density (including fixed std cells):74.45%(537930/722500)
[12/15 13:00:18   1554s] All LLGs are deleted
[12/15 13:00:18   1554s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3046.6M, EPOCH TIME: 1671130818.826813
[12/15 13:00:18   1554s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.045, REAL:0.061, MEM:3046.6M, EPOCH TIME: 1671130818.887812
[12/15 13:00:18   1554s] Finished checkPlace (total: cpu=0:00:02.5, real=0:00:01.0; vio checks: cpu=0:00:02.2, real=0:00:01.0; mem=3046.6M)
[12/15 13:00:18   1554s] OPERPROF: Finished checkPlace at level 1, CPU:2.490, REAL:1.743, MEM:3046.6M, EPOCH TIME: 1671130818.891528
[12/15 13:00:18   1554s] #optDebug: fT-D <X 1 0 0 0>
[12/15 13:00:18   1554s] Register exp ratio and priority group on 0 nets on 118308 nets : 
[12/15 13:00:20   1556s] 
[12/15 13:00:20   1556s] Active setup views:
[12/15 13:00:20   1556s]  slowView
[12/15 13:00:20   1556s]   Dominating endpoints: 0
[12/15 13:00:20   1556s]   Dominating TNS: -0.000
[12/15 13:00:20   1556s] 
[12/15 13:00:21   1556s] Extraction called for design 'toplevel_498' of instances=128284 and nets=121942 using extraction engine 'preRoute' .
[12/15 13:00:21   1556s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/15 13:00:21   1556s] Type 'man IMPEXT-3530' for more detail.
[12/15 13:00:21   1556s] PreRoute RC Extraction called for design toplevel_498.
[12/15 13:00:21   1556s] RC Extraction called in multi-corner(1) mode.
[12/15 13:00:21   1556s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/15 13:00:21   1556s] Type 'man IMPEXT-6197' for more detail.
[12/15 13:00:21   1556s] RCMode: PreRoute
[12/15 13:00:21   1556s]       RC Corner Indexes            0   
[12/15 13:00:21   1556s] Capacitance Scaling Factor   : 1.00000 
[12/15 13:00:21   1556s] Resistance Scaling Factor    : 1.00000 
[12/15 13:00:21   1556s] Clock Cap. Scaling Factor    : 1.00000 
[12/15 13:00:21   1556s] Clock Res. Scaling Factor    : 1.00000 
[12/15 13:00:21   1556s] Shrink Factor                : 1.00000
[12/15 13:00:21   1556s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/15 13:00:22   1557s] LayerId::1 widthSet size::1
[12/15 13:00:22   1557s] LayerId::2 widthSet size::1
[12/15 13:00:22   1557s] LayerId::3 widthSet size::1
[12/15 13:00:22   1557s] LayerId::4 widthSet size::1
[12/15 13:00:22   1557s] LayerId::5 widthSet size::1
[12/15 13:00:22   1557s] LayerId::6 widthSet size::1
[12/15 13:00:22   1557s] LayerId::7 widthSet size::1
[12/15 13:00:22   1557s] LayerId::8 widthSet size::1
[12/15 13:00:22   1557s] LayerId::9 widthSet size::1
[12/15 13:00:22   1557s] Updating RC grid for preRoute extraction ...
[12/15 13:00:22   1557s] eee: pegSigSF::1.070000
[12/15 13:00:22   1557s] Initializing multi-corner resistance tables ...
[12/15 13:00:22   1557s] eee: l::1 avDens::0.105353 usedTrk::19932.750000 availTrk::189200.000000 sigTrk::19932.750000
[12/15 13:00:22   1557s] eee: l::2 avDens::0.248573 usedTrk::46309.129716 availTrk::186300.000000 sigTrk::46309.129716
[12/15 13:00:22   1557s] eee: l::3 avDens::0.310479 usedTrk::58711.573969 availTrk::189100.000000 sigTrk::58711.573969
[12/15 13:00:22   1557s] eee: l::4 avDens::0.146887 usedTrk::27511.956749 availTrk::187300.000000 sigTrk::27511.956749
[12/15 13:00:22   1557s] eee: l::5 avDens::0.111182 usedTrk::19601.335004 availTrk::176300.000000 sigTrk::19601.335004
[12/15 13:00:22   1557s] eee: l::6 avDens::0.031653 usedTrk::2655.699998 availTrk::83900.000000 sigTrk::2655.699998
[12/15 13:00:22   1557s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:00:22   1557s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:00:22   1557s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:00:22   1557s] {RT default_rc_corner 0 6 6 0}
[12/15 13:00:22   1557s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274620 ; uaWl: 1.000000 ; uaWlH: 0.321207 ; aWlH: 0.000000 ; Pmax: 0.849900 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/15 13:00:23   1558s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:02.0  MEM: 3132.961M)
[12/15 13:00:23   1558s] Starting delay calculation for Setup views
[12/15 13:00:23   1558s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/15 13:00:23   1558s] #################################################################################
[12/15 13:00:23   1558s] # Design Stage: PreRoute
[12/15 13:00:23   1558s] # Design Name: toplevel_498
[12/15 13:00:23   1558s] # Design Mode: 90nm
[12/15 13:00:23   1558s] # Analysis Mode: MMMC Non-OCV 
[12/15 13:00:23   1558s] # Parasitics Mode: No SPEF/RCDB 
[12/15 13:00:23   1558s] # Signoff Settings: SI Off 
[12/15 13:00:23   1558s] #################################################################################
[12/15 13:00:26   1562s] Topological Sorting (REAL = 0:00:01.0, MEM = 3131.0M, InitMEM = 3131.0M)
[12/15 13:00:27   1564s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/15 13:00:27   1564s] Calculate delays in BcWc mode...
[12/15 13:00:27   1564s] Start delay calculation (fullDC) (4 T). (MEM=3130.96)
[12/15 13:00:28   1565s] End AAE Lib Interpolated Model. (MEM=3143.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:00:41   1589s] Total number of fetched objects 118379
[12/15 13:00:42   1589s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:01.0)
[12/15 13:00:42   1589s] End delay calculation. (MEM=3193.79 CPU=0:00:20.6 REAL=0:00:12.0)
[12/15 13:00:42   1589s] End delay calculation (fullDC). (MEM=3193.79 CPU=0:00:25.1 REAL=0:00:15.0)
[12/15 13:00:42   1589s] *** CDM Built up (cpu=0:00:31.2  real=0:00:19.0  mem= 3193.8M) ***
[12/15 13:00:44   1593s] *** Done Building Timing Graph (cpu=0:00:34.9 real=0:00:21.0 totSessionCpu=0:26:33 mem=3224.8M)
[12/15 13:00:45   1594s] Reported timing to dir ./timingReports
[12/15 13:00:45   1594s] **optDesign ... cpu = 0:03:04, real = 0:02:29, mem = 2646.9M, totSessionCpu=0:26:35 **
[12/15 13:00:45   1594s] All LLGs are deleted
[12/15 13:00:45   1594s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3053.8M, EPOCH TIME: 1671130845.262941
[12/15 13:00:45   1594s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3053.8M, EPOCH TIME: 1671130845.263874
[12/15 13:00:45   1594s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3053.8M, EPOCH TIME: 1671130845.313132
[12/15 13:00:45   1594s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3053.8M, EPOCH TIME: 1671130845.317860
[12/15 13:00:45   1594s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3053.8M, EPOCH TIME: 1671130845.325733
[12/15 13:00:45   1594s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.039, MEM:3054.8M, EPOCH TIME: 1671130845.364919
[12/15 13:00:45   1594s] Fast DP-INIT is on for default
[12/15 13:00:45   1594s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.065, REAL:0.093, MEM:3054.8M, EPOCH TIME: 1671130845.411325
[12/15 13:00:45   1594s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.128, REAL:0.159, MEM:3054.8M, EPOCH TIME: 1671130845.472028
[12/15 13:01:03   1611s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |  CLOCK  |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.111  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|  31992  |  31992  |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.901%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:03:21, real = 0:02:47, mem = 2658.7M, totSessionCpu=0:26:52 **
[12/15 13:01:03   1611s] 
[12/15 13:01:03   1611s] TimeStamp Deleting Cell Server Begin ...
[12/15 13:01:03   1611s] Deleting Lib Analyzer.
[12/15 13:01:03   1611s] 
[12/15 13:01:03   1611s] TimeStamp Deleting Cell Server End ...
[12/15 13:01:03   1611s] *** Finished optDesign ***
[12/15 13:01:03   1611s] 
[12/15 13:01:03   1611s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:48 real=  0:03:10)
[12/15 13:01:03   1611s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:09.8 real=0:00:10.3)
[12/15 13:01:03   1611s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:26.5 real=0:00:23.0)
[12/15 13:01:03   1611s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:50.7 real=0:00:35.7)
[12/15 13:01:03   1611s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/15 13:01:03   1611s] Info: pop threads available for lower-level modules during optimization.
[12/15 13:01:03   1612s] Info: Destroy the CCOpt slew target map.
[12/15 13:01:03   1612s] clean pInstBBox. size 0
[12/15 13:01:03   1612s] All LLGs are deleted
[12/15 13:01:03   1612s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3054.1M, EPOCH TIME: 1671130863.207350
[12/15 13:01:03   1612s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.004, REAL:0.004, MEM:3054.1M, EPOCH TIME: 1671130863.210915
[12/15 13:01:03   1612s] *** optDesign #2 [finish] : cpu/real = 0:03:21.0/0:02:46.3 (1.2), totSession cpu/real = 0:26:52.0/0:20:29.0 (1.3), mem = 3054.1M
[12/15 13:01:03   1612s] 
[12/15 13:01:03   1612s] =============================================================================================
[12/15 13:01:03   1612s]  Final TAT Report for optDesign #2                                              21.10-p004_1
[12/15 13:01:03   1612s] =============================================================================================
[12/15 13:01:03   1612s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 13:01:03   1612s] ---------------------------------------------------------------------------------------------
[12/15 13:01:03   1612s] [ InitOpt                ]      1   0:00:05.0  (   3.0 % )     0:00:12.4 /  0:00:13.5    1.1
[12/15 13:01:03   1612s] [ GlobalOpt              ]      1   0:00:09.7  (   5.8 % )     0:00:09.7 /  0:00:09.4    1.0
[12/15 13:01:03   1612s] [ DrvOpt                 ]      2   0:00:16.1  (   9.7 % )     0:00:16.1 /  0:00:18.4    1.1
[12/15 13:01:03   1612s] [ AreaOpt                ]      1   0:00:14.8  (   8.9 % )     0:00:20.5 /  0:00:23.8    1.2
[12/15 13:01:03   1612s] [ ViewPruning            ]      8   0:00:01.6  (   1.0 % )     0:00:01.6 /  0:00:01.3    0.8
[12/15 13:01:03   1612s] [ OptSummaryReport       ]      2   0:00:00.7  (   0.4 % )     0:00:25.2 /  0:00:26.3    1.0
[12/15 13:01:03   1612s] [ DrvReport              ]      2   0:00:07.3  (   4.4 % )     0:00:07.3 /  0:00:06.7    0.9
[12/15 13:01:03   1612s] [ CongRefineRouteType    ]      2   0:00:03.3  (   2.0 % )     0:00:03.3 /  0:00:03.3    1.0
[12/15 13:01:03   1612s] [ SlackTraversorInit     ]      4   0:00:04.0  (   2.4 % )     0:00:04.0 /  0:00:03.5    0.9
[12/15 13:01:03   1612s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[12/15 13:01:03   1612s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:01:03   1612s] [ PlacerInterfaceInit    ]      1   0:00:01.1  (   0.7 % )     0:00:01.1 /  0:00:01.5    1.3
[12/15 13:01:03   1612s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:01:03   1612s] [ ReportTranViolation    ]      2   0:00:02.0  (   1.2 % )     0:00:02.0 /  0:00:01.7    0.9
[12/15 13:01:03   1612s] [ ReportCapViolation     ]      2   0:00:01.3  (   0.8 % )     0:00:01.3 /  0:00:01.6    1.2
[12/15 13:01:03   1612s] [ ReportFanoutViolation  ]      2   0:00:01.3  (   0.8 % )     0:00:01.3 /  0:00:01.2    0.9
[12/15 13:01:03   1612s] [ CheckPlace             ]      1   0:00:01.7  (   1.0 % )     0:00:01.7 /  0:00:02.5    1.4
[12/15 13:01:03   1612s] [ RefinePlace            ]      2   0:00:10.0  (   6.0 % )     0:00:10.0 /  0:00:09.8    1.0
[12/15 13:01:03   1612s] [ EarlyGlobalRoute       ]      1   0:00:06.7  (   4.0 % )     0:00:06.7 /  0:00:09.1    1.4
[12/15 13:01:03   1612s] [ ExtractRC              ]      2   0:00:02.9  (   1.8 % )     0:00:02.9 /  0:00:02.6    0.9
[12/15 13:01:03   1612s] [ TimingUpdate           ]      4   0:00:12.4  (   7.5 % )     0:00:31.7 /  0:00:47.0    1.5
[12/15 13:01:03   1612s] [ FullDelayCalc          ]      2   0:00:33.0  (  19.8 % )     0:00:33.0 /  0:00:56.8    1.7
[12/15 13:01:03   1612s] [ TimingReport           ]      2   0:00:00.8  (   0.5 % )     0:00:00.8 /  0:00:01.3    1.6
[12/15 13:01:03   1612s] [ GenerateReports        ]      1   0:00:06.0  (   3.6 % )     0:00:06.0 /  0:00:05.6    0.9
[12/15 13:01:03   1612s] [ MISC                   ]          0:00:24.6  (  14.8 % )     0:00:24.6 /  0:00:26.3    1.1
[12/15 13:01:03   1612s] ---------------------------------------------------------------------------------------------
[12/15 13:01:03   1612s]  optDesign #2 TOTAL                 0:02:46.3  ( 100.0 % )     0:02:46.3 /  0:03:21.0    1.2
[12/15 13:01:03   1612s] ---------------------------------------------------------------------------------------------
[12/15 13:01:03   1612s] 
[12/15 13:01:03   1612s] <CMD> optDesign -postCTS -drv
[12/15 13:01:03   1612s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2606.3M, totSessionCpu=0:26:52 **
[12/15 13:01:03   1612s] **INFO: User settings:
[12/15 13:01:03   1612s] setDesignMode -topRoutingLayer               M6
[12/15 13:01:03   1612s] setExtractRCMode -engine                     preRoute
[12/15 13:01:03   1612s] setUsefulSkewMode -ecoRoute                  false
[12/15 13:01:03   1612s] setDelayCalMode -enable_high_fanout          true
[12/15 13:01:03   1612s] setDelayCalMode -engine                      aae
[12/15 13:01:03   1612s] setDelayCalMode -ignoreNetLoad               false
[12/15 13:01:03   1612s] setDelayCalMode -socv_accuracy_mode          low
[12/15 13:01:03   1612s] setOptMode -activeSetupViews                 { slowView }
[12/15 13:01:03   1612s] setOptMode -allEndPoints                     true
[12/15 13:01:03   1612s] setOptMode -autoSetupViews                   { slowView}
[12/15 13:01:03   1612s] setOptMode -autoTDGRSetupViews               { slowView}
[12/15 13:01:03   1612s] setOptMode -drcMargin                        0
[12/15 13:01:03   1612s] setOptMode -effort                           high
[12/15 13:01:03   1612s] setOptMode -fixDrc                           true
[12/15 13:01:03   1612s] setOptMode -fixFanoutLoad                    true
[12/15 13:01:03   1612s] setOptMode -fixHoldAllowSetupTnsDegrade      false
[12/15 13:01:03   1612s] setOptMode -leakagePowerEffort               none
[12/15 13:01:03   1612s] setOptMode -preserveAllSequential            false
[12/15 13:01:03   1612s] setOptMode -preserveAssertions               false
[12/15 13:01:03   1612s] setOptMode -setupTargetSlack                 0
[12/15 13:01:03   1612s] setPlaceMode -place_design_floorplan_mode    true
[12/15 13:01:03   1612s] setPlaceMode -place_global_clock_gate_aware  false
[12/15 13:01:03   1612s] setPlaceMode -place_global_cong_effort       high
[12/15 13:01:03   1612s] setPlaceMode -place_global_place_io_pins     false
[12/15 13:01:03   1612s] setPlaceMode -timingDriven                   true
[12/15 13:01:03   1612s] setAnalysisMode -analysisType                bcwc
[12/15 13:01:03   1612s] setAnalysisMode -checkType                   setup
[12/15 13:01:03   1612s] setAnalysisMode -clkSrcPath                  true
[12/15 13:01:03   1612s] setAnalysisMode -clockPropagation            sdcControl
[12/15 13:01:03   1612s] setRouteMode -earlyGlobalMaxRouteLayer       6
[12/15 13:01:03   1612s] setRouteMode -earlyGlobalMinRouteLayer       2
[12/15 13:01:03   1612s] 
[12/15 13:01:03   1612s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[12/15 13:01:03   1612s] 
[12/15 13:01:03   1612s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 13:01:03   1612s] Summary for sequential cells identification: 
[12/15 13:01:03   1612s]   Identified SBFF number: 148
[12/15 13:01:03   1612s]   Identified MBFF number: 0
[12/15 13:01:03   1612s]   Identified SB Latch number: 0
[12/15 13:01:03   1612s]   Identified MB Latch number: 0
[12/15 13:01:03   1612s]   Not identified SBFF number: 0
[12/15 13:01:03   1612s]   Not identified MBFF number: 0
[12/15 13:01:03   1612s]   Not identified SB Latch number: 0
[12/15 13:01:03   1612s]   Not identified MB Latch number: 0
[12/15 13:01:03   1612s]   Number of sequential cells which are not FFs: 106
[12/15 13:01:03   1612s]  Visiting view : slowView
[12/15 13:01:03   1612s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 13:01:03   1612s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 13:01:03   1612s]  Visiting view : fastView
[12/15 13:01:03   1612s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 13:01:03   1612s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 13:01:03   1612s] TLC MultiMap info (StdDelay):
[12/15 13:01:03   1612s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 13:01:03   1612s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 13:01:03   1612s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 13:01:03   1612s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 13:01:03   1612s]  Setting StdDelay to: 15.6ps
[12/15 13:01:03   1612s] 
[12/15 13:01:03   1612s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 13:01:03   1612s] info: unfix 1 clock instance placement location
[12/15 13:01:03   1612s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/15 13:01:03   1612s] Need call spDPlaceInit before registerPrioInstLoc.
[12/15 13:01:03   1612s] [EEQ-INFO] #EEQ #Cell
[12/15 13:01:03   1612s] [EEQ-INFO] 1    868
[12/15 13:01:03   1612s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/15 13:01:03   1612s] *** optDesign #3 [begin] : totSession cpu/real = 0:26:52.3/0:20:29.3 (1.3), mem = 3009.1M
[12/15 13:01:03   1612s] *** InitOpt #4 [begin] : totSession cpu/real = 0:26:52.3/0:20:29.3 (1.3), mem = 3009.1M
[12/15 13:01:03   1612s] GigaOpt running with 4 threads.
[12/15 13:01:03   1612s] Info: 4 threads available for lower-level modules during optimization.
[12/15 13:01:03   1612s] OPERPROF: Starting DPlace-Init at level 1, MEM:3009.1M, EPOCH TIME: 1671130863.651131
[12/15 13:01:03   1612s] z: 2, totalTracks: 1
[12/15 13:01:03   1612s] z: 4, totalTracks: 1
[12/15 13:01:03   1612s] z: 6, totalTracks: 1
[12/15 13:01:03   1612s] z: 8, totalTracks: 1
[12/15 13:01:03   1612s] #spOpts: VtWidth mergeVia=F 
[12/15 13:01:03   1612s] All LLGs are deleted
[12/15 13:01:03   1612s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3009.1M, EPOCH TIME: 1671130863.726975
[12/15 13:01:03   1612s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3009.1M, EPOCH TIME: 1671130863.727818
[12/15 13:01:03   1612s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3009.1M, EPOCH TIME: 1671130863.776021
[12/15 13:01:03   1612s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3009.1M, EPOCH TIME: 1671130863.780523
[12/15 13:01:03   1612s] Core basic site is TSMC65ADV10TSITE
[12/15 13:01:03   1612s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3009.1M, EPOCH TIME: 1671130863.788499
[12/15 13:01:03   1612s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.006, MEM:3017.9M, EPOCH TIME: 1671130863.794765
[12/15 13:01:03   1612s] Fast DP-INIT is on for default
[12/15 13:01:03   1612s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.062, REAL:0.076, MEM:3010.6M, EPOCH TIME: 1671130863.856974
[12/15 13:01:03   1612s] 
[12/15 13:01:03   1612s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:01:03   1612s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.123, REAL:0.139, MEM:3010.6M, EPOCH TIME: 1671130863.915319
[12/15 13:01:03   1612s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3010.6MB).
[12/15 13:01:03   1612s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.343, MEM:3010.6M, EPOCH TIME: 1671130863.994331
[12/15 13:01:03   1612s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3010.6M, EPOCH TIME: 1671130863.994693
[12/15 13:01:04   1612s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.022, REAL:0.022, MEM:3006.6M, EPOCH TIME: 1671130864.017147
[12/15 13:01:04   1612s] 
[12/15 13:01:04   1612s] Creating Lib Analyzer ...
[12/15 13:01:04   1612s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/15 13:01:04   1612s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/15 13:01:04   1612s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/15 13:01:04   1612s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/15 13:01:04   1612s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/15 13:01:04   1612s] 
[12/15 13:01:04   1612s] {RT default_rc_corner 0 6 6 0}
[12/15 13:01:06   1615s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:55 mem=3012.6M
[12/15 13:01:06   1615s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:55 mem=3012.6M
[12/15 13:01:06   1615s] Creating Lib Analyzer, finished. 
[12/15 13:01:06   1615s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2602.8M, totSessionCpu=0:26:55 **
[12/15 13:01:06   1615s] *** optDesign -postCTS ***
[12/15 13:01:06   1615s] DRC Margin: user margin 0.0; extra margin 0.2
[12/15 13:01:06   1615s] Hold Target Slack: user slack 0
[12/15 13:01:06   1615s] Setup Target Slack: user slack 0; extra slack 0.0
[12/15 13:01:06   1615s] setUsefulSkewMode -ecoRoute false
[12/15 13:01:07   1615s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3012.6M, EPOCH TIME: 1671130867.241190
[12/15 13:01:07   1615s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.093, MEM:3012.6M, EPOCH TIME: 1671130867.334017
[12/15 13:01:07   1615s] 
[12/15 13:01:07   1615s] TimeStamp Deleting Cell Server Begin ...
[12/15 13:01:07   1615s] Deleting Lib Analyzer.
[12/15 13:01:07   1615s] 
[12/15 13:01:07   1615s] TimeStamp Deleting Cell Server End ...
[12/15 13:01:07   1615s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/15 13:01:07   1615s] 
[12/15 13:01:07   1615s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 13:01:07   1615s] Summary for sequential cells identification: 
[12/15 13:01:07   1615s]   Identified SBFF number: 148
[12/15 13:01:07   1615s]   Identified MBFF number: 0
[12/15 13:01:07   1615s]   Identified SB Latch number: 0
[12/15 13:01:07   1615s]   Identified MB Latch number: 0
[12/15 13:01:07   1615s]   Not identified SBFF number: 0
[12/15 13:01:07   1615s]   Not identified MBFF number: 0
[12/15 13:01:07   1615s]   Not identified SB Latch number: 0
[12/15 13:01:07   1615s]   Not identified MB Latch number: 0
[12/15 13:01:07   1615s]   Number of sequential cells which are not FFs: 106
[12/15 13:01:07   1615s]  Visiting view : slowView
[12/15 13:01:07   1615s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 13:01:07   1615s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 13:01:07   1615s]  Visiting view : fastView
[12/15 13:01:07   1615s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 13:01:07   1615s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 13:01:07   1615s] TLC MultiMap info (StdDelay):
[12/15 13:01:07   1615s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 13:01:07   1615s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 13:01:07   1615s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 13:01:07   1615s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 13:01:07   1615s]  Setting StdDelay to: 15.6ps
[12/15 13:01:07   1615s] 
[12/15 13:01:07   1615s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 13:01:07   1615s] 
[12/15 13:01:07   1615s] TimeStamp Deleting Cell Server Begin ...
[12/15 13:01:07   1615s] 
[12/15 13:01:07   1615s] TimeStamp Deleting Cell Server End ...
[12/15 13:01:07   1616s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3012.6M, EPOCH TIME: 1671130867.787825
[12/15 13:01:07   1616s] All LLGs are deleted
[12/15 13:01:07   1616s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3012.6M, EPOCH TIME: 1671130867.787955
[12/15 13:01:07   1616s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:3012.6M, EPOCH TIME: 1671130867.791219
[12/15 13:01:07   1616s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.006, REAL:0.006, MEM:3006.6M, EPOCH TIME: 1671130867.794142
[12/15 13:01:07   1616s] Start to check current routing status for nets...
[12/15 13:01:08   1616s] All nets are already routed correctly.
[12/15 13:01:08   1616s] End to check current routing status for nets (mem=3006.6M)
[12/15 13:01:08   1617s] All LLGs are deleted
[12/15 13:01:08   1617s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3006.6M, EPOCH TIME: 1671130868.819825
[12/15 13:01:08   1617s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3006.6M, EPOCH TIME: 1671130868.820677
[12/15 13:01:08   1617s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3006.6M, EPOCH TIME: 1671130868.881839
[12/15 13:01:08   1617s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3006.6M, EPOCH TIME: 1671130868.886583
[12/15 13:01:08   1617s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3006.6M, EPOCH TIME: 1671130868.894918
[12/15 13:01:08   1617s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.015, MEM:3006.6M, EPOCH TIME: 1671130868.909762
[12/15 13:01:08   1617s] Fast DP-INIT is on for default
[12/15 13:01:08   1617s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.062, REAL:0.069, MEM:3006.6M, EPOCH TIME: 1671130868.955937
[12/15 13:01:09   1617s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.123, REAL:0.132, MEM:3006.6M, EPOCH TIME: 1671130869.013845
[12/15 13:01:14   1625s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.111  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  31992  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.901%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:11, mem = 2611.3M, totSessionCpu=0:27:06 **
[12/15 13:01:14   1625s] *** InitOpt #4 [finish] : cpu/real = 0:00:13.5/0:00:11.4 (1.2), totSession cpu/real = 0:27:05.8/0:20:40.7 (1.3), mem = 3004.9M
[12/15 13:01:14   1625s] 
[12/15 13:01:14   1625s] =============================================================================================
[12/15 13:01:14   1625s]  Step TAT Report for InitOpt #4                                                 21.10-p004_1
[12/15 13:01:14   1625s] =============================================================================================
[12/15 13:01:14   1625s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 13:01:14   1625s] ---------------------------------------------------------------------------------------------
[12/15 13:01:14   1625s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:01:14   1625s] [ OptSummaryReport       ]      1   0:00:00.4  (   3.7 % )     0:00:06.2 /  0:00:08.8    1.4
[12/15 13:01:14   1625s] [ DrvReport              ]      1   0:00:01.6  (  13.7 % )     0:00:01.6 /  0:00:02.1    1.3
[12/15 13:01:14   1625s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/15 13:01:14   1625s] [ LibAnalyzerInit        ]      1   0:00:02.6  (  23.2 % )     0:00:02.6 /  0:00:02.4    0.9
[12/15 13:01:14   1625s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:01:14   1625s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:01:14   1625s] [ TimingUpdate           ]      1   0:00:04.0  (  35.1 % )     0:00:04.0 /  0:00:05.9    1.5
[12/15 13:01:14   1625s] [ TimingReport           ]      1   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.4    1.6
[12/15 13:01:14   1625s] [ MISC                   ]          0:00:02.5  (  21.8 % )     0:00:02.5 /  0:00:02.3    0.9
[12/15 13:01:14   1625s] ---------------------------------------------------------------------------------------------
[12/15 13:01:14   1625s]  InitOpt #4 TOTAL                   0:00:11.4  ( 100.0 % )     0:00:11.4 /  0:00:13.5    1.2
[12/15 13:01:14   1625s] ---------------------------------------------------------------------------------------------
[12/15 13:01:14   1625s] 
[12/15 13:01:14   1625s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/15 13:01:14   1625s] ### Creating PhyDesignMc. totSessionCpu=0:27:06 mem=3004.9M
[12/15 13:01:14   1625s] OPERPROF: Starting DPlace-Init at level 1, MEM:3004.9M, EPOCH TIME: 1671130874.899452
[12/15 13:01:14   1625s] z: 2, totalTracks: 1
[12/15 13:01:14   1625s] z: 4, totalTracks: 1
[12/15 13:01:14   1625s] z: 6, totalTracks: 1
[12/15 13:01:14   1625s] z: 8, totalTracks: 1
[12/15 13:01:14   1625s] #spOpts: VtWidth mergeVia=F 
[12/15 13:01:15   1625s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3004.9M, EPOCH TIME: 1671130875.049962
[12/15 13:01:15   1625s] 
[12/15 13:01:15   1625s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:01:15   1625s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.181, MEM:3004.9M, EPOCH TIME: 1671130875.230535
[12/15 13:01:15   1626s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3004.9MB).
[12/15 13:01:15   1626s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.231, REAL:0.363, MEM:3004.9M, EPOCH TIME: 1671130875.262559
[12/15 13:01:15   1626s] TotalInstCnt at PhyDesignMc Initialization: 115,109
[12/15 13:01:15   1626s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:06 mem=3004.9M
[12/15 13:01:15   1626s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3004.9M, EPOCH TIME: 1671130875.824994
[12/15 13:01:15   1626s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.024, REAL:0.024, MEM:3004.9M, EPOCH TIME: 1671130875.849171
[12/15 13:01:15   1626s] TotalInstCnt at PhyDesignMc Destruction: 115,109
[12/15 13:01:15   1626s] *** Starting optimizing excluded clock nets MEM= 3004.9M) ***
[12/15 13:01:15   1626s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3004.9M) ***
[12/15 13:01:15   1626s] *** Starting optimizing excluded clock nets MEM= 3004.9M) ***
[12/15 13:01:15   1626s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3004.9M) ***
[12/15 13:01:16   1626s] Info: Done creating the CCOpt slew target map.
[12/15 13:01:22   1632s] Reported timing to dir ./timingReports
[12/15 13:01:22   1632s] **optDesign ... cpu = 0:00:21, real = 0:00:19, mem = 2577.1M, totSessionCpu=0:27:13 **
[12/15 13:01:22   1632s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3006.3M, EPOCH TIME: 1671130882.169320
[12/15 13:01:22   1632s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.096, REAL:0.107, MEM:3006.3M, EPOCH TIME: 1671130882.276762
[12/15 13:01:39   1649s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |  CLOCK  |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.111  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|  31992  |  31992  |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.901%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:38, real = 0:00:36, mem = 2605.3M, totSessionCpu=0:27:30 **
[12/15 13:01:39   1649s] *** Finished optDesign ***
[12/15 13:01:39   1649s] 
[12/15 13:01:39   1649s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:37.2 real=0:00:35.0)
[12/15 13:01:39   1649s] Info: pop threads available for lower-level modules during optimization.
[12/15 13:01:39   1650s] Info: Destroy the CCOpt slew target map.
[12/15 13:01:39   1650s] clean pInstBBox. size 0
[12/15 13:01:39   1650s] All LLGs are deleted
[12/15 13:01:39   1650s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3005.7M, EPOCH TIME: 1671130899.171118
[12/15 13:01:39   1650s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.005, MEM:3005.7M, EPOCH TIME: 1671130899.175798
[12/15 13:01:39   1650s] *** optDesign #3 [finish] : cpu/real = 0:00:37.7/0:00:35.6 (1.1), totSession cpu/real = 0:27:30.0/0:21:04.9 (1.3), mem = 3005.7M
[12/15 13:01:39   1650s] 
[12/15 13:01:39   1650s] =============================================================================================
[12/15 13:01:39   1650s]  Final TAT Report for optDesign #3                                              21.10-p004_1
[12/15 13:01:39   1650s] =============================================================================================
[12/15 13:01:39   1650s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 13:01:39   1650s] ---------------------------------------------------------------------------------------------
[12/15 13:01:39   1650s] [ InitOpt                ]      1   0:00:05.1  (  14.4 % )     0:00:11.4 /  0:00:13.5    1.2
[12/15 13:01:39   1650s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:01:39   1650s] [ OptSummaryReport       ]      2   0:00:00.7  (   2.0 % )     0:00:23.2 /  0:00:26.2    1.1
[12/15 13:01:39   1650s] [ DrvReport              ]      2   0:00:06.7  (  18.7 % )     0:00:06.7 /  0:00:06.6    1.0
[12/15 13:01:39   1650s] [ SlackTraversorInit     ]      1   0:00:03.0  (   8.5 % )     0:00:03.0 /  0:00:03.3    1.1
[12/15 13:01:39   1650s] [ ReportTranViolation    ]      1   0:00:01.0  (   2.8 % )     0:00:01.0 /  0:00:00.9    0.9
[12/15 13:01:39   1650s] [ ReportCapViolation     ]      1   0:00:00.6  (   1.8 % )     0:00:00.6 /  0:00:00.8    1.2
[12/15 13:01:39   1650s] [ ReportFanoutViolation  ]      1   0:00:00.7  (   1.9 % )     0:00:00.7 /  0:00:00.6    0.9
[12/15 13:01:39   1650s] [ TimingUpdate           ]      3   0:00:08.9  (  24.9 % )     0:00:08.9 /  0:00:12.0    1.4
[12/15 13:01:39   1650s] [ TimingReport           ]      2   0:00:00.8  (   2.3 % )     0:00:00.8 /  0:00:01.3    1.5
[12/15 13:01:39   1650s] [ GenerateReports        ]      1   0:00:06.2  (  17.5 % )     0:00:06.2 /  0:00:05.8    0.9
[12/15 13:01:39   1650s] [ MISC                   ]          0:00:01.9  (   5.2 % )     0:00:01.9 /  0:00:01.2    0.6
[12/15 13:01:39   1650s] ---------------------------------------------------------------------------------------------
[12/15 13:01:39   1650s]  optDesign #3 TOTAL                 0:00:35.6  ( 100.0 % )     0:00:35.6 /  0:00:37.7    1.1
[12/15 13:01:39   1650s] ---------------------------------------------------------------------------------------------
[12/15 13:01:39   1650s] 
[12/15 13:01:39   1650s] <CMD> reset_path_group -name CLOCK
[12/15 13:01:39   1650s] <CMD> optDesign -postCTS -hold
[12/15 13:01:39   1650s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2604.8M, totSessionCpu=0:27:30 **
[12/15 13:01:39   1650s] **INFO: User settings:
[12/15 13:01:39   1650s] setDesignMode -topRoutingLayer               M6
[12/15 13:01:39   1650s] setExtractRCMode -engine                     preRoute
[12/15 13:01:39   1650s] setUsefulSkewMode -ecoRoute                  false
[12/15 13:01:39   1650s] setDelayCalMode -enable_high_fanout          true
[12/15 13:01:39   1650s] setDelayCalMode -engine                      aae
[12/15 13:01:39   1650s] setDelayCalMode -ignoreNetLoad               false
[12/15 13:01:39   1650s] setDelayCalMode -socv_accuracy_mode          low
[12/15 13:01:39   1650s] setOptMode -activeSetupViews                 { slowView }
[12/15 13:01:39   1650s] setOptMode -allEndPoints                     true
[12/15 13:01:39   1650s] setOptMode -autoSetupViews                   { slowView}
[12/15 13:01:39   1650s] setOptMode -autoTDGRSetupViews               { slowView}
[12/15 13:01:39   1650s] setOptMode -drcMargin                        0
[12/15 13:01:39   1650s] setOptMode -effort                           high
[12/15 13:01:39   1650s] setOptMode -fixDrc                           true
[12/15 13:01:39   1650s] setOptMode -fixFanoutLoad                    true
[12/15 13:01:39   1650s] setOptMode -fixHoldAllowSetupTnsDegrade      false
[12/15 13:01:39   1650s] setOptMode -leakagePowerEffort               none
[12/15 13:01:39   1650s] setOptMode -preserveAllSequential            false
[12/15 13:01:39   1650s] setOptMode -preserveAssertions               false
[12/15 13:01:39   1650s] setOptMode -setupTargetSlack                 0
[12/15 13:01:39   1650s] setPlaceMode -place_design_floorplan_mode    true
[12/15 13:01:39   1650s] setPlaceMode -place_global_clock_gate_aware  false
[12/15 13:01:39   1650s] setPlaceMode -place_global_cong_effort       high
[12/15 13:01:39   1650s] setPlaceMode -place_global_place_io_pins     false
[12/15 13:01:39   1650s] setPlaceMode -timingDriven                   true
[12/15 13:01:39   1650s] setAnalysisMode -analysisType                bcwc
[12/15 13:01:39   1650s] setAnalysisMode -checkType                   setup
[12/15 13:01:39   1650s] setAnalysisMode -clkSrcPath                  true
[12/15 13:01:39   1650s] setAnalysisMode -clockPropagation            sdcControl
[12/15 13:01:39   1650s] setRouteMode -earlyGlobalMaxRouteLayer       6
[12/15 13:01:39   1650s] setRouteMode -earlyGlobalMinRouteLayer       2
[12/15 13:01:39   1650s] 
[12/15 13:01:39   1650s] GigaOpt running with 4 threads.
[12/15 13:01:39   1650s] Info: 4 threads available for lower-level modules during optimization.
[12/15 13:01:39   1650s] 
[12/15 13:01:39   1650s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 13:01:39   1650s] Summary for sequential cells identification: 
[12/15 13:01:39   1650s]   Identified SBFF number: 148
[12/15 13:01:39   1650s]   Identified MBFF number: 0
[12/15 13:01:39   1650s]   Identified SB Latch number: 0
[12/15 13:01:39   1650s]   Identified MB Latch number: 0
[12/15 13:01:39   1650s]   Not identified SBFF number: 0
[12/15 13:01:39   1650s]   Not identified MBFF number: 0
[12/15 13:01:39   1650s]   Not identified SB Latch number: 0
[12/15 13:01:39   1650s]   Not identified MB Latch number: 0
[12/15 13:01:39   1650s]   Number of sequential cells which are not FFs: 106
[12/15 13:01:39   1650s]  Visiting view : slowView
[12/15 13:01:39   1650s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 13:01:39   1650s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 13:01:39   1650s]  Visiting view : fastView
[12/15 13:01:39   1650s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 13:01:39   1650s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 13:01:39   1650s] TLC MultiMap info (StdDelay):
[12/15 13:01:39   1650s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 13:01:39   1650s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 13:01:39   1650s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 13:01:39   1650s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 13:01:39   1650s]  Setting StdDelay to: 15.6ps
[12/15 13:01:39   1650s] 
[12/15 13:01:39   1650s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 13:01:39   1650s] info: unfix 1 clock instance placement location
[12/15 13:01:39   1650s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/15 13:01:39   1650s] Need call spDPlaceInit before registerPrioInstLoc.
[12/15 13:01:39   1650s] [EEQ-INFO] #EEQ #Cell
[12/15 13:01:39   1650s] [EEQ-INFO] 1    868
[12/15 13:01:39   1650s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/15 13:01:39   1650s] *** optDesign #4 [begin] : totSession cpu/real = 0:27:30.4/0:21:05.4 (1.3), mem = 3009.7M
[12/15 13:01:39   1650s] *** InitOpt #5 [begin] : totSession cpu/real = 0:27:30.4/0:21:05.4 (1.3), mem = 3009.7M
[12/15 13:01:39   1650s] OPERPROF: Starting DPlace-Init at level 1, MEM:3009.7M, EPOCH TIME: 1671130899.762714
[12/15 13:01:39   1650s] z: 2, totalTracks: 1
[12/15 13:01:39   1650s] z: 4, totalTracks: 1
[12/15 13:01:39   1650s] z: 6, totalTracks: 1
[12/15 13:01:39   1650s] z: 8, totalTracks: 1
[12/15 13:01:39   1650s] #spOpts: VtWidth mergeVia=F 
[12/15 13:01:39   1650s] All LLGs are deleted
[12/15 13:01:39   1650s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3009.7M, EPOCH TIME: 1671130899.830947
[12/15 13:01:39   1650s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3009.7M, EPOCH TIME: 1671130899.831817
[12/15 13:01:39   1650s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3009.7M, EPOCH TIME: 1671130899.877772
[12/15 13:01:39   1650s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3009.7M, EPOCH TIME: 1671130899.882441
[12/15 13:01:39   1650s] Core basic site is TSMC65ADV10TSITE
[12/15 13:01:39   1650s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3009.7M, EPOCH TIME: 1671130899.890644
[12/15 13:01:39   1650s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.013, MEM:3018.4M, EPOCH TIME: 1671130899.903651
[12/15 13:01:39   1650s] Fast DP-INIT is on for default
[12/15 13:01:39   1650s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.064, REAL:0.058, MEM:3011.2M, EPOCH TIME: 1671130899.940496
[12/15 13:01:39   1650s] 
[12/15 13:01:39   1650s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:01:39   1650s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.124, REAL:0.118, MEM:3011.2M, EPOCH TIME: 1671130899.996056
[12/15 13:01:40   1650s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3011.2MB).
[12/15 13:01:40   1650s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.311, REAL:0.317, MEM:3011.2M, EPOCH TIME: 1671130900.079460
[12/15 13:01:40   1650s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3011.2M, EPOCH TIME: 1671130900.079820
[12/15 13:01:40   1650s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.029, MEM:3007.2M, EPOCH TIME: 1671130900.108977
[12/15 13:01:40   1650s] 
[12/15 13:01:40   1650s] Creating Lib Analyzer ...
[12/15 13:01:40   1650s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/15 13:01:40   1650s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/15 13:01:40   1650s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/15 13:01:40   1650s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/15 13:01:40   1650s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/15 13:01:40   1650s] 
[12/15 13:01:40   1651s] {RT default_rc_corner 0 6 6 0}
[12/15 13:01:42   1653s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:33 mem=3013.2M
[12/15 13:01:42   1653s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:33 mem=3013.2M
[12/15 13:01:42   1653s] Creating Lib Analyzer, finished. 
[12/15 13:01:42   1653s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2597.9M, totSessionCpu=0:27:33 **
[12/15 13:01:42   1653s] *** optDesign -postCTS ***
[12/15 13:01:42   1653s] DRC Margin: user margin 0.0
[12/15 13:01:42   1653s] Hold Target Slack: user slack 0
[12/15 13:01:42   1653s] Setup Target Slack: user slack 0;
[12/15 13:01:42   1653s] setUsefulSkewMode -ecoRoute false
[12/15 13:01:43   1653s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3013.2M, EPOCH TIME: 1671130903.061045
[12/15 13:01:43   1653s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.091, REAL:0.094, MEM:3013.2M, EPOCH TIME: 1671130903.154582
[12/15 13:01:43   1653s] 
[12/15 13:01:43   1653s] TimeStamp Deleting Cell Server Begin ...
[12/15 13:01:43   1653s] Deleting Lib Analyzer.
[12/15 13:01:43   1653s] 
[12/15 13:01:43   1653s] TimeStamp Deleting Cell Server End ...
[12/15 13:01:43   1653s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/15 13:01:43   1653s] 
[12/15 13:01:43   1653s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 13:01:43   1653s] Summary for sequential cells identification: 
[12/15 13:01:43   1653s]   Identified SBFF number: 148
[12/15 13:01:43   1653s]   Identified MBFF number: 0
[12/15 13:01:43   1653s]   Identified SB Latch number: 0
[12/15 13:01:43   1653s]   Identified MB Latch number: 0
[12/15 13:01:43   1653s]   Not identified SBFF number: 0
[12/15 13:01:43   1653s]   Not identified MBFF number: 0
[12/15 13:01:43   1653s]   Not identified SB Latch number: 0
[12/15 13:01:43   1653s]   Not identified MB Latch number: 0
[12/15 13:01:43   1653s]   Number of sequential cells which are not FFs: 106
[12/15 13:01:43   1653s]  Visiting view : slowView
[12/15 13:01:43   1653s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 13:01:43   1653s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 13:01:43   1653s]  Visiting view : fastView
[12/15 13:01:43   1653s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 13:01:43   1653s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 13:01:43   1653s] TLC MultiMap info (StdDelay):
[12/15 13:01:43   1653s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 13:01:43   1653s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 13:01:43   1653s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 13:01:43   1653s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 13:01:43   1653s]  Setting StdDelay to: 15.6ps
[12/15 13:01:43   1653s] 
[12/15 13:01:43   1653s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 13:01:43   1653s] 
[12/15 13:01:43   1653s] TimeStamp Deleting Cell Server Begin ...
[12/15 13:01:43   1653s] 
[12/15 13:01:43   1653s] TimeStamp Deleting Cell Server End ...
[12/15 13:01:43   1653s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3013.2M, EPOCH TIME: 1671130903.278903
[12/15 13:01:43   1653s] All LLGs are deleted
[12/15 13:01:43   1653s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3013.2M, EPOCH TIME: 1671130903.279020
[12/15 13:01:43   1653s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.004, MEM:3013.2M, EPOCH TIME: 1671130903.282592
[12/15 13:01:43   1653s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.005, REAL:0.005, MEM:3007.2M, EPOCH TIME: 1671130903.283634
[12/15 13:01:43   1653s] Start to check current routing status for nets...
[12/15 13:01:44   1654s] All nets are already routed correctly.
[12/15 13:01:44   1654s] End to check current routing status for nets (mem=3007.2M)
[12/15 13:01:44   1654s] #optDebug: Start CG creation (mem=3035.8M)
[12/15 13:01:44   1654s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/15 13:01:44   1654s] (cpu=0:00:00.2, mem=3131.1M)
[12/15 13:01:44   1654s]  ...processing cgPrt (cpu=0:00:00.2, mem=3131.1M)
[12/15 13:01:44   1654s]  ...processing cgEgp (cpu=0:00:00.2, mem=3131.1M)
[12/15 13:01:44   1654s]  ...processing cgPbk (cpu=0:00:00.2, mem=3131.1M)
[12/15 13:01:44   1654s]  ...processing cgNrb(cpu=0:00:00.2, mem=3131.1M)
[12/15 13:01:44   1654s]  ...processing cgObs (cpu=0:00:00.2, mem=3131.1M)
[12/15 13:01:44   1654s]  ...processing cgCon (cpu=0:00:00.2, mem=3131.1M)
[12/15 13:01:44   1654s]  ...processing cgPdm (cpu=0:00:00.2, mem=3131.1M)
[12/15 13:01:44   1654s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3131.1M)
[12/15 13:02:23   1689s] Compute RC Scale Done ...
[12/15 13:02:23   1689s] *** InitOpt #5 [finish] : cpu/real = 0:00:38.9/0:00:43.9 (0.9), totSession cpu/real = 0:28:09.3/0:21:49.3 (1.3), mem = 3121.6M
[12/15 13:02:23   1689s] 
[12/15 13:02:23   1689s] =============================================================================================
[12/15 13:02:23   1689s]  Step TAT Report for InitOpt #5                                                 21.10-p004_1
[12/15 13:02:23   1689s] =============================================================================================
[12/15 13:02:23   1689s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 13:02:23   1689s] ---------------------------------------------------------------------------------------------
[12/15 13:02:23   1689s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/15 13:02:23   1689s] [ LibAnalyzerInit        ]      1   0:00:02.5  (   5.7 % )     0:00:02.5 /  0:00:02.4    1.0
[12/15 13:02:23   1689s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:02:23   1689s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.2    0.8
[12/15 13:02:23   1689s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:02:23   1689s] [ MISC                   ]          0:00:41.1  (  93.6 % )     0:00:41.1 /  0:00:36.2    0.9
[12/15 13:02:23   1689s] ---------------------------------------------------------------------------------------------
[12/15 13:02:23   1689s]  InitOpt #5 TOTAL                   0:00:43.9  ( 100.0 % )     0:00:43.9 /  0:00:38.9    0.9
[12/15 13:02:23   1689s] ---------------------------------------------------------------------------------------------
[12/15 13:02:23   1689s] 
[12/15 13:02:23   1689s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/15 13:02:23   1689s] ### Creating PhyDesignMc. totSessionCpu=0:28:09 mem=3121.6M
[12/15 13:02:23   1689s] OPERPROF: Starting DPlace-Init at level 1, MEM:3121.6M, EPOCH TIME: 1671130943.589058
[12/15 13:02:23   1689s] z: 2, totalTracks: 1
[12/15 13:02:23   1689s] z: 4, totalTracks: 1
[12/15 13:02:23   1689s] z: 6, totalTracks: 1
[12/15 13:02:23   1689s] z: 8, totalTracks: 1
[12/15 13:02:23   1689s] #spOpts: VtWidth mergeVia=F 
[12/15 13:02:23   1689s] All LLGs are deleted
[12/15 13:02:23   1689s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3121.6M, EPOCH TIME: 1671130943.655406
[12/15 13:02:23   1689s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3121.6M, EPOCH TIME: 1671130943.656258
[12/15 13:02:23   1689s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3121.6M, EPOCH TIME: 1671130943.716841
[12/15 13:02:23   1689s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3121.6M, EPOCH TIME: 1671130943.721490
[12/15 13:02:23   1689s] Core basic site is TSMC65ADV10TSITE
[12/15 13:02:23   1689s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3121.6M, EPOCH TIME: 1671130943.752021
[12/15 13:02:23   1689s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.031, MEM:3121.6M, EPOCH TIME: 1671130943.782865
[12/15 13:02:23   1689s] Fast DP-INIT is on for default
[12/15 13:02:23   1689s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.064, REAL:0.116, MEM:3121.6M, EPOCH TIME: 1671130943.837389
[12/15 13:02:23   1689s] 
[12/15 13:02:23   1689s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:02:23   1689s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.124, REAL:0.178, MEM:3121.6M, EPOCH TIME: 1671130943.895113
[12/15 13:02:23   1689s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3121.6MB).
[12/15 13:02:23   1689s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.267, REAL:0.346, MEM:3121.6M, EPOCH TIME: 1671130943.934567
[12/15 13:02:24   1689s] TotalInstCnt at PhyDesignMc Initialization: 115,109
[12/15 13:02:24   1689s] ### Creating PhyDesignMc, finished. totSessionCpu=0:28:10 mem=3121.6M
[12/15 13:02:24   1689s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3121.6M, EPOCH TIME: 1671130944.338160
[12/15 13:02:24   1689s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:3047.6M, EPOCH TIME: 1671130944.358205
[12/15 13:02:24   1689s] TotalInstCnt at PhyDesignMc Destruction: 115,109
[12/15 13:02:24   1689s] GigaOpt Hold Optimizer is used
[12/15 13:02:24   1690s] End AAE Lib Interpolated Model. (MEM=3047.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:02:24   1690s] 
[12/15 13:02:24   1690s] Creating Lib Analyzer ...
[12/15 13:02:24   1690s] 
[12/15 13:02:24   1690s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 13:02:24   1690s] Summary for sequential cells identification: 
[12/15 13:02:24   1690s]   Identified SBFF number: 148
[12/15 13:02:24   1690s]   Identified MBFF number: 0
[12/15 13:02:24   1690s]   Identified SB Latch number: 0
[12/15 13:02:24   1690s]   Identified MB Latch number: 0
[12/15 13:02:24   1690s]   Not identified SBFF number: 0
[12/15 13:02:24   1690s]   Not identified MBFF number: 0
[12/15 13:02:24   1690s]   Not identified SB Latch number: 0
[12/15 13:02:24   1690s]   Not identified MB Latch number: 0
[12/15 13:02:24   1690s]   Number of sequential cells which are not FFs: 106
[12/15 13:02:24   1690s]  Visiting view : slowView
[12/15 13:02:24   1690s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 13:02:24   1690s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 13:02:24   1690s]  Visiting view : fastView
[12/15 13:02:24   1690s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 13:02:24   1690s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 13:02:24   1690s] TLC MultiMap info (StdDelay):
[12/15 13:02:24   1690s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 13:02:24   1690s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 13:02:24   1690s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 13:02:24   1690s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 13:02:24   1690s]  Setting StdDelay to: 15.6ps
[12/15 13:02:24   1690s] 
[12/15 13:02:24   1690s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 13:02:24   1690s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/15 13:02:24   1690s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/15 13:02:24   1690s] Total number of usable buffers from Lib Analyzer: 39 ( BUFX0P8BA10TR BUFHX1MA10TR BUFX2MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P2MA10TR BUFHX1P4MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR FRICGX0P8BA10TR FRICGX0P6BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFHX9MA10TR BUFHX13MA10TR FRICGX16BA10TR)
[12/15 13:02:24   1690s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/15 13:02:24   1690s] Total number of usable delay cells from Lib Analyzer: 1 ( DLY2X0P5MA10TR)
[12/15 13:02:24   1690s] 
[12/15 13:02:24   1690s] {RT default_rc_corner 0 6 6 0}
[12/15 13:02:27   1692s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:28:12 mem=3055.6M
[12/15 13:02:27   1692s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:28:12 mem=3055.6M
[12/15 13:02:27   1692s] Creating Lib Analyzer, finished. 
[12/15 13:02:27   1692s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:28:12 mem=3055.6M ***
[12/15 13:02:27   1692s] *** BuildHoldData #1 [begin] : totSession cpu/real = 0:28:12.0/0:21:52.8 (1.3), mem = 3055.6M
[12/15 13:02:27   1692s] Effort level <high> specified for reg2reg path_group
[12/15 13:02:30   1695s] Effort level <high> specified for reg2cgate path_group
[12/15 13:02:35   1703s] Saving timing graph ...
[12/15 13:02:38   1706s] Done save timing graph
[12/15 13:02:38   1707s] 
[12/15 13:02:38   1707s] TimeStamp Deleting Cell Server Begin ...
[12/15 13:02:38   1707s] Deleting Lib Analyzer.
[12/15 13:02:38   1707s] 
[12/15 13:02:38   1707s] TimeStamp Deleting Cell Server End ...
[12/15 13:02:44   1714s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
[12/15 13:02:44   1714s] Starting delay calculation for Hold views
[12/15 13:02:44   1714s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/15 13:02:44   1714s] #################################################################################
[12/15 13:02:44   1714s] # Design Stage: PreRoute
[12/15 13:02:44   1714s] # Design Name: toplevel_498
[12/15 13:02:44   1714s] # Design Mode: 90nm
[12/15 13:02:44   1714s] # Analysis Mode: MMMC Non-OCV 
[12/15 13:02:44   1714s] # Parasitics Mode: No SPEF/RCDB 
[12/15 13:02:44   1714s] # Signoff Settings: SI Off 
[12/15 13:02:44   1714s] #################################################################################
[12/15 13:02:45   1715s] Topological Sorting (REAL = 0:00:01.0, MEM = 3202.7M, InitMEM = 3202.7M)
[12/15 13:02:45   1715s] Calculate delays in BcWc mode...
[12/15 13:02:45   1715s] Start delay calculation (fullDC) (4 T). (MEM=3202.67)
[12/15 13:02:45   1715s] *** Calculating scaling factor for fastLib libraries using the default operating condition of each library.
[12/15 13:02:46   1715s] End AAE Lib Interpolated Model. (MEM=3215.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:02:58   1739s] Total number of fetched objects 118379
[12/15 13:02:58   1739s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[12/15 13:02:58   1739s] End delay calculation. (MEM=3214.35 CPU=0:00:20.4 REAL=0:00:10.0)
[12/15 13:02:58   1739s] End delay calculation (fullDC). (MEM=3214.35 CPU=0:00:24.8 REAL=0:00:13.0)
[12/15 13:02:58   1739s] *** CDM Built up (cpu=0:00:25.5  real=0:00:14.0  mem= 3214.3M) ***
[12/15 13:03:01   1743s] *** Done Building Timing Graph (cpu=0:00:29.7 real=0:00:17.0 totSessionCpu=0:29:04 mem=3245.3M)
[12/15 13:03:05   1748s] 
[12/15 13:03:05   1748s] Active hold views:
[12/15 13:03:05   1748s]  fastView
[12/15 13:03:05   1748s]   Dominating endpoints: 0
[12/15 13:03:05   1748s]   Dominating TNS: -0.000
[12/15 13:03:05   1748s] 
[12/15 13:03:05   1748s] Done building cte hold timing graph (fixHold) cpu=0:00:56.2 real=0:00:38.0 totSessionCpu=0:29:08 mem=3244.9M ***
[12/15 13:03:18   1764s] Done building hold timer [377570 node(s), 811340 edge(s), 1 view(s)] (fixHold) cpu=0:01:12 real=0:00:51.0 totSessionCpu=0:29:24 mem=3358.7M ***
[12/15 13:03:19   1765s] Restoring timing graph ...
[12/15 13:03:22   1768s] Done restore timing graph
[12/15 13:03:23   1769s] Done building cte setup timing graph (fixHold) cpu=0:01:18 real=0:00:56.0 totSessionCpu=0:29:30 mem=3358.7M ***
[12/15 13:03:26   1772s] *info: category slack lower bound [L 0.0] default
[12/15 13:03:26   1772s] *info: category slack lower bound [H 0.0] reg2cgate 
[12/15 13:03:26   1772s] *info: category slack lower bound [H 0.0] reg2reg 
[12/15 13:03:26   1772s] --------------------------------------------------- 
[12/15 13:03:26   1772s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/15 13:03:26   1772s] --------------------------------------------------- 
[12/15 13:03:26   1772s]          WNS    reg2regWNS
[12/15 13:03:26   1772s]     0.111 ns      0.111 ns
[12/15 13:03:26   1772s] --------------------------------------------------- 
[12/15 13:03:27   1774s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/15 13:03:27   1774s] 
[12/15 13:03:27   1774s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 13:03:27   1774s] Summary for sequential cells identification: 
[12/15 13:03:27   1774s]   Identified SBFF number: 148
[12/15 13:03:27   1774s]   Identified MBFF number: 0
[12/15 13:03:27   1774s]   Identified SB Latch number: 0
[12/15 13:03:27   1774s]   Identified MB Latch number: 0
[12/15 13:03:27   1774s]   Not identified SBFF number: 0
[12/15 13:03:27   1774s]   Not identified MBFF number: 0
[12/15 13:03:27   1774s]   Not identified SB Latch number: 0
[12/15 13:03:27   1774s]   Not identified MB Latch number: 0
[12/15 13:03:27   1774s]   Number of sequential cells which are not FFs: 106
[12/15 13:03:27   1774s]  Visiting view : slowView
[12/15 13:03:27   1774s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 13:03:27   1774s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 13:03:27   1774s]  Visiting view : fastView
[12/15 13:03:27   1774s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 13:03:27   1774s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 13:03:27   1774s] TLC MultiMap info (StdDelay):
[12/15 13:03:27   1774s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 13:03:27   1774s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 13:03:27   1774s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 13:03:27   1774s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 13:03:27   1774s]  Setting StdDelay to: 15.6ps
[12/15 13:03:27   1774s] 
[12/15 13:03:27   1774s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 13:03:27   1774s] 
[12/15 13:03:27   1774s] TimeStamp Deleting Cell Server Begin ...
[12/15 13:03:27   1774s] 
[12/15 13:03:27   1774s] TimeStamp Deleting Cell Server End ...
[12/15 13:03:27   1774s] 
[12/15 13:03:27   1774s] Creating Lib Analyzer ...
[12/15 13:03:27   1774s] 
[12/15 13:03:27   1774s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 13:03:27   1774s] Summary for sequential cells identification: 
[12/15 13:03:27   1774s]   Identified SBFF number: 148
[12/15 13:03:27   1774s]   Identified MBFF number: 0
[12/15 13:03:27   1774s]   Identified SB Latch number: 0
[12/15 13:03:27   1774s]   Identified MB Latch number: 0
[12/15 13:03:27   1774s]   Not identified SBFF number: 0
[12/15 13:03:27   1774s]   Not identified MBFF number: 0
[12/15 13:03:27   1774s]   Not identified SB Latch number: 0
[12/15 13:03:27   1774s]   Not identified MB Latch number: 0
[12/15 13:03:27   1774s]   Number of sequential cells which are not FFs: 106
[12/15 13:03:27   1774s]  Visiting view : slowView
[12/15 13:03:27   1774s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 13:03:27   1774s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 13:03:27   1774s]  Visiting view : fastView
[12/15 13:03:27   1774s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 13:03:27   1774s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 13:03:27   1774s] TLC MultiMap info (StdDelay):
[12/15 13:03:27   1774s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 13:03:27   1774s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 13:03:27   1774s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 13:03:27   1774s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 13:03:27   1774s]  Setting StdDelay to: 15.6ps
[12/15 13:03:27   1774s] 
[12/15 13:03:27   1774s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 13:03:28   1774s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/15 13:03:28   1774s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/15 13:03:28   1774s] Total number of usable buffers from Lib Analyzer: 39 ( BUFX0P8BA10TR BUFHX1MA10TR BUFX2MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P2MA10TR BUFHX1P4MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR FRICGX0P8BA10TR FRICGX0P6BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFHX9MA10TR BUFHX13MA10TR FRICGX16BA10TR)
[12/15 13:03:28   1774s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/15 13:03:28   1774s] Total number of usable delay cells from Lib Analyzer: 1 ( DLY2X0P5MA10TR)
[12/15 13:03:28   1774s] 
[12/15 13:03:28   1774s] {RT default_rc_corner 0 6 6 0}
[12/15 13:03:29   1776s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:29:36 mem=3360.2M
[12/15 13:03:29   1776s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:29:36 mem=3360.2M
[12/15 13:03:29   1776s] Creating Lib Analyzer, finished. 
[12/15 13:03:29   1776s] 
[12/15 13:03:29   1776s] *Info: minBufDelay = 39.6 ps, libStdDelay = 15.6 ps, minBufSize = 6400000 (4.0)
[12/15 13:03:29   1776s] *Info: worst delay setup view: slowView
[12/15 13:03:29   1776s] Footprint list for hold buffering (delay unit: ps)
[12/15 13:03:29   1776s] =================================================================
[12/15 13:03:29   1776s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[12/15 13:03:29   1776s] ------------------------------------------------------------------
[12/15 13:03:29   1776s] *Info:       22.0       2.36    4.0  29.91 BUFHX1MA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       24.8       2.48    4.0  43.60 BUFX0P8BA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       19.9       2.17    6.0  14.27 BUFX2MA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       21.6       2.41    6.0  19.79 BUFX1P7BA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       20.4       2.32    6.0  20.10 BUFHX1P4MA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       20.8       2.39    6.0  20.43 BUFX1P4MA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       21.7       2.44    6.0  23.86 BUFX1P2MA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       48.7       2.68    6.0  60.83 DLY2X0P5MA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       19.1       2.29    7.0   9.47 BUFX3MA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       21.6       2.22    7.0  11.20 BUFX3BA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       20.3       2.21    7.0  11.32 BUFX2P5MA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       21.3       2.34    7.0  13.39 BUFX2P5BA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       18.6       2.26    8.0   9.38 BUFHX3MA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       19.3       2.30    8.0  11.20 BUFHX2P5MA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       30.0       2.33    8.0  43.18 FRICGX0P8BA10TR (CK,ECK)
[12/15 13:03:29   1776s] *Info:       27.6       2.65    8.0  58.15 FRICGX0P6BA10TR (CK,ECK)
[12/15 13:03:29   1776s] *Info:       18.5       2.28   10.0   7.03 BUFX4MA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       19.2       2.22   10.0   7.97 BUFX3P5MA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       19.9       2.38   10.0   9.44 BUFX3P5BA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       25.7       2.35   10.0  16.83 FRICGX2BA10TR (CK,ECK)
[12/15 13:03:29   1776s] *Info:       24.6       2.39   10.0  19.80 FRICGX1P7BA10TR (CK,ECK)
[12/15 13:03:29   1776s] *Info:       26.9       2.51   10.0  27.88 FRICGX1P2BA10TR (CK,ECK)
[12/15 13:03:29   1776s] *Info:       18.7       2.20   11.0   5.61 BUFX5MA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       20.2       2.24   11.0   6.64 BUFX5BA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       24.7       2.21   11.0  13.34 FRICGX2P5BA10TR (CK,ECK)
[12/15 13:03:29   1776s] *Info:       19.9       2.23   12.0   5.48 BUFX6BA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       18.9       2.12   12.0   5.55 BUFHX5MA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       18.1       2.19   15.0   4.59 BUFHX6MA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       25.1       2.25   15.0   8.33 FRICGX4BA10TR (CK,ECK)
[12/15 13:03:29   1776s] *Info:       24.7       2.28   15.0   9.50 FRICGX3P5BA10TR (CK,ECK)
[12/15 13:03:29   1776s] *Info:       19.4       2.21   16.0   3.68 BUFX7P5MA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       20.8       2.25   16.0   4.35 BUFX7P5BA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       24.2       2.22   16.0   6.61 FRICGX5BA10TR (CK,ECK)
[12/15 13:03:29   1776s] *Info:       20.6       2.24   17.0   3.65 BUFX9BA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       18.8       2.16   19.0   3.64 BUFHX7P5MA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       23.5       2.25   20.0   4.38 FRICGX7P5BA10TR (CK,ECK)
[12/15 13:03:29   1776s] *Info:       18.8       2.19   21.0   2.52 BUFX11MA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       18.6       2.18   21.0   3.06 BUFHX9MA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       18.3       2.16   29.0   2.11 BUFHX13MA10TR (A,Y)
[12/15 13:03:29   1776s] *Info:       23.2       2.19   34.0   2.07 FRICGX16BA10TR (CK,ECK)
[12/15 13:03:29   1776s] =================================================================
[12/15 13:03:31   1777s] 
[12/15 13:03:31   1777s] TimeStamp Deleting Cell Server Begin ...
[12/15 13:03:31   1777s] Deleting Lib Analyzer.
[12/15 13:03:31   1777s] 
[12/15 13:03:31   1777s] TimeStamp Deleting Cell Server End ...
[12/15 13:03:31   1777s] 
[12/15 13:03:31   1777s] Creating Lib Analyzer ...
[12/15 13:03:31   1777s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/15 13:03:31   1777s] 
[12/15 13:03:31   1777s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 13:03:31   1777s] Summary for sequential cells identification: 
[12/15 13:03:31   1777s]   Identified SBFF number: 148
[12/15 13:03:31   1777s]   Identified MBFF number: 0
[12/15 13:03:31   1777s]   Identified SB Latch number: 0
[12/15 13:03:31   1777s]   Identified MB Latch number: 0
[12/15 13:03:31   1777s]   Not identified SBFF number: 0
[12/15 13:03:31   1777s]   Not identified MBFF number: 0
[12/15 13:03:31   1777s]   Not identified SB Latch number: 0
[12/15 13:03:31   1777s]   Not identified MB Latch number: 0
[12/15 13:03:31   1777s]   Number of sequential cells which are not FFs: 106
[12/15 13:03:31   1777s]  Visiting view : slowView
[12/15 13:03:31   1777s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 13:03:31   1777s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 13:03:31   1777s]  Visiting view : fastView
[12/15 13:03:31   1777s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 13:03:31   1777s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 13:03:31   1777s] TLC MultiMap info (StdDelay):
[12/15 13:03:31   1777s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 13:03:31   1777s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 13:03:31   1777s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 13:03:31   1777s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 13:03:31   1777s]  Setting StdDelay to: 15.6ps
[12/15 13:03:31   1777s] 
[12/15 13:03:31   1777s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 13:03:31   1778s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/15 13:03:31   1778s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/15 13:03:31   1778s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/15 13:03:31   1778s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/15 13:03:31   1778s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/15 13:03:31   1778s] 
[12/15 13:03:31   1778s] {RT default_rc_corner 0 6 6 0}
[12/15 13:03:34   1780s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:29:40 mem=3360.2M
[12/15 13:03:34   1780s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:29:40 mem=3360.2M
[12/15 13:03:34   1780s] Creating Lib Analyzer, finished. 
[12/15 13:03:34   1780s] Hold Timer stdDelay = 15.6ps
[12/15 13:03:34   1780s]  Visiting view : fastView
[12/15 13:03:34   1780s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 13:03:34   1780s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 13:03:34   1780s] Hold Timer stdDelay =  7.4ps (fastView)
[12/15 13:03:34   1780s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3360.2M, EPOCH TIME: 1671131014.383425
[12/15 13:03:34   1780s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.133, MEM:3360.2M, EPOCH TIME: 1671131014.516484
[12/15 13:03:35   1782s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView
Hold views included:
 fastView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.111  | 32.635  | 28.613  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.039  | -0.039  | -0.031  |  0.826  |
|           TNS (ns):| -6.010  | -5.980  | -0.031  |  0.000  |
|    Violating Paths:|   598   |   597   |    1    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.901%
------------------------------------------------------------------
**optDesign ... cpu = 0:02:13, real = 0:01:56, mem = 2817.7M, totSessionCpu=0:29:43 **
[12/15 13:03:35   1782s] *** BuildHoldData #1 [finish] : cpu/real = 0:01:30.6/0:01:08.8 (1.3), totSession cpu/real = 0:29:42.6/0:23:01.7 (1.3), mem = 3195.7M
[12/15 13:03:35   1782s] 
[12/15 13:03:35   1782s] =============================================================================================
[12/15 13:03:35   1782s]  Step TAT Report for BuildHoldData #1                                           21.10-p004_1
[12/15 13:03:35   1782s] =============================================================================================
[12/15 13:03:35   1782s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 13:03:35   1782s] ---------------------------------------------------------------------------------------------
[12/15 13:03:35   1782s] [ ViewPruning            ]      5   0:00:04.5  (   6.6 % )     0:00:04.5 /  0:00:05.8    1.3
[12/15 13:03:35   1782s] [ OptSummaryReport       ]      1   0:00:00.3  (   0.5 % )     0:00:01.6 /  0:00:02.2    1.3
[12/15 13:03:35   1782s] [ DrvReport              ]      1   0:00:01.3  (   1.9 % )     0:00:01.3 /  0:00:01.9    1.5
[12/15 13:03:35   1782s] [ SlackTraversorInit     ]      3   0:00:04.1  (   6.0 % )     0:00:04.1 /  0:00:04.1    1.0
[12/15 13:03:35   1782s] [ CellServerInit         ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/15 13:03:35   1782s] [ LibAnalyzerInit        ]      2   0:00:04.6  (   6.7 % )     0:00:04.6 /  0:00:04.2    0.9
[12/15 13:03:35   1782s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:03:35   1782s] [ HoldTimerInit          ]      1   0:00:08.0  (  11.7 % )     0:00:08.0 /  0:00:10.7    1.3
[12/15 13:03:35   1782s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:03:35   1782s] [ HoldTimerNodeList      ]      1   0:00:03.8  (   5.5 % )     0:00:03.8 /  0:00:03.6    0.9
[12/15 13:03:35   1782s] [ HoldTimerRestoreData   ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/15 13:03:35   1782s] [ TimingUpdate           ]      5   0:00:03.0  (   4.4 % )     0:00:17.3 /  0:00:29.9    1.7
[12/15 13:03:35   1782s] [ FullDelayCalc          ]      1   0:00:14.2  (  20.7 % )     0:00:14.2 /  0:00:25.9    1.8
[12/15 13:03:35   1782s] [ TimingReport           ]      2   0:00:01.2  (   1.7 % )     0:00:01.2 /  0:00:01.9    1.6
[12/15 13:03:35   1782s] [ SaveTimingGraph        ]      1   0:00:02.3  (   3.4 % )     0:00:02.3 /  0:00:03.3    1.4
[12/15 13:03:35   1782s] [ RestoreTimingGraph     ]      1   0:00:01.5  (   2.2 % )     0:00:01.5 /  0:00:02.2    1.4
[12/15 13:03:35   1782s] [ MISC                   ]          0:00:19.6  (  28.5 % )     0:00:19.6 /  0:00:22.5    1.1
[12/15 13:03:35   1782s] ---------------------------------------------------------------------------------------------
[12/15 13:03:35   1782s]  BuildHoldData #1 TOTAL             0:01:08.8  ( 100.0 % )     0:01:08.8 /  0:01:30.6    1.3
[12/15 13:03:35   1782s] ---------------------------------------------------------------------------------------------
[12/15 13:03:35   1782s] 
[12/15 13:03:35   1782s] *** HoldOpt #1 [begin] : totSession cpu/real = 0:29:42.6/0:23:01.7 (1.3), mem = 3195.7M
[12/15 13:03:35   1782s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.602034.17
[12/15 13:03:36   1782s] ### Creating LA Mngr. totSessionCpu=0:29:43 mem=3195.7M
[12/15 13:03:36   1782s] ### Creating LA Mngr, finished. totSessionCpu=0:29:43 mem=3195.7M
[12/15 13:03:36   1782s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 4000 dbu)
[12/15 13:03:36   1782s] *info: Run optDesign holdfix with 4 threads.
[12/15 13:03:36   1783s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/15 13:03:36   1783s] Info: 358 nets with fixed/cover wires excluded.
[12/15 13:03:36   1783s] Info: 358 clock nets excluded from IPO operation.
[12/15 13:03:37   1784s] --------------------------------------------------- 
[12/15 13:03:37   1784s]    Hold Timing Summary  - Initial 
[12/15 13:03:37   1784s] --------------------------------------------------- 
[12/15 13:03:37   1784s]  Target slack:       0.0000 ns
[12/15 13:03:37   1784s]  View: fastView 
[12/15 13:03:37   1784s]    WNS:      -0.0390
[12/15 13:03:37   1784s]    TNS:      -6.0096
[12/15 13:03:37   1784s]    VP :          596
[12/15 13:03:37   1784s]    Worst hold path end point: vproc_top_rst_sync_qn_reg_2_/D 
[12/15 13:03:37   1784s] --------------------------------------------------- 
[12/15 13:03:37   1784s] Info: Done creating the CCOpt slew target map.
[12/15 13:03:37   1784s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/15 13:03:37   1784s] ### Creating PhyDesignMc. totSessionCpu=0:29:44 mem=3369.3M
[12/15 13:03:37   1784s] OPERPROF: Starting DPlace-Init at level 1, MEM:3369.3M, EPOCH TIME: 1671131017.983706
[12/15 13:03:37   1784s] z: 2, totalTracks: 1
[12/15 13:03:37   1784s] z: 4, totalTracks: 1
[12/15 13:03:37   1784s] z: 6, totalTracks: 1
[12/15 13:03:37   1784s] z: 8, totalTracks: 1
[12/15 13:03:37   1784s] #spOpts: VtWidth mergeVia=F 
[12/15 13:03:38   1784s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3369.3M, EPOCH TIME: 1671131018.101871
[12/15 13:03:38   1784s] 
[12/15 13:03:38   1784s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:03:38   1784s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.095, REAL:0.096, MEM:3369.3M, EPOCH TIME: 1671131018.197699
[12/15 13:03:38   1784s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3369.3MB).
[12/15 13:03:38   1784s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.248, MEM:3369.3M, EPOCH TIME: 1671131018.231621
[12/15 13:03:39   1785s] TotalInstCnt at PhyDesignMc Initialization: 115,109
[12/15 13:03:39   1785s] ### Creating PhyDesignMc, finished. totSessionCpu=0:29:46 mem=3409.3M
[12/15 13:03:39   1785s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3409.3M, EPOCH TIME: 1671131019.065386
[12/15 13:03:39   1785s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3409.3M, EPOCH TIME: 1671131019.068142
[12/15 13:03:39   1786s] 
[12/15 13:03:39   1786s] *** Starting Core Fixing (fixHold) cpu=0:01:34 real=0:01:12 totSessionCpu=0:29:46 mem=3409.3M density=73.901% ***
[12/15 13:03:39   1786s] Optimizer Target Slack 0.000 StdDelay is 0.01560  
[12/15 13:03:46   1793s] ### Creating RouteCongInterface, started
[12/15 13:03:47   1793s] 
[12/15 13:03:47   1793s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/15 13:03:47   1793s] 
[12/15 13:03:47   1793s] #optDebug: {0, 0.900}
[12/15 13:03:47   1793s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.111  | 32.635  | 28.613  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

Density: 73.901%
------------------------------------------------------------------
[12/15 13:03:47   1794s] *info: Hold Batch Commit is enabled
[12/15 13:03:47   1794s] *info: Levelized Batch Commit is enabled
[12/15 13:03:47   1794s] 
[12/15 13:03:47   1794s] Phase I ......
[12/15 13:03:48   1794s] Executing transform: ECO Safe Resize
[12/15 13:03:48   1794s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/15 13:03:48   1794s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[12/15 13:03:48   1794s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/15 13:03:48   1795s] Worst hold path end point:
[12/15 13:03:48   1795s]   vproc_top_rst_sync_qn_reg_2_/D
[12/15 13:03:48   1795s]     net: vproc_top_rst_sync_qn[1] (nrTerm=2)
[12/15 13:03:48   1795s] |   0|  -0.039|    -6.01|     596|          0|       0(     0)|   73.90%|   0:00:00.0|  3529.0M|
[12/15 13:03:48   1795s] Worst hold path end point:
[12/15 13:03:48   1795s]   vproc_top_rst_sync_qn_reg_2_/D
[12/15 13:03:48   1795s]     net: vproc_top_rst_sync_qn[1] (nrTerm=2)
[12/15 13:03:48   1795s] |   1|  -0.039|    -6.01|     596|          0|       0(     0)|   73.90%|   0:00:00.0|  3529.0M|
[12/15 13:03:48   1795s] 
[12/15 13:03:48   1795s] Capturing REF for hold ...
[12/15 13:03:48   1795s]    Hold Timing Snapshot: (REF)
[12/15 13:03:48   1795s]              All PG WNS: -0.039
[12/15 13:03:48   1795s]              All PG TNS: -6.010
[12/15 13:03:48   1795s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/15 13:03:48   1795s] Executing transform: AddBuffer + LegalResize
[12/15 13:03:48   1795s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/15 13:03:48   1795s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[12/15 13:03:48   1795s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/15 13:03:49   1796s] Worst hold path end point:
[12/15 13:03:49   1796s]   vproc_top_rst_sync_qn_reg_2_/D
[12/15 13:03:49   1796s]     net: vproc_top_rst_sync_qn[1] (nrTerm=2)
[12/15 13:03:49   1796s] |   0|  -0.039|    -6.01|     596|          0|       0(     0)|   73.90%|   0:00:00.0|  3529.0M|
[12/15 13:03:53   1802s] Worst hold path end point:
[12/15 13:03:53   1802s]   vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_4__op_data__1__17_/D
[12/15 13:03:53   1802s]     net: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/FE_PHN2429_stage_state_q_3__op_data__1__17 (nrTerm=2)
[12/15 13:03:53   1802s] |   1|  -0.000|    -0.00|       1|        594|       1(     1)|   74.04%|   0:00:04.0|  3664.7M|
[12/15 13:03:53   1803s] |   2|   0.000|     0.00|       0|          1|       0(     0)|   74.04%|   0:00:01.0|  3667.6M|
[12/15 13:03:53   1803s] 
[12/15 13:03:53   1803s] Capturing REF for hold ...
[12/15 13:03:53   1803s]    Hold Timing Snapshot: (REF)
[12/15 13:03:53   1803s]              All PG WNS: 0.000
[12/15 13:03:53   1803s]              All PG TNS: 0.000
[12/15 13:03:53   1803s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/15 13:03:53   1803s] 
[12/15 13:03:53   1803s] *info:    Total 595 cells added for Phase I
[12/15 13:03:53   1803s] *info:        in which 0 is ripple commits (0.000%)
[12/15 13:03:53   1803s] *info:    Total 1 instances resized for Phase I
[12/15 13:03:53   1803s] *info:        in which 1 FF resizing 
[12/15 13:03:53   1803s] *info:        in which 0 ripple resizing (0.000%)
[12/15 13:03:54   1803s] --------------------------------------------------- 
[12/15 13:03:54   1803s]    Hold Timing Summary  - Phase I 
[12/15 13:03:54   1803s] --------------------------------------------------- 
[12/15 13:03:54   1803s]  Target slack:       0.0000 ns
[12/15 13:03:54   1803s]  View: fastView 
[12/15 13:03:54   1803s]    WNS:       0.0000
[12/15 13:03:54   1803s]    TNS:       0.0000
[12/15 13:03:54   1803s]    VP :            0
[12/15 13:03:54   1803s]    Worst hold path end point: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unit_mux_genblk1_3__genblk1_unit_genblk1_mul_genblk5_1__mul_block_genblk1_op1_q_reg_0_/D 
[12/15 13:03:54   1803s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.111  | 32.635  | 28.611  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

Density: 74.039%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[12/15 13:03:55   1805s] 
[12/15 13:03:55   1805s] *** Finished Core Fixing (fixHold) cpu=0:01:54 real=0:01:28 totSessionCpu=0:30:06 mem=3713.4M density=74.039% ***
[12/15 13:03:55   1805s] 
[12/15 13:03:55   1805s] *info:
[12/15 13:03:55   1805s] *info: Added a total of 595 cells to fix/reduce hold violation
[12/15 13:03:55   1805s] *info:          in which 568 termBuffering
[12/15 13:03:55   1805s] *info:          in which 0 dummyBuffering
[12/15 13:03:55   1805s] *info:
[12/15 13:03:55   1805s] *info: Summary: 
[12/15 13:03:55   1805s] *info:           12 cells of type 'BUFHX0P7MA10TR' (4.0, 	42.369) used
[12/15 13:03:55   1805s] *info:          556 cells of type 'BUFHX1MA10TR' (4.0, 	29.914) used
[12/15 13:03:55   1805s] *info:            1 cell  of type 'BUFHX2MA10TR' (7.0, 	14.119) used
[12/15 13:03:55   1805s] *info:            7 cells of type 'BUFX0P7MA10TR' (4.0, 	43.072) used
[12/15 13:03:55   1805s] *info:           19 cells of type 'DLY2X0P5MA10TR' (6.0, 	60.825) used
[12/15 13:03:55   1805s] *info:
[12/15 13:03:55   1805s] *info: Total 1 instances resized
[12/15 13:03:55   1805s] *info:       in which 1 FF resizing
[12/15 13:03:55   1805s] *info:
[12/15 13:03:55   1805s] 
[12/15 13:03:55   1805s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3713.4M, EPOCH TIME: 1671131035.908535
[12/15 13:03:55   1805s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.031, REAL:0.031, MEM:3580.4M, EPOCH TIME: 1671131035.939404
[12/15 13:03:55   1805s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3580.4M, EPOCH TIME: 1671131035.984523
[12/15 13:03:55   1805s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3580.4M, EPOCH TIME: 1671131035.984661
[12/15 13:03:56   1805s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3580.4M, EPOCH TIME: 1671131036.101600
[12/15 13:03:56   1805s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.137, REAL:0.139, MEM:3580.4M, EPOCH TIME: 1671131036.241079
[12/15 13:03:56   1805s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3580.4M, EPOCH TIME: 1671131036.273058
[12/15 13:03:56   1805s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.003, REAL:0.003, MEM:3580.4M, EPOCH TIME: 1671131036.276105
[12/15 13:03:56   1805s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.281, REAL:0.292, MEM:3580.4M, EPOCH TIME: 1671131036.276228
[12/15 13:03:56   1805s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.281, REAL:0.292, MEM:3580.4M, EPOCH TIME: 1671131036.276256
[12/15 13:03:56   1805s] TDRefine: refinePlace mode is spiral
[12/15 13:03:56   1805s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.602034.14
[12/15 13:03:56   1805s] OPERPROF: Starting RefinePlace at level 1, MEM:3580.4M, EPOCH TIME: 1671131036.276408
[12/15 13:03:56   1805s] *** Starting refinePlace (0:30:06 mem=3580.4M) ***
[12/15 13:03:56   1805s] Total net bbox length = 2.341e+06 (1.200e+06 1.141e+06) (ext = 4.144e+03)
[12/15 13:03:56   1805s] 
[12/15 13:03:56   1805s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:03:56   1805s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/15 13:03:56   1806s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 13:03:56   1806s] Enhanced MH flow has been turned off for floorplan mode.
[12/15 13:03:56   1806s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/15 13:03:56   1806s] Type 'man IMPSP-5140' for more detail.
[12/15 13:03:56   1806s] **WARN: (IMPSP-315):	Found 128879 instances insts with no PG Term connections.
[12/15 13:03:56   1806s] Type 'man IMPSP-315' for more detail.
[12/15 13:03:56   1806s] Default power domain name = toplevel_498
[12/15 13:03:56   1806s] .Default power domain name = toplevel_498
[12/15 13:03:56   1806s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:3580.4M, EPOCH TIME: 1671131036.558974
[12/15 13:03:56   1806s] Starting refinePlace ...
[12/15 13:03:56   1806s] Default power domain name = toplevel_498
[12/15 13:03:56   1806s] .One DDP V2 for no tweak run.
[12/15 13:03:56   1806s] Default power domain name = toplevel_498
[12/15 13:03:56   1806s] .  Spread Effort: high, pre-route mode, useDDP on.
[12/15 13:03:57   1806s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=3611.4MB) @(0:30:06 - 0:30:07).
[12/15 13:03:57   1806s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 13:03:57   1806s] wireLenOptFixPriorityInst 30605 inst fixed
[12/15 13:03:57   1807s] 
[12/15 13:03:57   1807s] Running Spiral MT with 4 threads  fetchWidth=441 
[12/15 13:04:00   1809s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/15 13:04:00   1809s] [CPU] RefinePlace/Spiral (cpu=0:00:00.7, real=0:00:01.0)
[12/15 13:04:00   1809s] [CPU] RefinePlace/Commit (cpu=0:00:01.5, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.5, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/15 13:04:00   1809s] [CPU] RefinePlace/Legalization (cpu=0:00:02.8, real=0:00:03.0, mem=3611.4MB) @(0:30:07 - 0:30:09).
[12/15 13:04:00   1809s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 13:04:00   1809s] 	Runtime: CPU: 0:00:03.3 REAL: 0:00:04.0 MEM: 3611.4MB
[12/15 13:04:00   1809s] Statistics of distance of Instance movement in refine placement:
[12/15 13:04:00   1809s]   maximum (X+Y) =         0.00 um
[12/15 13:04:00   1809s]   mean    (X+Y) =         0.00 um
[12/15 13:04:00   1809s] Summary Report:
[12/15 13:04:00   1809s] Instances move: 0 (out of 115347 movable)
[12/15 13:04:00   1809s] Instances flipped: 0
[12/15 13:04:00   1809s] Mean displacement: 0.00 um
[12/15 13:04:00   1809s] Max displacement: 0.00 um 
[12/15 13:04:00   1809s] Total instances moved : 0
[12/15 13:04:00   1809s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.317, REAL:3.631, MEM:3611.4M, EPOCH TIME: 1671131040.189935
[12/15 13:04:00   1809s] Total net bbox length = 2.341e+06 (1.200e+06 1.141e+06) (ext = 4.144e+03)
[12/15 13:04:00   1809s] Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 3611.4MB
[12/15 13:04:00   1809s] [CPU] RefinePlace/total (cpu=0:00:03.6, real=0:00:04.0, mem=3611.4MB) @(0:30:06 - 0:30:09).
[12/15 13:04:00   1809s] *** Finished refinePlace (0:30:10 mem=3611.4M) ***
[12/15 13:04:00   1809s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.602034.14
[12/15 13:04:00   1809s] OPERPROF: Finished RefinePlace at level 1, CPU:3.635, REAL:4.014, MEM:3611.4M, EPOCH TIME: 1671131040.290358
[12/15 13:04:00   1810s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3611.4M, EPOCH TIME: 1671131040.904394
[12/15 13:04:00   1810s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.023, MEM:3581.4M, EPOCH TIME: 1671131040.927654
[12/15 13:04:00   1810s] *** maximum move = 0.00 um ***
[12/15 13:04:01   1810s] *** Finished re-routing un-routed nets (3581.4M) ***
[12/15 13:04:01   1810s] OPERPROF: Starting DPlace-Init at level 1, MEM:3581.4M, EPOCH TIME: 1671131041.013191
[12/15 13:04:01   1810s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3581.4M, EPOCH TIME: 1671131041.141091
[12/15 13:04:01   1810s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.152, REAL:0.180, MEM:3581.4M, EPOCH TIME: 1671131041.320595
[12/15 13:04:01   1810s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3581.4M, EPOCH TIME: 1671131041.353680
[12/15 13:04:01   1810s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.003, REAL:0.005, MEM:3581.4M, EPOCH TIME: 1671131041.358652
[12/15 13:04:01   1810s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.305, REAL:0.346, MEM:3581.4M, EPOCH TIME: 1671131041.358797
[12/15 13:04:02   1811s] 
[12/15 13:04:02   1811s] *** Finish Physical Update (cpu=0:00:06.2 real=0:00:07.0 mem=3581.4M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.111  | 32.635  | 28.611  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

Density: 74.039%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[12/15 13:04:02   1812s] *** Finish Post CTS Hold Fixing (cpu=0:02:01 real=0:01:35 totSessionCpu=0:30:13 mem=3652.8M density=74.039%) ***
[12/15 13:04:02   1812s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.602034.17
[12/15 13:04:03   1813s] **INFO: total 56812 insts, 56070 nets marked don't touch
[12/15 13:04:03   1813s] **INFO: total 56812 insts, 56070 nets marked don't touch DB property
[12/15 13:04:03   1813s] **INFO: total 56812 insts, 56070 nets unmarked don't touch

[12/15 13:04:03   1813s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3542.6M, EPOCH TIME: 1671131043.478688
[12/15 13:04:03   1813s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.034, REAL:0.036, MEM:3154.6M, EPOCH TIME: 1671131043.514516
[12/15 13:04:03   1813s] TotalInstCnt at PhyDesignMc Destruction: 115,704
[12/15 13:04:03   1813s] *** HoldOpt #1 [finish] : cpu/real = 0:00:30.7/0:00:27.6 (1.1), totSession cpu/real = 0:30:13.3/0:23:29.3 (1.3), mem = 3154.6M
[12/15 13:04:03   1813s] 
[12/15 13:04:03   1813s] =============================================================================================
[12/15 13:04:03   1813s]  Step TAT Report for HoldOpt #1                                                 21.10-p004_1
[12/15 13:04:03   1813s] =============================================================================================
[12/15 13:04:03   1813s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 13:04:03   1813s] ---------------------------------------------------------------------------------------------
[12/15 13:04:03   1813s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.3 % )     0:00:02.2 /  0:00:03.1    1.4
[12/15 13:04:03   1813s] [ SlackTraversorInit     ]      1   0:00:00.9  (   3.1 % )     0:00:00.9 /  0:00:00.8    0.9
[12/15 13:04:03   1813s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:04:03   1813s] [ PlacerInterfaceInit    ]      1   0:00:01.1  (   3.9 % )     0:00:01.1 /  0:00:01.5    1.4
[12/15 13:04:03   1813s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (   2.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/15 13:04:03   1813s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:04:03   1813s] [ OptimizationStep       ]      2   0:00:00.4  (   1.5 % )     0:00:05.7 /  0:00:08.3    1.5
[12/15 13:04:03   1813s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:03.9 /  0:00:05.8    1.5
[12/15 13:04:03   1813s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:04:03   1813s] [ OptEval                ]      3   0:00:02.3  (   8.2 % )     0:00:02.3 /  0:00:04.3    1.9
[12/15 13:04:03   1813s] [ OptCommit              ]      3   0:00:00.1  (   0.5 % )     0:00:01.5 /  0:00:01.5    1.0
[12/15 13:04:03   1813s] [ PostCommitDelayUpdate  ]      4   0:00:00.1  (   0.3 % )     0:00:00.3 /  0:00:00.2    0.9
[12/15 13:04:03   1813s] [ IncrDelayCalc          ]     11   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.1
[12/15 13:04:03   1813s] [ HoldReEval             ]      3   0:00:00.5  (   1.9 % )     0:00:00.5 /  0:00:00.8    1.6
[12/15 13:04:03   1813s] [ HoldDelayCalc          ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:04:03   1813s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:04:03   1813s] [ HoldValidateSetup      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:04:03   1813s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:04:03   1813s] [ HoldCollectNode        ]      6   0:00:01.7  (   6.3 % )     0:00:01.7 /  0:00:02.6    1.5
[12/15 13:04:03   1813s] [ HoldSortNodeList       ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:04:03   1813s] [ HoldBottleneckCount    ]      4   0:00:06.3  (  22.9 % )     0:00:06.3 /  0:00:06.0    1.0
[12/15 13:04:03   1813s] [ HoldCacheNodeWeight    ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/15 13:04:03   1813s] [ HoldBuildSlackGraph    ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[12/15 13:04:03   1813s] [ HoldDBCommit           ]      6   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.1    0.8
[12/15 13:04:03   1813s] [ HoldTimerCalcSummary   ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:04:03   1813s] [ RefinePlace            ]      1   0:00:06.4  (  23.1 % )     0:00:06.4 /  0:00:06.2    1.0
[12/15 13:04:03   1813s] [ TimingUpdate           ]      3   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/15 13:04:03   1813s] [ TimingReport           ]      3   0:00:01.9  (   6.9 % )     0:00:01.9 /  0:00:02.8    1.5
[12/15 13:04:03   1813s] [ IncrTimingUpdate       ]      7   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.2    0.5
[12/15 13:04:03   1813s] [ MISC                   ]          0:00:04.2  (  15.4 % )     0:00:04.2 /  0:00:03.7    0.9
[12/15 13:04:03   1813s] ---------------------------------------------------------------------------------------------
[12/15 13:04:03   1813s]  HoldOpt #1 TOTAL                   0:00:27.6  ( 100.0 % )     0:00:27.6 /  0:00:30.7    1.1
[12/15 13:04:03   1813s] ---------------------------------------------------------------------------------------------
[12/15 13:04:03   1813s] 
[12/15 13:04:03   1813s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3154.6M, EPOCH TIME: 1671131043.635546
[12/15 13:04:03   1813s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.098, REAL:0.099, MEM:3154.6M, EPOCH TIME: 1671131043.734343
[12/15 13:04:03   1813s] *** Steiner Routed Nets: 1.002%; Threshold: 100; Threshold for Hold: 100
[12/15 13:04:03   1813s] ### Creating LA Mngr. totSessionCpu=0:30:14 mem=3154.6M
[12/15 13:04:03   1813s] ### Creating LA Mngr, finished. totSessionCpu=0:30:14 mem=3154.6M
[12/15 13:04:03   1813s] Re-routed 0 nets
[12/15 13:04:03   1813s] GigaOpt_HOLD: Recover setup timing after hold fixing
[12/15 13:04:03   1813s] 
[12/15 13:04:03   1813s] TimeStamp Deleting Cell Server Begin ...
[12/15 13:04:03   1813s] Deleting Lib Analyzer.
[12/15 13:04:03   1813s] 
[12/15 13:04:03   1813s] TimeStamp Deleting Cell Server End ...
[12/15 13:04:03   1813s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/15 13:04:03   1813s] 
[12/15 13:04:03   1813s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 13:04:03   1813s] Summary for sequential cells identification: 
[12/15 13:04:03   1813s]   Identified SBFF number: 148
[12/15 13:04:03   1813s]   Identified MBFF number: 0
[12/15 13:04:03   1813s]   Identified SB Latch number: 0
[12/15 13:04:03   1813s]   Identified MB Latch number: 0
[12/15 13:04:03   1813s]   Not identified SBFF number: 0
[12/15 13:04:03   1813s]   Not identified MBFF number: 0
[12/15 13:04:03   1813s]   Not identified SB Latch number: 0
[12/15 13:04:03   1813s]   Not identified MB Latch number: 0
[12/15 13:04:03   1813s]   Number of sequential cells which are not FFs: 106
[12/15 13:04:03   1813s]  Visiting view : slowView
[12/15 13:04:03   1813s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 13:04:03   1813s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 13:04:03   1813s]  Visiting view : fastView
[12/15 13:04:03   1813s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 13:04:03   1813s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 13:04:03   1813s] TLC MultiMap info (StdDelay):
[12/15 13:04:03   1813s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 13:04:03   1813s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 13:04:03   1813s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 13:04:03   1813s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 13:04:03   1813s]  Setting StdDelay to: 15.6ps
[12/15 13:04:03   1813s] 
[12/15 13:04:03   1813s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 13:04:04   1813s] 
[12/15 13:04:04   1813s] TimeStamp Deleting Cell Server Begin ...
[12/15 13:04:04   1813s] 
[12/15 13:04:04   1813s] TimeStamp Deleting Cell Server End ...
[12/15 13:04:05   1814s] 
[12/15 13:04:05   1814s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 13:04:05   1814s] Summary for sequential cells identification: 
[12/15 13:04:05   1814s]   Identified SBFF number: 148
[12/15 13:04:05   1814s]   Identified MBFF number: 0
[12/15 13:04:05   1814s]   Identified SB Latch number: 0
[12/15 13:04:05   1814s]   Identified MB Latch number: 0
[12/15 13:04:05   1814s]   Not identified SBFF number: 0
[12/15 13:04:05   1814s]   Not identified MBFF number: 0
[12/15 13:04:05   1814s]   Not identified SB Latch number: 0
[12/15 13:04:05   1814s]   Not identified MB Latch number: 0
[12/15 13:04:05   1814s]   Number of sequential cells which are not FFs: 106
[12/15 13:04:05   1814s]  Visiting view : slowView
[12/15 13:04:05   1814s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 13:04:05   1814s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 13:04:05   1814s]  Visiting view : fastView
[12/15 13:04:05   1814s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 13:04:05   1814s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 13:04:05   1814s] TLC MultiMap info (StdDelay):
[12/15 13:04:05   1814s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 13:04:05   1814s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 13:04:05   1814s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 13:04:05   1814s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 13:04:05   1814s]  Setting StdDelay to: 15.6ps
[12/15 13:04:05   1814s] 
[12/15 13:04:05   1814s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 13:04:05   1814s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[12/15 13:04:05   1814s] GigaOpt: WNS bump threshold: 0.0078
[12/15 13:04:05   1814s] GigaOpt: Skipping postEco optimization
[12/15 13:04:06   1815s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[12/15 13:04:06   1815s] GigaOpt: Skipping nonLegal postEco optimization
[12/15 13:04:08   1817s] 
[12/15 13:04:08   1817s] Active setup views:
[12/15 13:04:08   1817s]  slowView
[12/15 13:04:08   1817s]   Dominating endpoints: 0
[12/15 13:04:08   1817s]   Dominating TNS: -0.000
[12/15 13:04:08   1817s] 
[12/15 13:04:08   1817s] Started Early Global Route kernel ( Curr Mem: 3249.98 MB )
[12/15 13:04:08   1817s] (I)      ==================== Layers =====================
[12/15 13:04:08   1817s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 13:04:08   1817s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/15 13:04:08   1817s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 13:04:08   1817s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/15 13:04:08   1817s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/15 13:04:08   1817s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/15 13:04:08   1817s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/15 13:04:08   1817s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/15 13:04:08   1817s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/15 13:04:08   1817s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/15 13:04:08   1817s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/15 13:04:08   1817s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/15 13:04:08   1817s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/15 13:04:08   1817s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/15 13:04:08   1817s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/15 13:04:08   1817s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/15 13:04:08   1817s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/15 13:04:08   1817s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/15 13:04:08   1817s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/15 13:04:08   1817s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/15 13:04:08   1817s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 13:04:08   1817s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/15 13:04:08   1817s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/15 13:04:08   1817s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/15 13:04:08   1817s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/15 13:04:08   1817s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/15 13:04:08   1817s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 13:04:08   1817s] (I)      Started Import and model ( Curr Mem: 3249.98 MB )
[12/15 13:04:08   1817s] (I)      Default power domain name = toplevel_498
[12/15 13:04:08   1817s] .== Non-default Options ==
[12/15 13:04:09   1818s] (I)      Build term to term wires                           : false
[12/15 13:04:09   1818s] (I)      Maximum routing layer                              : 6
[12/15 13:04:09   1818s] (I)      Number of threads                                  : 4
[12/15 13:04:09   1818s] (I)      Method to set GCell size                           : row
[12/15 13:04:09   1818s] (I)      Counted 10662 PG shapes. We will not process PG shapes layer by layer.
[12/15 13:04:09   1818s] (I)      Use row-based GCell size
[12/15 13:04:09   1818s] (I)      Use row-based GCell align
[12/15 13:04:09   1818s] (I)      layer 0 area = 168000
[12/15 13:04:09   1818s] (I)      layer 1 area = 208000
[12/15 13:04:09   1818s] (I)      layer 2 area = 208000
[12/15 13:04:09   1818s] (I)      layer 3 area = 208000
[12/15 13:04:09   1818s] (I)      layer 4 area = 208000
[12/15 13:04:09   1818s] (I)      layer 5 area = 208000
[12/15 13:04:09   1818s] (I)      GCell unit size   : 4000
[12/15 13:04:09   1818s] (I)      GCell multiplier  : 1
[12/15 13:04:09   1818s] (I)      GCell row height  : 4000
[12/15 13:04:09   1818s] (I)      Actual row height : 4000
[12/15 13:04:09   1818s] (I)      GCell align ref   : 300000 300000
[12/15 13:04:09   1818s] [NR-eGR] Track table information for default rule: 
[12/15 13:04:09   1818s] [NR-eGR] M1 has no routable track
[12/15 13:04:09   1818s] [NR-eGR] M2 has single uniform track structure
[12/15 13:04:09   1818s] [NR-eGR] M3 has single uniform track structure
[12/15 13:04:09   1818s] [NR-eGR] M4 has single uniform track structure
[12/15 13:04:09   1818s] [NR-eGR] M5 has single uniform track structure
[12/15 13:04:09   1818s] [NR-eGR] M6 has single uniform track structure
[12/15 13:04:09   1818s] (I)      =============== Default via ================
[12/15 13:04:09   1818s] (I)      +---+------------------+-------------------+
[12/15 13:04:09   1818s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/15 13:04:09   1818s] (I)      +---+------------------+-------------------+
[12/15 13:04:09   1818s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/15 13:04:09   1818s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/15 13:04:09   1818s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/15 13:04:09   1818s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/15 13:04:09   1818s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/15 13:04:09   1818s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/15 13:04:09   1818s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/15 13:04:09   1818s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/15 13:04:09   1818s] (I)      +---+------------------+-------------------+
[12/15 13:04:09   1818s] [NR-eGR] Read 17904 PG shapes
[12/15 13:04:09   1818s] [NR-eGR] Read 0 clock shapes
[12/15 13:04:09   1818s] [NR-eGR] Read 0 other shapes
[12/15 13:04:09   1818s] [NR-eGR] #Routing Blockages  : 0
[12/15 13:04:09   1818s] [NR-eGR] #Instance Blockages : 0
[12/15 13:04:09   1818s] [NR-eGR] #PG Blockages       : 17904
[12/15 13:04:09   1818s] [NR-eGR] #Halo Blockages     : 0
[12/15 13:04:09   1818s] [NR-eGR] #Boundary Blockages : 0
[12/15 13:04:09   1818s] [NR-eGR] #Clock Blockages    : 0
[12/15 13:04:09   1818s] [NR-eGR] #Other Blockages    : 0
[12/15 13:04:09   1818s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 13:04:09   1818s] [NR-eGR] Num Prerouted Nets = 358  Num Prerouted Wires = 77294
[12/15 13:04:09   1818s] [NR-eGR] Read 118903 nets ( ignored 358 )
[12/15 13:04:09   1818s] (I)      early_global_route_priority property id does not exist.
[12/15 13:04:09   1818s] (I)      Read Num Blocks=17904  Num Prerouted Wires=77294  Num CS=0
[12/15 13:04:09   1818s] (I)      Layer 1 (V) : #blockages 5112 : #preroutes 38814
[12/15 13:04:09   1819s] (I)      Layer 2 (H) : #blockages 5112 : #preroutes 33744
[12/15 13:04:09   1819s] (I)      Layer 3 (V) : #blockages 5112 : #preroutes 4716
[12/15 13:04:09   1819s] (I)      Layer 4 (H) : #blockages 2568 : #preroutes 20
[12/15 13:04:10   1819s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/15 13:04:10   1819s] (I)      Number of ignored nets                =    358
[12/15 13:04:10   1819s] (I)      Number of connected nets              =      0
[12/15 13:04:10   1819s] (I)      Number of fixed nets                  =    358.  Ignored: Yes
[12/15 13:04:10   1819s] (I)      Number of clock nets                  =    358.  Ignored: No
[12/15 13:04:10   1819s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 13:04:10   1819s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 13:04:10   1819s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 13:04:10   1819s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 13:04:10   1819s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 13:04:10   1819s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/15 13:04:10   1819s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/15 13:04:10   1819s] (I)      Ndr track 0 does not exist
[12/15 13:04:10   1819s] (I)      Ndr track 0 does not exist
[12/15 13:04:10   1819s] (I)      ---------------------Grid Graph Info--------------------
[12/15 13:04:10   1819s] (I)      Routing area        : (0, 0) - (2300000, 2300000)
[12/15 13:04:10   1819s] (I)      Core area           : (300000, 300000) - (2000000, 2000000)
[12/15 13:04:10   1819s] (I)      Site width          :   400  (dbu)
[12/15 13:04:10   1819s] (I)      Row height          :  4000  (dbu)
[12/15 13:04:10   1819s] (I)      GCell row height    :  4000  (dbu)
[12/15 13:04:10   1819s] (I)      GCell width         :  4000  (dbu)
[12/15 13:04:10   1819s] (I)      GCell height        :  4000  (dbu)
[12/15 13:04:10   1819s] (I)      Grid                :   575   575     6
[12/15 13:04:10   1819s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/15 13:04:10   1819s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/15 13:04:10   1819s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/15 13:04:10   1819s] (I)      Default wire width  :   180   200   200   200   200   200
[12/15 13:04:10   1819s] (I)      Default wire space  :   180   200   200   200   200   200
[12/15 13:04:10   1819s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/15 13:04:10   1819s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/15 13:04:10   1819s] (I)      First track coord   :     0   200   200   200   200   200
[12/15 13:04:10   1819s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/15 13:04:10   1819s] (I)      Total num of tracks :     0  5750  5750  5750  5750  5750
[12/15 13:04:10   1819s] (I)      Num of masks        :     1     1     1     1     1     1
[12/15 13:04:10   1819s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/15 13:04:10   1819s] (I)      --------------------------------------------------------
[12/15 13:04:10   1819s] 
[12/15 13:04:10   1819s] [NR-eGR] ============ Routing rule table ============
[12/15 13:04:10   1819s] [NR-eGR] Rule id: 0  Nets: 118545
[12/15 13:04:10   1819s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/15 13:04:10   1819s] (I)                    Layer    2    3    4    5    6 
[12/15 13:04:10   1819s] (I)                    Pitch  400  400  400  400  400 
[12/15 13:04:10   1819s] (I)             #Used tracks    1    1    1    1    1 
[12/15 13:04:10   1819s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 13:04:10   1819s] [NR-eGR] Rule id: 1  Nets: 0
[12/15 13:04:10   1819s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/15 13:04:10   1819s] (I)                    Layer    2    3    4    5    6 
[12/15 13:04:10   1819s] (I)                    Pitch  800  800  800  800  800 
[12/15 13:04:10   1819s] (I)             #Used tracks    2    2    2    2    2 
[12/15 13:04:10   1819s] (I)       #Fully used tracks    1    1    1    1    1 
[12/15 13:04:10   1819s] [NR-eGR] ========================================
[12/15 13:04:10   1819s] [NR-eGR] 
[12/15 13:04:10   1819s] (I)      =============== Blocked Tracks ===============
[12/15 13:04:10   1819s] (I)      +-------+---------+----------+---------------+
[12/15 13:04:10   1819s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 13:04:10   1819s] (I)      +-------+---------+----------+---------------+
[12/15 13:04:10   1819s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 13:04:10   1819s] (I)      |     2 | 3306250 |    33654 |         1.02% |
[12/15 13:04:10   1819s] (I)      |     3 | 3306250 |    17040 |         0.52% |
[12/15 13:04:10   1819s] (I)      |     4 | 3306250 |    33654 |         1.02% |
[12/15 13:04:10   1819s] (I)      |     5 | 3306250 |    76554 |         2.32% |
[12/15 13:04:10   1819s] (I)      |     6 | 3306250 |        0 |         0.00% |
[12/15 13:04:10   1819s] (I)      +-------+---------+----------+---------------+
[12/15 13:04:10   1819s] (I)      Finished Import and model ( CPU: 1.20 sec, Real: 1.39 sec, Curr Mem: 3278.02 MB )
[12/15 13:04:10   1819s] (I)      Reset routing kernel
[12/15 13:04:10   1819s] (I)      Started Global Routing ( Curr Mem: 3278.02 MB )
[12/15 13:04:10   1819s] (I)      totalPins=429326  totalGlobalPin=417156 (97.17%)
[12/15 13:04:10   1819s] (I)      total 2D Cap : 16453344 = (6558876 H, 9894468 V)
[12/15 13:04:10   1819s] [NR-eGR] Layer group 1: route 118545 net(s) in layer range [2, 6]
[12/15 13:04:10   1819s] (I)      
[12/15 13:04:10   1819s] (I)      ============  Phase 1a Route ============
[12/15 13:04:10   1820s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/15 13:04:10   1820s] (I)      Usage: 1426929 = (729840 H, 697089 V) = (11.13% H, 7.05% V) = (1.460e+06um H, 1.394e+06um V)
[12/15 13:04:11   1820s] (I)      
[12/15 13:04:11   1820s] (I)      ============  Phase 1b Route ============
[12/15 13:04:11   1820s] (I)      Usage: 1427007 = (729854 H, 697153 V) = (11.13% H, 7.05% V) = (1.460e+06um H, 1.394e+06um V)
[12/15 13:04:11   1820s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.854014e+06um
[12/15 13:04:11   1820s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/15 13:04:11   1820s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/15 13:04:11   1820s] (I)      
[12/15 13:04:11   1820s] (I)      ============  Phase 1c Route ============
[12/15 13:04:11   1820s] (I)      Level2 Grid: 115 x 115
[12/15 13:04:11   1820s] (I)      Usage: 1427007 = (729854 H, 697153 V) = (11.13% H, 7.05% V) = (1.460e+06um H, 1.394e+06um V)
[12/15 13:04:11   1820s] (I)      
[12/15 13:04:11   1820s] (I)      ============  Phase 1d Route ============
[12/15 13:04:11   1820s] (I)      Usage: 1427048 = (729854 H, 697194 V) = (11.13% H, 7.05% V) = (1.460e+06um H, 1.394e+06um V)
[12/15 13:04:11   1820s] (I)      
[12/15 13:04:11   1820s] (I)      ============  Phase 1e Route ============
[12/15 13:04:11   1820s] (I)      Usage: 1427048 = (729854 H, 697194 V) = (11.13% H, 7.05% V) = (1.460e+06um H, 1.394e+06um V)
[12/15 13:04:11   1820s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.854096e+06um
[12/15 13:04:11   1820s] (I)      
[12/15 13:04:11   1820s] (I)      ============  Phase 1l Route ============
[12/15 13:04:12   1821s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/15 13:04:12   1821s] (I)      Layer  2:    3290404    631566        28           0     3300500    ( 0.00%) 
[12/15 13:04:12   1821s] (I)      Layer  3:    3288572    677783        43           0     3300500    ( 0.00%) 
[12/15 13:04:12   1821s] (I)      Layer  4:    3290404    328901         0           0     3300500    ( 0.00%) 
[12/15 13:04:12   1821s] (I)      Layer  5:    3261516    195180       227           0     3300500    ( 0.00%) 
[12/15 13:04:12   1821s] (I)      Layer  6:    3300500     26304         0           0     3300500    ( 0.00%) 
[12/15 13:04:12   1821s] (I)      Total:      16431396   1859734       298           0    16502500    ( 0.00%) 
[12/15 13:04:12   1822s] (I)      
[12/15 13:04:12   1822s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/15 13:04:12   1822s] [NR-eGR]                        OverCon           OverCon            
[12/15 13:04:12   1822s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/15 13:04:12   1822s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/15 13:04:12   1822s] [NR-eGR] ---------------------------------------------------------------
[12/15 13:04:12   1822s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 13:04:12   1822s] [NR-eGR]      M2 ( 2)        25( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/15 13:04:12   1822s] [NR-eGR]      M3 ( 3)        38( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/15 13:04:12   1822s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 13:04:12   1822s] [NR-eGR]      M5 ( 5)       137( 0.04%)        14( 0.00%)   ( 0.05%) 
[12/15 13:04:12   1822s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 13:04:12   1822s] [NR-eGR] ---------------------------------------------------------------
[12/15 13:04:12   1822s] [NR-eGR]        Total       200( 0.01%)        14( 0.00%)   ( 0.01%) 
[12/15 13:04:12   1822s] [NR-eGR] 
[12/15 13:04:12   1822s] (I)      Finished Global Routing ( CPU: 2.85 sec, Real: 2.55 sec, Curr Mem: 3352.76 MB )
[12/15 13:04:12   1822s] (I)      total 2D Cap : 16459742 = (6561440 H, 9898302 V)
[12/15 13:04:12   1822s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/15 13:04:12   1822s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.14 sec, Real: 4.04 sec, Curr Mem: 3352.76 MB )
[12/15 13:04:12   1822s] (I)      ========================================= Runtime Summary =========================================
[12/15 13:04:12   1822s] (I)       Step                                              %        Start       Finish      Real       CPU 
[12/15 13:04:12   1822s] (I)      ---------------------------------------------------------------------------------------------------
[12/15 13:04:12   1822s] (I)       Early Global Route kernel                   100.00%  1157.89 sec  1161.94 sec  4.04 sec  4.14 sec 
[12/15 13:04:12   1822s] (I)       +-Import and model                           34.28%  1157.89 sec  1159.28 sec  1.39 sec  1.20 sec 
[12/15 13:04:12   1822s] (I)       | +-Create place DB                          18.25%  1157.90 sec  1158.63 sec  0.74 sec  0.67 sec 
[12/15 13:04:12   1822s] (I)       | | +-Import place data                      18.25%  1157.90 sec  1158.63 sec  0.74 sec  0.67 sec 
[12/15 13:04:12   1822s] (I)       | | | +-Read instances and placement          5.02%  1157.90 sec  1158.10 sec  0.20 sec  0.20 sec 
[12/15 13:04:12   1822s] (I)       | | | +-Read nets                            13.22%  1158.10 sec  1158.63 sec  0.53 sec  0.47 sec 
[12/15 13:04:12   1822s] (I)       | +-Create route DB                          14.88%  1158.63 sec  1159.23 sec  0.60 sec  0.48 sec 
[12/15 13:04:12   1822s] (I)       | | +-Import route data (4T)                 14.87%  1158.63 sec  1159.23 sec  0.60 sec  0.48 sec 
[12/15 13:04:12   1822s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.96%  1158.64 sec  1158.68 sec  0.04 sec  0.03 sec 
[12/15 13:04:12   1822s] (I)       | | | | +-Read routing blockages              0.00%  1158.64 sec  1158.64 sec  0.00 sec  0.00 sec 
[12/15 13:04:12   1822s] (I)       | | | | +-Read instance blockages             0.89%  1158.64 sec  1158.68 sec  0.04 sec  0.03 sec 
[12/15 13:04:12   1822s] (I)       | | | | +-Read PG blockages                   0.06%  1158.68 sec  1158.68 sec  0.00 sec  0.00 sec 
[12/15 13:04:12   1822s] (I)       | | | | +-Read clock blockages                0.00%  1158.68 sec  1158.68 sec  0.00 sec  0.00 sec 
[12/15 13:04:12   1822s] (I)       | | | | +-Read other blockages                0.00%  1158.68 sec  1158.68 sec  0.00 sec  0.00 sec 
[12/15 13:04:12   1822s] (I)       | | | | +-Read boundary cut boxes             0.00%  1158.68 sec  1158.68 sec  0.00 sec  0.00 sec 
[12/15 13:04:12   1822s] (I)       | | | +-Read blackboxes                       0.00%  1158.68 sec  1158.68 sec  0.00 sec  0.00 sec 
[12/15 13:04:12   1822s] (I)       | | | +-Read prerouted                        5.12%  1158.68 sec  1158.89 sec  0.21 sec  0.14 sec 
[12/15 13:04:12   1822s] (I)       | | | +-Read unlegalized nets                 0.73%  1158.89 sec  1158.92 sec  0.03 sec  0.03 sec 
[12/15 13:04:12   1822s] (I)       | | | +-Read nets                             1.29%  1158.92 sec  1158.97 sec  0.05 sec  0.05 sec 
[12/15 13:04:12   1822s] (I)       | | | +-Set up via pillars                    0.15%  1158.98 sec  1158.99 sec  0.01 sec  0.00 sec 
[12/15 13:04:12   1822s] (I)       | | | +-Initialize 3D grid graph              0.14%  1159.01 sec  1159.01 sec  0.01 sec  0.01 sec 
[12/15 13:04:12   1822s] (I)       | | | +-Model blockage capacity               5.19%  1159.01 sec  1159.22 sec  0.21 sec  0.18 sec 
[12/15 13:04:12   1822s] (I)       | | | | +-Initialize 3D capacity              5.05%  1159.01 sec  1159.22 sec  0.20 sec  0.17 sec 
[12/15 13:04:12   1822s] (I)       | +-Read aux data                             0.00%  1159.23 sec  1159.23 sec  0.00 sec  0.00 sec 
[12/15 13:04:12   1822s] (I)       | +-Others data preparation                   0.32%  1159.23 sec  1159.25 sec  0.01 sec  0.01 sec 
[12/15 13:04:12   1822s] (I)       | +-Create route kernel                       0.23%  1159.25 sec  1159.26 sec  0.01 sec  0.01 sec 
[12/15 13:04:12   1822s] (I)       +-Global Routing                             63.18%  1159.28 sec  1161.84 sec  2.55 sec  2.85 sec 
[12/15 13:04:12   1822s] (I)       | +-Initialization                            0.93%  1159.28 sec  1159.32 sec  0.04 sec  0.04 sec 
[12/15 13:04:12   1822s] (I)       | +-Net group 1                              58.84%  1159.32 sec  1161.70 sec  2.38 sec  2.75 sec 
[12/15 13:04:12   1822s] (I)       | | +-Generate topology (4T)                  2.39%  1159.32 sec  1159.42 sec  0.10 sec  0.16 sec 
[12/15 13:04:12   1822s] (I)       | | +-Phase 1a                               18.95%  1159.46 sec  1160.23 sec  0.77 sec  0.97 sec 
[12/15 13:04:12   1822s] (I)       | | | +-Pattern routing (4T)                 13.41%  1159.46 sec  1160.01 sec  0.54 sec  0.77 sec 
[12/15 13:04:12   1822s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.57%  1160.01 sec  1160.11 sec  0.10 sec  0.10 sec 
[12/15 13:04:12   1822s] (I)       | | | +-Add via demand to 2D                  2.96%  1160.11 sec  1160.23 sec  0.12 sec  0.10 sec 
[12/15 13:04:12   1822s] (I)       | | +-Phase 1b                                8.22%  1160.23 sec  1160.56 sec  0.33 sec  0.26 sec 
[12/15 13:04:12   1822s] (I)       | | | +-Monotonic routing (4T)                8.12%  1160.23 sec  1160.56 sec  0.33 sec  0.26 sec 
[12/15 13:04:12   1822s] (I)       | | +-Phase 1c                                1.24%  1160.56 sec  1160.61 sec  0.05 sec  0.05 sec 
[12/15 13:04:12   1822s] (I)       | | | +-Two level Routing                     1.23%  1160.56 sec  1160.61 sec  0.05 sec  0.05 sec 
[12/15 13:04:12   1822s] (I)       | | | | +-Two Level Routing (Regular)         0.80%  1160.57 sec  1160.60 sec  0.03 sec  0.03 sec 
[12/15 13:04:12   1822s] (I)       | | | | +-Two Level Routing (Strong)          0.32%  1160.60 sec  1160.61 sec  0.01 sec  0.01 sec 
[12/15 13:04:12   1822s] (I)       | | +-Phase 1d                                7.58%  1160.61 sec  1160.92 sec  0.31 sec  0.24 sec 
[12/15 13:04:12   1822s] (I)       | | | +-Detoured routing                      7.57%  1160.61 sec  1160.92 sec  0.31 sec  0.24 sec 
[12/15 13:04:12   1822s] (I)       | | +-Phase 1e                                0.04%  1160.92 sec  1160.92 sec  0.00 sec  0.00 sec 
[12/15 13:04:12   1822s] (I)       | | | +-Route legalization                    0.00%  1160.92 sec  1160.92 sec  0.00 sec  0.00 sec 
[12/15 13:04:12   1822s] (I)       | | +-Phase 1l                               19.37%  1160.92 sec  1161.70 sec  0.78 sec  1.03 sec 
[12/15 13:04:12   1822s] (I)       | | | +-Layer assignment (4T)                18.78%  1160.94 sec  1161.70 sec  0.76 sec  1.01 sec 
[12/15 13:04:12   1822s] (I)       | +-Clean cong LA                             0.00%  1161.70 sec  1161.70 sec  0.00 sec  0.00 sec 
[12/15 13:04:12   1822s] (I)       +-Export 3D cong map                          2.13%  1161.84 sec  1161.92 sec  0.09 sec  0.08 sec 
[12/15 13:04:12   1822s] (I)       | +-Export 2D cong map                        0.37%  1161.91 sec  1161.92 sec  0.01 sec  0.01 sec 
[12/15 13:04:12   1822s] (I)      ======================= Summary by functions ========================
[12/15 13:04:12   1822s] (I)       Lv  Step                                      %      Real       CPU 
[12/15 13:04:12   1822s] (I)      ---------------------------------------------------------------------
[12/15 13:04:12   1822s] (I)        0  Early Global Route kernel           100.00%  4.04 sec  4.14 sec 
[12/15 13:04:12   1822s] (I)        1  Global Routing                       63.18%  2.55 sec  2.85 sec 
[12/15 13:04:12   1822s] (I)        1  Import and model                     34.28%  1.39 sec  1.20 sec 
[12/15 13:04:12   1822s] (I)        1  Export 3D cong map                    2.13%  0.09 sec  0.08 sec 
[12/15 13:04:12   1822s] (I)        2  Net group 1                          58.84%  2.38 sec  2.75 sec 
[12/15 13:04:12   1822s] (I)        2  Create place DB                      18.25%  0.74 sec  0.67 sec 
[12/15 13:04:12   1822s] (I)        2  Create route DB                      14.88%  0.60 sec  0.48 sec 
[12/15 13:04:12   1822s] (I)        2  Initialization                        0.93%  0.04 sec  0.04 sec 
[12/15 13:04:12   1822s] (I)        2  Export 2D cong map                    0.37%  0.01 sec  0.01 sec 
[12/15 13:04:12   1822s] (I)        2  Others data preparation               0.32%  0.01 sec  0.01 sec 
[12/15 13:04:12   1822s] (I)        2  Create route kernel                   0.23%  0.01 sec  0.01 sec 
[12/15 13:04:12   1822s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/15 13:04:12   1822s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/15 13:04:12   1822s] (I)        3  Phase 1l                             19.37%  0.78 sec  1.03 sec 
[12/15 13:04:12   1822s] (I)        3  Phase 1a                             18.95%  0.77 sec  0.97 sec 
[12/15 13:04:12   1822s] (I)        3  Import place data                    18.25%  0.74 sec  0.67 sec 
[12/15 13:04:12   1822s] (I)        3  Import route data (4T)               14.87%  0.60 sec  0.48 sec 
[12/15 13:04:12   1822s] (I)        3  Phase 1b                              8.22%  0.33 sec  0.26 sec 
[12/15 13:04:12   1822s] (I)        3  Phase 1d                              7.58%  0.31 sec  0.24 sec 
[12/15 13:04:12   1822s] (I)        3  Generate topology (4T)                2.39%  0.10 sec  0.16 sec 
[12/15 13:04:12   1822s] (I)        3  Phase 1c                              1.24%  0.05 sec  0.05 sec 
[12/15 13:04:12   1822s] (I)        3  Phase 1e                              0.04%  0.00 sec  0.00 sec 
[12/15 13:04:12   1822s] (I)        4  Layer assignment (4T)                18.78%  0.76 sec  1.01 sec 
[12/15 13:04:12   1822s] (I)        4  Read nets                            14.51%  0.59 sec  0.52 sec 
[12/15 13:04:12   1822s] (I)        4  Pattern routing (4T)                 13.41%  0.54 sec  0.77 sec 
[12/15 13:04:12   1822s] (I)        4  Monotonic routing (4T)                8.12%  0.33 sec  0.26 sec 
[12/15 13:04:12   1822s] (I)        4  Detoured routing                      7.57%  0.31 sec  0.24 sec 
[12/15 13:04:12   1822s] (I)        4  Model blockage capacity               5.19%  0.21 sec  0.18 sec 
[12/15 13:04:12   1822s] (I)        4  Read prerouted                        5.12%  0.21 sec  0.14 sec 
[12/15 13:04:12   1822s] (I)        4  Read instances and placement          5.02%  0.20 sec  0.20 sec 
[12/15 13:04:12   1822s] (I)        4  Add via demand to 2D                  2.96%  0.12 sec  0.10 sec 
[12/15 13:04:12   1822s] (I)        4  Pattern Routing Avoiding Blockages    2.57%  0.10 sec  0.10 sec 
[12/15 13:04:12   1822s] (I)        4  Two level Routing                     1.23%  0.05 sec  0.05 sec 
[12/15 13:04:12   1822s] (I)        4  Read blockages ( Layer 2-6 )          0.96%  0.04 sec  0.03 sec 
[12/15 13:04:12   1822s] (I)        4  Read unlegalized nets                 0.73%  0.03 sec  0.03 sec 
[12/15 13:04:12   1822s] (I)        4  Set up via pillars                    0.15%  0.01 sec  0.00 sec 
[12/15 13:04:12   1822s] (I)        4  Initialize 3D grid graph              0.14%  0.01 sec  0.01 sec 
[12/15 13:04:12   1822s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/15 13:04:12   1822s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/15 13:04:12   1822s] (I)        5  Initialize 3D capacity                5.05%  0.20 sec  0.17 sec 
[12/15 13:04:12   1822s] (I)        5  Read instance blockages               0.89%  0.04 sec  0.03 sec 
[12/15 13:04:12   1822s] (I)        5  Two Level Routing (Regular)           0.80%  0.03 sec  0.03 sec 
[12/15 13:04:12   1822s] (I)        5  Two Level Routing (Strong)            0.32%  0.01 sec  0.01 sec 
[12/15 13:04:12   1822s] (I)        5  Read PG blockages                     0.06%  0.00 sec  0.00 sec 
[12/15 13:04:12   1822s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/15 13:04:12   1822s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/15 13:04:12   1822s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/15 13:04:12   1822s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/15 13:04:12   1822s] OPERPROF: Starting HotSpotCal at level 1, MEM:3352.8M, EPOCH TIME: 1671131052.756560
[12/15 13:04:12   1822s] [hotspot] +------------+---------------+---------------+
[12/15 13:04:12   1822s] [hotspot] |            |   max hotspot | total hotspot |
[12/15 13:04:12   1822s] [hotspot] +------------+---------------+---------------+
[12/15 13:04:12   1822s] [hotspot] | normalized |          0.00 |          0.00 |
[12/15 13:04:12   1822s] [hotspot] +------------+---------------+---------------+
[12/15 13:04:12   1822s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/15 13:04:12   1822s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/15 13:04:12   1822s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.137, MEM:3345.5M, EPOCH TIME: 1671131052.893987
[12/15 13:04:12   1822s] [hotspot] Hotspot report including placement blocked areas
[12/15 13:04:12   1822s] OPERPROF: Starting HotSpotCal at level 1, MEM:3345.5M, EPOCH TIME: 1671131052.894210
[12/15 13:04:12   1822s] [hotspot] +------------+---------------+---------------+
[12/15 13:04:12   1822s] [hotspot] |            |   max hotspot | total hotspot |
[12/15 13:04:12   1822s] [hotspot] +------------+---------------+---------------+
[12/15 13:04:12   1822s] [hotspot] | normalized |          0.00 |          0.00 |
[12/15 13:04:12   1822s] [hotspot] +------------+---------------+---------------+
[12/15 13:04:12   1822s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/15 13:04:12   1822s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/15 13:04:12   1822s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.028, REAL:0.047, MEM:3345.5M, EPOCH TIME: 1671131052.941019
[12/15 13:04:13   1822s] Reported timing to dir ./timingReports
[12/15 13:04:13   1822s] **optDesign ... cpu = 0:02:53, real = 0:02:34, mem = 2583.1M, totSessionCpu=0:30:23 **
[12/15 13:04:14   1823s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3087.0M, EPOCH TIME: 1671131054.061955
[12/15 13:04:14   1823s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.092, REAL:0.141, MEM:3087.0M, EPOCH TIME: 1671131054.202860
[12/15 13:04:14   1823s] 
[12/15 13:04:14   1823s] TimeStamp Deleting Cell Server Begin ...
[12/15 13:04:14   1823s] 
[12/15 13:04:14   1823s] TimeStamp Deleting Cell Server End ...
[12/15 13:04:19   1829s] Starting delay calculation for Hold views
[12/15 13:04:19   1830s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/15 13:04:19   1830s] #################################################################################
[12/15 13:04:19   1830s] # Design Stage: PreRoute
[12/15 13:04:19   1830s] # Design Name: toplevel_498
[12/15 13:04:19   1830s] # Design Mode: 90nm
[12/15 13:04:19   1830s] # Analysis Mode: MMMC Non-OCV 
[12/15 13:04:19   1830s] # Parasitics Mode: No SPEF/RCDB 
[12/15 13:04:19   1830s] # Signoff Settings: SI Off 
[12/15 13:04:19   1830s] #################################################################################
[12/15 13:04:19   1830s] Topological Sorting (REAL = 0:00:00.0, MEM = 3129.4M, InitMEM = 3115.4M)
[12/15 13:04:19   1830s] Calculate delays in BcWc mode...
[12/15 13:04:19   1830s] Start delay calculation (fullDC) (4 T). (MEM=3129.38)
[12/15 13:04:19   1830s] *** Calculating scaling factor for fastLib libraries using the default operating condition of each library.
[12/15 13:04:20   1831s] End AAE Lib Interpolated Model. (MEM=3141.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:04:33   1855s] Total number of fetched objects 118974
[12/15 13:04:34   1856s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:01.0)
[12/15 13:04:34   1856s] End delay calculation. (MEM=3291.14 CPU=0:00:20.9 REAL=0:00:11.0)
[12/15 13:04:34   1856s] End delay calculation (fullDC). (MEM=3291.14 CPU=0:00:25.3 REAL=0:00:15.0)
[12/15 13:04:34   1856s] *** CDM Built up (cpu=0:00:26.0  real=0:00:15.0  mem= 3291.1M) ***
[12/15 13:04:36   1860s] *** Done Building Timing Graph (cpu=0:00:30.1 real=0:00:17.0 totSessionCpu=0:31:00 mem=3322.1M)
[12/15 13:04:43   1868s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/15 13:04:43   1868s] Starting delay calculation for Setup views
[12/15 13:04:43   1869s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/15 13:04:43   1869s] #################################################################################
[12/15 13:04:43   1869s] # Design Stage: PreRoute
[12/15 13:04:43   1869s] # Design Name: toplevel_498
[12/15 13:04:43   1869s] # Design Mode: 90nm
[12/15 13:04:43   1869s] # Analysis Mode: MMMC Non-OCV 
[12/15 13:04:43   1869s] # Parasitics Mode: No SPEF/RCDB 
[12/15 13:04:43   1869s] # Signoff Settings: SI Off 
[12/15 13:04:43   1869s] #################################################################################
[12/15 13:04:43   1869s] Topological Sorting (REAL = 0:00:00.0, MEM = 3145.6M, InitMEM = 3131.6M)
[12/15 13:04:43   1869s] Calculate delays in BcWc mode...
[12/15 13:04:43   1869s] Start delay calculation (fullDC) (4 T). (MEM=3145.6)
[12/15 13:04:43   1869s] *** Calculating scaling factor for slowLib libraries using the default operating condition of each library.
[12/15 13:04:44   1870s] End AAE Lib Interpolated Model. (MEM=3158.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:04:58   1894s] Total number of fetched objects 118974
[12/15 13:04:58   1894s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/15 13:04:58   1894s] End delay calculation. (MEM=3308.36 CPU=0:00:20.9 REAL=0:00:11.0)
[12/15 13:04:58   1894s] End delay calculation (fullDC). (MEM=3308.36 CPU=0:00:25.2 REAL=0:00:15.0)
[12/15 13:04:58   1894s] *** CDM Built up (cpu=0:00:25.8  real=0:00:15.0  mem= 3308.4M) ***
[12/15 13:05:02   1898s] *** Done Building Timing Graph (cpu=0:00:29.9 real=0:00:19.0 totSessionCpu=0:31:39 mem=3339.4M)
[12/15 13:05:14   1909s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 
Hold views included:
 fastView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.111  | 32.635  | 28.611  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.021  |  0.826  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.039%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:01:27, REAL=0:01:01, MEM=3146.3M
[12/15 13:05:14   1909s] **optDesign ... cpu = 0:04:20, real = 0:03:35, mem = 2750.4M, totSessionCpu=0:31:50 **
[12/15 13:05:14   1909s] *** Finished optDesign ***
[12/15 13:05:14   1909s] 
[12/15 13:05:14   1909s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:04:19 real=  0:03:35)
[12/15 13:05:14   1909s] Info: pop threads available for lower-level modules during optimization.
[12/15 13:05:14   1909s] Info: Destroy the CCOpt slew target map.
[12/15 13:05:14   1910s] clean pInstBBox. size 0
[12/15 13:05:15   1910s] All LLGs are deleted
[12/15 13:05:15   1910s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3146.3M, EPOCH TIME: 1671131115.056189
[12/15 13:05:15   1910s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3146.3M, EPOCH TIME: 1671131115.059247
[12/15 13:05:15   1910s] *** optDesign #4 [finish] : cpu/real = 0:04:19.8/0:03:35.4 (1.2), totSession cpu/real = 0:31:50.2/0:24:40.8 (1.3), mem = 3146.3M
[12/15 13:05:15   1910s] 
[12/15 13:05:15   1910s] =============================================================================================
[12/15 13:05:15   1910s]  Final TAT Report for optDesign #4                                              21.10-p004_1
[12/15 13:05:15   1910s] =============================================================================================
[12/15 13:05:15   1910s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 13:05:15   1910s] ---------------------------------------------------------------------------------------------
[12/15 13:05:15   1910s] [ InitOpt                ]      1   0:00:43.9  (  20.4 % )     0:00:43.9 /  0:00:38.9    0.9
[12/15 13:05:15   1910s] [ HoldOpt                ]      1   0:00:19.1  (   8.8 % )     0:00:27.6 /  0:00:30.7    1.1
[12/15 13:05:15   1910s] [ ViewPruning            ]      8   0:00:05.8  (   2.7 % )     0:00:05.8 /  0:00:07.0    1.2
[12/15 13:05:15   1910s] [ BuildHoldData          ]      1   0:00:44.2  (  20.5 % )     0:01:08.8 /  0:01:30.6    1.3
[12/15 13:05:15   1910s] [ OptSummaryReport       ]      5   0:00:11.0  (   5.1 % )     0:01:04.7 /  0:01:32.3    1.4
[12/15 13:05:15   1910s] [ DrvReport              ]      2   0:00:07.2  (   3.3 % )     0:00:07.2 /  0:00:06.4    0.9
[12/15 13:05:15   1910s] [ SlackTraversorInit     ]      3   0:00:02.8  (   1.3 % )     0:00:02.8 /  0:00:02.5    0.9
[12/15 13:05:15   1910s] [ CellServerInit         ]      3   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.8
[12/15 13:05:15   1910s] [ LibAnalyzerInit        ]      1   0:00:02.4  (   1.1 % )     0:00:02.4 /  0:00:01.8    0.8
[12/15 13:05:15   1910s] [ RefinePlace            ]      1   0:00:06.4  (   3.0 % )     0:00:06.4 /  0:00:06.2    1.0
[12/15 13:05:15   1910s] [ EarlyGlobalRoute       ]      1   0:00:04.1  (   1.9 % )     0:00:04.1 /  0:00:04.1    1.0
[12/15 13:05:15   1910s] [ TimingUpdate           ]     11   0:00:09.0  (   4.2 % )     0:00:53.9 /  0:01:30.0    1.7
[12/15 13:05:15   1910s] [ FullDelayCalc          ]      3   0:00:44.9  (  20.9 % )     0:00:44.9 /  0:01:18.3    1.7
[12/15 13:05:15   1910s] [ TimingReport           ]      7   0:00:04.4  (   2.0 % )     0:00:04.4 /  0:00:06.6    1.5
[12/15 13:05:15   1910s] [ GenerateReports        ]      2   0:00:06.7  (   3.1 % )     0:00:06.7 /  0:00:06.0    0.9
[12/15 13:05:15   1910s] [ MISC                   ]          0:00:03.5  (   1.6 % )     0:00:03.5 /  0:00:03.0    0.8
[12/15 13:05:15   1910s] ---------------------------------------------------------------------------------------------
[12/15 13:05:15   1910s]  optDesign #4 TOTAL                 0:03:35.4  ( 100.0 % )     0:03:35.4 /  0:04:19.8    1.2
[12/15 13:05:15   1910s] ---------------------------------------------------------------------------------------------
[12/15 13:05:15   1910s] 
[12/15 13:05:15   1910s] <CMD> setFillerMode -core {"FILL128A10TR FILL64A10TR FILL32A10TR FILL16A10TR FILLCAP8A10TR FILL4A10TR FILL2A10TR FILL1A10TR"} -corePrefix FILL -merge true
[12/15 13:05:15   1910s] <CMD> addFiller
[12/15 13:05:15   1910s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3146.3M, EPOCH TIME: 1671131115.072201
[12/15 13:05:15   1910s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3146.3M, EPOCH TIME: 1671131115.072521
[12/15 13:05:15   1910s] z: 2, totalTracks: 1
[12/15 13:05:15   1910s] z: 4, totalTracks: 1
[12/15 13:05:15   1910s] z: 6, totalTracks: 1
[12/15 13:05:15   1910s] z: 8, totalTracks: 1
[12/15 13:05:15   1910s] All LLGs are deleted
[12/15 13:05:15   1910s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3146.3M, EPOCH TIME: 1671131115.147845
[12/15 13:05:15   1910s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3146.3M, EPOCH TIME: 1671131115.148685
[12/15 13:05:15   1910s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3146.3M, EPOCH TIME: 1671131115.197721
[12/15 13:05:15   1910s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3146.3M, EPOCH TIME: 1671131115.198009
[12/15 13:05:15   1910s] Core basic site is TSMC65ADV10TSITE
[12/15 13:05:15   1910s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3146.3M, EPOCH TIME: 1671131115.206373
[12/15 13:05:15   1910s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.582, REAL:0.274, MEM:3155.0M, EPOCH TIME: 1671131115.480118
[12/15 13:05:15   1910s] SiteArray: non-trimmed site array dimensions = 425 x 4250
[12/15 13:05:15   1910s] SiteArray: use 7,401,472 bytes
[12/15 13:05:15   1910s] SiteArray: current memory after site array memory allocation 3155.0M
[12/15 13:05:15   1910s] SiteArray: FP blocked sites are writable
[12/15 13:05:15   1910s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.644, REAL:0.327, MEM:3147.8M, EPOCH TIME: 1671131115.525193
[12/15 13:05:15   1911s] 
[12/15 13:05:15   1911s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:05:15   1911s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.700, REAL:0.392, MEM:3147.8M, EPOCH TIME: 1671131115.589851
[12/15 13:05:15   1911s] [CPU] DPlace-Init (cpu=0:00:00.8, real=0:00:00.0, mem=3147.8MB).
[12/15 13:05:15   1911s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.834, REAL:0.539, MEM:3147.8M, EPOCH TIME: 1671131115.611918
[12/15 13:05:15   1911s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3147.8M, EPOCH TIME: 1671131115.611959
[12/15 13:05:15   1911s]   Signal wire search tree: 163941 elements. (cpu=0:00:00.1, mem=0.0M)
[12/15 13:05:15   1911s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.138, REAL:0.140, MEM:3147.8M, EPOCH TIME: 1671131115.751985
[12/15 13:05:16   1911s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3147.8M, EPOCH TIME: 1671131116.074166
[12/15 13:05:16   1911s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3147.8M, EPOCH TIME: 1671131116.074303
[12/15 13:05:16   1911s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3147.8M, EPOCH TIME: 1671131116.110048
[12/15 13:05:16   1911s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3147.8M, EPOCH TIME: 1671131116.112617
[12/15 13:05:16   1911s] AddFiller init all instances time CPU:0.009, REAL:0.009
[12/15 13:05:17   1912s] AddFiller main function time CPU:1.191, REAL:1.254
[12/15 13:05:17   1912s] Filler instance commit time CPU:0.678, REAL:0.730
[12/15 13:05:17   1912s] *INFO: Adding fillers to top-module.
[12/15 13:05:17   1912s] *INFO:   Added 6 filler insts (cell FILL128A10TR / prefix FILL).
[12/15 13:05:17   1912s] *INFO:   Added 257 filler insts (cell FILL64A10TR / prefix FILL).
[12/15 13:05:17   1912s] *INFO:   Added 2391 filler insts (cell FILL32A10TR / prefix FILL).
[12/15 13:05:17   1912s] *INFO:   Added 8745 filler insts (cell FILL16A10TR / prefix FILL).
[12/15 13:05:17   1912s] *INFO:   Added 13346 filler insts (cell FILLCAP8A10TR / prefix FILL).
[12/15 13:05:17   1912s] *INFO:   Added 16030 filler insts (cell FILL4A10TR / prefix FILL).
[12/15 13:05:17   1912s] *INFO:   Added 17861 filler insts (cell FILL2A10TR / prefix FILL).
[12/15 13:05:17   1912s] *INFO:   Added 18741 filler insts (cell FILL1A10TR / prefix FILL).
[12/15 13:05:17   1912s] *INFO: Swapped 0 special filler inst. 
[12/15 13:05:17   1912s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:1.210, REAL:1.271, MEM:3147.8M, EPOCH TIME: 1671131117.383533
[12/15 13:05:17   1912s] *INFO: Total 77377 filler insts added - prefix FILL (CPU: 0:00:02.5).
[12/15 13:05:17   1912s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:1.213, REAL:1.274, MEM:3147.8M, EPOCH TIME: 1671131117.383632
[12/15 13:05:17   1912s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3147.8M, EPOCH TIME: 1671131117.383663
[12/15 13:05:17   1912s] For 77377 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/15 13:05:17   1912s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.013, REAL:0.017, MEM:3147.8M, EPOCH TIME: 1671131117.400796
[12/15 13:05:17   1912s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:1.262, REAL:1.327, MEM:3147.8M, EPOCH TIME: 1671131117.400925
[12/15 13:05:17   1912s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:1.262, REAL:1.327, MEM:3147.8M, EPOCH TIME: 1671131117.400966
[12/15 13:05:17   1912s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3147.8M, EPOCH TIME: 1671131117.404183
[12/15 13:05:17   1912s] All LLGs are deleted
[12/15 13:05:17   1912s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3147.8M, EPOCH TIME: 1671131117.439218
[12/15 13:05:17   1912s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.074, REAL:0.088, MEM:3147.8M, EPOCH TIME: 1671131117.527039
[12/15 13:05:17   1912s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.106, REAL:0.136, MEM:3107.8M, EPOCH TIME: 1671131117.540430
[12/15 13:05:17   1912s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:2.661, REAL:2.468, MEM:3107.8M, EPOCH TIME: 1671131117.540557
[12/15 13:05:17   1912s] <CMD> routeDesign -globalDetail
[12/15 13:05:17   1912s] #% Begin routeDesign (date=12/15 13:05:17, mem=2682.7M)
[12/15 13:05:17   1912s] ### Time Record (routeDesign) is installed.
[12/15 13:05:17   1912s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2682.66 (MB), peak = 3058.23 (MB)
[12/15 13:05:17   1912s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/15 13:05:17   1912s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/15 13:05:17   1912s] **INFO: User settings:
[12/15 13:05:17   1912s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[12/15 13:05:17   1912s] setNanoRouteMode -extractThirdPartyCompatible       false
[12/15 13:05:17   1912s] setNanoRouteMode -grouteExpTdStdDelay               15.6
[12/15 13:05:17   1912s] setNanoRouteMode -routeInsertAntennaDiode           false
[12/15 13:05:17   1912s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[12/15 13:05:17   1912s] setNanoRouteMode -routeTopRoutingLayer              6
[12/15 13:05:17   1912s] setDesignMode -topRoutingLayer                      M6
[12/15 13:05:17   1912s] setExtractRCMode -engine                            preRoute
[12/15 13:05:17   1912s] setDelayCalMode -enable_high_fanout                 true
[12/15 13:05:17   1912s] setDelayCalMode -engine                             aae
[12/15 13:05:17   1912s] setDelayCalMode -ignoreNetLoad                      false
[12/15 13:05:17   1912s] setDelayCalMode -socv_accuracy_mode                 low
[12/15 13:05:17   1912s] setSIMode -separate_delta_delay_on_data             true
[12/15 13:05:17   1912s] 
[12/15 13:05:17   1912s] #default_rc_corner has no qx tech file defined
[12/15 13:05:17   1912s] #No active RC corner or QRC tech file is missing.
[12/15 13:05:17   1912s] #**INFO: setDesignMode -flowEffort standard
[12/15 13:05:17   1912s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/15 13:05:17   1912s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/15 13:05:17   1912s] OPERPROF: Starting checkPlace at level 1, MEM:3107.8M, EPOCH TIME: 1671131117.619332
[12/15 13:05:17   1912s] z: 2, totalTracks: 1
[12/15 13:05:17   1912s] z: 4, totalTracks: 1
[12/15 13:05:17   1912s] z: 6, totalTracks: 1
[12/15 13:05:17   1912s] z: 8, totalTracks: 1
[12/15 13:05:17   1913s] All LLGs are deleted
[12/15 13:05:17   1913s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3107.8M, EPOCH TIME: 1671131117.713644
[12/15 13:05:17   1913s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3107.8M, EPOCH TIME: 1671131117.714653
[12/15 13:05:17   1913s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3107.8M, EPOCH TIME: 1671131117.723069
[12/15 13:05:17   1913s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3107.8M, EPOCH TIME: 1671131117.731755
[12/15 13:05:17   1913s] Core basic site is TSMC65ADV10TSITE
[12/15 13:05:17   1913s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3107.8M, EPOCH TIME: 1671131117.744293
[12/15 13:05:17   1913s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.011, REAL:0.016, MEM:3107.8M, EPOCH TIME: 1671131117.760781
[12/15 13:05:17   1913s] SiteArray: non-trimmed site array dimensions = 425 x 4250
[12/15 13:05:17   1913s] SiteArray: use 7,401,472 bytes
[12/15 13:05:17   1913s] SiteArray: current memory after site array memory allocation 3107.8M
[12/15 13:05:17   1913s] SiteArray: FP blocked sites are writable
[12/15 13:05:17   1913s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.071, REAL:0.075, MEM:3107.8M, EPOCH TIME: 1671131117.806543
[12/15 13:05:17   1913s] 
[12/15 13:05:17   1913s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:05:17   1913s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.096, MEM:3107.8M, EPOCH TIME: 1671131117.818814
[12/15 13:05:17   1913s] Begin checking placement ... (start mem=3107.8M, init mem=3107.8M)
[12/15 13:05:18   1913s] 
[12/15 13:05:18   1913s] Running CheckPlace using 4 threads!...
[12/15 13:05:19   1915s] 
[12/15 13:05:19   1915s] ...checkPlace MT is done!
[12/15 13:05:19   1915s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3113.3M, EPOCH TIME: 1671131119.251153
[12/15 13:05:19   1915s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.093, REAL:0.093, MEM:3113.3M, EPOCH TIME: 1671131119.344419
[12/15 13:05:19   1915s] *info: Placed = 206256         (Fixed = 13533)
[12/15 13:05:19   1915s] *info: Unplaced = 0           
[12/15 13:05:19   1915s] Placement Density:100.00%(707200/707200)
[12/15 13:05:19   1915s] Placement Density (including fixed std cells):100.00%(722500/722500)
[12/15 13:05:19   1915s] All LLGs are deleted
[12/15 13:05:19   1915s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3113.3M, EPOCH TIME: 1671131119.392510
[12/15 13:05:19   1915s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.064, REAL:0.071, MEM:3113.3M, EPOCH TIME: 1671131119.463115
[12/15 13:05:19   1915s] Finished checkPlace (total: cpu=0:00:02.7, real=0:00:02.0; vio checks: cpu=0:00:02.4, real=0:00:02.0; mem=3113.3M)
[12/15 13:05:19   1915s] OPERPROF: Finished checkPlace at level 1, CPU:2.696, REAL:1.848, MEM:3113.3M, EPOCH TIME: 1671131119.467423
[12/15 13:05:19   1915s] 
[12/15 13:05:19   1915s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/15 13:05:19   1915s] *** Changed status on (358) nets in Clock.
[12/15 13:05:19   1915s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3113.3M) ***
[12/15 13:05:19   1915s] % Begin globalDetailRoute (date=12/15 13:05:19, mem=2682.1M)
[12/15 13:05:19   1915s] 
[12/15 13:05:19   1915s] globalDetailRoute
[12/15 13:05:19   1915s] 
[12/15 13:05:19   1915s] #Start globalDetailRoute on Thu Dec 15 13:05:19 2022
[12/15 13:05:19   1915s] #
[12/15 13:05:19   1915s] ### Time Record (globalDetailRoute) is installed.
[12/15 13:05:19   1915s] ### Time Record (Pre Callback) is installed.
[12/15 13:05:19   1915s] RC Grid backup saved.
[12/15 13:05:19   1915s] ### Time Record (Pre Callback) is uninstalled.
[12/15 13:05:19   1915s] ### Time Record (DB Import) is installed.
[12/15 13:05:19   1915s] ### Time Record (Timing Data Generation) is installed.
[12/15 13:05:19   1915s] #Generating timing data, please wait...
[12/15 13:05:20   1916s] #118903 total nets, 118903 already routed, 118903 will ignore in trialRoute
[12/15 13:05:20   1916s] ### run_trial_route starts on Thu Dec 15 13:05:20 2022 with memory = 2672.07 (MB), peak = 3058.23 (MB)
[12/15 13:05:22   1918s] ### run_trial_route cpu:00:00:02, real:00:00:02, mem:2.7 GB, peak:3.0 GB --0.99 [4]--
[12/15 13:05:22   1918s] ### dump_timing_file starts on Thu Dec 15 13:05:22 2022 with memory = 2740.11 (MB), peak = 3058.23 (MB)
[12/15 13:05:22   1918s] ### extractRC starts on Thu Dec 15 13:05:22 2022 with memory = 2740.11 (MB), peak = 3058.23 (MB)
[12/15 13:05:22   1918s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/15 13:05:22   1918s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/15 13:05:22   1918s] {RT default_rc_corner 0 6 6 0}
[12/15 13:05:23   1919s] ### extractRC cpu:00:00:01, real:00:00:01, mem:2.7 GB, peak:3.0 GB --0.95 [4]--
[12/15 13:05:23   1919s] #Dump tif for version 2.1
[12/15 13:05:30   1926s] End AAE Lib Interpolated Model. (MEM=3219.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:05:42   1949s] Total number of fetched objects 118974
[12/15 13:05:43   1950s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:01.0)
[12/15 13:05:43   1950s] End delay calculation. (MEM=3321.13 CPU=0:00:20.6 REAL=0:00:11.0)
[12/15 13:06:06   1971s] #Generating timing data took: cpu time = 00:00:53, elapsed time = 00:00:44, memory = 2596.35 (MB), peak = 3058.23 (MB)
[12/15 13:06:06   1971s] ### dump_timing_file cpu:00:00:53, real:00:00:44, mem:2.5 GB, peak:3.0 GB --1.20 [4]--
[12/15 13:06:07   1972s] #Done generating timing data.
[12/15 13:06:07   1972s] ### Time Record (Timing Data Generation) is uninstalled.
[12/15 13:06:07   1972s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/15 13:06:08   1972s] ### Net info: total nets: 122537
[12/15 13:06:08   1972s] ### Net info: dirty nets: 1191
[12/15 13:06:08   1972s] ### Net info: marked as disconnected nets: 0
[12/15 13:06:09   1973s] #num needed restored net=0
[12/15 13:06:09   1973s] #need_extraction net=0 (total=122537)
[12/15 13:06:09   1974s] ### Net info: fully routed nets: 358
[12/15 13:06:09   1974s] ### Net info: trivial (< 2 pins) nets: 3634
[12/15 13:06:09   1974s] ### Net info: unrouted nets: 118545
[12/15 13:06:09   1974s] ### Net info: re-extraction nets: 0
[12/15 13:06:09   1974s] ### Net info: ignored nets: 0
[12/15 13:06:09   1974s] ### Net info: skip routing nets: 0
[12/15 13:06:09   1974s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/15 13:06:09   1974s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/15 13:06:10   1974s] #Start reading timing information from file .timing_file_602034.tif.gz ...
[12/15 13:06:12   1976s] #Read in timing information for 21 ports, 115704 instances from timing file .timing_file_602034.tif.gz.
[12/15 13:06:12   1976s] ### import design signature (30): route=1495391359 fixed_route=1434952879 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=961565535 dirty_area=0 del_dirty_area=0 cell=993392947 placement=1584668155 pin_access=1762710230 inst_pattern=1
[12/15 13:06:12   1976s] ### Time Record (DB Import) is uninstalled.
[12/15 13:06:12   1976s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[12/15 13:06:12   1976s] #RTESIG:78da8d92314fc330108599f91527b74390dae2731c3b190b0209a982aa2aac95214e1a29
[12/15 13:06:12   1976s] #       7590e30cfdf7b865488ad2044fcfbaefeedd933d997e3c6d80305c209d7f53ca7708af1b
[12/15 13:06:12   1976s] #       8634a2628e11e7f70c77bef4fe406e27d3b7f596c9043255d61a82cfaa2a67901e8d3a14
[12/15 13:06:12   1976s] #       5f90ea4c35a5835a3b5798fcee17e74c0285a0304ee7dacea0a9b5fd83081903518dab08
[12/15 13:06:12   1976s] #       044e5ba3ecb1974b4271e9dcc320170c305a087a3a106465a5dc15328ec7c74502c72121
[12/15 13:06:12   1976s] #       05907d91ef7d80da595fe9e764e4b9da29932a9b7a569be6708d94404c65f42095840cc8
[12/15 13:06:12   1976s] #       f3cb6a35e29b703e1e22f149cfc390c54ba4db0d9c2e82b73a64ad46d1eac7e5bad3d169
[12/15 13:06:12   1976s] #       e8f26739b6a77fbb7fec29c1d96698893990f3a4614746198218fe9d8c721c33f40c1f60
[12/15 13:06:12   1976s] #       6e7e00e9c601bf
[12/15 13:06:12   1976s] #
[12/15 13:06:12   1976s] ### Time Record (Data Preparation) is installed.
[12/15 13:06:12   1976s] #RTESIG:78da8dd24f4fc230140070cf7e8a97c26126807d5dd76e47349a9810250b7a25d575b064
[12/15 13:06:12   1976s] #       74a6eb0e7c7bcb3c8006567a7acdfbb5eff5cf68fcf194036138433afda694af115e7386
[12/15 13:06:12   1976s] #       34a1628a09e7f70cd73ef5fe406e47e3b7e58ac90c4a55b71aa2cfa6a92750ec8dda555f
[12/15 13:06:12   1976s] #       50e85275b583563b5799cddd2fe74c0285a8324e6fb49d40d76afb8f089902519d6b0844
[12/15 13:06:12   1976s] #       4e5ba3ecfeaccb62f1b7f219835c30c06426e8614054d68d7217649a86b74b0486919002
[12/15 13:06:12   1976s] #       c8b6da6cfd015a677de6bc938977ad53a650b6f0569b6e77494a20a6317a58650990bebb
[12/15 13:06:12   1976s] #       40e12c66409e5f168b90e33c7cdacc5f49bf19b2748e7495c36122f8318ed93146718c1f
[12/15 13:06:12   1976s] #       e7cb9315270b4e7d1f86faf48f7c459f129ced864dcaafba4146198218fec68c720c15f4
[12/15 13:06:12   1976s] #       860f989b1f50220e79
[12/15 13:06:12   1976s] #
[12/15 13:06:12   1976s] ### Time Record (Data Preparation) is uninstalled.
[12/15 13:06:12   1976s] ### Time Record (Global Routing) is installed.
[12/15 13:06:12   1976s] ### Time Record (Global Routing) is uninstalled.
[12/15 13:06:12   1976s] #Total number of trivial nets (e.g. < 2 pins) = 3634 (skipped).
[12/15 13:06:12   1976s] #Total number of routable nets = 118903.
[12/15 13:06:12   1976s] #Total number of nets in the design = 122537.
[12/15 13:06:12   1976s] #118549 routable nets do not have any wires.
[12/15 13:06:12   1976s] #354 routable nets have routed wires.
[12/15 13:06:12   1976s] #118549 nets will be global routed.
[12/15 13:06:12   1976s] #4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/15 13:06:12   1976s] #354 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/15 13:06:12   1976s] #Using multithreading with 4 threads.
[12/15 13:06:12   1976s] ### Time Record (Data Preparation) is installed.
[12/15 13:06:12   1976s] #Start routing data preparation on Thu Dec 15 13:06:12 2022
[12/15 13:06:12   1976s] #
[12/15 13:06:13   1977s] #Minimum voltage of a net in the design = 0.000.
[12/15 13:06:13   1977s] #Maximum voltage of a net in the design = 1.100.
[12/15 13:06:13   1977s] #Voltage range [0.000 - 1.100] has 122535 nets.
[12/15 13:06:13   1977s] #Voltage range [0.900 - 1.100] has 1 net.
[12/15 13:06:13   1977s] #Voltage range [0.000 - 0.000] has 1 net.
[12/15 13:06:13   1977s] ### Time Record (Cell Pin Access) is installed.
[12/15 13:06:13   1977s] #Rebuild pin access data for design.
[12/15 13:06:13   1977s] #Initial pin access analysis.
[12/15 13:06:17   1985s] #Detail pin access analysis.
[12/15 13:06:17   1985s] ### Time Record (Cell Pin Access) is uninstalled.
[12/15 13:06:18   1987s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/15 13:06:18   1987s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 13:06:18   1987s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 13:06:18   1987s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 13:06:18   1987s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 13:06:18   1987s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 13:06:18   1987s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 13:06:18   1987s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/15 13:06:18   1987s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/15 13:06:19   1987s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2725.63 (MB), peak = 3058.23 (MB)
[12/15 13:06:19   1988s] #Regenerating Ggrids automatically.
[12/15 13:06:19   1988s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/15 13:06:19   1988s] #Using automatically generated G-grids.
[12/15 13:06:20   1988s] #Done routing data preparation.
[12/15 13:06:20   1988s] #cpu time = 00:00:12, elapsed time = 00:00:07, memory = 2731.77 (MB), peak = 3058.23 (MB)
[12/15 13:06:20   1988s] #
[12/15 13:06:20   1988s] #Finished routing data preparation on Thu Dec 15 13:06:20 2022
[12/15 13:06:20   1988s] #
[12/15 13:06:20   1988s] #Cpu time = 00:00:12
[12/15 13:06:20   1988s] #Elapsed time = 00:00:08
[12/15 13:06:20   1988s] #Increased memory = 27.14 (MB)
[12/15 13:06:20   1988s] #Total memory = 2733.28 (MB)
[12/15 13:06:20   1988s] #Peak memory = 3058.23 (MB)
[12/15 13:06:20   1988s] #
[12/15 13:06:20   1988s] ### Time Record (Data Preparation) is uninstalled.
[12/15 13:06:20   1988s] ### Time Record (Global Routing) is installed.
[12/15 13:06:20   1988s] #
[12/15 13:06:20   1988s] #Start global routing on Thu Dec 15 13:06:20 2022
[12/15 13:06:20   1988s] #
[12/15 13:06:20   1988s] #
[12/15 13:06:20   1988s] #Start global routing initialization on Thu Dec 15 13:06:20 2022
[12/15 13:06:20   1988s] #
[12/15 13:06:20   1988s] #Number of eco nets is 4
[12/15 13:06:20   1989s] #
[12/15 13:06:20   1989s] #Start global routing data preparation on Thu Dec 15 13:06:20 2022
[12/15 13:06:20   1989s] #
[12/15 13:06:21   1989s] ### build_merged_routing_blockage_rect_list starts on Thu Dec 15 13:06:21 2022 with memory = 2743.04 (MB), peak = 3058.23 (MB)
[12/15 13:06:21   1989s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.67 [4]--
[12/15 13:06:21   1989s] #Start routing resource analysis on Thu Dec 15 13:06:21 2022
[12/15 13:06:21   1989s] #
[12/15 13:06:21   1989s] ### init_is_bin_blocked starts on Thu Dec 15 13:06:21 2022 with memory = 2743.04 (MB), peak = 3058.23 (MB)
[12/15 13:06:21   1989s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.00 [4]--
[12/15 13:06:21   1989s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Dec 15 13:06:21 2022 with memory = 2754.17 (MB), peak = 3058.23 (MB)
[12/15 13:06:22   1991s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:01, mem:2.7 GB, peak:3.0 GB --2.02 [4]--
[12/15 13:06:22   1991s] ### adjust_flow_cap starts on Thu Dec 15 13:06:22 2022 with memory = 2759.05 (MB), peak = 3058.23 (MB)
[12/15 13:06:22   1991s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.23 [4]--
[12/15 13:06:22   1991s] ### adjust_flow_per_partial_route_obs starts on Thu Dec 15 13:06:22 2022 with memory = 2759.79 (MB), peak = 3058.23 (MB)
[12/15 13:06:22   1991s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.00 [4]--
[12/15 13:06:22   1991s] ### set_via_blocked starts on Thu Dec 15 13:06:22 2022 with memory = 2759.79 (MB), peak = 3058.23 (MB)
[12/15 13:06:22   1991s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.79 [4]--
[12/15 13:06:22   1991s] ### copy_flow starts on Thu Dec 15 13:06:22 2022 with memory = 2759.79 (MB), peak = 3058.23 (MB)
[12/15 13:06:22   1991s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.19 [4]--
[12/15 13:06:22   1991s] #Routing resource analysis is done on Thu Dec 15 13:06:22 2022
[12/15 13:06:22   1991s] #
[12/15 13:06:22   1991s] ### report_flow_cap starts on Thu Dec 15 13:06:22 2022 with memory = 2756.60 (MB), peak = 3058.23 (MB)
[12/15 13:06:22   1991s] #  Resource Analysis:
[12/15 13:06:22   1991s] #
[12/15 13:06:22   1991s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/15 13:06:22   1991s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/15 13:06:22   1991s] #  --------------------------------------------------------------
[12/15 13:06:22   1991s] #  M1             H        2699        3051      146689    47.76%
[12/15 13:06:22   1991s] #  M2             V        5603         147      146689     0.00%
[12/15 13:06:22   1991s] #  M3             H        5605         145      146689     0.00%
[12/15 13:06:22   1991s] #  M4             V        5641         109      146689     0.00%
[12/15 13:06:22   1991s] #  M5             H        5605         145      146689     2.51%
[12/15 13:06:22   1991s] #  M6             V        5750           0      146689     0.00%
[12/15 13:06:22   1991s] #  --------------------------------------------------------------
[12/15 13:06:22   1991s] #  Total                  30904      10.42%      880134     8.38%
[12/15 13:06:22   1991s] #
[12/15 13:06:22   1991s] #  358 nets (0.29%) with 1 preferred extra spacing.
[12/15 13:06:22   1991s] #
[12/15 13:06:22   1991s] #
[12/15 13:06:22   1991s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.04 [4]--
[12/15 13:06:22   1991s] ### analyze_m2_tracks starts on Thu Dec 15 13:06:22 2022 with memory = 2756.60 (MB), peak = 3058.23 (MB)
[12/15 13:06:22   1991s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.99 [4]--
[12/15 13:06:22   1991s] ### report_initial_resource starts on Thu Dec 15 13:06:22 2022 with memory = 2756.60 (MB), peak = 3058.23 (MB)
[12/15 13:06:22   1991s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.00 [4]--
[12/15 13:06:22   1991s] ### mark_pg_pins_accessibility starts on Thu Dec 15 13:06:22 2022 with memory = 2756.60 (MB), peak = 3058.23 (MB)
[12/15 13:06:22   1991s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.06 [4]--
[12/15 13:06:22   1991s] ### set_net_region starts on Thu Dec 15 13:06:22 2022 with memory = 2756.60 (MB), peak = 3058.23 (MB)
[12/15 13:06:22   1991s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.98 [4]--
[12/15 13:06:22   1991s] #
[12/15 13:06:22   1991s] #Global routing data preparation is done on Thu Dec 15 13:06:22 2022
[12/15 13:06:22   1991s] #
[12/15 13:06:22   1991s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2756.60 (MB), peak = 3058.23 (MB)
[12/15 13:06:22   1991s] #
[12/15 13:06:22   1991s] ### prepare_level starts on Thu Dec 15 13:06:22 2022 with memory = 2756.60 (MB), peak = 3058.23 (MB)
[12/15 13:06:22   1991s] ### init level 1 starts on Thu Dec 15 13:06:22 2022 with memory = 2756.60 (MB), peak = 3058.23 (MB)
[12/15 13:06:22   1991s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.63 [4]--
[12/15 13:06:22   1991s] ### Level 1 hgrid = 383 X 383
[12/15 13:06:22   1991s] ### init level 2 starts on Thu Dec 15 13:06:22 2022 with memory = 2756.60 (MB), peak = 3058.23 (MB)
[12/15 13:06:22   1991s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.95 [4]--
[12/15 13:06:22   1991s] ### Level 2 hgrid = 96 X 96
[12/15 13:06:22   1991s] ### init level 3 starts on Thu Dec 15 13:06:22 2022 with memory = 2758.84 (MB), peak = 3058.23 (MB)
[12/15 13:06:22   1991s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.40 [4]--
[12/15 13:06:22   1991s] ### Level 3 hgrid = 24 X 24  (large_net only)
[12/15 13:06:22   1991s] ### prepare_level_flow starts on Thu Dec 15 13:06:22 2022 with memory = 2759.06 (MB), peak = 3058.23 (MB)
[12/15 13:06:22   1991s] ### init_flow_edge starts on Thu Dec 15 13:06:22 2022 with memory = 2759.06 (MB), peak = 3058.23 (MB)
[12/15 13:06:22   1991s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.22 [4]--
[12/15 13:06:22   1991s] ### init_flow_edge starts on Thu Dec 15 13:06:22 2022 with memory = 2759.06 (MB), peak = 3058.23 (MB)
[12/15 13:06:22   1991s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.71 [4]--
[12/15 13:06:22   1991s] ### init_flow_edge starts on Thu Dec 15 13:06:22 2022 with memory = 2759.12 (MB), peak = 3058.23 (MB)
[12/15 13:06:22   1991s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.40 [4]--
[12/15 13:06:22   1991s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.47 [4]--
[12/15 13:06:22   1991s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.44 [4]--
[12/15 13:06:22   1991s] #
[12/15 13:06:22   1991s] #Global routing initialization is done on Thu Dec 15 13:06:22 2022
[12/15 13:06:22   1991s] #
[12/15 13:06:22   1991s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2759.12 (MB), peak = 3058.23 (MB)
[12/15 13:06:22   1991s] #
[12/15 13:06:22   1991s] ### routing large nets 
[12/15 13:06:22   1991s] #start global routing iteration 1...
[12/15 13:06:22   1991s] ### init_flow_edge starts on Thu Dec 15 13:06:22 2022 with memory = 2759.12 (MB), peak = 3058.23 (MB)
[12/15 13:06:22   1991s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.25 [4]--
[12/15 13:06:22   1991s] ### routing at level 3 (topmost level) iter 0
[12/15 13:06:23   1991s] ### Uniform Hboxes (6x6)
[12/15 13:06:23   1991s] ### routing at level 2 iter 0 for 0 hboxes
[12/15 13:06:23   1992s] ### Uniform Hboxes (24x24)
[12/15 13:06:23   1992s] ### routing at level 1 iter 0 for 0 hboxes
[12/15 13:06:23   1992s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2770.01 (MB), peak = 3058.23 (MB)
[12/15 13:06:23   1992s] #
[12/15 13:06:24   1992s] #start global routing iteration 2...
[12/15 13:06:24   1992s] ### init_flow_edge starts on Thu Dec 15 13:06:24 2022 with memory = 2770.01 (MB), peak = 3058.23 (MB)
[12/15 13:06:24   1992s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.96 [4]--
[12/15 13:06:24   1992s] ### cal_flow starts on Thu Dec 15 13:06:24 2022 with memory = 2770.54 (MB), peak = 3058.23 (MB)
[12/15 13:06:24   1992s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.91 [4]--
[12/15 13:06:24   1992s] ### Uniform Hboxes (5x5)
[12/15 13:06:24   1992s] ### routing at level 1 iter 0 for 0 hboxes
[12/15 13:06:32   2005s] ### measure_qor starts on Thu Dec 15 13:06:32 2022 with memory = 2907.35 (MB), peak = 3058.23 (MB)
[12/15 13:06:32   2005s] ### measure_congestion starts on Thu Dec 15 13:06:32 2022 with memory = 2907.35 (MB), peak = 3058.23 (MB)
[12/15 13:06:32   2005s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --0.94 [4]--
[12/15 13:06:32   2005s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --0.76 [4]--
[12/15 13:06:32   2005s] #cpu time = 00:00:13, elapsed time = 00:00:09, memory = 2860.43 (MB), peak = 3058.23 (MB)
[12/15 13:06:32   2005s] #
[12/15 13:06:32   2005s] #start global routing iteration 3...
[12/15 13:06:33   2006s] ### init_flow_edge starts on Thu Dec 15 13:06:33 2022 with memory = 2860.43 (MB), peak = 3058.23 (MB)
[12/15 13:06:33   2006s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --0.58 [4]--
[12/15 13:06:33   2006s] ### cal_flow starts on Thu Dec 15 13:06:33 2022 with memory = 2860.43 (MB), peak = 3058.23 (MB)
[12/15 13:06:33   2006s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --0.96 [4]--
[12/15 13:06:33   2006s] ### routing at level 2 (topmost level) iter 0
[12/15 13:06:38   2010s] ### measure_qor starts on Thu Dec 15 13:06:38 2022 with memory = 2860.55 (MB), peak = 3058.23 (MB)
[12/15 13:06:38   2010s] ### measure_congestion starts on Thu Dec 15 13:06:38 2022 with memory = 2860.55 (MB), peak = 3058.23 (MB)
[12/15 13:06:38   2010s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --0.99 [4]--
[12/15 13:06:38   2010s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.65 [4]--
[12/15 13:06:38   2011s] ### routing at level 2 (topmost level) iter 1
[12/15 13:06:39   2011s] ### measure_qor starts on Thu Dec 15 13:06:39 2022 with memory = 2860.55 (MB), peak = 3058.23 (MB)
[12/15 13:06:39   2011s] ### measure_congestion starts on Thu Dec 15 13:06:39 2022 with memory = 2860.55 (MB), peak = 3058.23 (MB)
[12/15 13:06:39   2011s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --0.99 [4]--
[12/15 13:06:39   2012s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.46 [4]--
[12/15 13:06:39   2012s] #cpu time = 00:00:06, elapsed time = 00:00:07, memory = 2859.43 (MB), peak = 3058.23 (MB)
[12/15 13:06:39   2012s] #
[12/15 13:06:39   2012s] #start global routing iteration 4...
[12/15 13:06:40   2012s] ### Uniform Hboxes (5x5)
[12/15 13:06:40   2012s] ### routing at level 1 iter 0 for 0 hboxes
[12/15 13:06:50   2026s] ### measure_qor starts on Thu Dec 15 13:06:50 2022 with memory = 2901.80 (MB), peak = 3058.23 (MB)
[12/15 13:06:50   2026s] ### measure_congestion starts on Thu Dec 15 13:06:50 2022 with memory = 2901.80 (MB), peak = 3058.23 (MB)
[12/15 13:06:50   2026s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --0.99 [4]--
[12/15 13:06:50   2026s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.73 [4]--
[12/15 13:06:50   2026s] ### measure_congestion starts on Thu Dec 15 13:06:50 2022 with memory = 2901.80 (MB), peak = 3058.23 (MB)
[12/15 13:06:50   2026s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --0.75 [4]--
[12/15 13:06:51   2027s] ### Uniform Hboxes (5x5)
[12/15 13:06:51   2027s] ### routing at level 1 iter 1 for 0 hboxes
[12/15 13:07:45   2096s] ### measure_qor starts on Thu Dec 15 13:07:45 2022 with memory = 2951.33 (MB), peak = 3058.23 (MB)
[12/15 13:07:45   2096s] ### measure_congestion starts on Thu Dec 15 13:07:45 2022 with memory = 2951.33 (MB), peak = 3058.23 (MB)
[12/15 13:07:45   2096s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB --0.98 [4]--
[12/15 13:07:45   2096s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB --1.13 [4]--
[12/15 13:07:45   2096s] #cpu time = 00:01:25, elapsed time = 00:01:06, memory = 2927.78 (MB), peak = 3058.23 (MB)
[12/15 13:07:45   2096s] #
[12/15 13:07:45   2096s] ### route_end starts on Thu Dec 15 13:07:45 2022 with memory = 2927.78 (MB), peak = 3058.23 (MB)
[12/15 13:07:46   2097s] #
[12/15 13:07:46   2097s] #Total number of trivial nets (e.g. < 2 pins) = 3634 (skipped).
[12/15 13:07:46   2097s] #Total number of routable nets = 118903.
[12/15 13:07:46   2097s] #Total number of nets in the design = 122537.
[12/15 13:07:46   2097s] #
[12/15 13:07:46   2097s] #118903 routable nets have routed wires.
[12/15 13:07:46   2097s] #4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/15 13:07:46   2097s] #354 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/15 13:07:46   2097s] #
[12/15 13:07:46   2097s] #Routed nets constraints summary:
[12/15 13:07:46   2097s] #------------------------------------------------
[12/15 13:07:46   2097s] #        Rules   Pref Extra Space   Unconstrained  
[12/15 13:07:46   2097s] #------------------------------------------------
[12/15 13:07:46   2097s] #      Default                  4          118545  
[12/15 13:07:46   2097s] #------------------------------------------------
[12/15 13:07:46   2097s] #        Total                  4          118545  
[12/15 13:07:46   2097s] #------------------------------------------------
[12/15 13:07:46   2097s] #
[12/15 13:07:46   2097s] #Routing constraints summary of the whole design:
[12/15 13:07:46   2097s] #------------------------------------------------
[12/15 13:07:46   2097s] #        Rules   Pref Extra Space   Unconstrained  
[12/15 13:07:46   2097s] #------------------------------------------------
[12/15 13:07:46   2097s] #      Default                358          118545  
[12/15 13:07:46   2097s] #------------------------------------------------
[12/15 13:07:46   2097s] #        Total                358          118545  
[12/15 13:07:46   2097s] #------------------------------------------------
[12/15 13:07:46   2097s] #
[12/15 13:07:46   2097s] ### adjust_flow_per_partial_route_obs starts on Thu Dec 15 13:07:46 2022 with memory = 2927.78 (MB), peak = 3058.23 (MB)
[12/15 13:07:46   2097s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB --1.05 [4]--
[12/15 13:07:46   2097s] ### cal_base_flow starts on Thu Dec 15 13:07:46 2022 with memory = 2927.78 (MB), peak = 3058.23 (MB)
[12/15 13:07:46   2097s] ### init_flow_edge starts on Thu Dec 15 13:07:46 2022 with memory = 2927.78 (MB), peak = 3058.23 (MB)
[12/15 13:07:46   2097s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB --0.30 [4]--
[12/15 13:07:46   2097s] ### cal_flow starts on Thu Dec 15 13:07:46 2022 with memory = 2928.02 (MB), peak = 3058.23 (MB)
[12/15 13:07:46   2098s] ### cal_flow cpu:00:00:01, real:00:00:01, mem:2.9 GB, peak:3.0 GB --0.85 [4]--
[12/15 13:07:46   2098s] ### cal_base_flow cpu:00:00:01, real:00:00:01, mem:2.9 GB, peak:3.0 GB --0.83 [4]--
[12/15 13:07:46   2098s] ### report_overcon starts on Thu Dec 15 13:07:46 2022 with memory = 2928.02 (MB), peak = 3058.23 (MB)
[12/15 13:07:47   2098s] #
[12/15 13:07:47   2098s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/15 13:07:47   2098s] #
[12/15 13:07:47   2098s] #                 OverCon       OverCon       OverCon          
[12/15 13:07:47   2098s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/15 13:07:47   2098s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon  Flow/Cap
[12/15 13:07:47   2098s] #  --------------------------------------------------------------------------
[12/15 13:07:47   2098s] #  M1            3(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.21  
[12/15 13:07:47   2098s] #  M2           55(0.04%)      5(0.00%)      1(0.00%)   (0.04%)     0.26  
[12/15 13:07:47   2098s] #  M3          209(0.14%)      3(0.00%)      0(0.00%)   (0.14%)     0.28  
[12/15 13:07:47   2098s] #  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.13  
[12/15 13:07:47   2098s] #  M5           19(0.01%)      2(0.00%)      0(0.00%)   (0.01%)     0.08  
[12/15 13:07:47   2098s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/15 13:07:47   2098s] #  --------------------------------------------------------------------------
[12/15 13:07:47   2098s] #     Total    286(0.03%)     10(0.00%)      1(0.00%)   (0.04%)
[12/15 13:07:47   2098s] #
[12/15 13:07:47   2098s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[12/15 13:07:47   2098s] #  Overflow after GR: 0.03% H + 0.01% V
[12/15 13:07:47   2098s] #
[12/15 13:07:47   2098s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB --0.99 [4]--
[12/15 13:07:47   2098s] ### cal_base_flow starts on Thu Dec 15 13:07:47 2022 with memory = 2928.02 (MB), peak = 3058.23 (MB)
[12/15 13:07:47   2098s] ### init_flow_edge starts on Thu Dec 15 13:07:47 2022 with memory = 2928.02 (MB), peak = 3058.23 (MB)
[12/15 13:07:47   2098s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB --0.80 [4]--
[12/15 13:07:47   2098s] ### cal_flow starts on Thu Dec 15 13:07:47 2022 with memory = 2928.02 (MB), peak = 3058.23 (MB)
[12/15 13:07:47   2098s] ### cal_flow cpu:00:00:01, real:00:00:01, mem:2.9 GB, peak:3.0 GB --0.89 [4]--
[12/15 13:07:47   2098s] ### cal_base_flow cpu:00:00:01, real:00:00:01, mem:2.9 GB, peak:3.0 GB --0.89 [4]--
[12/15 13:07:47   2098s] ### generate_cong_map_content starts on Thu Dec 15 13:07:47 2022 with memory = 2928.02 (MB), peak = 3058.23 (MB)
[12/15 13:07:47   2098s] ### Sync with Inovus CongMap starts on Thu Dec 15 13:07:47 2022 with memory = 2930.27 (MB), peak = 3058.23 (MB)
[12/15 13:07:47   2098s] #Hotspot report including placement blocked areas
[12/15 13:07:47   2098s] OPERPROF: Starting HotSpotCal at level 1, MEM:3375.5M, EPOCH TIME: 1671131267.712788
[12/15 13:07:47   2098s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/15 13:07:47   2098s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[12/15 13:07:47   2098s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/15 13:07:47   2098s] [hotspot] |   M1(H)    |          0.00 |          0.00 |   (none)                            |
[12/15 13:07:47   2098s] [hotspot] |   M2(V)    |          0.00 |          0.00 |   (none)                            |
[12/15 13:07:48   2098s] [hotspot] |   M3(H)    |          3.15 |          8.39 |   799.74   320.00   831.74   352.00 |
[12/15 13:07:48   2099s] [hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[12/15 13:07:48   2099s] [hotspot] |   M5(H)    |          0.26 |          0.52 |   799.74   384.00   831.74   416.00 |
[12/15 13:07:48   2099s] [hotspot] |   M6(V)    |          0.00 |          0.00 |   (none)                            |
[12/15 13:07:48   2099s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/15 13:07:48   2099s] [hotspot] |   worst    | (M3)     3.15 | (M3)     8.39 |                                     |
[12/15 13:07:48   2099s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/15 13:07:48   2099s] [hotspot] | all layers |          4.20 |          8.39 |                                     |
[12/15 13:07:48   2099s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/15 13:07:48   2099s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 4.20, normalized total congestion hotspot area = 8.39 (area is in unit of 4 std-cell row bins)
[12/15 13:07:48   2099s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 4.20/8.39 (area is in unit of 4 std-cell row bins)
[12/15 13:07:48   2099s] [hotspot] max/total 4.20/8.39, big hotspot (>10) total 4.20
[12/15 13:07:48   2099s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[12/15 13:07:48   2099s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 13:07:48   2099s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/15 13:07:48   2099s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 13:07:48   2099s] [hotspot] |  1  |   799.74   320.00   831.74   352.00 |        1.05   |
[12/15 13:07:48   2099s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 13:07:48   2099s] [hotspot] |  2  |   799.74   352.00   831.74   384.00 |        1.05   |
[12/15 13:07:48   2099s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 13:07:48   2099s] [hotspot] |  3  |   799.74   384.00   831.74   416.00 |        1.05   |
[12/15 13:07:48   2099s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 13:07:48   2099s] [hotspot] |  4  |   799.74   416.00   831.74   448.00 |        1.05   |
[12/15 13:07:48   2099s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 13:07:48   2099s] [hotspot] |  5  |   639.74   624.00   671.74   656.00 |        1.05   |
[12/15 13:07:48   2099s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 13:07:48   2099s] Top 5 hotspots total area: 5.25
[12/15 13:07:48   2099s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.491, REAL:0.624, MEM:3375.5M, EPOCH TIME: 1671131268.336383
[12/15 13:07:48   2099s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:01, mem:2.9 GB, peak:3.0 GB --0.79 [4]--
[12/15 13:07:48   2099s] ### generate_cong_map_content cpu:00:00:01, real:00:00:01, mem:2.9 GB, peak:3.0 GB --0.80 [4]--
[12/15 13:07:48   2099s] ### update starts on Thu Dec 15 13:07:48 2022 with memory = 2931.19 (MB), peak = 3058.23 (MB)
[12/15 13:07:48   2099s] #Complete Global Routing.
[12/15 13:07:48   2099s] #Total number of nets with non-default rule or having extra spacing = 358
[12/15 13:07:48   2099s] #Total wire length = 2930832 um.
[12/15 13:07:48   2099s] #Total half perimeter of net bounding box = 2452670 um.
[12/15 13:07:48   2099s] #Total wire length on LAYER M1 = 1208 um.
[12/15 13:07:48   2099s] #Total wire length on LAYER M2 = 748616 um.
[12/15 13:07:48   2099s] #Total wire length on LAYER M3 = 1154894 um.
[12/15 13:07:48   2099s] #Total wire length on LAYER M4 = 663151 um.
[12/15 13:07:48   2099s] #Total wire length on LAYER M5 = 339878 um.
[12/15 13:07:48   2099s] #Total wire length on LAYER M6 = 23085 um.
[12/15 13:07:48   2099s] #Total wire length on LAYER M7 = 0 um.
[12/15 13:07:48   2099s] #Total wire length on LAYER M8 = 0 um.
[12/15 13:07:48   2099s] #Total wire length on LAYER M9 = 0 um.
[12/15 13:07:48   2099s] #Total number of vias = 899135
[12/15 13:07:48   2099s] #Up-Via Summary (total 899135):
[12/15 13:07:48   2099s] #           
[12/15 13:07:48   2099s] #-----------------------
[12/15 13:07:48   2099s] # M1             456842
[12/15 13:07:48   2099s] # M2             349062
[12/15 13:07:48   2099s] # M3              75390
[12/15 13:07:48   2099s] # M4              17178
[12/15 13:07:48   2099s] # M5                663
[12/15 13:07:48   2099s] #-----------------------
[12/15 13:07:48   2099s] #                899135 
[12/15 13:07:48   2099s] #
[12/15 13:07:48   2099s] ### update cpu:00:00:01, real:00:00:00, mem:2.9 GB, peak:3.0 GB --1.25 [4]--
[12/15 13:07:48   2099s] ### report_overcon starts on Thu Dec 15 13:07:48 2022 with memory = 2933.25 (MB), peak = 3058.23 (MB)
[12/15 13:07:48   2099s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB --1.00 [4]--
[12/15 13:07:48   2099s] ### report_overcon starts on Thu Dec 15 13:07:48 2022 with memory = 2933.25 (MB), peak = 3058.23 (MB)
[12/15 13:07:48   2099s] #Max overcon = 6 tracks.
[12/15 13:07:48   2099s] #Total overcon = 0.04%.
[12/15 13:07:48   2099s] #Worst layer Gcell overcon rate = 0.14%.
[12/15 13:07:48   2099s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB --0.99 [4]--
[12/15 13:07:49   2100s] ### route_end cpu:00:00:03, real:00:00:03, mem:2.9 GB, peak:3.0 GB --0.89 [4]--
[12/15 13:07:49   2100s] ### global_route design signature (33): route=230924302 net_attr=2110400937
[12/15 13:07:49   2100s] #
[12/15 13:07:49   2100s] #Global routing statistics:
[12/15 13:07:49   2100s] #Cpu time = 00:01:52
[12/15 13:07:49   2100s] #Elapsed time = 00:01:29
[12/15 13:07:49   2100s] #Increased memory = 175.49 (MB)
[12/15 13:07:49   2100s] #Total memory = 2908.77 (MB)
[12/15 13:07:49   2100s] #Peak memory = 3058.23 (MB)
[12/15 13:07:49   2100s] #
[12/15 13:07:49   2100s] #Finished global routing on Thu Dec 15 13:07:49 2022
[12/15 13:07:49   2100s] #
[12/15 13:07:49   2100s] #
[12/15 13:07:49   2100s] ### Time Record (Global Routing) is uninstalled.
[12/15 13:07:49   2100s] ### Time Record (Data Preparation) is installed.
[12/15 13:07:49   2101s] ### Time Record (Data Preparation) is uninstalled.
[12/15 13:07:50   2102s] ### track-assign external-init starts on Thu Dec 15 13:07:50 2022 with memory = 2898.06 (MB), peak = 3058.23 (MB)
[12/15 13:07:50   2102s] ### Time Record (Track Assignment) is installed.
[12/15 13:07:51   2102s] ### Time Record (Track Assignment) is uninstalled.
[12/15 13:07:51   2102s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --0.80 [4]--
[12/15 13:07:51   2102s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2898.06 (MB), peak = 3058.23 (MB)
[12/15 13:07:51   2102s] ### track-assign engine-init starts on Thu Dec 15 13:07:51 2022 with memory = 2898.06 (MB), peak = 3058.23 (MB)
[12/15 13:07:51   2102s] ### Time Record (Track Assignment) is installed.
[12/15 13:07:51   2102s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --0.97 [4]--
[12/15 13:07:51   2102s] ### track-assign core-engine starts on Thu Dec 15 13:07:51 2022 with memory = 2898.06 (MB), peak = 3058.23 (MB)
[12/15 13:07:51   2102s] #Start Track Assignment.
[12/15 13:08:03   2125s] #Done with 229074 horizontal wires in 12 hboxes and 210292 vertical wires in 12 hboxes.
[12/15 13:08:15   2149s] #Done with 54693 horizontal wires in 12 hboxes and 42741 vertical wires in 12 hboxes.
[12/15 13:08:19   2154s] #Done with 12 horizontal wires in 12 hboxes and 12 vertical wires in 12 hboxes.
[12/15 13:08:19   2154s] #
[12/15 13:08:19   2154s] #Track assignment summary:
[12/15 13:08:19   2154s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/15 13:08:19   2154s] #------------------------------------------------------------------------
[12/15 13:08:19   2154s] # M1          1131.27 	 78.13%  	  0.00% 	 77.69%
[12/15 13:08:19   2154s] # M2        724688.24 	  0.04%  	  0.00% 	  0.00%
[12/15 13:08:19   2154s] # M3       1071305.29 	  0.09%  	  0.00% 	  0.01%
[12/15 13:08:19   2154s] # M4        616065.03 	  0.01%  	  0.00% 	  0.00%
[12/15 13:08:19   2154s] # M5        340055.22 	  0.00%  	  0.00% 	  0.00%
[12/15 13:08:19   2154s] # M6         23111.70 	  0.00%  	  0.00% 	  0.00%
[12/15 13:08:19   2154s] #------------------------------------------------------------------------
[12/15 13:08:19   2154s] # All     2776356.74  	  0.08% 	  0.00% 	  0.00%
[12/15 13:08:19   2155s] #Complete Track Assignment.
[12/15 13:08:19   2155s] #Total number of nets with non-default rule or having extra spacing = 358
[12/15 13:08:19   2155s] #Total wire length = 2902998 um.
[12/15 13:08:19   2155s] #Total half perimeter of net bounding box = 2452670 um.
[12/15 13:08:19   2155s] #Total wire length on LAYER M1 = 1116 um.
[12/15 13:08:19   2155s] #Total wire length on LAYER M2 = 734660 um.
[12/15 13:08:19   2155s] #Total wire length on LAYER M3 = 1143336 um.
[12/15 13:08:19   2155s] #Total wire length on LAYER M4 = 661207 um.
[12/15 13:08:19   2155s] #Total wire length on LAYER M5 = 339591 um.
[12/15 13:08:19   2155s] #Total wire length on LAYER M6 = 23087 um.
[12/15 13:08:19   2155s] #Total wire length on LAYER M7 = 0 um.
[12/15 13:08:19   2155s] #Total wire length on LAYER M8 = 0 um.
[12/15 13:08:19   2155s] #Total wire length on LAYER M9 = 0 um.
[12/15 13:08:19   2155s] #Total number of vias = 899135
[12/15 13:08:19   2155s] #Up-Via Summary (total 899135):
[12/15 13:08:19   2155s] #           
[12/15 13:08:19   2155s] #-----------------------
[12/15 13:08:19   2155s] # M1             456842
[12/15 13:08:19   2155s] # M2             349062
[12/15 13:08:19   2155s] # M3              75390
[12/15 13:08:19   2155s] # M4              17178
[12/15 13:08:19   2155s] # M5                663
[12/15 13:08:19   2155s] #-----------------------
[12/15 13:08:19   2155s] #                899135 
[12/15 13:08:19   2155s] #
[12/15 13:08:20   2155s] ### track_assign design signature (36): route=1863243388
[12/15 13:08:20   2155s] ### track-assign core-engine cpu:00:00:53, real:00:00:28, mem:2.9 GB, peak:3.0 GB --1.87 [4]--
[12/15 13:08:20   2155s] ### Time Record (Track Assignment) is uninstalled.
[12/15 13:08:20   2156s] #cpu time = 00:00:54, elapsed time = 00:00:30, memory = 2897.86 (MB), peak = 3058.23 (MB)
[12/15 13:08:20   2156s] #
[12/15 13:08:21   2157s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/15 13:08:21   2157s] #Cpu time = 00:03:01
[12/15 13:08:21   2157s] #Elapsed time = 00:02:09
[12/15 13:08:21   2157s] #Increased memory = 191.71 (MB)
[12/15 13:08:21   2157s] #Total memory = 2897.86 (MB)
[12/15 13:08:21   2157s] #Peak memory = 3058.23 (MB)
[12/15 13:08:21   2157s] #Using multithreading with 4 threads.
[12/15 13:08:22   2157s] ### Time Record (Detail Routing) is installed.
[12/15 13:08:24   2159s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/15 13:08:24   2160s] #
[12/15 13:08:24   2160s] #Start Detail Routing..
[12/15 13:08:24   2160s] #start initial detail routing ...
[12/15 13:08:25   2160s] ### Design has 4 dirty nets, 220783 dirty-areas)
[12/15 13:09:11   2272s] #    completing 10% with 1809 violations
[12/15 13:09:11   2272s] #    elapsed time = 00:00:46, memory = 3058.28 (MB)
[12/15 13:10:15   2453s] #    completing 20% with 4673 violations
[12/15 13:10:15   2453s] #    elapsed time = 00:01:50, memory = 3069.32 (MB)
[12/15 13:10:33   2509s] #    completing 30% with 5344 violations
[12/15 13:10:33   2509s] #    elapsed time = 00:02:09, memory = 3068.29 (MB)
[12/15 13:11:36   2683s] #    completing 40% with 6570 violations
[12/15 13:11:36   2683s] #    elapsed time = 00:03:12, memory = 3057.10 (MB)
[12/15 13:12:20   2802s] #    completing 50% with 7403 violations
[12/15 13:12:20   2802s] #    elapsed time = 00:03:56, memory = 3074.18 (MB)
[12/15 13:13:00   2921s] #    completing 60% with 8858 violations
[12/15 13:13:00   2921s] #    elapsed time = 00:04:36, memory = 3060.86 (MB)
[12/15 13:13:58   3097s] #    completing 70% with 10972 violations
[12/15 13:13:58   3097s] #    elapsed time = 00:05:34, memory = 3069.62 (MB)
[12/15 13:14:13   3147s] #    completing 80% with 11366 violations
[12/15 13:14:13   3147s] #    elapsed time = 00:05:49, memory = 3068.73 (MB)
[12/15 13:15:07   3307s] #    completing 90% with 12128 violations
[12/15 13:15:07   3307s] #    elapsed time = 00:06:43, memory = 3066.32 (MB)
[12/15 13:15:41   3415s] #    completing 100% with 12719 violations
[12/15 13:15:41   3415s] #    elapsed time = 00:07:17, memory = 3069.42 (MB)
[12/15 13:15:42   3417s] #   number of violations = 12719
[12/15 13:15:42   3417s] #
[12/15 13:15:42   3417s] #    By Layer and Type :
[12/15 13:15:42   3417s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
[12/15 13:15:42   3417s] #	M1            6       22       13        1    11376        0    11418
[12/15 13:15:42   3417s] #	M2          198      117      923        0        0       47     1285
[12/15 13:15:42   3417s] #	M3            1        1       12        0        0        0       14
[12/15 13:15:42   3417s] #	M4            0        0        2        0        0        0        2
[12/15 13:15:42   3417s] #	Totals      205      140      950        1    11376       47    12719
[12/15 13:15:42   3417s] #79223 out of 206256 instances (38.4%) need to be verified(marked ipoed), dirty area = 17.5%.
[12/15 13:16:08   3492s] #   number of violations = 12822
[12/15 13:16:08   3492s] #
[12/15 13:16:08   3492s] #    By Layer and Type :
[12/15 13:16:08   3492s] #	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
[12/15 13:16:08   3492s] #	M1            6       22       12    11471        0    11511
[12/15 13:16:08   3492s] #	M2          203      121      924        0       47     1295
[12/15 13:16:08   3492s] #	M3            1        1       12        0        0       14
[12/15 13:16:08   3492s] #	M4            0        0        2        0        0        2
[12/15 13:16:08   3492s] #	Totals      210      144      950    11471       47    12822
[12/15 13:16:08   3492s] #cpu time = 00:22:13, elapsed time = 00:07:44, memory = 2895.39 (MB), peak = 3076.21 (MB)
[12/15 13:16:12   3503s] #start 1st optimization iteration ...
[12/15 13:16:34   3570s] #    completing 10% with 9984 violations
[12/15 13:16:34   3570s] #    elapsed time = 00:00:22, memory = 3028.60 (MB)
[12/15 13:16:56   3638s] #    completing 20% with 7363 violations
[12/15 13:16:56   3638s] #    elapsed time = 00:00:44, memory = 3049.75 (MB)
[12/15 13:17:19   3702s] #    completing 30% with 5155 violations
[12/15 13:17:19   3702s] #    elapsed time = 00:01:07, memory = 3062.21 (MB)
[12/15 13:17:37   3752s] #    completing 40% with 3755 violations
[12/15 13:17:37   3752s] #    elapsed time = 00:01:25, memory = 3057.05 (MB)
[12/15 13:17:52   3795s] #    completing 50% with 2633 violations
[12/15 13:17:52   3795s] #    elapsed time = 00:01:40, memory = 3051.76 (MB)
[12/15 13:18:08   3834s] #    completing 60% with 1709 violations
[12/15 13:18:08   3834s] #    elapsed time = 00:01:56, memory = 2873.06 (MB)
[12/15 13:18:23   3867s] #    completing 70% with 1025 violations
[12/15 13:18:23   3867s] #    elapsed time = 00:02:11, memory = 2699.47 (MB)
[12/15 13:18:32   3891s] #    completing 80% with 576 violations
[12/15 13:18:32   3891s] #    elapsed time = 00:02:20, memory = 2681.76 (MB)
[12/15 13:18:39   3908s] #    completing 90% with 266 violations
[12/15 13:18:39   3908s] #    elapsed time = 00:02:27, memory = 2644.68 (MB)
[12/15 13:18:44   3920s] #    completing 100% with 49 violations
[12/15 13:18:44   3920s] #    elapsed time = 00:02:32, memory = 2614.36 (MB)
[12/15 13:18:44   3922s] #   number of violations = 49
[12/15 13:18:44   3922s] #
[12/15 13:18:44   3922s] #    By Layer and Type :
[12/15 13:18:44   3922s] #	         MetSpc     Loop   CutSpc   Totals
[12/15 13:18:44   3922s] #	M1            0        0       45       45
[12/15 13:18:44   3922s] #	M2            3        1        0        4
[12/15 13:18:44   3922s] #	Totals        3        1       45       49
[12/15 13:18:44   3922s] #cpu time = 00:06:59, elapsed time = 00:02:32, memory = 2470.36 (MB), peak = 3076.21 (MB)
[12/15 13:18:44   3922s] #start 2nd optimization iteration ...
[12/15 13:18:46   3928s] #   number of violations = 15
[12/15 13:18:46   3928s] #
[12/15 13:18:46   3928s] #    By Layer and Type :
[12/15 13:18:46   3928s] #	         CutSpc   Totals
[12/15 13:18:46   3928s] #	M1           15       15
[12/15 13:18:46   3928s] #	Totals       15       15
[12/15 13:18:46   3928s] #cpu time = 00:00:06, elapsed time = 00:00:02, memory = 2443.50 (MB), peak = 3076.21 (MB)
[12/15 13:18:46   3928s] #start 3rd optimization iteration ...
[12/15 13:18:47   3930s] #   number of violations = 10
[12/15 13:18:47   3930s] #
[12/15 13:18:47   3930s] #    By Layer and Type :
[12/15 13:18:47   3930s] #	         CutSpc   Totals
[12/15 13:18:47   3930s] #	M1           10       10
[12/15 13:18:47   3930s] #	Totals       10       10
[12/15 13:18:47   3930s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2430.15 (MB), peak = 3076.21 (MB)
[12/15 13:18:47   3930s] #start 4th optimization iteration ...
[12/15 13:18:48   3932s] #   number of violations = 7
[12/15 13:18:48   3932s] #
[12/15 13:18:48   3932s] #    By Layer and Type :
[12/15 13:18:48   3932s] #	         CutSpc   Totals
[12/15 13:18:48   3932s] #	M1            7        7
[12/15 13:18:48   3932s] #	Totals        7        7
[12/15 13:18:48   3932s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2433.76 (MB), peak = 3076.21 (MB)
[12/15 13:18:48   3932s] #start 5th optimization iteration ...
[12/15 13:18:49   3934s] #   number of violations = 5
[12/15 13:18:49   3934s] #
[12/15 13:18:49   3934s] #    By Layer and Type :
[12/15 13:18:49   3934s] #	         CutSpc   Totals
[12/15 13:18:49   3934s] #	M1            5        5
[12/15 13:18:49   3934s] #	Totals        5        5
[12/15 13:18:49   3934s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2428.62 (MB), peak = 3076.21 (MB)
[12/15 13:18:49   3934s] #start 6th optimization iteration ...
[12/15 13:18:49   3935s] #   number of violations = 2
[12/15 13:18:49   3935s] #
[12/15 13:18:49   3935s] #    By Layer and Type :
[12/15 13:18:49   3935s] #	         CutSpc   Totals
[12/15 13:18:49   3935s] #	M1            2        2
[12/15 13:18:49   3935s] #	Totals        2        2
[12/15 13:18:49   3935s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2416.42 (MB), peak = 3076.21 (MB)
[12/15 13:18:49   3935s] #start 7th optimization iteration ...
[12/15 13:18:50   3937s] #   number of violations = 2
[12/15 13:18:50   3937s] #
[12/15 13:18:50   3937s] #    By Layer and Type :
[12/15 13:18:50   3937s] #	         CutSpc   Totals
[12/15 13:18:50   3937s] #	M1            2        2
[12/15 13:18:50   3937s] #	Totals        2        2
[12/15 13:18:50   3937s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2416.45 (MB), peak = 3076.21 (MB)
[12/15 13:18:50   3937s] #start 8th optimization iteration ...
[12/15 13:18:51   3938s] #   number of violations = 1
[12/15 13:18:51   3938s] #
[12/15 13:18:51   3938s] #    By Layer and Type :
[12/15 13:18:51   3938s] #	         CutSpc   Totals
[12/15 13:18:51   3938s] #	M1            1        1
[12/15 13:18:51   3938s] #	Totals        1        1
[12/15 13:18:51   3938s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2415.94 (MB), peak = 3076.21 (MB)
[12/15 13:18:51   3938s] #start 9th optimization iteration ...
[12/15 13:18:51   3939s] #   number of violations = 1
[12/15 13:18:51   3939s] #
[12/15 13:18:51   3939s] #    By Layer and Type :
[12/15 13:18:51   3939s] #	         CutSpc   Totals
[12/15 13:18:51   3939s] #	M1            1        1
[12/15 13:18:51   3939s] #	Totals        1        1
[12/15 13:18:51   3939s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2411.96 (MB), peak = 3076.21 (MB)
[12/15 13:18:51   3939s] #start 10th optimization iteration ...
[12/15 13:18:52   3940s] #   number of violations = 1
[12/15 13:18:52   3940s] #
[12/15 13:18:52   3940s] #    By Layer and Type :
[12/15 13:18:52   3940s] #	         CutSpc   Totals
[12/15 13:18:52   3940s] #	M1            1        1
[12/15 13:18:52   3940s] #	Totals        1        1
[12/15 13:18:52   3940s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2411.48 (MB), peak = 3076.21 (MB)
[12/15 13:18:52   3940s] #start 11th optimization iteration ...
[12/15 13:18:52   3941s] #   number of violations = 0
[12/15 13:18:52   3941s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2408.27 (MB), peak = 3076.21 (MB)
[12/15 13:18:53   3943s] #Complete Detail Routing.
[12/15 13:18:53   3943s] #Total number of nets with non-default rule or having extra spacing = 358
[12/15 13:18:53   3943s] #Total wire length = 3185965 um.
[12/15 13:18:53   3943s] #Total half perimeter of net bounding box = 2452670 um.
[12/15 13:18:53   3943s] #Total wire length on LAYER M1 = 22890 um.
[12/15 13:18:53   3943s] #Total wire length on LAYER M2 = 782342 um.
[12/15 13:18:53   3943s] #Total wire length on LAYER M3 = 1130716 um.
[12/15 13:18:53   3943s] #Total wire length on LAYER M4 = 823625 um.
[12/15 13:18:53   3943s] #Total wire length on LAYER M5 = 398865 um.
[12/15 13:18:53   3943s] #Total wire length on LAYER M6 = 27526 um.
[12/15 13:18:53   3943s] #Total wire length on LAYER M7 = 0 um.
[12/15 13:18:53   3943s] #Total wire length on LAYER M8 = 0 um.
[12/15 13:18:53   3943s] #Total wire length on LAYER M9 = 0 um.
[12/15 13:18:53   3943s] #Total number of vias = 1053282
[12/15 13:18:53   3943s] #Up-Via Summary (total 1053282):
[12/15 13:18:53   3943s] #           
[12/15 13:18:53   3943s] #-----------------------
[12/15 13:18:53   3943s] # M1             461396
[12/15 13:18:53   3943s] # M2             427632
[12/15 13:18:53   3943s] # M3             131316
[12/15 13:18:53   3943s] # M4              31490
[12/15 13:18:53   3943s] # M5               1448
[12/15 13:18:53   3943s] #-----------------------
[12/15 13:18:53   3943s] #               1053282 
[12/15 13:18:53   3943s] #
[12/15 13:18:53   3943s] #Total number of DRC violations = 0
[12/15 13:18:54   3944s] ### Time Record (Detail Routing) is uninstalled.
[12/15 13:18:54   3944s] #Cpu time = 00:29:47
[12/15 13:18:54   3944s] #Elapsed time = 00:10:33
[12/15 13:18:54   3944s] #Increased memory = -491.74 (MB)
[12/15 13:18:54   3944s] #Total memory = 2406.12 (MB)
[12/15 13:18:54   3944s] #Peak memory = 3076.21 (MB)
[12/15 13:18:54   3944s] ### Time Record (Antenna Fixing) is installed.
[12/15 13:18:54   3945s] #
[12/15 13:18:54   3945s] #start routing for process antenna violation fix ...
[12/15 13:18:55   3946s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/15 13:18:57   3951s] #cpu time = 00:00:07, elapsed time = 00:00:03, memory = 2411.98 (MB), peak = 3076.21 (MB)
[12/15 13:18:57   3951s] #
[12/15 13:18:57   3952s] #Total number of nets with non-default rule or having extra spacing = 358
[12/15 13:18:57   3952s] #Total wire length = 3185965 um.
[12/15 13:18:57   3952s] #Total half perimeter of net bounding box = 2452670 um.
[12/15 13:18:57   3952s] #Total wire length on LAYER M1 = 22890 um.
[12/15 13:18:57   3952s] #Total wire length on LAYER M2 = 782342 um.
[12/15 13:18:57   3952s] #Total wire length on LAYER M3 = 1130716 um.
[12/15 13:18:57   3952s] #Total wire length on LAYER M4 = 823625 um.
[12/15 13:18:57   3952s] #Total wire length on LAYER M5 = 398865 um.
[12/15 13:18:57   3952s] #Total wire length on LAYER M6 = 27526 um.
[12/15 13:18:57   3952s] #Total wire length on LAYER M7 = 0 um.
[12/15 13:18:57   3952s] #Total wire length on LAYER M8 = 0 um.
[12/15 13:18:57   3952s] #Total wire length on LAYER M9 = 0 um.
[12/15 13:18:57   3952s] #Total number of vias = 1053282
[12/15 13:18:57   3952s] #Up-Via Summary (total 1053282):
[12/15 13:18:57   3952s] #           
[12/15 13:18:57   3952s] #-----------------------
[12/15 13:18:57   3952s] # M1             461396
[12/15 13:18:57   3952s] # M2             427632
[12/15 13:18:57   3952s] # M3             131316
[12/15 13:18:57   3952s] # M4              31490
[12/15 13:18:57   3952s] # M5               1448
[12/15 13:18:57   3952s] #-----------------------
[12/15 13:18:57   3952s] #               1053282 
[12/15 13:18:57   3952s] #
[12/15 13:18:57   3952s] #Total number of DRC violations = 0
[12/15 13:18:57   3952s] #Total number of process antenna violations = 0
[12/15 13:18:57   3952s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/15 13:18:57   3952s] #
[12/15 13:19:01   3964s] #
[12/15 13:19:01   3964s] #Total number of nets with non-default rule or having extra spacing = 358
[12/15 13:19:01   3964s] #Total wire length = 3185965 um.
[12/15 13:19:01   3964s] #Total half perimeter of net bounding box = 2452670 um.
[12/15 13:19:01   3964s] #Total wire length on LAYER M1 = 22890 um.
[12/15 13:19:01   3964s] #Total wire length on LAYER M2 = 782342 um.
[12/15 13:19:01   3964s] #Total wire length on LAYER M3 = 1130716 um.
[12/15 13:19:01   3964s] #Total wire length on LAYER M4 = 823625 um.
[12/15 13:19:01   3964s] #Total wire length on LAYER M5 = 398865 um.
[12/15 13:19:01   3964s] #Total wire length on LAYER M6 = 27526 um.
[12/15 13:19:01   3964s] #Total wire length on LAYER M7 = 0 um.
[12/15 13:19:01   3964s] #Total wire length on LAYER M8 = 0 um.
[12/15 13:19:01   3964s] #Total wire length on LAYER M9 = 0 um.
[12/15 13:19:01   3964s] #Total number of vias = 1053282
[12/15 13:19:01   3964s] #Up-Via Summary (total 1053282):
[12/15 13:19:01   3964s] #           
[12/15 13:19:01   3964s] #-----------------------
[12/15 13:19:01   3964s] # M1             461396
[12/15 13:19:01   3964s] # M2             427632
[12/15 13:19:01   3964s] # M3             131316
[12/15 13:19:01   3964s] # M4              31490
[12/15 13:19:01   3964s] # M5               1448
[12/15 13:19:01   3964s] #-----------------------
[12/15 13:19:01   3964s] #               1053282 
[12/15 13:19:01   3964s] #
[12/15 13:19:01   3964s] #Total number of DRC violations = 0
[12/15 13:19:01   3964s] #Total number of process antenna violations = 0
[12/15 13:19:01   3964s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/15 13:19:01   3964s] #
[12/15 13:19:01   3964s] ### Time Record (Antenna Fixing) is uninstalled.
[12/15 13:19:01   3964s] #detailRoute Statistics:
[12/15 13:19:01   3964s] #Cpu time = 00:30:08
[12/15 13:19:01   3964s] #Elapsed time = 00:10:40
[12/15 13:19:01   3964s] #Increased memory = -482.88 (MB)
[12/15 13:19:01   3964s] #Total memory = 2414.98 (MB)
[12/15 13:19:01   3964s] #Peak memory = 3076.21 (MB)
[12/15 13:19:01   3965s] ### global_detail_route design signature (69): route=369937886 flt_obj=0 vio=1905142130 shield_wire=1
[12/15 13:19:02   3965s] ### Time Record (DB Export) is installed.
[12/15 13:19:02   3966s] ### export design design signature (70): route=369937886 fixed_route=1434952879 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1690439038 dirty_area=0 del_dirty_area=0 cell=993392947 placement=1584668155 pin_access=1628605930 inst_pattern=1
[12/15 13:19:04   3970s] ### Time Record (DB Export) is uninstalled.
[12/15 13:19:04   3970s] ### Time Record (Post Callback) is installed.
[12/15 13:19:04   3970s] ### Time Record (Post Callback) is uninstalled.
[12/15 13:19:04   3970s] #
[12/15 13:19:04   3970s] #globalDetailRoute statistics:
[12/15 13:19:04   3970s] #Cpu time = 00:34:15
[12/15 13:19:04   3970s] #Elapsed time = 00:13:45
[12/15 13:19:04   3970s] #Increased memory = -385.87 (MB)
[12/15 13:19:04   3970s] #Total memory = 2296.25 (MB)
[12/15 13:19:04   3970s] #Peak memory = 3076.21 (MB)
[12/15 13:19:04   3970s] #Number of warnings = 3
[12/15 13:19:04   3970s] #Total number of warnings = 12
[12/15 13:19:04   3970s] #Number of fails = 0
[12/15 13:19:04   3970s] #Total number of fails = 0
[12/15 13:19:04   3970s] #Complete globalDetailRoute on Thu Dec 15 13:19:04 2022
[12/15 13:19:04   3970s] #
[12/15 13:19:05   3971s] ### import design signature (71): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1628605930 inst_pattern=1
[12/15 13:19:05   3971s] ### Time Record (globalDetailRoute) is uninstalled.
[12/15 13:19:05   3971s] % End globalDetailRoute (date=12/15 13:19:05, total cpu=0:34:15, real=0:13:46, peak res=3076.2M, current mem=2289.6M)
[12/15 13:19:05   3971s] #Default setup view is reset to slowView.
[12/15 13:19:06   3971s] #Default setup view is reset to slowView.
[12/15 13:19:06   3971s] AAE_INFO: Post Route call back at the end of routeDesign
[12/15 13:19:06   3971s] #routeDesign: cpu time = 00:34:18, elapsed time = 00:13:48, memory = 2264.83 (MB), peak = 3076.21 (MB)
[12/15 13:19:06   3971s] 
[12/15 13:19:06   3971s] *** Summary of all messages that are not suppressed in this session:
[12/15 13:19:06   3971s] Severity  ID               Count  Summary                                  
[12/15 13:19:06   3971s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[12/15 13:19:06   3971s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/15 13:19:06   3971s] *** Message Summary: 2 warning(s), 0 error(s)
[12/15 13:19:06   3971s] 
[12/15 13:19:06   3971s] ### Time Record (routeDesign) is uninstalled.
[12/15 13:19:06   3971s] ### 
[12/15 13:19:06   3971s] ###   Scalability Statistics
[12/15 13:19:06   3971s] ### 
[12/15 13:19:06   3971s] ### --------------------------------+----------------+----------------+----------------+
[12/15 13:19:06   3971s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/15 13:19:06   3971s] ### --------------------------------+----------------+----------------+----------------+
[12/15 13:19:06   3971s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/15 13:19:06   3971s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/15 13:19:06   3971s] ###   Timing Data Generation        |        00:00:56|        00:00:48|             1.2|
[12/15 13:19:06   3971s] ###   DB Import                     |        00:00:04|        00:00:05|             0.8|
[12/15 13:19:06   3971s] ###   DB Export                     |        00:00:05|        00:00:03|             1.9|
[12/15 13:19:06   3971s] ###   Cell Pin Access               |        00:00:09|        00:00:04|             2.2|
[12/15 13:19:06   3971s] ###   Data Preparation              |        00:00:04|        00:00:04|             0.9|
[12/15 13:19:06   3971s] ###   Global Routing                |        00:01:52|        00:01:29|             1.3|
[12/15 13:19:06   3971s] ###   Track Assignment              |        00:00:54|        00:00:29|             1.8|
[12/15 13:19:06   3971s] ###   Detail Routing                |        00:29:47|        00:10:32|             2.8|
[12/15 13:19:06   3971s] ###   Antenna Fixing                |        00:00:20|        00:00:07|             2.8|
[12/15 13:19:06   3971s] ###   Entire Command                |        00:34:18|        00:13:49|             2.5|
[12/15 13:19:06   3971s] ### --------------------------------+----------------+----------------+----------------+
[12/15 13:19:06   3971s] ### 
[12/15 13:19:06   3971s] #% End routeDesign (date=12/15 13:19:06, total cpu=0:34:18, real=0:13:49, peak res=3076.2M, current mem=2266.6M)
[12/15 13:19:06   3971s] <CMD> setDelayCalMode -engine aae -SIAware true
[12/15 13:19:06   3971s] AAE_INFO: switching -siAware from false to true ...
[12/15 13:19:06   3971s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[12/15 13:19:06   3971s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[12/15 13:19:06   3971s] <CMD> optDesign -postRoute
[12/15 13:19:06   3971s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2267.9M, totSessionCpu=1:06:11 **
[12/15 13:19:06   3971s] **INFO: User settings:
[12/15 13:19:06   3971s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/15 13:19:06   3971s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/15 13:19:06   3971s] setNanoRouteMode -grouteExpTdStdDelay                           15.6
[12/15 13:19:06   3971s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[12/15 13:19:06   3971s] setNanoRouteMode -routeFillerInstPrefix                         FILL
[12/15 13:19:06   3971s] setNanoRouteMode -routeInsertAntennaDiode                       false
[12/15 13:19:06   3971s] setNanoRouteMode -routeReInsertFillerCellList                   {FILL128A10TR FILL64A10TR FILL32A10TR FILL16A10TR FILLCAP8A10TR FILL4A10TR FILL2A10TR FILL1A10TR}
[12/15 13:19:06   3971s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[12/15 13:19:06   3971s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/15 13:19:06   3971s] setNanoRouteMode -routeTopRoutingLayer                          6
[12/15 13:19:06   3971s] setDesignMode -topRoutingLayer                                  M6
[12/15 13:19:06   3971s] setExtractRCMode -engine                                        preRoute
[12/15 13:19:06   3971s] setUsefulSkewMode -ecoRoute                                     false
[12/15 13:19:06   3971s] setDelayCalMode -enable_high_fanout                             true
[12/15 13:19:06   3971s] setDelayCalMode -engine                                         aae
[12/15 13:19:06   3971s] setDelayCalMode -ignoreNetLoad                                  false
[12/15 13:19:06   3971s] setDelayCalMode -SIAware                                        true
[12/15 13:19:06   3971s] setDelayCalMode -socv_accuracy_mode                             low
[12/15 13:19:06   3971s] setOptMode -activeHoldViews                                     { fastView }
[12/15 13:19:06   3971s] setOptMode -activeSetupViews                                    { slowView }
[12/15 13:19:06   3971s] setOptMode -allEndPoints                                        true
[12/15 13:19:06   3971s] setOptMode -autoHoldViews                                       { fastView}
[12/15 13:19:06   3971s] setOptMode -autoSetupViews                                      { slowView}
[12/15 13:19:06   3971s] setOptMode -autoTDGRSetupViews                                  { slowView}
[12/15 13:19:06   3971s] setOptMode -autoViewHoldTargetSlack                             0
[12/15 13:19:06   3971s] setOptMode -drcMargin                                           0
[12/15 13:19:06   3971s] setOptMode -effort                                              high
[12/15 13:19:06   3971s] setOptMode -fixDrc                                              true
[12/15 13:19:06   3971s] setOptMode -fixFanoutLoad                                       true
[12/15 13:19:06   3971s] setOptMode -fixHoldAllowSetupTnsDegrade                         false
[12/15 13:19:06   3971s] setOptMode -leakagePowerEffort                                  none
[12/15 13:19:06   3971s] setOptMode -preserveAllSequential                               false
[12/15 13:19:06   3971s] setOptMode -preserveAssertions                                  false
[12/15 13:19:06   3971s] setOptMode -setupTargetSlack                                    0
[12/15 13:19:06   3971s] setSIMode -separate_delta_delay_on_data                         true
[12/15 13:19:06   3971s] setPlaceMode -place_design_floorplan_mode                       true
[12/15 13:19:06   3971s] setPlaceMode -place_global_clock_gate_aware                     false
[12/15 13:19:06   3971s] setPlaceMode -place_global_cong_effort                          high
[12/15 13:19:06   3971s] setPlaceMode -place_global_place_io_pins                        false
[12/15 13:19:06   3971s] setPlaceMode -timingDriven                                      true
[12/15 13:19:06   3971s] setAnalysisMode -analysisType                                   onChipVariation
[12/15 13:19:06   3971s] setAnalysisMode -checkType                                      setup
[12/15 13:19:06   3971s] setAnalysisMode -clkSrcPath                                     true
[12/15 13:19:06   3971s] setAnalysisMode -clockPropagation                               sdcControl
[12/15 13:19:06   3971s] setAnalysisMode -cppr                                           both
[12/15 13:19:06   3971s] 
[12/15 13:19:06   3971s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/15 13:19:10   3975s] 
[12/15 13:19:10   3975s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 13:19:10   3975s] Summary for sequential cells identification: 
[12/15 13:19:10   3975s]   Identified SBFF number: 148
[12/15 13:19:10   3975s]   Identified MBFF number: 0
[12/15 13:19:10   3975s]   Identified SB Latch number: 0
[12/15 13:19:10   3975s]   Identified MB Latch number: 0
[12/15 13:19:10   3975s]   Not identified SBFF number: 0
[12/15 13:19:10   3975s]   Not identified MBFF number: 0
[12/15 13:19:10   3975s]   Not identified SB Latch number: 0
[12/15 13:19:10   3975s]   Not identified MB Latch number: 0
[12/15 13:19:10   3975s]   Number of sequential cells which are not FFs: 106
[12/15 13:19:10   3975s]  Visiting view : slowView
[12/15 13:19:10   3975s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 13:19:10   3975s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 13:19:10   3975s]  Visiting view : fastView
[12/15 13:19:10   3975s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 13:19:10   3975s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 13:19:10   3975s] TLC MultiMap info (StdDelay):
[12/15 13:19:10   3975s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 13:19:10   3975s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 13:19:10   3975s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 13:19:10   3975s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 13:19:10   3975s]  Setting StdDelay to: 15.6ps
[12/15 13:19:10   3975s] 
[12/15 13:19:10   3975s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 13:19:10   3975s] info: unfix 1 clock instance placement location
[12/15 13:19:10   3975s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/15 13:19:10   3975s] Need call spDPlaceInit before registerPrioInstLoc.
[12/15 13:19:11   3975s] [EEQ-INFO] #EEQ #Cell
[12/15 13:19:11   3975s] [EEQ-INFO] 1    868
[12/15 13:19:11   3975s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/15 13:19:11   3975s] *** optDesign #5 [begin] : totSession cpu/real = 1:06:15.8/0:38:36.8 (1.7), mem = 3265.0M
[12/15 13:19:11   3975s] *** InitOpt #6 [begin] : totSession cpu/real = 1:06:15.8/0:38:36.8 (1.7), mem = 3265.0M
[12/15 13:19:11   3975s] GigaOpt running with 4 threads.
[12/15 13:19:11   3975s] Info: 4 threads available for lower-level modules during optimization.
[12/15 13:19:11   3975s] OPERPROF: Starting DPlace-Init at level 1, MEM:3265.0M, EPOCH TIME: 1671131951.218498
[12/15 13:19:11   3975s] z: 2, totalTracks: 1
[12/15 13:19:11   3975s] z: 4, totalTracks: 1
[12/15 13:19:11   3975s] z: 6, totalTracks: 1
[12/15 13:19:11   3975s] z: 8, totalTracks: 1
[12/15 13:19:11   3975s] All LLGs are deleted
[12/15 13:19:11   3975s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3265.0M, EPOCH TIME: 1671131951.392373
[12/15 13:19:11   3975s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.007, MEM:3265.0M, EPOCH TIME: 1671131951.399780
[12/15 13:19:11   3976s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3265.0M, EPOCH TIME: 1671131951.522214
[12/15 13:19:11   3976s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3265.0M, EPOCH TIME: 1671131951.532778
[12/15 13:19:11   3976s] Core basic site is TSMC65ADV10TSITE
[12/15 13:19:11   3976s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3265.0M, EPOCH TIME: 1671131951.549973
[12/15 13:19:11   3976s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.016, REAL:0.022, MEM:3265.0M, EPOCH TIME: 1671131951.571653
[12/15 13:19:11   3976s] SiteArray: non-trimmed site array dimensions = 425 x 4250
[12/15 13:19:11   3976s] SiteArray: use 7,401,472 bytes
[12/15 13:19:11   3976s] SiteArray: current memory after site array memory allocation 3265.0M
[12/15 13:19:11   3976s] SiteArray: FP blocked sites are writable
[12/15 13:19:11   3976s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.110, MEM:3265.0M, EPOCH TIME: 1671131951.642832
[12/15 13:19:11   3976s] 
[12/15 13:19:11   3976s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:19:11   3976s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.179, REAL:0.247, MEM:3265.0M, EPOCH TIME: 1671131951.769554
[12/15 13:19:11   3976s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=3265.0MB).
[12/15 13:19:11   3976s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.469, REAL:0.668, MEM:3265.0M, EPOCH TIME: 1671131951.886303
[12/15 13:19:11   3976s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3265.0M, EPOCH TIME: 1671131951.886707
[12/15 13:19:11   3976s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.035, MEM:3257.0M, EPOCH TIME: 1671131951.922101
[12/15 13:19:11   3976s] 
[12/15 13:19:11   3976s] Creating Lib Analyzer ...
[12/15 13:19:12   3976s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[12/15 13:19:12   3976s] Type 'man IMPOPT-7077' for more detail.
[12/15 13:19:12   3976s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/15 13:19:12   3976s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/15 13:19:12   3976s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/15 13:19:12   3976s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/15 13:19:12   3976s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/15 13:19:12   3976s] 
[12/15 13:19:12   3976s] {RT default_rc_corner 0 6 6 0}
[12/15 13:19:14   3978s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:06:19 mem=3263.0M
[12/15 13:19:14   3978s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:06:19 mem=3263.0M
[12/15 13:19:14   3978s] Creating Lib Analyzer, finished. 
[12/15 13:19:15   3979s] Effort level <high> specified for reg2reg path_group
[12/15 13:19:16   3982s] Effort level <high> specified for reg2cgate path_group
[12/15 13:19:16   3982s] **optDesign ... cpu = 0:00:11, real = 0:00:10, mem = 2364.2M, totSessionCpu=1:06:22 **
[12/15 13:19:16   3982s] Existing Dirty Nets : 0
[12/15 13:19:16   3982s] New Signature Flow (optDesignCheckOptions) ....
[12/15 13:19:16   3982s] #Taking db snapshot
[12/15 13:19:17   3982s] #Taking db snapshot ... done
[12/15 13:19:17   3982s] OPERPROF: Starting checkPlace at level 1, MEM:3267.0M, EPOCH TIME: 1671131957.238873
[12/15 13:19:17   3982s] z: 2, totalTracks: 1
[12/15 13:19:17   3982s] z: 4, totalTracks: 1
[12/15 13:19:17   3982s] z: 6, totalTracks: 1
[12/15 13:19:17   3982s] z: 8, totalTracks: 1
[12/15 13:19:17   3982s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3267.0M, EPOCH TIME: 1671131957.330367
[12/15 13:19:17   3983s] 
[12/15 13:19:17   3983s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:19:17   3983s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.115, REAL:0.147, MEM:3267.0M, EPOCH TIME: 1671131957.477114
[12/15 13:19:17   3983s] Begin checking placement ... (start mem=3267.0M, init mem=3267.0M)
[12/15 13:19:18   3983s] 
[12/15 13:19:18   3983s] Running CheckPlace using 4 threads!...
[12/15 13:19:18   3986s] 
[12/15 13:19:18   3986s] ...checkPlace MT is done!
[12/15 13:19:18   3986s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3269.0M, EPOCH TIME: 1671131958.963793
[12/15 13:19:19   3986s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.099, REAL:0.131, MEM:3269.0M, EPOCH TIME: 1671131959.094545
[12/15 13:19:19   3986s] *info: Placed = 206256         (Fixed = 13532)
[12/15 13:19:19   3986s] *info: Unplaced = 0           
[12/15 13:19:19   3986s] Placement Density:100.00%(707200/707200)
[12/15 13:19:19   3986s] Placement Density (including fixed std cells):100.00%(722500/722500)
[12/15 13:19:19   3986s] All LLGs are deleted
[12/15 13:19:19   3986s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3269.0M, EPOCH TIME: 1671131959.163858
[12/15 13:19:19   3986s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.064, REAL:0.079, MEM:3269.0M, EPOCH TIME: 1671131959.243014
[12/15 13:19:19   3986s] Finished checkPlace (total: cpu=0:00:03.6, real=0:00:02.0; vio checks: cpu=0:00:03.2, real=0:00:02.0; mem=3269.0M)
[12/15 13:19:19   3986s] OPERPROF: Finished checkPlace at level 1, CPU:3.550, REAL:2.010, MEM:3269.0M, EPOCH TIME: 1671131959.249178
[12/15 13:19:19   3986s]  Initial DC engine is -> aae
[12/15 13:19:19   3986s]  
[12/15 13:19:19   3986s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/15 13:19:19   3986s]  
[12/15 13:19:19   3986s]  
[12/15 13:19:19   3986s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/15 13:19:19   3986s]  
[12/15 13:19:19   3986s] Reset EOS DB
[12/15 13:19:19   3986s] Ignoring AAE DB Resetting ...
[12/15 13:19:19   3986s]  Set Options for AAE Based Opt flow 
[12/15 13:19:19   3986s] *** optDesign -postRoute ***
[12/15 13:19:19   3986s] DRC Margin: user margin 0.0; extra margin 0
[12/15 13:19:19   3986s] Setup Target Slack: user slack 0
[12/15 13:19:19   3986s] Hold Target Slack: user slack 0
[12/15 13:19:19   3986s] Opt: RC extraction mode changed to 'detail'
[12/15 13:19:19   3986s] All LLGs are deleted
[12/15 13:19:19   3986s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3269.0M, EPOCH TIME: 1671131959.636269
[12/15 13:19:19   3986s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3269.0M, EPOCH TIME: 1671131959.637067
[12/15 13:19:19   3986s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3269.0M, EPOCH TIME: 1671131959.711183
[12/15 13:19:19   3986s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3269.0M, EPOCH TIME: 1671131959.718456
[12/15 13:19:19   3986s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3269.0M, EPOCH TIME: 1671131959.729820
[12/15 13:19:19   3986s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.007, MEM:3269.0M, EPOCH TIME: 1671131959.736826
[12/15 13:19:19   3986s] Fast DP-INIT is on for default
[12/15 13:19:19   3986s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.072, REAL:0.059, MEM:3269.0M, EPOCH TIME: 1671131959.777168
[12/15 13:19:19   3986s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.147, REAL:0.135, MEM:3269.0M, EPOCH TIME: 1671131959.845975
[12/15 13:19:19   3987s] 
[12/15 13:19:19   3987s] TimeStamp Deleting Cell Server Begin ...
[12/15 13:19:19   3987s] Deleting Lib Analyzer.
[12/15 13:19:19   3987s] 
[12/15 13:19:19   3987s] TimeStamp Deleting Cell Server End ...
[12/15 13:19:19   3987s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/15 13:19:19   3987s] 
[12/15 13:19:19   3987s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 13:19:20   3987s] Summary for sequential cells identification: 
[12/15 13:19:20   3987s]   Identified SBFF number: 148
[12/15 13:19:20   3987s]   Identified MBFF number: 0
[12/15 13:19:20   3987s]   Identified SB Latch number: 0
[12/15 13:19:20   3987s]   Identified MB Latch number: 0
[12/15 13:19:20   3987s]   Not identified SBFF number: 0
[12/15 13:19:20   3987s]   Not identified MBFF number: 0
[12/15 13:19:20   3987s]   Not identified SB Latch number: 0
[12/15 13:19:20   3987s]   Not identified MB Latch number: 0
[12/15 13:19:20   3987s]   Number of sequential cells which are not FFs: 106
[12/15 13:19:20   3987s]  Visiting view : slowView
[12/15 13:19:20   3987s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 13:19:20   3987s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 13:19:20   3987s]  Visiting view : fastView
[12/15 13:19:20   3987s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 13:19:20   3987s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 13:19:20   3987s] TLC MultiMap info (StdDelay):
[12/15 13:19:20   3987s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 13:19:20   3987s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 13:19:20   3987s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 13:19:20   3987s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 13:19:20   3987s]  Setting StdDelay to: 15.6ps
[12/15 13:19:20   3987s] 
[12/15 13:19:20   3987s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 13:19:20   3987s] 
[12/15 13:19:20   3987s] TimeStamp Deleting Cell Server Begin ...
[12/15 13:19:20   3987s] 
[12/15 13:19:20   3987s] TimeStamp Deleting Cell Server End ...
[12/15 13:19:20   3987s] *** InitOpt #6 [finish] : cpu/real = 0:00:11.5/0:00:09.2 (1.3), totSession cpu/real = 1:06:27.2/0:38:45.9 (1.7), mem = 3269.0M
[12/15 13:19:20   3987s] 
[12/15 13:19:20   3987s] =============================================================================================
[12/15 13:19:20   3987s]  Step TAT Report for InitOpt #6                                                 21.10-p004_1
[12/15 13:19:20   3987s] =============================================================================================
[12/15 13:19:20   3987s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 13:19:20   3987s] ---------------------------------------------------------------------------------------------
[12/15 13:19:20   3987s] [ CellServerInit         ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.0    0.6
[12/15 13:19:20   3987s] [ LibAnalyzerInit        ]      1   0:00:02.6  (  28.2 % )     0:00:02.6 /  0:00:02.4    0.9
[12/15 13:19:20   3987s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:19:20   3987s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:19:20   3987s] [ CheckPlace             ]      1   0:00:02.0  (  22.0 % )     0:00:02.0 /  0:00:03.6    1.8
[12/15 13:19:20   3987s] [ MISC                   ]          0:00:04.5  (  48.9 % )     0:00:04.5 /  0:00:05.4    1.2
[12/15 13:19:20   3987s] ---------------------------------------------------------------------------------------------
[12/15 13:19:20   3987s]  InitOpt #6 TOTAL                   0:00:09.2  ( 100.0 % )     0:00:09.2 /  0:00:11.5    1.3
[12/15 13:19:20   3987s] ---------------------------------------------------------------------------------------------
[12/15 13:19:20   3987s] 
[12/15 13:19:20   3987s] ** INFO : this run is activating 'postRoute' automaton
[12/15 13:19:20   3987s] **INFO: flowCheckPoint #1 InitialSummary
[12/15 13:19:20   3987s] Extraction called for design 'toplevel_498' of instances=206256 and nets=122537 using extraction engine 'postRoute' at effort level 'low' .
[12/15 13:19:20   3987s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/15 13:19:20   3987s] Type 'man IMPEXT-3530' for more detail.
[12/15 13:19:20   3987s] PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
[12/15 13:19:20   3987s] RC Extraction called in multi-corner(1) mode.
[12/15 13:19:20   3987s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/15 13:19:20   3987s] Type 'man IMPEXT-6197' for more detail.
[12/15 13:19:20   3987s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/15 13:19:20   3987s] * Layer Id             : 1 - M1
[12/15 13:19:20   3987s]       Thickness        : 0.18
[12/15 13:19:20   3987s]       Min Width        : 0.09
[12/15 13:19:20   3987s]       Layer Dielectric : 4.1
[12/15 13:19:20   3987s] * Layer Id             : 2 - M2
[12/15 13:19:20   3987s]       Thickness        : 0.22
[12/15 13:19:20   3987s]       Min Width        : 0.1
[12/15 13:19:20   3987s]       Layer Dielectric : 4.1
[12/15 13:19:20   3987s] * Layer Id             : 3 - M3
[12/15 13:19:20   3987s]       Thickness        : 0.22
[12/15 13:19:20   3987s]       Min Width        : 0.1
[12/15 13:19:20   3987s]       Layer Dielectric : 4.1
[12/15 13:19:20   3987s] * Layer Id             : 4 - M4
[12/15 13:19:20   3987s]       Thickness        : 0.22
[12/15 13:19:20   3987s]       Min Width        : 0.1
[12/15 13:19:20   3987s]       Layer Dielectric : 4.1
[12/15 13:19:20   3987s] * Layer Id             : 5 - M5
[12/15 13:19:20   3987s]       Thickness        : 0.22
[12/15 13:19:20   3987s]       Min Width        : 0.1
[12/15 13:19:20   3987s]       Layer Dielectric : 4.1
[12/15 13:19:20   3987s] * Layer Id             : 6 - M6
[12/15 13:19:20   3987s]       Thickness        : 0.22
[12/15 13:19:20   3987s]       Min Width        : 0.1
[12/15 13:19:20   3987s]       Layer Dielectric : 4.1
[12/15 13:19:20   3987s] * Layer Id             : 7 - M7
[12/15 13:19:20   3987s]       Thickness        : 0.22
[12/15 13:19:20   3987s]       Min Width        : 0.1
[12/15 13:19:20   3987s]       Layer Dielectric : 4.1
[12/15 13:19:20   3987s] * Layer Id             : 8 - M8
[12/15 13:19:20   3987s]       Thickness        : 0.9
[12/15 13:19:20   3987s]       Min Width        : 0.4
[12/15 13:19:20   3987s]       Layer Dielectric : 4.1
[12/15 13:19:20   3987s] * Layer Id             : 9 - M9
[12/15 13:19:20   3987s]       Thickness        : 0.9
[12/15 13:19:20   3987s]       Min Width        : 0.4
[12/15 13:19:20   3987s]       Layer Dielectric : 4.1
[12/15 13:19:20   3987s] extractDetailRC Option : -outfile /tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d  -basic
[12/15 13:19:20   3987s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/15 13:19:20   3987s]       RC Corner Indexes            0   
[12/15 13:19:20   3987s] Capacitance Scaling Factor   : 1.00000 
[12/15 13:19:20   3987s] Coupling Cap. Scaling Factor : 1.00000 
[12/15 13:19:20   3987s] Resistance Scaling Factor    : 1.00000 
[12/15 13:19:20   3987s] Clock Cap. Scaling Factor    : 1.00000 
[12/15 13:19:20   3987s] Clock Res. Scaling Factor    : 1.00000 
[12/15 13:19:20   3987s] Shrink Factor                : 1.00000
[12/15 13:19:23   3990s] LayerId::1 widthSet size::1
[12/15 13:19:23   3990s] LayerId::2 widthSet size::1
[12/15 13:19:23   3990s] LayerId::3 widthSet size::1
[12/15 13:19:23   3990s] LayerId::4 widthSet size::1
[12/15 13:19:23   3990s] LayerId::5 widthSet size::1
[12/15 13:19:23   3990s] LayerId::6 widthSet size::1
[12/15 13:19:23   3990s] LayerId::7 widthSet size::1
[12/15 13:19:23   3990s] LayerId::8 widthSet size::1
[12/15 13:19:23   3990s] LayerId::9 widthSet size::1
[12/15 13:19:23   3990s] eee: pegSigSF::1.070000
[12/15 13:19:23   3990s] Initializing multi-corner resistance tables ...
[12/15 13:19:23   3990s] eee: l::1 avDens::0.111070 usedTrk::21058.917257 availTrk::189600.000000 sigTrk::21058.917257
[12/15 13:19:23   3990s] eee: l::2 avDens::0.207863 usedTrk::39099.015236 availTrk::188100.000000 sigTrk::39099.015236
[12/15 13:19:23   3990s] eee: l::3 avDens::0.297088 usedTrk::56535.805725 availTrk::190300.000000 sigTrk::56535.805725
[12/15 13:19:23   3990s] eee: l::4 avDens::0.220220 usedTrk::41181.227253 availTrk::187000.000000 sigTrk::41181.227253
[12/15 13:19:23   3990s] eee: l::5 avDens::0.113852 usedTrk::19969.670016 availTrk::175400.000000 sigTrk::19969.670016
[12/15 13:19:23   3990s] eee: l::6 avDens::0.043280 usedTrk::1376.290001 availTrk::31800.000000 sigTrk::1376.290001
[12/15 13:19:23   3990s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:19:23   3990s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:19:23   3990s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:19:23   3990s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296410 ; uaWl: 1.000000 ; uaWlH: 0.388344 ; aWlH: 0.000000 ; Pmax: 0.866600 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/15 13:19:25   3992s] Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3269.0M)
[12/15 13:19:26   3992s] Creating parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d' for storing RC.
[12/15 13:19:28   3995s] Extracted 10.0001% (CPU Time= 0:00:05.0  MEM= 3324.5M)
[12/15 13:19:29   3996s] Extracted 20.0001% (CPU Time= 0:00:06.7  MEM= 3328.5M)
[12/15 13:19:33   4000s] Extracted 30.0001% (CPU Time= 0:00:10.7  MEM= 3328.5M)
[12/15 13:19:35   4002s] Extracted 40.0002% (CPU Time= 0:00:12.4  MEM= 3328.5M)
[12/15 13:19:37   4004s] Extracted 50.0002% (CPU Time= 0:00:14.4  MEM= 3328.5M)
[12/15 13:19:39   4006s] Extracted 60.0001% (CPU Time= 0:00:16.2  MEM= 3328.5M)
[12/15 13:19:41   4008s] Extracted 70.0001% (CPU Time= 0:00:18.3  MEM= 3328.5M)
[12/15 13:19:46   4013s] Extracted 80.0001% (CPU Time= 0:00:23.5  MEM= 3328.5M)
[12/15 13:19:49   4016s] Extracted 90.0002% (CPU Time= 0:00:26.5  MEM= 3328.5M)
[12/15 13:19:53   4019s] Extracted 100% (CPU Time= 0:00:29.8  MEM= 3328.5M)
[12/15 13:19:54   4021s] Number of Extracted Resistors     : 2438666
[12/15 13:19:54   4021s] Number of Extracted Ground Cap.   : 2365909
[12/15 13:19:54   4021s] Number of Extracted Coupling Cap. : 5312504
[12/15 13:19:54   4021s] Opening parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d' for reading (mem: 3296.484M)
[12/15 13:19:54   4021s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/15 13:19:55   4021s] Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3296.5M)
[12/15 13:19:55   4021s] Creating parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb_Filter.rcdb.d' for storing RC.
[12/15 13:19:57   4023s] Closing parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d': 118903 access done (mem: 3304.484M)
[12/15 13:19:58   4023s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3304.484M)
[12/15 13:19:58   4023s] Opening parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d' for reading (mem: 3304.484M)
[12/15 13:19:58   4023s] processing rcdb (/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d) for hinst (top) of cell (toplevel_498);
[12/15 13:20:04   4031s] Closing parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d': 0 access done (mem: 3304.484M)
[12/15 13:20:04   4031s] Lumped Parasitic Loading Completed (total cpu=0:00:07.3, real=0:00:06.0, current mem=3304.484M)
[12/15 13:20:04   4031s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:43.8  Real Time: 0:00:44.0  MEM: 3304.484M)
[12/15 13:20:04   4031s] Opening parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d' for reading (mem: 3304.484M)
[12/15 13:20:04   4031s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3304.5M)
[12/15 13:20:05   4031s] LayerId::1 widthSet size::1
[12/15 13:20:05   4031s] LayerId::2 widthSet size::1
[12/15 13:20:05   4031s] LayerId::3 widthSet size::1
[12/15 13:20:05   4031s] LayerId::4 widthSet size::1
[12/15 13:20:05   4031s] LayerId::5 widthSet size::1
[12/15 13:20:05   4031s] LayerId::6 widthSet size::1
[12/15 13:20:05   4031s] LayerId::7 widthSet size::1
[12/15 13:20:05   4031s] LayerId::8 widthSet size::1
[12/15 13:20:05   4031s] LayerId::9 widthSet size::1
[12/15 13:20:05   4031s] eee: pegSigSF::1.070000
[12/15 13:20:05   4031s] Initializing multi-corner resistance tables ...
[12/15 13:20:05   4031s] eee: l::1 avDens::0.111070 usedTrk::21058.917257 availTrk::189600.000000 sigTrk::21058.917257
[12/15 13:20:05   4031s] eee: l::2 avDens::0.207863 usedTrk::39099.015236 availTrk::188100.000000 sigTrk::39099.015236
[12/15 13:20:05   4031s] eee: l::3 avDens::0.297088 usedTrk::56535.805725 availTrk::190300.000000 sigTrk::56535.805725
[12/15 13:20:05   4031s] eee: l::4 avDens::0.220220 usedTrk::41181.227253 availTrk::187000.000000 sigTrk::41181.227253
[12/15 13:20:05   4031s] eee: l::5 avDens::0.113852 usedTrk::19969.670016 availTrk::175400.000000 sigTrk::19969.670016
[12/15 13:20:05   4031s] eee: l::6 avDens::0.043280 usedTrk::1376.290001 availTrk::31800.000000 sigTrk::1376.290001
[12/15 13:20:05   4031s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:20:05   4031s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:20:05   4031s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:20:05   4031s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296410 ; uaWl: 1.000000 ; uaWlH: 0.388344 ; aWlH: 0.000000 ; Pmax: 0.866600 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/15 13:20:06   4032s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:3304.5M, EPOCH TIME: 1671132006.487927
[12/15 13:20:06   4032s] Deleted 6 physical insts (cell FILL128A10TR / prefix FILL).
[12/15 13:20:06   4032s] Deleted 257 physical insts (cell FILL64A10TR / prefix FILL).
[12/15 13:20:06   4032s] Deleted 2391 physical insts (cell FILL32A10TR / prefix FILL).
[12/15 13:20:06   4032s] Deleted 8745 physical insts (cell FILL16A10TR / prefix FILL).
[12/15 13:20:06   4032s] Deleted 13346 physical insts (cell FILLCAP8A10TR / prefix FILL).
[12/15 13:20:06   4032s] Deleted 16030 physical insts (cell FILL4A10TR / prefix FILL).
[12/15 13:20:06   4032s] Deleted 17861 physical insts (cell FILL2A10TR / prefix FILL).
[12/15 13:20:06   4032s] Deleted 18741 physical insts (cell FILL1A10TR / prefix FILL).
[12/15 13:20:06   4032s] Total physical insts deleted = 77377.
[12/15 13:20:06   4032s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.369, REAL:0.477, MEM:3304.5M, EPOCH TIME: 1671132006.965297
[12/15 13:20:07   4032s] *** BuildHoldData #2 [begin] : totSession cpu/real = 1:07:13.0/0:39:32.9 (1.7), mem = 3304.5M
[12/15 13:20:07   4033s] AAE_INFO: switching -siAware from true to false ...
[12/15 13:20:07   4033s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[12/15 13:20:10   4039s] Message <TCLCMD-1005> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/15 13:20:10   4040s] Starting delay calculation for Hold views
[12/15 13:20:11   4040s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/15 13:20:11   4040s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[12/15 13:20:11   4040s] AAE DB initialization (MEM=3311.64 CPU=0:00:00.3 REAL=0:00:00.0) 
[12/15 13:20:11   4040s] #################################################################################
[12/15 13:20:11   4040s] # Design Stage: PostRoute
[12/15 13:20:11   4040s] # Design Name: toplevel_498
[12/15 13:20:11   4040s] # Design Mode: 90nm
[12/15 13:20:11   4040s] # Analysis Mode: MMMC OCV 
[12/15 13:20:11   4040s] # Parasitics Mode: SPEF/RCDB 
[12/15 13:20:11   4040s] # Signoff Settings: SI Off 
[12/15 13:20:11   4040s] #################################################################################
[12/15 13:20:12   4041s] Topological Sorting (REAL = 0:00:00.0, MEM = 3325.6M, InitMEM = 3311.6M)
[12/15 13:20:13   4041s] Calculate late delays in OCV mode...
[12/15 13:20:13   4041s] Calculate early delays in OCV mode...
[12/15 13:20:13   4041s] Start delay calculation (fullDC) (4 T). (MEM=3325.62)
[12/15 13:20:13   4041s] *** Calculating scaling factor for fastLib libraries using the default operating condition of each library.
[12/15 13:20:16   4043s] Start AAE Lib Loading. (MEM=3346.36)
[12/15 13:20:16   4043s] End AAE Lib Loading. (MEM=3355.89 CPU=0:00:00.0 Real=0:00:00.0)
[12/15 13:20:16   4043s] End AAE Lib Interpolated Model. (MEM=3355.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:20:31   4070s] Total number of fetched objects 118974
[12/15 13:20:32   4071s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:01.0)
[12/15 13:20:32   4071s] End delay calculation. (MEM=3600.21 CPU=0:00:26.0 REAL=0:00:15.0)
[12/15 13:20:32   4071s] End delay calculation (fullDC). (MEM=3600.21 CPU=0:00:30.0 REAL=0:00:19.0)
[12/15 13:20:32   4071s] *** CDM Built up (cpu=0:00:31.2  real=0:00:21.0  mem= 3600.2M) ***
[12/15 13:20:35   4078s] *** Done Building Timing Graph (cpu=0:00:38.5 real=0:00:25.0 totSessionCpu=1:07:58 mem=3599.2M)
[12/15 13:20:35   4078s] Done building cte hold timing graph (HoldAware) cpu=0:00:45.5 real=0:00:28.0 totSessionCpu=1:07:58 mem=3599.2M ***
[12/15 13:20:39   4083s] AAE_INFO: switching -siAware from false to true ...
[12/15 13:20:39   4084s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[12/15 13:20:42   4090s] Starting delay calculation for Setup views
[12/15 13:20:42   4090s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/15 13:20:42   4091s] Starting SI iteration 1 using Infinite Timing Windows
[12/15 13:20:42   4091s] #################################################################################
[12/15 13:20:42   4091s] # Design Stage: PostRoute
[12/15 13:20:42   4091s] # Design Name: toplevel_498
[12/15 13:20:42   4091s] # Design Mode: 90nm
[12/15 13:20:42   4091s] # Analysis Mode: MMMC OCV 
[12/15 13:20:42   4091s] # Parasitics Mode: SPEF/RCDB 
[12/15 13:20:42   4091s] # Signoff Settings: SI On 
[12/15 13:20:42   4091s] #################################################################################
[12/15 13:20:43   4092s] Topological Sorting (REAL = 0:00:01.0, MEM = 3578.0M, InitMEM = 3578.0M)
[12/15 13:20:43   4093s] Setting infinite Tws ...
[12/15 13:20:43   4093s] First Iteration Infinite Tw... 
[12/15 13:20:43   4094s] Calculate early delays in OCV mode...
[12/15 13:20:43   4094s] Calculate late delays in OCV mode...
[12/15 13:20:43   4094s] Start delay calculation (fullDC) (4 T). (MEM=3578.01)
[12/15 13:20:43   4094s] *** Calculating scaling factor for slowLib libraries using the default operating condition of each library.
[12/15 13:20:44   4095s] End AAE Lib Interpolated Model. (MEM=3590.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:20:45   4097s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/15 13:20:45   4097s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/15 13:20:45   4097s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/15 13:20:45   4097s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/15 13:20:45   4097s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/15 13:20:45   4097s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/15 13:20:45   4097s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/15 13:20:45   4097s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/15 13:20:45   4097s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/15 13:20:45   4097s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/15 13:20:45   4097s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/15 13:20:45   4097s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/15 13:20:45   4097s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/15 13:20:45   4097s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/15 13:20:50   4114s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/15 13:20:50   4114s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/15 13:20:50   4114s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/15 13:20:50   4114s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/15 13:20:50   4114s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/15 13:20:50   4114s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/15 13:20:55   4131s] Total number of fetched objects 118974
[12/15 13:20:55   4131s] AAE_INFO-618: Total number of nets in the design is 122537,  97.1 percent of the nets selected for SI analysis
[12/15 13:20:56   4132s] End Timing Check Calculation. (CPU Time=0:00:01.2, Real Time=0:00:01.0)
[12/15 13:20:56   4132s] End delay calculation. (MEM=3573.2 CPU=0:00:35.4 REAL=0:00:11.0)
[12/15 13:20:56   4132s] End delay calculation (fullDC). (MEM=3573.2 CPU=0:00:38.5 REAL=0:00:13.0)
[12/15 13:20:56   4132s] *** CDM Built up (cpu=0:00:41.3  real=0:00:14.0  mem= 3573.2M) ***
[12/15 13:20:59   4141s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3604.2M)
[12/15 13:20:59   4141s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/15 13:21:00   4142s] Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:01.0, MEM = 3573.2M)
[12/15 13:21:00   4142s] 
[12/15 13:21:00   4142s] Executing IPO callback for view pruning ..
[12/15 13:21:00   4142s] Starting SI iteration 2
[12/15 13:21:01   4143s] Calculate early delays in OCV mode...
[12/15 13:21:01   4143s] Calculate late delays in OCV mode...
[12/15 13:21:01   4143s] Start delay calculation (fullDC) (4 T). (MEM=3454.34)
[12/15 13:21:01   4144s] End AAE Lib Interpolated Model. (MEM=3454.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:21:02   4146s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
[12/15 13:21:02   4146s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 118974. 
[12/15 13:21:02   4146s] Total number of fetched objects 118974
[12/15 13:21:02   4146s] AAE_INFO-618: Total number of nets in the design is 122537,  0.5 percent of the nets selected for SI analysis
[12/15 13:21:02   4146s] End delay calculation. (MEM=3630.12 CPU=0:00:02.0 REAL=0:00:01.0)
[12/15 13:21:02   4146s] End delay calculation (fullDC). (MEM=3630.12 CPU=0:00:02.5 REAL=0:00:01.0)
[12/15 13:21:02   4146s] *** CDM Built up (cpu=0:00:02.6  real=0:00:01.0  mem= 3630.1M) ***
[12/15 13:21:05   4155s] *** Done Building Timing Graph (cpu=0:01:05 real=0:00:23.0 totSessionCpu=1:09:15 mem=3659.1M)
[12/15 13:21:06   4156s] End AAE Lib Interpolated Model. (MEM=3659.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:21:06   4157s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3659.1M, EPOCH TIME: 1671132066.556800
[12/15 13:21:06   4157s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.092, REAL:0.099, MEM:3659.1M, EPOCH TIME: 1671132066.655587
[12/15 13:21:08   4160s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.346  |  1.346  | 33.031  | 28.977  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.039%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #2 [finish] : cpu/real = 0:02:08.0/0:01:01.8 (2.1), totSession cpu/real = 1:09:21.0/0:40:34.7 (1.7), mem = 3658.6M
[12/15 13:21:08   4160s] 
[12/15 13:21:08   4160s] =============================================================================================
[12/15 13:21:08   4160s]  Step TAT Report for BuildHoldData #2                                           21.10-p004_1
[12/15 13:21:08   4160s] =============================================================================================
[12/15 13:21:08   4160s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 13:21:08   4160s] ---------------------------------------------------------------------------------------------
[12/15 13:21:08   4160s] [ ViewPruning            ]      6   0:00:00.7  (   1.1 % )     0:00:00.7 /  0:00:01.4    2.1
[12/15 13:21:08   4160s] [ OptSummaryReport       ]      1   0:00:00.3  (   0.5 % )     0:00:02.5 /  0:00:04.0    1.6
[12/15 13:21:08   4160s] [ DrvReport              ]      1   0:00:01.6  (   2.6 % )     0:00:01.6 /  0:00:02.5    1.6
[12/15 13:21:08   4160s] [ SlackTraversorInit     ]      1   0:00:02.0  (   3.2 % )     0:00:02.0 /  0:00:03.3    1.6
[12/15 13:21:08   4160s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:21:08   4160s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:21:08   4160s] [ TimingUpdate           ]      3   0:00:06.1  (   9.9 % )     0:00:47.9 /  0:01:43.3    2.2
[12/15 13:21:08   4160s] [ FullDelayCalc          ]      2   0:00:41.6  (  67.3 % )     0:00:41.8 /  0:01:27.5    2.1
[12/15 13:21:08   4160s] [ TimingReport           ]      1   0:00:00.6  (   0.9 % )     0:00:00.6 /  0:00:01.2    2.1
[12/15 13:21:08   4160s] [ MISC                   ]          0:00:08.9  (  14.4 % )     0:00:08.9 /  0:00:16.3    1.8
[12/15 13:21:08   4160s] ---------------------------------------------------------------------------------------------
[12/15 13:21:08   4160s]  BuildHoldData #2 TOTAL             0:01:01.8  ( 100.0 % )     0:01:01.8 /  0:02:08.0    2.1
[12/15 13:21:08   4160s] ---------------------------------------------------------------------------------------------
[12/15 13:21:08   4160s] 
[12/15 13:21:08   4160s] **optDesign ... cpu = 0:03:10, real = 0:02:02, mem = 2679.7M, totSessionCpu=1:09:21 **
[12/15 13:21:09   4161s] Setting latch borrow mode to budget during optimization.
[12/15 13:21:13   4172s] Info: Done creating the CCOpt slew target map.
[12/15 13:21:13   4172s] **INFO: flowCheckPoint #2 OptimizationPass1
[12/15 13:21:13   4172s] Glitch fixing enabled
[12/15 13:21:13   4172s] *** ClockDrv #1 [begin] : totSession cpu/real = 1:09:32.8/0:40:39.2 (1.7), mem = 3512.7M
[12/15 13:21:13   4172s] Running CCOpt-PRO on entire clock network
[12/15 13:21:13   4173s] Net route status summary:
[12/15 13:21:13   4173s]   Clock:       358 (unrouted=0, trialRouted=0, noStatus=0, routed=358, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 13:21:13   4173s]   Non-clock: 122179 (unrouted=3634, trialRouted=0, noStatus=0, routed=118545, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3634, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 13:21:13   4173s] Clock tree cells fixed by user: 0 out of 354 (0%)
[12/15 13:21:13   4173s] PRO...
[12/15 13:21:13   4173s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/15 13:21:13   4173s] Initializing clock structures...
[12/15 13:21:13   4173s]   Creating own balancer
[12/15 13:21:13   4173s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/15 13:21:14   4173s]   Removing CTS place status from clock tree and sinks.
[12/15 13:21:14   4173s]   Removed CTS place status from 354 clock cells (out of 364 ) and 0 clock sinks (out of 1 ).
[12/15 13:21:14   4173s]   Initializing legalizer
[12/15 13:21:14   4173s]   Using cell based legalization.
[12/15 13:21:14   4173s]   Leaving CCOpt scope - Initializing placement interface...
[12/15 13:21:14   4173s] OPERPROF: Starting DPlace-Init at level 1, MEM:3512.7M, EPOCH TIME: 1671132074.175080
[12/15 13:21:14   4173s] z: 2, totalTracks: 1
[12/15 13:21:14   4173s] z: 4, totalTracks: 1
[12/15 13:21:14   4173s] z: 6, totalTracks: 1
[12/15 13:21:14   4173s] z: 8, totalTracks: 1
[12/15 13:21:14   4173s] #spOpts: VtWidth mergeVia=F 
[12/15 13:21:14   4173s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3512.7M, EPOCH TIME: 1671132074.317293
[12/15 13:21:14   4173s] 
[12/15 13:21:14   4173s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:21:14   4173s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.167, REAL:0.168, MEM:3512.7M, EPOCH TIME: 1671132074.485062
[12/15 13:21:14   4173s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3512.7MB).
[12/15 13:21:14   4173s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.307, REAL:0.339, MEM:3512.7M, EPOCH TIME: 1671132074.513812
[12/15 13:21:14   4173s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/15 13:21:14   4173s] (I)      Default power domain name = toplevel_498
[12/15 13:21:14   4173s] .Load db... (mem=3512.7M)
[12/15 13:21:14   4173s] (I)      Read data from FE... (mem=3512.7M)
[12/15 13:21:14   4174s] (I)      Number of ignored instance 0
[12/15 13:21:14   4174s] (I)      Number of inbound cells 0
[12/15 13:21:14   4174s] (I)      Number of opened ILM blockages 0
[12/15 13:21:14   4174s] (I)      Number of instances temporarily fixed by detailed placement 43783
[12/15 13:21:14   4174s] (I)      numMoveCells=85096, numMacros=0  numPads=19  numMultiRowHeightInsts=0
[12/15 13:21:14   4174s] (I)      cell height: 4000, count: 115701
[12/15 13:21:14   4174s] (I)      Read rows... (mem=3544.6M)
[12/15 13:21:14   4174s] (I)      Done Read rows (cpu=0.000s, mem=3544.6M)
[12/15 13:21:14   4174s] (I)      Done Read data from FE (cpu=0.186s, mem=3544.6M)
[12/15 13:21:14   4174s] (I)      Done Load db (cpu=0.186s, mem=3544.6M)
[12/15 13:21:14   4174s] (I)      Constructing placeable region... (mem=3544.6M)
[12/15 13:21:14   4174s] (I)      Constructing bin map
[12/15 13:21:14   4174s] (I)      Initialize bin information with width=40000 height=40000
[12/15 13:21:14   4174s] (I)      Done constructing bin map
[12/15 13:21:14   4174s] (I)      Removing 0 blocked bin with high fixed inst density
[12/15 13:21:14   4174s] (I)      Compute region effective width... (mem=3544.6M)
[12/15 13:21:14   4174s] (I)      Done Compute region effective width (cpu=0.001s, mem=3544.6M)
[12/15 13:21:14   4174s] (I)      Done Constructing placeable region (cpu=0.046s, mem=3544.6M)
[12/15 13:21:14   4174s]   Legalizer reserving space for clock trees
[12/15 13:21:14   4174s]   Accumulated time to calculate placeable region: 0.00146
[12/15 13:21:14   4174s]   Accumulated time to calculate placeable region: 0.00148
[12/15 13:21:14   4174s]   Accumulated time to calculate placeable region: 0.00148
[12/15 13:21:14   4174s]   Accumulated time to calculate placeable region: 0.00149
[12/15 13:21:14   4174s]   Accumulated time to calculate placeable region: 0.00149
[12/15 13:21:14   4174s]   Accumulated time to calculate placeable region: 0.0015
[12/15 13:21:14   4174s]   Accumulated time to calculate placeable region: 0.0015
[12/15 13:21:14   4174s]   Accumulated time to calculate placeable region: 0.0015
[12/15 13:21:14   4174s]   Accumulated time to calculate placeable region: 0.00151
[12/15 13:21:14   4174s]   Accumulated time to calculate placeable region: 0.00151
[12/15 13:21:14   4174s]   Accumulated time to calculate placeable region: 0.00281
[12/15 13:21:14   4174s]   Reconstructing clock tree datastructures, skew aware...
[12/15 13:21:14   4174s]     Validating CTS configuration...
[12/15 13:21:14   4174s]     Checking module port directions...
[12/15 13:21:14   4174s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 13:21:15   4174s]     Non-default CCOpt properties:
[12/15 13:21:15   4174s]       Public non-default CCOpt properties:
[12/15 13:21:15   4174s]         adjacent_rows_legal: true (default: false)
[12/15 13:21:15   4174s]         buffer_cells is set for at least one object
[12/15 13:21:15   4174s]         cannot_merge_reason is set for at least one object
[12/15 13:21:15   4174s]         cell_density is set for at least one object
[12/15 13:21:15   4174s]         cell_halo_rows: 0 (default: 1)
[12/15 13:21:15   4174s]         cell_halo_sites: 0 (default: 4)
[12/15 13:21:15   4174s]         exclusive_sinks_rank is set for at least one object
[12/15 13:21:15   4174s]         route_type is set for at least one object
[12/15 13:21:15   4174s]         target_insertion_delay is set for at least one object
[12/15 13:21:15   4174s]         target_skew is set for at least one object
[12/15 13:21:15   4174s]         target_skew_wire is set for at least one object
[12/15 13:21:15   4174s]       Private non-default CCOpt properties:
[12/15 13:21:15   4174s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/15 13:21:15   4174s]         clock_nets_detailed_routed: 1 (default: false)
[12/15 13:21:15   4174s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[12/15 13:21:15   4174s]         force_design_routing_status: 1 (default: auto)
[12/15 13:21:15   4174s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/15 13:21:15   4174s]     Route type trimming info:
[12/15 13:21:15   4174s]       No route type modifications were made.
[12/15 13:21:15   4174s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/15 13:21:15   4174s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/15 13:21:15   4174s] End AAE Lib Interpolated Model. (MEM=3544.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:21:15   4174s] Accumulated time to calculate placeable region: 0.003
[12/15 13:21:15   4174s] (I)      Initializing Steiner engine. 
[12/15 13:21:15   4174s] (I)      ==================== Layers =====================
[12/15 13:21:15   4174s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 13:21:15   4174s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/15 13:21:15   4174s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 13:21:15   4174s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/15 13:21:15   4174s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/15 13:21:15   4174s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/15 13:21:15   4174s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/15 13:21:15   4174s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/15 13:21:15   4174s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/15 13:21:15   4174s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/15 13:21:15   4174s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/15 13:21:15   4174s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/15 13:21:15   4174s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/15 13:21:15   4174s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/15 13:21:15   4174s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/15 13:21:15   4174s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/15 13:21:15   4174s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/15 13:21:15   4174s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/15 13:21:15   4174s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/15 13:21:15   4174s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/15 13:21:15   4174s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 13:21:15   4174s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/15 13:21:15   4174s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/15 13:21:15   4174s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/15 13:21:15   4174s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/15 13:21:15   4174s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/15 13:21:15   4174s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 13:21:15   4174s]     Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 1 of 5 cells
[12/15 13:21:15   4174s]     Original list had 5 cells:
[12/15 13:21:15   4174s]     BUFX16MA10TR BUFX16BA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/15 13:21:15   4174s]     New trimmed list has 4 cells:
[12/15 13:21:15   4174s]     BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/15 13:21:15   4174s]     Accumulated time to calculate placeable region: 0.00312
[12/15 13:21:15   4174s] Accumulated time to calculate placeable region: 0.00319
[12/15 13:21:15   4174s] Accumulated time to calculate placeable region: 0.00331
[12/15 13:21:15   4174s] Accumulated time to calculate placeable region: 0.0034
[12/15 13:21:15   4174s] Accumulated time to calculate placeable region: 0.00344
[12/15 13:21:15   4174s] Accumulated time to calculate placeable region: 0.00348
[12/15 13:21:15   4174s] Accumulated time to calculate placeable region: 0.0035
[12/15 13:21:15   4174s] Accumulated time to calculate placeable region: 0.00353
[12/15 13:21:15   4174s] Accumulated time to calculate placeable region: 0.00356
[12/15 13:21:15   4174s] Accumulated time to calculate placeable region: 0.00356
[12/15 13:21:15   4174s] Accumulated time to calculate placeable region: 0.00357
[12/15 13:21:15   4174s]     Accumulated time to calculate placeable region: 0.00334
[12/15 13:21:15   4174s] Accumulated time to calculate placeable region: 0.0036
[12/15 13:21:15   4174s] Accumulated time to calculate placeable region: 0.00363
[12/15 13:21:15   4174s]     Accumulated time to calculate placeable region: 0.00363
[12/15 13:21:15   4174s] Accumulated time to calculate placeable region: 0.00358
[12/15 13:21:15   4174s] Accumulated time to calculate placeable region: 0.00365
[12/15 13:21:15   4174s] Accumulated time to calculate placeable region: 0.00365
[12/15 13:21:15   4175s]     Library trimming inverters in power domain auto-default and half-corner slowDC:setup.late removed 9 of 20 cells
[12/15 13:21:15   4175s]     Original list had 20 cells:
[12/15 13:21:15   4175s]     INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3P5BA10TR INVX3BA10TR INVX2P5BA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX1P2BA10TR INVX1BA10TR INVX0P8BA10TR INVX0P7BA10TR INVX0P6BA10TR INVX0P5BA10TR 
[12/15 13:21:15   4175s]     New trimmed list has 11 cells:
[12/15 13:21:15   4175s]     INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR 
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00379
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.0041
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00411
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00411
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00413
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00414
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00414
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00415
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00415
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00416
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00417
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00417
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00418
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00418
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00419
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.0042
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.0042
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00712
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00392
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00388
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00716
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00726
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00737
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00737
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00738
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00739
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00742
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00746
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00744
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00748
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00751
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.0075
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00752
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00756
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00721
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00758
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00761
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00766
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00769
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.0077
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00773
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00774
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00775
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00776
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00777
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00778
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00779
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.0078
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00781
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00781
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00783
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00785
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00764
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.0079
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.0079
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00791
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00803
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.00809
[12/15 13:21:15   4175s]     Accumulated time to calculate placeable region: 0.00808
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.0081
[12/15 13:21:15   4175s] Accumulated time to calculate placeable region: 0.0079
[12/15 13:21:18   4177s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/15 13:21:18   4177s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/15 13:21:18   4177s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/15 13:21:18   4177s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/15 13:21:18   4177s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/15 13:21:18   4177s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/15 13:21:18   4177s]     Clock tree balancer configuration for clock_trees my_clk_generator_for_external_qspi_ck_o<3> my_clk_generator_for_external_qspi_ck_o<2> my_clk_generator_for_external_qspi_ck_o<1> my_clk:
[12/15 13:21:18   4177s]     Non-default CCOpt properties:
[12/15 13:21:18   4177s]       Public non-default CCOpt properties:
[12/15 13:21:18   4177s]         cell_density: 1 (default: 0.75)
[12/15 13:21:18   4177s]         route_type (leaf): default_route_type_leaf (default: default)
[12/15 13:21:18   4177s]         route_type (top): default_route_type_nonleaf (default: default)
[12/15 13:21:18   4177s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/15 13:21:18   4177s]       No private non-default CCOpt properties
[12/15 13:21:18   4177s]     For power domain auto-default:
[12/15 13:21:18   4177s]       Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/15 13:21:18   4177s]       Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/15 13:21:18   4177s]       Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/15 13:21:18   4177s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 716720.000um^2
[12/15 13:21:18   4177s]     Top Routing info:
[12/15 13:21:18   4177s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/15 13:21:18   4177s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/15 13:21:18   4177s]     Trunk Routing info:
[12/15 13:21:18   4177s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/15 13:21:18   4177s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/15 13:21:18   4177s]     Leaf Routing info:
[12/15 13:21:18   4177s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/15 13:21:18   4177s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/15 13:21:18   4177s]     For timing_corner slowDC:setup, late and power domain auto-default:
[12/15 13:21:18   4177s]       Slew time target (leaf):    0.118ns
[12/15 13:21:18   4177s]       Slew time target (trunk):   0.118ns
[12/15 13:21:18   4177s]       Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/15 13:21:18   4177s]       Buffer unit delay: 0.058ns
[12/15 13:21:18   4177s]       Buffer max distance: 650.909um
[12/15 13:21:18   4177s]     Fastest wire driving cells and distances:
[12/15 13:21:18   4177s]       Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/15 13:21:18   4177s]       Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/15 13:21:18   4177s]       Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     Logic Sizing Table:
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/15 13:21:18   4177s]     Cell               Instance count    Source         Eligible library cells
[12/15 13:21:18   4177s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/15 13:21:18   4177s]     BUFZX11MA10TR            1           library set    {BUFZX16MA10TR BUFZX11MA10TR BUFZX8MA10TR BUFZX6MA10TR BUFZX4MA10TR BUFZX3MA10TR BUFZX2MA10TR BUFZX1P4MA10TR BUFZX1MA10TR}
[12/15 13:21:18   4177s]     NAND2X0P7BA10TR          1           library set    {NAND2X8BA10TR NAND2X8AA10TR NAND2X6BA10TR NAND2X6AA10TR NAND2X4BA10TR NAND2X4AA10TR NAND2X3BA10TR NAND2X3AA10TR NAND2X2BA10TR NAND2X2AA10TR NAND2X1P4BA10TR NAND2X1P4AA10TR NAND2X1BA10TR NAND2X1AA10TR NAND2X0P7BA10TR NAND2X0P7AA10TR NAND2X0P5BA10TR NAND2X0P5AA10TR}
[12/15 13:21:18   4177s]     NOR2X0P7MA10TR           1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/15 13:21:18   4177s]     NOR2X1AA10TR             1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/15 13:21:18   4177s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_0_/mode:
[12/15 13:21:18   4177s]       Sources:                     pin clk
[12/15 13:21:18   4177s]       Total number of sinks:       9
[12/15 13:21:18   4177s]       Delay constrained sinks:     9
[12/15 13:21:18   4177s]       Constrains:                  default
[12/15 13:21:18   4177s]       Non-leaf sinks:              3
[12/15 13:21:18   4177s]       Ignore pins:                 0
[12/15 13:21:18   4177s]      Timing corner slowDC:setup.late:
[12/15 13:21:18   4177s]       Skew target:                 0.058ns
[12/15 13:21:18   4177s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_1_/mode:
[12/15 13:21:18   4177s]       Sources:                     pin clk
[12/15 13:21:18   4177s]       Total number of sinks:       6
[12/15 13:21:18   4177s]       Delay constrained sinks:     6
[12/15 13:21:18   4177s]       Constrains:                  default
[12/15 13:21:18   4177s]       Non-leaf sinks:              3
[12/15 13:21:18   4177s]       Ignore pins:                 0
[12/15 13:21:18   4177s]      Timing corner slowDC:setup.late:
[12/15 13:21:18   4177s]       Skew target:                 0.058ns
[12/15 13:21:18   4177s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_2_/mode:
[12/15 13:21:18   4177s]       Sources:                     pin clk
[12/15 13:21:18   4177s]       Total number of sinks:       6
[12/15 13:21:18   4177s]       Delay constrained sinks:     6
[12/15 13:21:18   4177s]       Constrains:                  default
[12/15 13:21:18   4177s]       Non-leaf sinks:              3
[12/15 13:21:18   4177s]       Ignore pins:                 0
[12/15 13:21:18   4177s]      Timing corner slowDC:setup.late:
[12/15 13:21:18   4177s]       Skew target:                 0.058ns
[12/15 13:21:18   4177s]     Clock tree balancer configuration for skew_group my_clk/mode:
[12/15 13:21:18   4177s]       Sources:                     pin clk
[12/15 13:21:18   4177s]       Total number of sinks:       30609
[12/15 13:21:18   4177s]       Delay constrained sinks:     30586
[12/15 13:21:18   4177s]       Constrains:                  default
[12/15 13:21:18   4177s]       Non-leaf sinks:              0
[12/15 13:21:18   4177s]       Ignore pins:                 0
[12/15 13:21:18   4177s]      Timing corner slowDC:setup.late:
[12/15 13:21:18   4177s]       Skew target:                 0.058ns
[12/15 13:21:18   4177s]     Primary reporting skew groups are:
[12/15 13:21:18   4177s]     skew_group my_clk/mode with 30609 clock sinks
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     Clock DAG stats initial state:
[12/15 13:21:18   4177s]       cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/15 13:21:18   4177s]       misc counts      : r=4, pp=2
[12/15 13:21:18   4177s]       cell areas       : b=3597.200um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=22.400um^2, total=3636.000um^2
[12/15 13:21:18   4177s]       hp wire lengths  : top=0.000um, trunk=9410.600um, leaf=31606.500um, total=41017.100um
[12/15 13:21:18   4177s]     Clock DAG library cell distribution initial state {count}:
[12/15 13:21:18   4177s]        Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 5 FRICGX11BA10TR: 307 BUFX5BA10TR: 8 
[12/15 13:21:18   4177s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 13:21:18   4177s]       NICGs: AND2X11MA10TR: 1 
[12/15 13:21:18   4177s]      Logics: BUFZX11MA10TR: 1 NOR2X1AA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 13:21:18   4177s]     Clock DAG hash initial state: 9245561075436393393 11196768619193792051
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     Distribution of half-perimeter wire length by ICG depth:
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     ------------------------------------------------------------------------------
[12/15 13:21:18   4177s]     Min ICG    Max ICG    Count    HPWL
[12/15 13:21:18   4177s]     Depth      Depth               (um)
[12/15 13:21:18   4177s]     ------------------------------------------------------------------------------
[12/15 13:21:18   4177s]        0          0        355     [min=4, max=583, avg=114, sd=70, total=40392]
[12/15 13:21:18   4177s]        0          1          3     [min=113, max=773, avg=473, sd=335, total=1420]
[12/15 13:21:18   4177s]     ------------------------------------------------------------------------------
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/15 13:21:18   4177s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     Layer information for route type default_route_type_leaf:
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     --------------------------------------------------------------------
[12/15 13:21:18   4177s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/15 13:21:18   4177s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/15 13:21:18   4177s]     --------------------------------------------------------------------
[12/15 13:21:18   4177s]     M1       N            H          1.778         0.160         0.284
[12/15 13:21:18   4177s]     M2       N            V          1.400         0.174         0.244
[12/15 13:21:18   4177s]     M3       Y            H          1.400         0.174         0.244
[12/15 13:21:18   4177s]     M4       Y            V          1.400         0.174         0.244
[12/15 13:21:18   4177s]     M5       N            H          1.400         0.174         0.244
[12/15 13:21:18   4177s]     M6       N            V          1.400         0.174         0.244
[12/15 13:21:18   4177s]     M7       N            H          1.400         0.174         0.244
[12/15 13:21:18   4177s]     M8       N            V          0.055         0.208         0.011
[12/15 13:21:18   4177s]     M9       N            H          0.055         0.194         0.011
[12/15 13:21:18   4177s]     --------------------------------------------------------------------
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/15 13:21:18   4177s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     Layer information for route type default_route_type_nonleaf:
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     --------------------------------------------------------------------
[12/15 13:21:18   4177s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/15 13:21:18   4177s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/15 13:21:18   4177s]     --------------------------------------------------------------------
[12/15 13:21:18   4177s]     M1       N            H          1.778         0.243         0.431
[12/15 13:21:18   4177s]     M2       N            V          1.400         0.267         0.374
[12/15 13:21:18   4177s]     M3       Y            H          1.400         0.267         0.374
[12/15 13:21:18   4177s]     M4       Y            V          1.400         0.267         0.374
[12/15 13:21:18   4177s]     M5       N            H          1.400         0.267         0.374
[12/15 13:21:18   4177s]     M6       N            V          1.400         0.267         0.374
[12/15 13:21:18   4177s]     M7       N            H          1.400         0.267         0.374
[12/15 13:21:18   4177s]     M8       N            V          0.055         0.293         0.016
[12/15 13:21:18   4177s]     M9       N            H          0.055         0.308         0.017
[12/15 13:21:18   4177s]     --------------------------------------------------------------------
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/15 13:21:18   4177s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     Layer information for route type default_route_type_nonleaf:
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     --------------------------------------------------------------------
[12/15 13:21:18   4177s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/15 13:21:18   4177s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/15 13:21:18   4177s]     --------------------------------------------------------------------
[12/15 13:21:18   4177s]     M1       N            H          1.778         0.160         0.284
[12/15 13:21:18   4177s]     M2       N            V          1.400         0.174         0.244
[12/15 13:21:18   4177s]     M3       Y            H          1.400         0.174         0.244
[12/15 13:21:18   4177s]     M4       Y            V          1.400         0.174         0.244
[12/15 13:21:18   4177s]     M5       N            H          1.400         0.174         0.244
[12/15 13:21:18   4177s]     M6       N            V          1.400         0.174         0.244
[12/15 13:21:18   4177s]     M7       N            H          1.400         0.174         0.244
[12/15 13:21:18   4177s]     M8       N            V          0.055         0.208         0.011
[12/15 13:21:18   4177s]     M9       N            H          0.055         0.194         0.011
[12/15 13:21:18   4177s]     --------------------------------------------------------------------
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     Via selection for estimated routes (rule default):
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     ------------------------------------------------------------
[12/15 13:21:18   4177s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/15 13:21:18   4177s]     Range                (Ohm)    (fF)     (fs)     Only
[12/15 13:21:18   4177s]     ------------------------------------------------------------
[12/15 13:21:18   4177s]     M1-M2    VIA1_V      1.500    0.000    0.000    false
[12/15 13:21:18   4177s]     M2-M3    VIA2_X      1.500    0.000    0.000    false
[12/15 13:21:18   4177s]     M3-M4    VIA3_X      1.500    0.000    0.000    false
[12/15 13:21:18   4177s]     M4-M5    VIA4_X      1.500    0.000    0.000    false
[12/15 13:21:18   4177s]     M5-M6    VIA5_X      1.500    0.000    0.000    false
[12/15 13:21:18   4177s]     M6-M7    VIA6_X      1.500    0.000    0.000    false
[12/15 13:21:18   4177s]     M7-M8    VIA7_X      0.220    0.000    0.000    false
[12/15 13:21:18   4177s]     M8-M9    VIA8_X      0.220    0.000    0.000    false
[12/15 13:21:18   4177s]     ------------------------------------------------------------
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/15 13:21:18   4177s]     No ideal or dont_touch nets found in the clock tree
[12/15 13:21:18   4177s]     No dont_touch hnets found in the clock tree
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     Total number of dont_touch hpins in the clock network: 2
[12/15 13:21:18   4177s]       Large numbers of dont_touch hpins may damage runtime and QoR.
[12/15 13:21:18   4177s]       Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     Summary of reasons for dont_touch hpins in the clock network:
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     -----------------------
[12/15 13:21:18   4177s]     Reason            Count
[12/15 13:21:18   4177s]     -----------------------
[12/15 13:21:18   4177s]     sdc_constraint      2
[12/15 13:21:18   4177s]     -----------------------
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     Summary of dont_touch hpins in the clock network representing physical hierarchy:
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     ---------------------
[12/15 13:21:18   4177s]     Type            Count
[12/15 13:21:18   4177s]     ---------------------
[12/15 13:21:18   4177s]     ilm               0
[12/15 13:21:18   4177s]     partition         0
[12/15 13:21:18   4177s]     power_domain      0
[12/15 13:21:18   4177s]     fence             0
[12/15 13:21:18   4177s]     none              2
[12/15 13:21:18   4177s]     ---------------------
[12/15 13:21:18   4177s]     Total             2
[12/15 13:21:18   4177s]     ---------------------
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     Checking for illegal sizes of clock logic instances...
[12/15 13:21:18   4177s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     Filtering reasons for cell type: buffer
[12/15 13:21:18   4177s]     =======================================
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     -------------------------------------------------------------------
[12/15 13:21:18   4177s]     Clock trees    Power domain    Reason              Library cells
[12/15 13:21:18   4177s]     -------------------------------------------------------------------
[12/15 13:21:18   4177s]     all            auto-default    Library trimming    { BUFX16BA10TR }
[12/15 13:21:18   4177s]     -------------------------------------------------------------------
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     Filtering reasons for cell type: inverter
[12/15 13:21:18   4177s]     =========================================
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/15 13:21:18   4177s]     Clock trees    Power domain    Reason                         Library cells
[12/15 13:21:18   4177s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/15 13:21:18   4177s]     all            auto-default    Library trimming               { INVX0P5BA10TR INVX0P6BA10TR INVX0P7BA10TR INVX0P8BA10TR INVX1P2BA10TR
[12/15 13:21:18   4177s]                                                                     INVX1P4BA10TR INVX1P7BA10TR INVX2P5BA10TR INVX3P5BA10TR }
[12/15 13:21:18   4177s]     all            auto-default    Unbalanced rise/fall delays    { INVX0P5MA10TR INVX0P6MA10TR INVX0P7MA10TR INVX0P8MA10TR INVX11MA10TR
[12/15 13:21:18   4177s]                                                                     INVX13MA10TR INVX16MA10TR INVX1MA10TR INVX1P2MA10TR INVX1P4MA10TR
[12/15 13:21:18   4177s]                                                                     INVX1P7MA10TR INVX2MA10TR INVX2P5MA10TR INVX3MA10TR INVX3P5MA10TR
[12/15 13:21:18   4177s]                                                                     INVX4MA10TR INVX5MA10TR INVX6MA10TR INVX7P5MA10TR INVX9MA10TR }
[12/15 13:21:18   4177s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     
[12/15 13:21:18   4177s]     Validating CTS configuration done. (took cpu=0:00:03.8 real=0:00:04.0)
[12/15 13:21:18   4178s]     CCOpt configuration status: all checks passed.
[12/15 13:21:18   4178s]   Reconstructing clock tree datastructures, skew aware done.
[12/15 13:21:18   4178s] Initializing clock structures done.
[12/15 13:21:18   4178s] PRO...
[12/15 13:21:18   4178s]   PRO active optimizations:
[12/15 13:21:18   4178s]    - DRV fixing with sizing
[12/15 13:21:18   4178s]   
[12/15 13:21:18   4178s]   Detected clock skew data from CTS
[12/15 13:21:18   4178s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/15 13:21:19   4179s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.3)
[12/15 13:21:19   4179s]   Clock DAG stats PRO initial state:
[12/15 13:21:19   4179s]     cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/15 13:21:19   4179s]     misc counts      : r=4, pp=2
[12/15 13:21:19   4179s]     cell areas       : b=3597.200um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=22.400um^2, total=3636.000um^2
[12/15 13:21:19   4179s]     cell capacitance : b=2.246pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.019pF, total=2.280pF
[12/15 13:21:19   4179s]     sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 13:21:19   4179s]     wire capacitance : top=0.000pF, trunk=1.585pF, leaf=16.587pF, total=18.172pF
[12/15 13:21:19   4179s]     wire lengths     : top=0.000um, trunk=13218.800um, leaf=127586.635um, total=140805.435um
[12/15 13:21:19   4179s]     hp wire lengths  : top=0.000um, trunk=9410.600um, leaf=31606.500um, total=41017.100um
[12/15 13:21:19   4179s]   Clock DAG net violations PRO initial state: none
[12/15 13:21:19   4179s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/15 13:21:19   4179s]     Trunk : target=0.118ns count=40 avg=0.073ns sd=0.029ns min=0.000ns max=0.105ns {15 <= 0.071ns, 14 <= 0.094ns, 11 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/15 13:21:19   4179s]     Leaf  : target=0.118ns count=321 avg=0.094ns sd=0.010ns min=0.017ns max=0.114ns {6 <= 0.071ns, 130 <= 0.094ns, 181 <= 0.106ns, 3 <= 0.112ns, 1 <= 0.118ns}
[12/15 13:21:19   4179s]   Clock DAG library cell distribution PRO initial state {count}:
[12/15 13:21:19   4179s]      Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 5 FRICGX11BA10TR: 307 BUFX5BA10TR: 8 
[12/15 13:21:19   4179s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 13:21:19   4179s]     NICGs: AND2X11MA10TR: 1 
[12/15 13:21:19   4179s]    Logics: BUFZX11MA10TR: 1 NOR2X1AA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 13:21:19   4179s]   Clock DAG hash PRO initial state: 9245561075436393393 11196768619193792051
[12/15 13:21:19   4179s]   Clock DAG hash PRO initial state: 9245561075436393393 11196768619193792051
[12/15 13:21:19   4179s]   Primary reporting skew groups PRO initial state:
[12/15 13:21:19   4179s]     skew_group default.my_clk/mode: unconstrained
[12/15 13:21:19   4179s]         min path sink: vproc_top_genblk3_icache_way0/lines_reg_14__18_/CK
[12/15 13:21:19   4179s]         max path sink: vproc_top_genblk4_vcache/way1/lines_reg_5__488_/CK
[12/15 13:21:20   4179s]   Skew group summary PRO initial state:
[12/15 13:21:20   4179s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.140, max=0.192, avg=0.158, sd=0.025], skew [0.051 vs 0.058], 100% {0.140, 0.192} (wid=0.078 ws=0.013) (gid=0.114 gs=0.051)
[12/15 13:21:20   4179s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.140, max=0.192, avg=0.166, sd=0.028], skew [0.051 vs 0.058], 100% {0.140, 0.192} (wid=0.078 ws=0.000) (gid=0.114 gs=0.051)
[12/15 13:21:20   4179s]     skew_group my_clk/mode: insertion delay [min=0.399, max=0.451, avg=0.431, sd=0.010], skew [0.053 vs 0.058], 100% {0.399, 0.451} (wid=0.137 ws=0.060) (gid=0.358 gs=0.061)
[12/15 13:21:20   4179s]   Recomputing CTS skew targets...
[12/15 13:21:20   4179s]   Resolving skew group constraints...
[12/15 13:21:21   4181s]     Solving LP: 3 skew groups; 23 fragments, 35 fraglets and 36 vertices; 109 variables and 329 constraints; tolerance 1
[12/15 13:21:21   4181s]   Resolving skew group constraints done.
[12/15 13:21:21   4181s]   Recomputing CTS skew targets done. (took cpu=0:00:01.2 real=0:00:01.3)
[12/15 13:21:21   4181s]   PRO Fixing DRVs...
[12/15 13:21:21   4181s]     Clock DAG hash before 'PRO Fixing DRVs': 9245561075436393393 11196768619193792051
[12/15 13:21:21   4181s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/15 13:21:21   4181s]     CCOpt-PRO: considered: 358, tested: 358, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/15 13:21:21   4181s]     
[12/15 13:21:21   4181s]     PRO Statistics: Fix DRVs (cell sizing):
[12/15 13:21:21   4181s]     =======================================
[12/15 13:21:21   4181s]     
[12/15 13:21:21   4181s]     Cell changes by Net Type:
[12/15 13:21:21   4181s]     
[12/15 13:21:21   4181s]     -------------------------------------------------------------------------------------------------
[12/15 13:21:21   4181s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/15 13:21:21   4181s]     -------------------------------------------------------------------------------------------------
[12/15 13:21:21   4181s]     top                0            0           0            0                    0                0
[12/15 13:21:21   4181s]     trunk              0            0           0            0                    0                0
[12/15 13:21:21   4181s]     leaf               0            0           0            0                    0                0
[12/15 13:21:21   4181s]     -------------------------------------------------------------------------------------------------
[12/15 13:21:21   4181s]     Total              0            0           0            0                    0                0
[12/15 13:21:21   4181s]     -------------------------------------------------------------------------------------------------
[12/15 13:21:21   4181s]     
[12/15 13:21:21   4181s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/15 13:21:21   4181s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/15 13:21:21   4181s]     
[12/15 13:21:22   4181s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/15 13:21:22   4181s]       cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/15 13:21:22   4181s]       misc counts      : r=4, pp=2
[12/15 13:21:22   4181s]       cell areas       : b=3597.200um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=22.400um^2, total=3636.000um^2
[12/15 13:21:22   4181s]       cell capacitance : b=2.246pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.019pF, total=2.280pF
[12/15 13:21:22   4181s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 13:21:22   4181s]       wire capacitance : top=0.000pF, trunk=1.585pF, leaf=16.587pF, total=18.172pF
[12/15 13:21:22   4181s]       wire lengths     : top=0.000um, trunk=13218.800um, leaf=127586.635um, total=140805.435um
[12/15 13:21:22   4181s]       hp wire lengths  : top=0.000um, trunk=9410.600um, leaf=31606.500um, total=41017.100um
[12/15 13:21:22   4181s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[12/15 13:21:22   4181s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/15 13:21:22   4181s]       Trunk : target=0.118ns count=40 avg=0.073ns sd=0.029ns min=0.000ns max=0.105ns {15 <= 0.071ns, 14 <= 0.094ns, 11 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/15 13:21:22   4181s]       Leaf  : target=0.118ns count=321 avg=0.094ns sd=0.010ns min=0.017ns max=0.114ns {6 <= 0.071ns, 130 <= 0.094ns, 181 <= 0.106ns, 3 <= 0.112ns, 1 <= 0.118ns}
[12/15 13:21:22   4181s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[12/15 13:21:22   4181s]        Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 5 FRICGX11BA10TR: 307 BUFX5BA10TR: 8 
[12/15 13:21:22   4181s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 13:21:22   4181s]       NICGs: AND2X11MA10TR: 1 
[12/15 13:21:22   4181s]      Logics: BUFZX11MA10TR: 1 NOR2X1AA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 13:21:22   4181s]     Clock DAG hash after 'PRO Fixing DRVs': 9245561075436393393 11196768619193792051
[12/15 13:21:22   4181s]     Clock DAG hash after 'PRO Fixing DRVs': 9245561075436393393 11196768619193792051
[12/15 13:21:22   4181s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/15 13:21:22   4181s]       skew_group default.my_clk/mode: unconstrained
[12/15 13:21:22   4181s]           min path sink: vproc_top_genblk3_icache_way0/lines_reg_14__18_/CK
[12/15 13:21:22   4181s]           max path sink: vproc_top_genblk4_vcache/way1/lines_reg_5__488_/CK
[12/15 13:21:22   4181s]     Skew group summary after 'PRO Fixing DRVs':
[12/15 13:21:22   4181s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.140, max=0.192], skew [0.051 vs 0.058]
[12/15 13:21:22   4181s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.140, max=0.192], skew [0.051 vs 0.058]
[12/15 13:21:22   4181s]       skew_group my_clk/mode: insertion delay [min=0.399, max=0.451], skew [0.053 vs 0.058]
[12/15 13:21:22   4181s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 13:21:22   4181s]   PRO Fixing DRVs done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/15 13:21:22   4181s]   
[12/15 13:21:22   4181s]   Slew Diagnostics: After DRV fixing
[12/15 13:21:22   4181s]   ==================================
[12/15 13:21:22   4181s]   
[12/15 13:21:22   4181s]   Global Causes:
[12/15 13:21:22   4181s]   
[12/15 13:21:22   4181s]   -------------------------------------
[12/15 13:21:22   4181s]   Cause
[12/15 13:21:22   4181s]   -------------------------------------
[12/15 13:21:22   4181s]   DRV fixing with buffering is disabled
[12/15 13:21:22   4181s]   -------------------------------------
[12/15 13:21:22   4181s]   
[12/15 13:21:22   4181s]   Top 5 overslews:
[12/15 13:21:22   4181s]   
[12/15 13:21:22   4181s]   ---------------------------------
[12/15 13:21:22   4181s]   Overslew    Causes    Driving Pin
[12/15 13:21:22   4181s]   ---------------------------------
[12/15 13:21:22   4181s]     (empty table)
[12/15 13:21:22   4181s]   ---------------------------------
[12/15 13:21:22   4181s]   
[12/15 13:21:22   4181s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/15 13:21:22   4181s]   
[12/15 13:21:22   4181s]   -------------------
[12/15 13:21:22   4181s]   Cause    Occurences
[12/15 13:21:22   4181s]   -------------------
[12/15 13:21:22   4181s]     (empty table)
[12/15 13:21:22   4181s]   -------------------
[12/15 13:21:22   4181s]   
[12/15 13:21:22   4181s]   Violation diagnostics counts from the 0 nodes that have violations:
[12/15 13:21:22   4181s]   
[12/15 13:21:22   4181s]   -------------------
[12/15 13:21:22   4181s]   Cause    Occurences
[12/15 13:21:22   4181s]   -------------------
[12/15 13:21:22   4181s]     (empty table)
[12/15 13:21:22   4181s]   -------------------
[12/15 13:21:22   4181s]   
[12/15 13:21:22   4181s]   Reconnecting optimized routes...
[12/15 13:21:22   4182s]   Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/15 13:21:22   4182s]   Set dirty flag on 0 instances, 0 nets
[12/15 13:21:22   4182s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/15 13:21:22   4182s] End AAE Lib Interpolated Model. (MEM=3748.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:21:22   4183s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.3)
[12/15 13:21:23   4183s]   Clock DAG stats PRO final:
[12/15 13:21:23   4183s]     cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/15 13:21:23   4183s]     misc counts      : r=4, pp=2
[12/15 13:21:23   4183s]     cell areas       : b=3597.200um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=22.400um^2, total=3636.000um^2
[12/15 13:21:23   4183s]     cell capacitance : b=2.246pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.019pF, total=2.280pF
[12/15 13:21:23   4183s]     sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 13:21:23   4183s]     wire capacitance : top=0.000pF, trunk=1.585pF, leaf=16.587pF, total=18.172pF
[12/15 13:21:23   4183s]     wire lengths     : top=0.000um, trunk=13218.800um, leaf=127586.635um, total=140805.435um
[12/15 13:21:23   4183s]     hp wire lengths  : top=0.000um, trunk=9410.600um, leaf=31606.500um, total=41017.100um
[12/15 13:21:23   4183s]   Clock DAG net violations PRO final: none
[12/15 13:21:23   4183s]   Clock DAG primary half-corner transition distribution PRO final:
[12/15 13:21:23   4183s]     Trunk : target=0.118ns count=40 avg=0.073ns sd=0.029ns min=0.000ns max=0.105ns {15 <= 0.071ns, 14 <= 0.094ns, 11 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/15 13:21:23   4183s]     Leaf  : target=0.118ns count=321 avg=0.094ns sd=0.010ns min=0.017ns max=0.114ns {6 <= 0.071ns, 130 <= 0.094ns, 181 <= 0.106ns, 3 <= 0.112ns, 1 <= 0.118ns}
[12/15 13:21:23   4183s]   Clock DAG library cell distribution PRO final {count}:
[12/15 13:21:23   4183s]      Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 5 FRICGX11BA10TR: 307 BUFX5BA10TR: 8 
[12/15 13:21:23   4183s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 13:21:23   4183s]     NICGs: AND2X11MA10TR: 1 
[12/15 13:21:23   4183s]    Logics: BUFZX11MA10TR: 1 NOR2X1AA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 13:21:23   4183s]   Clock DAG hash PRO final: 9245561075436393393 11196768619193792051
[12/15 13:21:23   4183s]   Clock DAG hash PRO final: 9245561075436393393 11196768619193792051
[12/15 13:21:23   4183s]   Primary reporting skew groups PRO final:
[12/15 13:21:23   4183s]     skew_group default.my_clk/mode: unconstrained
[12/15 13:21:23   4183s]         min path sink: vproc_top_genblk3_icache_way0/lines_reg_14__18_/CK
[12/15 13:21:23   4183s]         max path sink: vproc_top_genblk4_vcache/way1/lines_reg_5__488_/CK
[12/15 13:21:23   4184s]   Skew group summary PRO final:
[12/15 13:21:23   4184s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.140, max=0.192, avg=0.158, sd=0.025], skew [0.051 vs 0.058], 100% {0.140, 0.192} (wid=0.078 ws=0.013) (gid=0.114 gs=0.051)
[12/15 13:21:23   4184s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.140, max=0.192, avg=0.166, sd=0.028], skew [0.051 vs 0.058], 100% {0.140, 0.192} (wid=0.078 ws=0.000) (gid=0.114 gs=0.051)
[12/15 13:21:23   4184s]     skew_group my_clk/mode: insertion delay [min=0.399, max=0.451, avg=0.431, sd=0.010], skew [0.053 vs 0.058], 100% {0.399, 0.451} (wid=0.137 ws=0.060) (gid=0.358 gs=0.061)
[12/15 13:21:23   4184s] PRO done.
[12/15 13:21:23   4184s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/15 13:21:23   4184s] numClockCells = 364, numClockCellsFixed = 0, numClockCellsRestored = 354, numClockLatches = 1, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/15 13:21:24   4184s] Net route status summary:
[12/15 13:21:24   4184s]   Clock:       358 (unrouted=0, trialRouted=0, noStatus=0, routed=358, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 13:21:24   4184s]   Non-clock: 122179 (unrouted=3634, trialRouted=0, noStatus=0, routed=118545, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3634, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 13:21:24   4184s] Updating delays...
[12/15 13:21:24   4185s] Updating delays done.
[12/15 13:21:24   4185s] PRO done. (took cpu=0:00:12.8 real=0:00:11.1)
[12/15 13:21:24   4185s] Leaving CCOpt scope - Cleaning up placement interface...
[12/15 13:21:24   4185s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4050.5M, EPOCH TIME: 1671132084.934992
[12/15 13:21:24   4186s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.034, REAL:0.034, MEM:3660.5M, EPOCH TIME: 1671132084.969475
[12/15 13:21:24   4186s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 13:21:24   4186s] *** ClockDrv #1 [finish] : cpu/real = 0:00:13.3/0:00:11.6 (1.1), totSession cpu/real = 1:09:46.1/0:40:50.8 (1.7), mem = 3660.5M
[12/15 13:21:24   4186s] 
[12/15 13:21:24   4186s] =============================================================================================
[12/15 13:21:24   4186s]  Step TAT Report for ClockDrv #1                                                21.10-p004_1
[12/15 13:21:24   4186s] =============================================================================================
[12/15 13:21:24   4186s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 13:21:24   4186s] ---------------------------------------------------------------------------------------------
[12/15 13:21:24   4186s] [ PostCommitDelayUpdate  ]      1   0:00:00.2  (   2.1 % )     0:00:00.5 /  0:00:01.3    2.4
[12/15 13:21:24   4186s] [ IncrDelayCalc          ]     12   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:01.0    3.6
[12/15 13:21:24   4186s] [ MISC                   ]          0:00:11.1  (  95.5 % )     0:00:11.1 /  0:00:12.0    1.1
[12/15 13:21:24   4186s] ---------------------------------------------------------------------------------------------
[12/15 13:21:24   4186s]  ClockDrv #1 TOTAL                  0:00:11.6  ( 100.0 % )     0:00:11.6 /  0:00:13.3    1.1
[12/15 13:21:24   4186s] ---------------------------------------------------------------------------------------------
[12/15 13:21:24   4186s] 
[12/15 13:21:27   4190s] **INFO: Start fixing DRV (Mem = 3534.99M) ...
[12/15 13:21:27   4190s] Begin: GigaOpt DRV Optimization
[12/15 13:21:27   4190s] Glitch fixing enabled
[12/15 13:21:27   4190s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 4  -glitch
[12/15 13:21:27   4190s] *** DrvOpt #8 [begin] : totSession cpu/real = 1:09:50.4/0:40:52.9 (1.7), mem = 3535.0M
[12/15 13:21:27   4190s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/15 13:21:27   4191s] Info: 358 clock nets excluded from IPO operation.
[12/15 13:21:27   4191s] End AAE Lib Interpolated Model. (MEM=3536 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:21:27   4191s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.602034.18
[12/15 13:21:27   4191s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/15 13:21:27   4191s] ### Creating PhyDesignMc. totSessionCpu=1:09:51 mem=3536.0M
[12/15 13:21:27   4191s] OPERPROF: Starting DPlace-Init at level 1, MEM:3536.0M, EPOCH TIME: 1671132087.850441
[12/15 13:21:27   4191s] z: 2, totalTracks: 1
[12/15 13:21:27   4191s] z: 4, totalTracks: 1
[12/15 13:21:27   4191s] z: 6, totalTracks: 1
[12/15 13:21:27   4191s] z: 8, totalTracks: 1
[12/15 13:21:27   4191s] #spOpts: VtWidth mergeVia=F 
[12/15 13:21:27   4191s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3536.0M, EPOCH TIME: 1671132087.970555
[12/15 13:21:28   4191s] 
[12/15 13:21:28   4191s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:21:28   4191s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.098, REAL:0.098, MEM:3536.0M, EPOCH TIME: 1671132088.068589
[12/15 13:21:28   4191s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3536.0MB).
[12/15 13:21:28   4191s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.238, REAL:0.249, MEM:3536.0M, EPOCH TIME: 1671132088.099037
[12/15 13:21:28   4192s] TotalInstCnt at PhyDesignMc Initialization: 115,704
[12/15 13:21:28   4192s] ### Creating PhyDesignMc, finished. totSessionCpu=1:09:53 mem=3537.0M
[12/15 13:21:28   4192s] #optDebug: Start CG creation (mem=3537.0M)
[12/15 13:21:28   4192s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/15 13:21:28   4192s] (cpu=0:00:00.1, mem=3638.6M)
[12/15 13:21:28   4192s]  ...processing cgPrt (cpu=0:00:00.1, mem=3638.6M)
[12/15 13:21:28   4192s]  ...processing cgEgp (cpu=0:00:00.1, mem=3638.6M)
[12/15 13:21:28   4192s]  ...processing cgPbk (cpu=0:00:00.1, mem=3638.6M)
[12/15 13:21:28   4192s]  ...processing cgNrb(cpu=0:00:00.1, mem=3638.6M)
[12/15 13:21:28   4192s]  ...processing cgObs (cpu=0:00:00.1, mem=3638.6M)
[12/15 13:21:28   4192s]  ...processing cgCon (cpu=0:00:00.1, mem=3638.6M)
[12/15 13:21:28   4192s]  ...processing cgPdm (cpu=0:00:00.1, mem=3638.6M)
[12/15 13:21:28   4192s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3638.6M)
[12/15 13:21:28   4192s] ### Creating RouteCongInterface, started
[12/15 13:21:29   4192s] ### Creating LA Mngr. totSessionCpu=1:09:53 mem=3638.6M
[12/15 13:21:29   4192s] ### Creating LA Mngr, finished. totSessionCpu=1:09:53 mem=3638.6M
[12/15 13:21:29   4193s] ### Creating RouteCongInterface, finished
[12/15 13:21:29   4193s] 
[12/15 13:21:29   4193s] Creating Lib Analyzer ...
[12/15 13:21:29   4193s] 
[12/15 13:21:29   4193s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 13:21:29   4193s] Summary for sequential cells identification: 
[12/15 13:21:29   4193s]   Identified SBFF number: 148
[12/15 13:21:29   4193s]   Identified MBFF number: 0
[12/15 13:21:29   4193s]   Identified SB Latch number: 0
[12/15 13:21:29   4193s]   Identified MB Latch number: 0
[12/15 13:21:29   4193s]   Not identified SBFF number: 0
[12/15 13:21:29   4193s]   Not identified MBFF number: 0
[12/15 13:21:29   4193s]   Not identified SB Latch number: 0
[12/15 13:21:29   4193s]   Not identified MB Latch number: 0
[12/15 13:21:29   4193s]   Number of sequential cells which are not FFs: 106
[12/15 13:21:29   4193s]  Visiting view : slowView
[12/15 13:21:29   4193s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 13:21:29   4193s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 13:21:29   4193s]  Visiting view : fastView
[12/15 13:21:29   4193s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 13:21:29   4193s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 13:21:29   4193s] TLC MultiMap info (StdDelay):
[12/15 13:21:29   4193s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 13:21:29   4193s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 13:21:29   4193s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 13:21:29   4193s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 13:21:29   4193s]  Setting StdDelay to: 15.6ps
[12/15 13:21:29   4193s] 
[12/15 13:21:29   4193s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 13:21:29   4193s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/15 13:21:29   4193s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/15 13:21:29   4193s] Total number of usable buffers from Lib Analyzer: 40 ( BUFX1MA10TR BUFX1BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFHX2MA10TR BUFHX3MA10TR BUFHX2P5MA10TR BUFX4MA10TR BUFX4BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR BUFHX16MA10TR)
[12/15 13:21:29   4193s] Total number of usable inverters from Lib Analyzer: 28 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/15 13:21:29   4193s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/15 13:21:29   4193s] 
[12/15 13:21:29   4193s] {RT default_rc_corner 0 6 6 0}
[12/15 13:21:31   4195s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:09:55 mem=3638.6M
[12/15 13:21:31   4195s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:09:55 mem=3638.6M
[12/15 13:21:31   4195s] Creating Lib Analyzer, finished. 
[12/15 13:21:33   4197s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/15 13:21:33   4197s] **INFO: Disabling fanout fix in postRoute stage.
[12/15 13:21:33   4197s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3789.3M, EPOCH TIME: 1671132093.759326
[12/15 13:21:33   4197s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3789.3M, EPOCH TIME: 1671132093.762658
[12/15 13:21:35   4199s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 13:21:35   4199s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/15 13:21:35   4199s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 13:21:35   4199s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/15 13:21:35   4199s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 13:21:35   4199s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/15 13:21:35   4200s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/15 13:21:35   4200s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 13:21:37   4202s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.35|     0.00|       0|       0|       0| 74.04%|          |         |
[12/15 13:21:37   4202s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/15 13:21:37   4202s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/15 13:21:37   4202s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 13:21:38   4203s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.35|     0.00|       0|       0|       0| 74.04%| 0:00:00.0|  3919.4M|
[12/15 13:21:38   4203s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 13:21:38   4203s] 
[12/15 13:21:38   4203s] *** Finish DRV Fixing (cpu=0:00:05.6 real=0:00:05.0 mem=3919.4M) ***
[12/15 13:21:38   4203s] 
[12/15 13:21:38   4203s] Begin: glitch net info
[12/15 13:21:38   4203s] glitch slack range: number of glitch nets
[12/15 13:21:38   4203s] glitch slack < -0.32 : 0
[12/15 13:21:38   4203s] -0.32 < glitch slack < -0.28 : 0
[12/15 13:21:38   4203s] -0.28 < glitch slack < -0.24 : 0
[12/15 13:21:38   4203s] -0.24 < glitch slack < -0.2 : 0
[12/15 13:21:38   4203s] -0.2 < glitch slack < -0.16 : 0
[12/15 13:21:38   4203s] -0.16 < glitch slack < -0.12 : 0
[12/15 13:21:38   4203s] -0.12 < glitch slack < -0.08 : 0
[12/15 13:21:38   4203s] -0.08 < glitch slack < -0.04 : 0
[12/15 13:21:38   4203s] -0.04 < glitch slack : 0
[12/15 13:21:38   4203s] End: glitch net info
[12/15 13:21:38   4203s] Total-nets :: 118903, Stn-nets :: 0, ratio :: 0 %
[12/15 13:21:38   4203s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3827.5M, EPOCH TIME: 1671132098.644085
[12/15 13:21:38   4203s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.024, MEM:3694.5M, EPOCH TIME: 1671132098.668181
[12/15 13:21:38   4203s] TotalInstCnt at PhyDesignMc Destruction: 115,704
[12/15 13:21:38   4203s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.602034.18
[12/15 13:21:38   4203s] *** DrvOpt #8 [finish] : cpu/real = 0:00:13.1/0:00:11.5 (1.1), totSession cpu/real = 1:10:03.6/0:41:04.4 (1.7), mem = 3694.5M
[12/15 13:21:38   4203s] 
[12/15 13:21:38   4203s] =============================================================================================
[12/15 13:21:38   4203s]  Step TAT Report for DrvOpt #8                                                  21.10-p004_1
[12/15 13:21:38   4203s] =============================================================================================
[12/15 13:21:38   4203s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 13:21:38   4203s] ---------------------------------------------------------------------------------------------
[12/15 13:21:38   4203s] [ SlackTraversorInit     ]      1   0:00:01.4  (  11.8 % )     0:00:01.4 /  0:00:01.5    1.1
[12/15 13:21:38   4203s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/15 13:21:38   4203s] [ LibAnalyzerInit        ]      1   0:00:01.8  (  15.3 % )     0:00:01.8 /  0:00:01.8    1.0
[12/15 13:21:38   4203s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:21:38   4203s] [ PlacerInterfaceInit    ]      1   0:00:00.9  (   8.1 % )     0:00:00.9 /  0:00:01.5    1.6
[12/15 13:21:38   4203s] [ RouteCongInterfaceInit ]      1   0:00:00.7  (   6.1 % )     0:00:00.7 /  0:00:00.8    1.1
[12/15 13:21:38   4203s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/15 13:21:38   4203s] [ DrvFindVioNets         ]      2   0:00:00.4  (   3.8 % )     0:00:00.4 /  0:00:01.4    3.1
[12/15 13:21:38   4203s] [ DrvComputeSummary      ]      2   0:00:02.3  (  19.9 % )     0:00:02.3 /  0:00:02.3    1.0
[12/15 13:21:38   4203s] [ ReportGlitchViolation  ]      1   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/15 13:21:38   4203s] [ MISC                   ]          0:00:03.5  (  30.3 % )     0:00:03.5 /  0:00:03.4    1.0
[12/15 13:21:38   4203s] ---------------------------------------------------------------------------------------------
[12/15 13:21:38   4203s]  DrvOpt #8 TOTAL                    0:00:11.5  ( 100.0 % )     0:00:11.5 /  0:00:13.1    1.1
[12/15 13:21:38   4203s] ---------------------------------------------------------------------------------------------
[12/15 13:21:38   4203s] 
[12/15 13:21:38   4203s] drv optimizer changes nothing and skips refinePlace
[12/15 13:21:38   4203s] End: GigaOpt DRV Optimization
[12/15 13:21:38   4203s] **optDesign ... cpu = 0:03:52, real = 0:02:32, mem = 2974.3M, totSessionCpu=1:10:04 **
[12/15 13:21:38   4203s] *info:
[12/15 13:21:38   4203s] **INFO: Completed fixing DRV (CPU Time = 0:00:13, Mem = 3694.54M).
[12/15 13:21:38   4203s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3694.5M, EPOCH TIME: 1671132098.824266
[12/15 13:21:38   4203s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.125, REAL:0.126, MEM:3694.5M, EPOCH TIME: 1671132098.950053
[12/15 13:21:40   4207s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.22min real=0.18min mem=3694.5M)
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.346  |  1.346  | 33.031  | 28.981  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.039%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:03:56, real = 0:02:34, mem = 2970.9M, totSessionCpu=1:10:07 **
[12/15 13:21:42   4209s]   DRV Snapshot: (REF)
[12/15 13:21:42   4209s]          Tran DRV: 0 (0)
[12/15 13:21:42   4209s]           Cap DRV: 0 (0)
[12/15 13:21:42   4209s]        Fanout DRV: 0 (1)
[12/15 13:21:42   4209s]            Glitch: 0 (0)
[12/15 13:21:42   4209s] *** Timing Is met
[12/15 13:21:42   4209s] *** Check timing (0:00:00.0)
[12/15 13:21:42   4209s] *** Setup timing is met (target slack 0ns)
[12/15 13:21:43   4210s]   Timing Snapshot: (REF)
[12/15 13:21:43   4210s]      Weighted WNS: 0.000
[12/15 13:21:43   4210s]       All  PG WNS: 0.000
[12/15 13:21:43   4210s]       High PG WNS: 0.000
[12/15 13:21:43   4210s]       All  PG TNS: 0.000
[12/15 13:21:43   4210s]       High PG TNS: 0.000
[12/15 13:21:43   4210s]       Low  PG TNS: 0.000
[12/15 13:21:43   4210s]    Category Slack: { [L, 1.346] [H, 1.346] [H, 1.346] }
[12/15 13:21:43   4210s] 
[12/15 13:21:43   4211s] **INFO: flowCheckPoint #3 OptimizationPreEco
[12/15 13:21:43   4211s] Running postRoute recovery in preEcoRoute mode
[12/15 13:21:43   4211s] **optDesign ... cpu = 0:04:00, real = 0:02:37, mem = 2921.7M, totSessionCpu=1:10:11 **
[12/15 13:21:45   4213s]   DRV Snapshot: (TGT)
[12/15 13:21:45   4213s]          Tran DRV: 0 (0)
[12/15 13:21:45   4213s]           Cap DRV: 0 (0)
[12/15 13:21:45   4213s]        Fanout DRV: 0 (1)
[12/15 13:21:45   4213s]            Glitch: 0 (0)
[12/15 13:21:45   4213s] Checking DRV degradation...
[12/15 13:21:45   4213s] 
[12/15 13:21:45   4213s] Recovery Manager:
[12/15 13:21:45   4213s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/15 13:21:45   4213s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/15 13:21:45   4213s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/15 13:21:45   4213s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/15 13:21:45   4213s] 
[12/15 13:21:45   4213s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/15 13:21:45   4213s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=3661.53M, totSessionCpu=1:10:14).
[12/15 13:21:45   4213s] **optDesign ... cpu = 0:04:02, real = 0:02:39, mem = 2922.3M, totSessionCpu=1:10:14 **
[12/15 13:21:45   4213s] 
[12/15 13:21:47   4216s]   DRV Snapshot: (REF)
[12/15 13:21:47   4216s]          Tran DRV: 0 (0)
[12/15 13:21:47   4216s]           Cap DRV: 0 (0)
[12/15 13:21:47   4216s]        Fanout DRV: 0 (1)
[12/15 13:21:47   4216s]            Glitch: 0 (0)
[12/15 13:21:47   4216s] Skipping post route harden opt
[12/15 13:21:47   4216s] ### Creating LA Mngr. totSessionCpu=1:10:16 mem=3756.9M
[12/15 13:21:47   4216s] ### Creating LA Mngr, finished. totSessionCpu=1:10:16 mem=3756.9M
[12/15 13:21:47   4216s] Default Rule : ""
[12/15 13:21:47   4216s] Non Default Rules :
[12/15 13:21:47   4216s] Worst Slack : 1.346 ns
[12/15 13:21:47   4216s] 
[12/15 13:21:47   4216s] Start Layer Assignment ...
[12/15 13:21:47   4216s] WNS(1.346ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[12/15 13:21:47   4216s] 
[12/15 13:21:47   4216s] Select 0 cadidates out of 122537.
[12/15 13:21:47   4216s] No critical nets selected. Skipped !
[12/15 13:21:47   4216s] GigaOpt: setting up router preferences
[12/15 13:21:48   4217s] GigaOpt: 0 nets assigned router directives
[12/15 13:21:48   4217s] 
[12/15 13:21:48   4217s] Start Assign Priority Nets ...
[12/15 13:21:48   4217s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/15 13:21:48   4217s] Existing Priority Nets 0 (0.0%)
[12/15 13:21:48   4217s] Assigned Priority Nets 0 (0.0%)
[12/15 13:21:48   4217s] ### Creating LA Mngr. totSessionCpu=1:10:17 mem=3756.9M
[12/15 13:21:48   4217s] ### Creating LA Mngr, finished. totSessionCpu=1:10:17 mem=3756.9M
[12/15 13:21:48   4217s] #optDebug: Start CG creation (mem=3756.9M)
[12/15 13:21:48   4217s]  ...initializing CG  maxDriveDist 521.475500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 52.147500 
[12/15 13:21:48   4217s] (cpu=0:00:00.1, mem=3800.7M)
[12/15 13:21:48   4217s]  ...processing cgPrt (cpu=0:00:00.1, mem=3800.7M)
[12/15 13:21:48   4217s]  ...processing cgEgp (cpu=0:00:00.1, mem=3800.7M)
[12/15 13:21:48   4217s]  ...processing cgPbk (cpu=0:00:00.1, mem=3800.7M)
[12/15 13:21:48   4217s]  ...processing cgNrb(cpu=0:00:00.1, mem=3800.7M)
[12/15 13:21:48   4217s]  ...processing cgObs (cpu=0:00:00.1, mem=3800.7M)
[12/15 13:21:48   4217s]  ...processing cgCon (cpu=0:00:00.1, mem=3800.7M)
[12/15 13:21:48   4217s]  ...processing cgPdm (cpu=0:00:00.1, mem=3800.7M)
[12/15 13:21:48   4217s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3800.7M)
[12/15 13:21:49   4218s] Default Rule : ""
[12/15 13:21:49   4218s] Non Default Rules :
[12/15 13:21:49   4218s] Worst Slack : 1.346 ns
[12/15 13:21:49   4218s] 
[12/15 13:21:49   4218s] Start Layer Assignment ...
[12/15 13:21:49   4218s] WNS(1.346ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[12/15 13:21:49   4218s] 
[12/15 13:21:49   4218s] Select 0 cadidates out of 122537.
[12/15 13:21:49   4218s] No critical nets selected. Skipped !
[12/15 13:21:49   4218s] GigaOpt: setting up router preferences
[12/15 13:21:49   4218s] GigaOpt: 0 nets assigned router directives
[12/15 13:21:49   4218s] 
[12/15 13:21:49   4218s] Start Assign Priority Nets ...
[12/15 13:21:49   4218s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/15 13:21:49   4218s] Existing Priority Nets 0 (0.0%)
[12/15 13:21:49   4218s] Assigned Priority Nets 0 (0.0%)
[12/15 13:21:49   4218s] ### Creating LA Mngr. totSessionCpu=1:10:19 mem=3800.7M
[12/15 13:21:49   4218s] ### Creating LA Mngr, finished. totSessionCpu=1:10:19 mem=3800.7M
[12/15 13:21:50   4219s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3800.7M, EPOCH TIME: 1671132110.041706
[12/15 13:21:50   4219s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.091, REAL:0.092, MEM:3800.7M, EPOCH TIME: 1671132110.133214
[12/15 13:21:51   4222s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.346  |  1.346  | 33.031  | 28.981  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.039%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:04:11, real = 0:02:45, mem = 2871.4M, totSessionCpu=1:10:22 **
[12/15 13:21:51   4222s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[12/15 13:21:51   4222s] Running refinePlace -preserveRouting true -hardFence false
[12/15 13:21:51   4222s] Enhanced MH flow has been turned off for floorplan mode.
[12/15 13:21:51   4222s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3613.7M, EPOCH TIME: 1671132111.981023
[12/15 13:21:51   4222s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3613.7M, EPOCH TIME: 1671132111.981474
[12/15 13:21:51   4222s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3613.7M, EPOCH TIME: 1671132111.981529
[12/15 13:21:51   4222s] z: 2, totalTracks: 1
[12/15 13:21:51   4222s] z: 4, totalTracks: 1
[12/15 13:21:51   4222s] z: 6, totalTracks: 1
[12/15 13:21:51   4222s] z: 8, totalTracks: 1
[12/15 13:21:52   4222s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3613.7M, EPOCH TIME: 1671132112.094006
[12/15 13:21:52   4222s] 
[12/15 13:21:52   4222s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:21:52   4222s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.096, REAL:0.096, MEM:3613.7M, EPOCH TIME: 1671132112.190394
[12/15 13:21:52   4222s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3613.7MB).
[12/15 13:21:52   4222s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.237, REAL:0.239, MEM:3613.7M, EPOCH TIME: 1671132112.220497
[12/15 13:21:52   4222s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.237, REAL:0.240, MEM:3613.7M, EPOCH TIME: 1671132112.221215
[12/15 13:21:52   4222s] TDRefine: refinePlace mode is spiral
[12/15 13:21:52   4222s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.602034.15
[12/15 13:21:52   4222s] OPERPROF:   Starting RefinePlace at level 2, MEM:3613.7M, EPOCH TIME: 1671132112.221995
[12/15 13:21:52   4222s] *** Starting refinePlace (1:10:23 mem=3613.7M) ***
[12/15 13:21:52   4222s] Total net bbox length = 2.341e+06 (1.200e+06 1.141e+06) (ext = 4.144e+03)
[12/15 13:21:52   4222s] 
[12/15 13:21:52   4222s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:21:52   4222s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/15 13:21:52   4222s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/15 13:21:52   4222s] Type 'man IMPSP-5140' for more detail.
[12/15 13:21:52   4222s] **WARN: (IMPSP-315):	Found 128879 instances insts with no PG Term connections.
[12/15 13:21:52   4222s] Type 'man IMPSP-315' for more detail.
[12/15 13:21:52   4222s] (I)      Default power domain name = toplevel_498
[12/15 13:21:52   4222s] .Default power domain name = toplevel_498
[12/15 13:21:52   4222s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:3613.7M, EPOCH TIME: 1671132112.462355
[12/15 13:21:52   4222s] Starting refinePlace ...
[12/15 13:21:52   4222s] Default power domain name = toplevel_498
[12/15 13:21:52   4222s] .One DDP V2 for no tweak run.
[12/15 13:21:52   4223s] Default power domain name = toplevel_498
[12/15 13:21:52   4223s] .  Spread Effort: high, post-route mode, useDDP on.
[12/15 13:21:52   4223s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=3643.6MB) @(1:10:23 - 1:10:23).
[12/15 13:21:52   4223s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 13:21:52   4223s] wireLenOptFixPriorityInst 30605 inst fixed
[12/15 13:21:53   4223s] 
[12/15 13:21:53   4223s] Running Spiral MT with 4 threads  fetchWidth=441 
[12/15 13:21:54   4225s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/15 13:21:54   4225s] [CPU] RefinePlace/Spiral (cpu=0:00:00.6, real=0:00:00.0)
[12/15 13:21:54   4225s] [CPU] RefinePlace/Commit (cpu=0:00:01.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/15 13:21:54   4225s] [CPU] RefinePlace/Legalization (cpu=0:00:02.3, real=0:00:02.0, mem=3645.1MB) @(1:10:23 - 1:10:26).
[12/15 13:21:54   4225s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 13:21:54   4225s] 	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 3645.1MB
[12/15 13:21:54   4225s] Statistics of distance of Instance movement in refine placement:
[12/15 13:21:54   4225s]   maximum (X+Y) =         0.00 um
[12/15 13:21:54   4225s]   mean    (X+Y) =         0.00 um
[12/15 13:21:54   4225s] Summary Report:
[12/15 13:21:54   4225s] Instances move: 0 (out of 115347 movable)
[12/15 13:21:54   4225s] Instances flipped: 0
[12/15 13:21:54   4225s] Mean displacement: 0.00 um
[12/15 13:21:54   4225s] Max displacement: 0.00 um 
[12/15 13:21:54   4225s] Total instances moved : 0
[12/15 13:21:54   4225s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.793, REAL:1.793, MEM:3645.1M, EPOCH TIME: 1671132114.255179
[12/15 13:21:54   4225s] Total net bbox length = 2.341e+06 (1.200e+06 1.141e+06) (ext = 4.144e+03)
[12/15 13:21:54   4225s] Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 3645.1MB
[12/15 13:21:54   4225s] [CPU] RefinePlace/total (cpu=0:00:03.0, real=0:00:02.0, mem=3645.1MB) @(1:10:23 - 1:10:26).
[12/15 13:21:54   4225s] *** Finished refinePlace (1:10:26 mem=3645.1M) ***
[12/15 13:21:54   4225s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.602034.15
[12/15 13:21:54   4225s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.103, REAL:2.109, MEM:3645.1M, EPOCH TIME: 1671132114.330720
[12/15 13:21:54   4225s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3645.1M, EPOCH TIME: 1671132114.330759
[12/15 13:21:54   4225s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.022, REAL:0.022, MEM:3614.1M, EPOCH TIME: 1671132114.352920
[12/15 13:21:54   4225s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.363, REAL:2.372, MEM:3614.1M, EPOCH TIME: 1671132114.353031
[12/15 13:21:54   4225s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3614.1M, EPOCH TIME: 1671132114.366498
[12/15 13:21:54   4225s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3614.1M, EPOCH TIME: 1671132114.379396
[12/15 13:21:54   4225s] z: 2, totalTracks: 1
[12/15 13:21:54   4225s] z: 4, totalTracks: 1
[12/15 13:21:54   4225s] z: 6, totalTracks: 1
[12/15 13:21:54   4225s] z: 8, totalTracks: 1
[12/15 13:21:54   4225s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3614.1M, EPOCH TIME: 1671132114.446289
[12/15 13:21:54   4225s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.062, REAL:0.063, MEM:3614.1M, EPOCH TIME: 1671132114.509035
[12/15 13:21:54   4225s] All LLGs are deleted
[12/15 13:21:54   4225s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3614.1M, EPOCH TIME: 1671132114.509158
[12/15 13:21:54   4225s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3614.1M, EPOCH TIME: 1671132114.509692
[12/15 13:21:54   4226s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3614.1M, EPOCH TIME: 1671132114.555553
[12/15 13:21:54   4226s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3614.1M, EPOCH TIME: 1671132114.555828
[12/15 13:21:54   4226s] Core basic site is TSMC65ADV10TSITE
[12/15 13:21:54   4226s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3614.1M, EPOCH TIME: 1671132114.563094
[12/15 13:21:54   4226s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.893, REAL:0.266, MEM:3614.1M, EPOCH TIME: 1671132114.829223
[12/15 13:21:54   4226s] SiteArray: non-trimmed site array dimensions = 425 x 4250
[12/15 13:21:54   4226s] SiteArray: use 7,401,472 bytes
[12/15 13:21:54   4226s] SiteArray: current memory after site array memory allocation 3614.1M
[12/15 13:21:54   4226s] SiteArray: FP blocked sites are writable
[12/15 13:21:54   4226s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.950, REAL:0.312, MEM:3614.1M, EPOCH TIME: 1671132114.868202
[12/15 13:21:54   4226s] 
[12/15 13:21:54   4226s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:21:54   4227s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:1.004, REAL:0.367, MEM:3614.1M, EPOCH TIME: 1671132114.922212
[12/15 13:21:54   4227s] [CPU] DPlace-Init (cpu=0:00:01.2, real=0:00:00.0, mem=3614.1MB).
[12/15 13:21:54   4227s] OPERPROF:   Finished DPlace-Init at level 2, CPU:1.196, REAL:0.564, MEM:3614.1M, EPOCH TIME: 1671132114.943814
[12/15 13:21:54   4227s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3614.1M, EPOCH TIME: 1671132114.943848
[12/15 13:21:56   4228s]   Signal wire search tree: 2410731 elements. (cpu=0:00:01.2, mem=0.0M)
[12/15 13:21:56   4228s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:1.175, REAL:1.180, MEM:3614.1M, EPOCH TIME: 1671132116.124314
[12/15 13:21:57   4229s] Restore filler instances time, CPU:0.875s,REAL:0.880s.
[12/15 13:21:57   4229s] *INFO: Total 77377 filler insts restored.
[12/15 13:21:57   4229s] For 77377 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/15 13:21:57   4229s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3614.1M, EPOCH TIME: 1671132117.349466
[12/15 13:21:57   4229s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:3614.1M, EPOCH TIME: 1671132117.349547
[12/15 13:21:57   4229s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3614.1M, EPOCH TIME: 1671132117.575702
[12/15 13:21:57   4229s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3614.1M, EPOCH TIME: 1671132117.575824
[12/15 13:21:57   4229s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3614.1M, EPOCH TIME: 1671132117.621773
[12/15 13:21:57   4229s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3614.1M, EPOCH TIME: 1671132117.624328
[12/15 13:21:57   4229s] AddFiller init all instances time CPU:0.011, REAL:0.012
[12/15 13:21:57   4229s] AddFiller main function time CPU:0.059, REAL:0.033
[12/15 13:21:57   4229s] Filler instance commit time CPU:0.000, REAL:0.000
[12/15 13:21:57   4229s] *INFO: Adding fillers to top-module.
[12/15 13:21:57   4229s] *INFO:   Added 6 filler insts (cell FILL128A10TR / prefix FILL).
[12/15 13:21:57   4229s] *INFO:   Added 257 filler insts (cell FILL64A10TR / prefix FILL).
[12/15 13:21:57   4229s] *INFO:   Added 2391 filler insts (cell FILL32A10TR / prefix FILL).
[12/15 13:21:57   4229s] *INFO:   Added 8745 filler insts (cell FILL16A10TR / prefix FILL).
[12/15 13:21:57   4229s] *INFO:   Added 13346 filler insts (cell FILLCAP8A10TR / prefix FILL).
[12/15 13:21:57   4229s] *INFO:   Added 16030 filler insts (cell FILL4A10TR / prefix FILL).
[12/15 13:21:57   4229s] *INFO:   Added 17861 filler insts (cell FILL2A10TR / prefix FILL).
[12/15 13:21:57   4229s] *INFO:   Added 18741 filler insts (cell FILL1A10TR / prefix FILL).
[12/15 13:21:57   4229s] *INFO: Swapped 0 special filler inst. 
[12/15 13:21:57   4229s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.085, REAL:0.056, MEM:3614.1M, EPOCH TIME: 1671132117.680038
[12/15 13:21:57   4229s] *INFO: Total 77377 filler insts added - prefix FILL (CPU: 0:00:03.9).
[12/15 13:21:57   4229s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.088, REAL:0.058, MEM:3614.1M, EPOCH TIME: 1671132117.680120
[12/15 13:21:57   4229s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3614.1M, EPOCH TIME: 1671132117.680152
[12/15 13:21:57   4229s] For 0 new insts, *** Applied 0 GNC rules.
[12/15 13:21:57   4229s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.004, REAL:0.004, MEM:3614.1M, EPOCH TIME: 1671132117.684524
[12/15 13:21:57   4229s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.138, REAL:0.109, MEM:3614.1M, EPOCH TIME: 1671132117.684581
[12/15 13:21:57   4229s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.138, REAL:0.109, MEM:3614.1M, EPOCH TIME: 1671132117.684607
[12/15 13:21:57   4229s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3614.1M, EPOCH TIME: 1671132117.684636
[12/15 13:21:57   4229s] OPERPROF:     Starting spSiteCleanup(false) at level 3, MEM:3614.1M, EPOCH TIME: 1671132117.704068
[12/15 13:21:57   4229s] OPERPROF:     Finished spSiteCleanup(false) at level 3, CPU:0.069, REAL:0.070, MEM:3614.1M, EPOCH TIME: 1671132117.773578
[12/15 13:21:57   4229s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.099, REAL:0.100, MEM:3608.1M, EPOCH TIME: 1671132117.784248
[12/15 13:21:57   4229s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:4.028, REAL:3.418, MEM:3608.1M, EPOCH TIME: 1671132117.784395
[12/15 13:21:57   4229s] -routeWithEco false                       # bool, default=false
[12/15 13:21:57   4229s] -routeWithEco true                        # bool, default=false, user setting
[12/15 13:21:57   4229s] -routeSelectedNetOnly false               # bool, default=false
[12/15 13:21:57   4229s] -routeWithTimingDriven false              # bool, default=false
[12/15 13:21:57   4229s] -routeWithSiDriven false                  # bool, default=false
[12/15 13:21:57   4229s] Existing Dirty Nets : 0
[12/15 13:21:57   4229s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/15 13:21:58   4230s] Reset Dirty Nets : 0
[12/15 13:21:58   4230s] *** EcoRoute #1 [begin] : totSession cpu/real = 1:10:30.1/0:41:23.8 (1.7), mem = 3608.1M
[12/15 13:21:58   4230s] 
[12/15 13:21:58   4230s] globalDetailRoute
[12/15 13:21:58   4230s] 
[12/15 13:21:58   4230s] #Start globalDetailRoute on Thu Dec 15 13:21:58 2022
[12/15 13:21:58   4230s] #
[12/15 13:21:58   4230s] ### Time Record (globalDetailRoute) is installed.
[12/15 13:21:58   4230s] ### Time Record (Pre Callback) is installed.
[12/15 13:21:58   4230s] Closing parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d': 137252 access done (mem: 3624.074M)
[12/15 13:21:58   4230s] ### Time Record (Pre Callback) is uninstalled.
[12/15 13:21:58   4230s] ### Time Record (DB Import) is installed.
[12/15 13:21:58   4230s] ### Time Record (Timing Data Generation) is installed.
[12/15 13:21:58   4230s] ### Time Record (Timing Data Generation) is uninstalled.
[12/15 13:21:59   4231s] ### Net info: total nets: 122537
[12/15 13:21:59   4231s] ### Net info: dirty nets: 0
[12/15 13:21:59   4231s] ### Net info: marked as disconnected nets: 0
[12/15 13:22:00   4234s] #num needed restored net=0
[12/15 13:22:00   4234s] #need_extraction net=0 (total=122537)
[12/15 13:22:00   4234s] ### Net info: fully routed nets: 118903
[12/15 13:22:00   4234s] ### Net info: trivial (< 2 pins) nets: 3634
[12/15 13:22:00   4234s] ### Net info: unrouted nets: 0
[12/15 13:22:00   4234s] ### Net info: re-extraction nets: 0
[12/15 13:22:00   4234s] ### Net info: ignored nets: 0
[12/15 13:22:00   4234s] ### Net info: skip routing nets: 0
[12/15 13:22:00   4234s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/15 13:22:00   4234s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/15 13:22:01   4236s] ### import design signature (72): route=2004704799 fixed_route=1434952879 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2007434245 dirty_area=0 del_dirty_area=0 cell=993392947 placement=1585287171 pin_access=1628605930 inst_pattern=1
[12/15 13:22:01   4236s] ### Time Record (DB Import) is uninstalled.
[12/15 13:22:01   4236s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[12/15 13:22:01   4236s] #RTESIG:78da8d92314fc330108599f91527b74390dae2b31d27190b0209a9822a2aac95214e1529
[12/15 13:22:01   4236s] #       7590e30cfdf7b861484124c6d3b3eebb77e727cfe66f0f3910862ba4cb4f4ac51ee13967
[12/15 13:22:01   4236s] #       48632a97180b71cb70ef4baf77e47a367fd9ee589241a9ea5643f4de34f5028a9351c7ea
[12/15 13:22:01   4236s] #       030a5daaae76d06ae72a73b8f9c6659202519d6b08444e5ba3ec69015dabed2f2ee3f2a7
[12/15 13:22:01   4236s] #       ed1f0c0ac900e395a4e703515937ca8d90691ab68b29ff0724310c25b104d23a650a650b
[12/15 13:22:01   4236s] #       ff526dbae3189900318dd1d394a4e06c373933e522cc2432c8649c01797cda6cfc46adb3
[12/15 13:22:01   4236s] #       be32c209110e22f369f566c8d235d25d0ee78b1483e66cd028077dbfde5e745c345cf2bd
[12/15 13:22:01   4236s] #       0cede93f4978cf5400e9a9693746198284a8324e1fb41d617c82819419157c82b9fa0287
[12/15 13:22:01   4236s] #       060ca7
[12/15 13:22:01   4236s] #
[12/15 13:22:01   4236s] #Skip comparing routing design signature in db-snapshot flow
[12/15 13:22:01   4236s] ### Time Record (Data Preparation) is installed.
[12/15 13:22:01   4236s] #RTESIG:78da8d92c14fc23014c63dfb57bc140e3301ecebbaae3da2d1c4842821e89554d79125a3
[12/15 13:22:01   4236s] #       335d77e0bfb7cc03d300a5a7af79bff7bdd72f1d8d3f9e564018ce904ebf29e51b84d715
[12/15 13:22:01   4236s] #       439a5131c58cf37b869b507a7f20b7a3f1db72cd7205a5ae5b03c967d3d41328f656efaa
[12/15 13:22:01   4236s] #       2f284ca9bbda436bbcafecf6ee1717b904a23bdf1048bc7156bbfd04bad6b87f9c4ac55f
[12/15 13:22:01   4236s] #       db130c72c100b399a08703495937da9f21a58cdb6534bd02121887f24c0069bdb6857645
[12/15 13:22:01   4236s] #       78a9b1ddee1c9903b18d35972941c1bbeef24c9501e9370b56ad77a1741a94298f9ac95c
[12/15 13:22:01   4236s] #       4419953220cf2f8b45649ee23c9e980ab1f666c8e41ce97a05878be0479db2a34671d48f
[12/15 13:22:01   4236s] #       f3e5a063d030e47b19db33fca6f89e925f9532a30c414052596fb6c69d614282919419e5
[12/15 13:22:01   4236s] #       e905e6e607aac91961
[12/15 13:22:01   4236s] #
[12/15 13:22:01   4236s] ### Time Record (Data Preparation) is uninstalled.
[12/15 13:22:01   4236s] ### Time Record (Global Routing) is installed.
[12/15 13:22:01   4236s] ### Time Record (Global Routing) is uninstalled.
[12/15 13:22:01   4237s] #Total number of trivial nets (e.g. < 2 pins) = 3634 (skipped).
[12/15 13:22:01   4237s] #Total number of routable nets = 118903.
[12/15 13:22:01   4237s] #Total number of nets in the design = 122537.
[12/15 13:22:01   4237s] #118903 routable nets have routed wires.
[12/15 13:22:01   4237s] #358 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/15 13:22:01   4237s] #No nets have been global routed.
[12/15 13:22:01   4237s] #Using multithreading with 4 threads.
[12/15 13:22:01   4237s] ### Time Record (Data Preparation) is installed.
[12/15 13:22:01   4237s] #Start routing data preparation on Thu Dec 15 13:22:01 2022
[12/15 13:22:01   4237s] #
[12/15 13:22:02   4238s] #Minimum voltage of a net in the design = 0.000.
[12/15 13:22:02   4238s] #Maximum voltage of a net in the design = 1.100.
[12/15 13:22:02   4238s] #Voltage range [0.000 - 1.100] has 122535 nets.
[12/15 13:22:02   4238s] #Voltage range [0.900 - 1.100] has 1 net.
[12/15 13:22:02   4238s] #Voltage range [0.000 - 0.000] has 1 net.
[12/15 13:22:02   4238s] ### Time Record (Cell Pin Access) is installed.
[12/15 13:22:02   4238s] #Initial pin access analysis.
[12/15 13:22:02   4238s] #Detail pin access analysis.
[12/15 13:22:02   4238s] ### Time Record (Cell Pin Access) is uninstalled.
[12/15 13:22:04   4239s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/15 13:22:04   4239s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 13:22:04   4239s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 13:22:04   4239s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 13:22:04   4239s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 13:22:04   4239s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 13:22:04   4239s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 13:22:04   4239s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/15 13:22:04   4239s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/15 13:22:04   4240s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2834.13 (MB), peak = 3076.21 (MB)
[12/15 13:22:04   4240s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/15 13:22:06   4242s] #Regenerating Ggrids automatically.
[12/15 13:22:06   4242s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/15 13:22:06   4242s] #Using automatically generated G-grids.
[12/15 13:22:07   4243s] #Done routing data preparation.
[12/15 13:22:07   4243s] #cpu time = 00:00:06, elapsed time = 00:00:05, memory = 2837.77 (MB), peak = 3076.21 (MB)
[12/15 13:22:07   4244s] #Found 0 nets for post-route si or timing fixing.
[12/15 13:22:07   4244s] #
[12/15 13:22:07   4244s] #Finished routing data preparation on Thu Dec 15 13:22:07 2022
[12/15 13:22:07   4244s] #
[12/15 13:22:07   4244s] #Cpu time = 00:00:07
[12/15 13:22:07   4244s] #Elapsed time = 00:00:06
[12/15 13:22:07   4244s] #Increased memory = 12.26 (MB)
[12/15 13:22:07   4244s] #Total memory = 2837.77 (MB)
[12/15 13:22:07   4244s] #Peak memory = 3076.21 (MB)
[12/15 13:22:07   4244s] #
[12/15 13:22:07   4244s] ### Time Record (Data Preparation) is uninstalled.
[12/15 13:22:07   4244s] ### Time Record (Global Routing) is installed.
[12/15 13:22:07   4244s] #
[12/15 13:22:07   4244s] #Start global routing on Thu Dec 15 13:22:07 2022
[12/15 13:22:07   4244s] #
[12/15 13:22:07   4244s] #
[12/15 13:22:07   4244s] #Start global routing initialization on Thu Dec 15 13:22:07 2022
[12/15 13:22:07   4244s] #
[12/15 13:22:07   4244s] #WARNING (NRGR-22) Design is already detail routed.
[12/15 13:22:07   4244s] ### Time Record (Global Routing) is uninstalled.
[12/15 13:22:07   4244s] ### Time Record (Data Preparation) is installed.
[12/15 13:22:08   4244s] ### Time Record (Data Preparation) is uninstalled.
[12/15 13:22:09   4246s] ### track-assign external-init starts on Thu Dec 15 13:22:09 2022 with memory = 2837.77 (MB), peak = 3076.21 (MB)
[12/15 13:22:09   4246s] ### Time Record (Track Assignment) is installed.
[12/15 13:22:09   4246s] ### Time Record (Track Assignment) is uninstalled.
[12/15 13:22:09   4246s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.44 [4]--
[12/15 13:22:11   4248s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/15 13:22:11   4248s] #Cpu time = 00:00:12
[12/15 13:22:11   4248s] #Elapsed time = 00:00:10
[12/15 13:22:11   4248s] #Increased memory = 12.26 (MB)
[12/15 13:22:11   4248s] #Total memory = 2837.77 (MB)
[12/15 13:22:11   4248s] #Peak memory = 3076.21 (MB)
[12/15 13:22:11   4248s] #Using multithreading with 4 threads.
[12/15 13:22:11   4249s] ### Time Record (Detail Routing) is installed.
[12/15 13:22:12   4250s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/15 13:22:13   4251s] #
[12/15 13:22:13   4251s] #Start Detail Routing..
[12/15 13:22:13   4251s] #start initial detail routing ...
[12/15 13:22:13   4252s] ### Design has 0 dirty nets, has valid drcs
[12/15 13:22:14   4252s] #   Improving pin accessing ...
[12/15 13:22:14   4252s] #    elapsed time = 00:00:01, memory = 2840.37 (MB)
[12/15 13:22:14   4253s] #   Improving pin accessing ...
[12/15 13:22:14   4253s] #    elapsed time = 00:00:01, memory = 2840.37 (MB)
[12/15 13:22:14   4253s] #   Improving pin accessing ...
[12/15 13:22:14   4253s] #    elapsed time = 00:00:01, memory = 2840.37 (MB)
[12/15 13:22:14   4253s] #   Improving pin accessing ...
[12/15 13:22:14   4253s] #    elapsed time = 00:00:01, memory = 2840.37 (MB)
[12/15 13:22:14   4254s] #   Improving pin accessing ...
[12/15 13:22:14   4254s] #    elapsed time = 00:00:01, memory = 2840.37 (MB)
[12/15 13:22:14   4254s] #   Improving pin accessing ...
[12/15 13:22:14   4254s] #    elapsed time = 00:00:01, memory = 2840.37 (MB)
[12/15 13:22:14   4254s] #   Improving pin accessing ...
[12/15 13:22:14   4254s] #    elapsed time = 00:00:01, memory = 2840.37 (MB)
[12/15 13:22:14   4254s] #   Improving pin accessing ...
[12/15 13:22:14   4254s] #    elapsed time = 00:00:02, memory = 2840.37 (MB)
[12/15 13:22:14   4255s] #   Improving pin accessing ...
[12/15 13:22:14   4255s] #    elapsed time = 00:00:02, memory = 2840.37 (MB)
[12/15 13:22:14   4255s] #   Improving pin accessing ...
[12/15 13:22:14   4255s] #    elapsed time = 00:00:02, memory = 2840.37 (MB)
[12/15 13:22:15   4256s] #   number of violations = 0
[12/15 13:22:15   4256s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2840.45 (MB), peak = 3076.21 (MB)
[12/15 13:22:15   4258s] #Complete Detail Routing.
[12/15 13:22:16   4258s] #Total number of nets with non-default rule or having extra spacing = 358
[12/15 13:22:16   4258s] #Total wire length = 3185965 um.
[12/15 13:22:16   4258s] #Total half perimeter of net bounding box = 2452670 um.
[12/15 13:22:16   4258s] #Total wire length on LAYER M1 = 22890 um.
[12/15 13:22:16   4258s] #Total wire length on LAYER M2 = 782342 um.
[12/15 13:22:16   4258s] #Total wire length on LAYER M3 = 1130716 um.
[12/15 13:22:16   4258s] #Total wire length on LAYER M4 = 823625 um.
[12/15 13:22:16   4258s] #Total wire length on LAYER M5 = 398865 um.
[12/15 13:22:16   4258s] #Total wire length on LAYER M6 = 27526 um.
[12/15 13:22:16   4258s] #Total wire length on LAYER M7 = 0 um.
[12/15 13:22:16   4258s] #Total wire length on LAYER M8 = 0 um.
[12/15 13:22:16   4258s] #Total wire length on LAYER M9 = 0 um.
[12/15 13:22:16   4258s] #Total number of vias = 1053282
[12/15 13:22:16   4258s] #Up-Via Summary (total 1053282):
[12/15 13:22:16   4258s] #           
[12/15 13:22:16   4258s] #-----------------------
[12/15 13:22:16   4258s] # M1             461396
[12/15 13:22:16   4258s] # M2             427632
[12/15 13:22:16   4258s] # M3             131316
[12/15 13:22:16   4258s] # M4              31490
[12/15 13:22:16   4258s] # M5               1448
[12/15 13:22:16   4258s] #-----------------------
[12/15 13:22:16   4258s] #               1053282 
[12/15 13:22:16   4258s] #
[12/15 13:22:16   4258s] #Total number of DRC violations = 0
[12/15 13:22:16   4259s] ### Time Record (Detail Routing) is uninstalled.
[12/15 13:22:16   4259s] #Cpu time = 00:00:10
[12/15 13:22:16   4259s] #Elapsed time = 00:00:05
[12/15 13:22:16   4259s] #Increased memory = 2.68 (MB)
[12/15 13:22:16   4259s] #Total memory = 2840.45 (MB)
[12/15 13:22:16   4259s] #Peak memory = 3076.21 (MB)
[12/15 13:22:16   4259s] ### Time Record (Antenna Fixing) is installed.
[12/15 13:22:16   4259s] #
[12/15 13:22:16   4259s] #start routing for process antenna violation fix ...
[12/15 13:22:17   4260s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/15 13:22:20   4272s] #cpu time = 00:00:13, elapsed time = 00:00:04, memory = 2840.08 (MB), peak = 3076.21 (MB)
[12/15 13:22:20   4272s] #
[12/15 13:22:20   4272s] #Total number of nets with non-default rule or having extra spacing = 358
[12/15 13:22:20   4272s] #Total wire length = 3185965 um.
[12/15 13:22:20   4272s] #Total half perimeter of net bounding box = 2452670 um.
[12/15 13:22:20   4272s] #Total wire length on LAYER M1 = 22890 um.
[12/15 13:22:20   4272s] #Total wire length on LAYER M2 = 782342 um.
[12/15 13:22:20   4272s] #Total wire length on LAYER M3 = 1130716 um.
[12/15 13:22:20   4272s] #Total wire length on LAYER M4 = 823625 um.
[12/15 13:22:20   4272s] #Total wire length on LAYER M5 = 398865 um.
[12/15 13:22:20   4272s] #Total wire length on LAYER M6 = 27526 um.
[12/15 13:22:20   4272s] #Total wire length on LAYER M7 = 0 um.
[12/15 13:22:20   4272s] #Total wire length on LAYER M8 = 0 um.
[12/15 13:22:20   4272s] #Total wire length on LAYER M9 = 0 um.
[12/15 13:22:20   4272s] #Total number of vias = 1053282
[12/15 13:22:20   4272s] #Up-Via Summary (total 1053282):
[12/15 13:22:20   4272s] #           
[12/15 13:22:20   4272s] #-----------------------
[12/15 13:22:20   4272s] # M1             461396
[12/15 13:22:20   4272s] # M2             427632
[12/15 13:22:20   4272s] # M3             131316
[12/15 13:22:20   4272s] # M4              31490
[12/15 13:22:20   4272s] # M5               1448
[12/15 13:22:20   4272s] #-----------------------
[12/15 13:22:20   4272s] #               1053282 
[12/15 13:22:20   4272s] #
[12/15 13:22:20   4272s] #Total number of DRC violations = 0
[12/15 13:22:20   4272s] #Total number of process antenna violations = 0
[12/15 13:22:20   4272s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/15 13:22:20   4272s] #
[12/15 13:22:24   4284s] #
[12/15 13:22:24   4284s] #Total number of nets with non-default rule or having extra spacing = 358
[12/15 13:22:24   4284s] #Total wire length = 3185965 um.
[12/15 13:22:24   4284s] #Total half perimeter of net bounding box = 2452670 um.
[12/15 13:22:24   4284s] #Total wire length on LAYER M1 = 22890 um.
[12/15 13:22:24   4284s] #Total wire length on LAYER M2 = 782342 um.
[12/15 13:22:24   4284s] #Total wire length on LAYER M3 = 1130716 um.
[12/15 13:22:24   4284s] #Total wire length on LAYER M4 = 823625 um.
[12/15 13:22:24   4284s] #Total wire length on LAYER M5 = 398865 um.
[12/15 13:22:24   4284s] #Total wire length on LAYER M6 = 27526 um.
[12/15 13:22:24   4284s] #Total wire length on LAYER M7 = 0 um.
[12/15 13:22:24   4284s] #Total wire length on LAYER M8 = 0 um.
[12/15 13:22:24   4284s] #Total wire length on LAYER M9 = 0 um.
[12/15 13:22:24   4284s] #Total number of vias = 1053282
[12/15 13:22:24   4284s] #Up-Via Summary (total 1053282):
[12/15 13:22:24   4284s] #           
[12/15 13:22:24   4284s] #-----------------------
[12/15 13:22:24   4284s] # M1             461396
[12/15 13:22:24   4284s] # M2             427632
[12/15 13:22:24   4284s] # M3             131316
[12/15 13:22:24   4284s] # M4              31490
[12/15 13:22:24   4284s] # M5               1448
[12/15 13:22:24   4284s] #-----------------------
[12/15 13:22:24   4284s] #               1053282 
[12/15 13:22:24   4284s] #
[12/15 13:22:24   4285s] #Total number of DRC violations = 0
[12/15 13:22:24   4285s] #Total number of process antenna violations = 0
[12/15 13:22:24   4285s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/15 13:22:24   4285s] #
[12/15 13:22:24   4285s] ### Time Record (Antenna Fixing) is uninstalled.
[12/15 13:22:24   4285s] #detailRoute Statistics:
[12/15 13:22:24   4285s] #Cpu time = 00:00:36
[12/15 13:22:24   4285s] #Elapsed time = 00:00:13
[12/15 13:22:24   4285s] #Increased memory = 2.01 (MB)
[12/15 13:22:24   4285s] #Total memory = 2839.78 (MB)
[12/15 13:22:24   4285s] #Peak memory = 3076.21 (MB)
[12/15 13:22:24   4285s] #Skip updating routing design signature in db-snapshot flow
[12/15 13:22:24   4285s] ### global_detail_route design signature (84): route=509111770 flt_obj=0 vio=1905142130 shield_wire=1
[12/15 13:22:24   4285s] ### Time Record (DB Export) is installed.
[12/15 13:22:24   4286s] ### export design design signature (85): route=509111770 fixed_route=1434952879 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1575377002 dirty_area=0 del_dirty_area=0 cell=993392947 placement=1585287171 pin_access=1628605930 inst_pattern=1
[12/15 13:22:27   4290s] ### Time Record (DB Export) is uninstalled.
[12/15 13:22:27   4290s] ### Time Record (Post Callback) is installed.
[12/15 13:22:27   4290s] ### Time Record (Post Callback) is uninstalled.
[12/15 13:22:27   4290s] #
[12/15 13:22:27   4290s] #globalDetailRoute statistics:
[12/15 13:22:27   4290s] #Cpu time = 00:01:00
[12/15 13:22:27   4290s] #Elapsed time = 00:00:29
[12/15 13:22:27   4290s] #Increased memory = -42.77 (MB)
[12/15 13:22:27   4290s] #Total memory = 2826.24 (MB)
[12/15 13:22:27   4290s] #Peak memory = 3076.21 (MB)
[12/15 13:22:27   4290s] #Number of warnings = 3
[12/15 13:22:27   4290s] #Total number of warnings = 15
[12/15 13:22:27   4290s] #Number of fails = 0
[12/15 13:22:27   4290s] #Total number of fails = 0
[12/15 13:22:27   4290s] #Complete globalDetailRoute on Thu Dec 15 13:22:27 2022
[12/15 13:22:27   4290s] #
[12/15 13:22:27   4290s] ### import design signature (86): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1628605930 inst_pattern=1
[12/15 13:22:27   4290s] ### Time Record (globalDetailRoute) is uninstalled.
[12/15 13:22:27   4290s] ### 
[12/15 13:22:27   4290s] ###   Scalability Statistics
[12/15 13:22:27   4290s] ### 
[12/15 13:22:27   4290s] ### --------------------------------+----------------+----------------+----------------+
[12/15 13:22:27   4290s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/15 13:22:27   4290s] ### --------------------------------+----------------+----------------+----------------+
[12/15 13:22:27   4290s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/15 13:22:27   4290s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/15 13:22:27   4290s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/15 13:22:27   4290s] ###   DB Import                     |        00:00:06|        00:00:03|             2.1|
[12/15 13:22:27   4290s] ###   DB Export                     |        00:00:05|        00:00:02|             1.9|
[12/15 13:22:27   4290s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/15 13:22:27   4290s] ###   Data Preparation              |        00:00:07|        00:00:06|             1.2|
[12/15 13:22:27   4290s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/15 13:22:27   4290s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/15 13:22:27   4290s] ###   Detail Routing                |        00:00:10|        00:00:04|             2.2|
[12/15 13:22:27   4290s] ###   Antenna Fixing                |        00:00:26|        00:00:08|             3.3|
[12/15 13:22:27   4290s] ###   Entire Command                |        00:01:01|        00:00:29|             2.1|
[12/15 13:22:27   4290s] ### --------------------------------+----------------+----------------+----------------+
[12/15 13:22:27   4290s] ### 
[12/15 13:22:27   4290s] *** EcoRoute #1 [finish] : cpu/real = 0:01:00.7/0:00:29.4 (2.1), totSession cpu/real = 1:11:30.8/0:41:53.2 (1.7), mem = 3597.4M
[12/15 13:22:27   4290s] 
[12/15 13:22:27   4290s] =============================================================================================
[12/15 13:22:27   4290s]  Step TAT Report for EcoRoute #1                                                21.10-p004_1
[12/15 13:22:27   4290s] =============================================================================================
[12/15 13:22:27   4290s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 13:22:27   4290s] ---------------------------------------------------------------------------------------------
[12/15 13:22:27   4290s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:22:27   4290s] [ DetailRoute            ]      1   0:00:04.4  (  15.1 % )     0:00:04.4 /  0:00:09.7    2.2
[12/15 13:22:27   4290s] [ MISC                   ]          0:00:25.0  (  84.9 % )     0:00:25.0 /  0:00:51.0    2.0
[12/15 13:22:27   4290s] ---------------------------------------------------------------------------------------------
[12/15 13:22:27   4290s]  EcoRoute #1 TOTAL                  0:00:29.4  ( 100.0 % )     0:00:29.4 /  0:01:00.7    2.1
[12/15 13:22:27   4290s] ---------------------------------------------------------------------------------------------
[12/15 13:22:27   4290s] 
[12/15 13:22:27   4290s] **optDesign ... cpu = 0:05:19, real = 0:03:21, mem = 2823.6M, totSessionCpu=1:11:31 **
[12/15 13:22:27   4290s] -routeWithEco false                       # bool, default=false
[12/15 13:22:27   4290s] -routeSelectedNetOnly false               # bool, default=false
[12/15 13:22:27   4290s] -routeWithTimingDriven false              # bool, default=false
[12/15 13:22:27   4290s] -routeWithSiDriven false                  # bool, default=false
[12/15 13:22:27   4290s] New Signature Flow (restoreNanoRouteOptions) ....
[12/15 13:22:27   4290s] Extraction called for design 'toplevel_498' of instances=206256 and nets=122537 using extraction engine 'postRoute' at effort level 'low' .
[12/15 13:22:27   4290s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/15 13:22:27   4290s] Type 'man IMPEXT-3530' for more detail.
[12/15 13:22:27   4290s] PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
[12/15 13:22:27   4290s] RC Extraction called in multi-corner(1) mode.
[12/15 13:22:27   4290s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/15 13:22:27   4290s] Type 'man IMPEXT-6197' for more detail.
[12/15 13:22:27   4291s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/15 13:22:27   4291s] * Layer Id             : 1 - M1
[12/15 13:22:27   4291s]       Thickness        : 0.18
[12/15 13:22:27   4291s]       Min Width        : 0.09
[12/15 13:22:27   4291s]       Layer Dielectric : 4.1
[12/15 13:22:27   4291s] * Layer Id             : 2 - M2
[12/15 13:22:27   4291s]       Thickness        : 0.22
[12/15 13:22:27   4291s]       Min Width        : 0.1
[12/15 13:22:27   4291s]       Layer Dielectric : 4.1
[12/15 13:22:27   4291s] * Layer Id             : 3 - M3
[12/15 13:22:27   4291s]       Thickness        : 0.22
[12/15 13:22:27   4291s]       Min Width        : 0.1
[12/15 13:22:27   4291s]       Layer Dielectric : 4.1
[12/15 13:22:27   4291s] * Layer Id             : 4 - M4
[12/15 13:22:27   4291s]       Thickness        : 0.22
[12/15 13:22:27   4291s]       Min Width        : 0.1
[12/15 13:22:27   4291s]       Layer Dielectric : 4.1
[12/15 13:22:27   4291s] * Layer Id             : 5 - M5
[12/15 13:22:27   4291s]       Thickness        : 0.22
[12/15 13:22:27   4291s]       Min Width        : 0.1
[12/15 13:22:27   4291s]       Layer Dielectric : 4.1
[12/15 13:22:27   4291s] * Layer Id             : 6 - M6
[12/15 13:22:27   4291s]       Thickness        : 0.22
[12/15 13:22:27   4291s]       Min Width        : 0.1
[12/15 13:22:27   4291s]       Layer Dielectric : 4.1
[12/15 13:22:27   4291s] * Layer Id             : 7 - M7
[12/15 13:22:27   4291s]       Thickness        : 0.22
[12/15 13:22:27   4291s]       Min Width        : 0.1
[12/15 13:22:27   4291s]       Layer Dielectric : 4.1
[12/15 13:22:27   4291s] * Layer Id             : 8 - M8
[12/15 13:22:27   4291s]       Thickness        : 0.9
[12/15 13:22:27   4291s]       Min Width        : 0.4
[12/15 13:22:27   4291s]       Layer Dielectric : 4.1
[12/15 13:22:27   4291s] * Layer Id             : 9 - M9
[12/15 13:22:27   4291s]       Thickness        : 0.9
[12/15 13:22:27   4291s]       Min Width        : 0.4
[12/15 13:22:27   4291s]       Layer Dielectric : 4.1
[12/15 13:22:27   4291s] extractDetailRC Option : -outfile /tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d -maxResLength 200  -basic
[12/15 13:22:27   4291s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/15 13:22:27   4291s]       RC Corner Indexes            0   
[12/15 13:22:27   4291s] Capacitance Scaling Factor   : 1.00000 
[12/15 13:22:27   4291s] Coupling Cap. Scaling Factor : 1.00000 
[12/15 13:22:27   4291s] Resistance Scaling Factor    : 1.00000 
[12/15 13:22:27   4291s] Clock Cap. Scaling Factor    : 1.00000 
[12/15 13:22:27   4291s] Clock Res. Scaling Factor    : 1.00000 
[12/15 13:22:27   4291s] Shrink Factor                : 1.00000
[12/15 13:22:30   4294s] LayerId::1 widthSet size::1
[12/15 13:22:30   4294s] LayerId::2 widthSet size::1
[12/15 13:22:30   4294s] LayerId::3 widthSet size::1
[12/15 13:22:30   4294s] LayerId::4 widthSet size::1
[12/15 13:22:30   4294s] LayerId::5 widthSet size::1
[12/15 13:22:30   4294s] LayerId::6 widthSet size::1
[12/15 13:22:30   4294s] LayerId::7 widthSet size::1
[12/15 13:22:30   4294s] LayerId::8 widthSet size::1
[12/15 13:22:30   4294s] LayerId::9 widthSet size::1
[12/15 13:22:30   4294s] eee: pegSigSF::1.070000
[12/15 13:22:30   4294s] Initializing multi-corner resistance tables ...
[12/15 13:22:30   4294s] eee: l::1 avDens::0.111070 usedTrk::21058.917257 availTrk::189600.000000 sigTrk::21058.917257
[12/15 13:22:30   4294s] eee: l::2 avDens::0.207863 usedTrk::39099.015236 availTrk::188100.000000 sigTrk::39099.015236
[12/15 13:22:30   4294s] eee: l::3 avDens::0.297088 usedTrk::56535.805725 availTrk::190300.000000 sigTrk::56535.805725
[12/15 13:22:30   4294s] eee: l::4 avDens::0.220220 usedTrk::41181.227253 availTrk::187000.000000 sigTrk::41181.227253
[12/15 13:22:30   4294s] eee: l::5 avDens::0.113852 usedTrk::19969.670016 availTrk::175400.000000 sigTrk::19969.670016
[12/15 13:22:30   4294s] eee: l::6 avDens::0.043280 usedTrk::1376.290001 availTrk::31800.000000 sigTrk::1376.290001
[12/15 13:22:30   4294s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:22:30   4294s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:22:30   4294s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:22:31   4294s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296410 ; uaWl: 1.000000 ; uaWlH: 0.388344 ; aWlH: 0.000000 ; Pmax: 0.866600 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/15 13:22:32   4296s] Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3597.4M)
[12/15 13:22:33   4296s] Creating parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d' for storing RC.
[12/15 13:22:35   4298s] Extracted 10.0001% (CPU Time= 0:00:05.1  MEM= 3644.9M)
[12/15 13:22:36   4300s] Extracted 20.0001% (CPU Time= 0:00:06.7  MEM= 3648.9M)
[12/15 13:22:41   4304s] Extracted 30.0001% (CPU Time= 0:00:10.8  MEM= 3648.9M)
[12/15 13:22:42   4306s] Extracted 40.0002% (CPU Time= 0:00:12.5  MEM= 3648.9M)
[12/15 13:22:44   4308s] Extracted 50.0002% (CPU Time= 0:00:14.5  MEM= 3648.9M)
[12/15 13:22:46   4309s] Extracted 60.0001% (CPU Time= 0:00:16.3  MEM= 3648.9M)
[12/15 13:22:48   4311s] Extracted 70.0001% (CPU Time= 0:00:18.3  MEM= 3648.9M)
[12/15 13:22:53   4317s] Extracted 80.0001% (CPU Time= 0:00:23.3  MEM= 3648.9M)
[12/15 13:22:56   4319s] Extracted 90.0002% (CPU Time= 0:00:26.3  MEM= 3648.9M)
[12/15 13:22:59   4323s] Extracted 100% (CPU Time= 0:00:29.4  MEM= 3648.9M)
[12/15 13:23:01   4324s] Number of Extracted Resistors     : 2438666
[12/15 13:23:01   4324s] Number of Extracted Ground Cap.   : 2365909
[12/15 13:23:01   4324s] Number of Extracted Coupling Cap. : 5312504
[12/15 13:23:01   4324s] Opening parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d' for reading (mem: 3624.934M)
[12/15 13:23:01   4324s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/15 13:23:01   4325s] Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3624.9M)
[12/15 13:23:01   4325s] Creating parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb_Filter.rcdb.d' for storing RC.
[12/15 13:23:02   4326s] Closing parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d': 118903 access done (mem: 3632.934M)
[12/15 13:23:03   4326s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3632.934M)
[12/15 13:23:03   4326s] Opening parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d' for reading (mem: 3632.934M)
[12/15 13:23:03   4326s] processing rcdb (/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d) for hinst (top) of cell (toplevel_498);
[12/15 13:23:04   4328s] Closing parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d': 0 access done (mem: 3632.934M)
[12/15 13:23:04   4328s] Lumped Parasitic Loading Completed (total cpu=0:00:01.9, real=0:00:01.0, current mem=3632.934M)
[12/15 13:23:04   4328s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:37.8  Real Time: 0:00:37.0  MEM: 3632.934M)
[12/15 13:23:04   4329s] **optDesign ... cpu = 0:05:58, real = 0:03:58, mem = 2644.9M, totSessionCpu=1:12:09 **
[12/15 13:23:05   4329s] Starting delay calculation for Setup views
[12/15 13:23:05   4329s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/15 13:23:05   4329s] Starting SI iteration 1 using Infinite Timing Windows
[12/15 13:23:05   4330s] #################################################################################
[12/15 13:23:05   4330s] # Design Stage: PostRoute
[12/15 13:23:05   4330s] # Design Name: toplevel_498
[12/15 13:23:05   4330s] # Design Mode: 90nm
[12/15 13:23:05   4330s] # Analysis Mode: MMMC OCV 
[12/15 13:23:05   4330s] # Parasitics Mode: SPEF/RCDB 
[12/15 13:23:05   4330s] # Signoff Settings: SI On 
[12/15 13:23:05   4330s] #################################################################################
[12/15 13:23:07   4334s] Topological Sorting (REAL = 0:00:01.0, MEM = 3515.3M, InitMEM = 3501.3M)
[12/15 13:23:07   4336s] Setting infinite Tws ...
[12/15 13:23:07   4336s] First Iteration Infinite Tw... 
[12/15 13:23:07   4336s] Calculate early delays in OCV mode...
[12/15 13:23:07   4336s] Calculate late delays in OCV mode...
[12/15 13:23:07   4336s] Start delay calculation (fullDC) (4 T). (MEM=3515.28)
[12/15 13:23:08   4336s] LayerId::1 widthSet size::1
[12/15 13:23:08   4336s] LayerId::2 widthSet size::1
[12/15 13:23:08   4336s] LayerId::3 widthSet size::1
[12/15 13:23:08   4336s] LayerId::4 widthSet size::1
[12/15 13:23:08   4336s] LayerId::5 widthSet size::1
[12/15 13:23:08   4336s] LayerId::6 widthSet size::1
[12/15 13:23:08   4336s] LayerId::7 widthSet size::1
[12/15 13:23:08   4336s] LayerId::8 widthSet size::1
[12/15 13:23:08   4336s] LayerId::9 widthSet size::1
[12/15 13:23:08   4336s] eee: pegSigSF::1.070000
[12/15 13:23:08   4336s] Initializing multi-corner resistance tables ...
[12/15 13:23:08   4336s] eee: l::1 avDens::0.111070 usedTrk::21058.917257 availTrk::189600.000000 sigTrk::21058.917257
[12/15 13:23:08   4336s] eee: l::2 avDens::0.207863 usedTrk::39099.015236 availTrk::188100.000000 sigTrk::39099.015236
[12/15 13:23:08   4336s] eee: l::3 avDens::0.297088 usedTrk::56535.805725 availTrk::190300.000000 sigTrk::56535.805725
[12/15 13:23:08   4336s] eee: l::4 avDens::0.220220 usedTrk::41181.227253 availTrk::187000.000000 sigTrk::41181.227253
[12/15 13:23:08   4336s] eee: l::5 avDens::0.113852 usedTrk::19969.670016 availTrk::175400.000000 sigTrk::19969.670016
[12/15 13:23:08   4336s] eee: l::6 avDens::0.043280 usedTrk::1376.290001 availTrk::31800.000000 sigTrk::1376.290001
[12/15 13:23:08   4336s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:23:08   4336s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:23:08   4336s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:23:08   4336s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296410 ; uaWl: 1.000000 ; uaWlH: 0.388344 ; aWlH: 0.000000 ; Pmax: 0.866600 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/15 13:23:09   4338s] End AAE Lib Interpolated Model. (MEM=3527.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:23:10   4338s] Opening parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d' for reading (mem: 3527.895M)
[12/15 13:23:10   4338s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3527.9M)
[12/15 13:23:10   4338s] AAE_INFO: 4 threads acquired from CTE.
[12/15 13:23:20   4376s] Total number of fetched objects 118974
[12/15 13:23:20   4376s] AAE_INFO-618: Total number of nets in the design is 122537,  97.1 percent of the nets selected for SI analysis
[12/15 13:23:21   4377s] End Timing Check Calculation. (CPU Time=0:00:01.2, Real Time=0:00:01.0)
[12/15 13:23:21   4377s] End delay calculation. (MEM=3689.75 CPU=0:00:36.9 REAL=0:00:11.0)
[12/15 13:23:21   4377s] End delay calculation (fullDC). (MEM=3689.75 CPU=0:00:41.3 REAL=0:00:14.0)
[12/15 13:23:21   4377s] *** CDM Built up (cpu=0:00:47.5  real=0:00:16.0  mem= 3689.7M) ***
[12/15 13:23:25   4386s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3720.7M)
[12/15 13:23:25   4386s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/15 13:23:25   4387s] Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:00.0, MEM = 3689.7M)
[12/15 13:23:25   4387s] Starting SI iteration 2
[12/15 13:23:25   4388s] Calculate early delays in OCV mode...
[12/15 13:23:25   4388s] Calculate late delays in OCV mode...
[12/15 13:23:25   4388s] Start delay calculation (fullDC) (4 T). (MEM=3570.89)
[12/15 13:23:26   4388s] End AAE Lib Interpolated Model. (MEM=3570.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:23:27   4391s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
[12/15 13:23:27   4391s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 118974. 
[12/15 13:23:27   4391s] Total number of fetched objects 118974
[12/15 13:23:27   4391s] AAE_INFO-618: Total number of nets in the design is 122537,  0.5 percent of the nets selected for SI analysis
[12/15 13:23:27   4391s] End delay calculation. (MEM=3745.66 CPU=0:00:01.9 REAL=0:00:01.0)
[12/15 13:23:27   4391s] End delay calculation (fullDC). (MEM=3745.66 CPU=0:00:02.4 REAL=0:00:02.0)
[12/15 13:23:27   4391s] *** CDM Built up (cpu=0:00:02.5  real=0:00:02.0  mem= 3745.7M) ***
[12/15 13:23:32   4402s] *** Done Building Timing Graph (cpu=0:01:13 real=0:00:28.0 totSessionCpu=1:13:23 mem=3774.7M)
[12/15 13:23:32   4403s] End AAE Lib Interpolated Model. (MEM=3774.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:23:33   4403s] All LLGs are deleted
[12/15 13:23:33   4403s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3774.7M, EPOCH TIME: 1671132213.251567
[12/15 13:23:33   4403s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3774.7M, EPOCH TIME: 1671132213.252405
[12/15 13:23:33   4403s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3774.7M, EPOCH TIME: 1671132213.324618
[12/15 13:23:33   4403s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3774.7M, EPOCH TIME: 1671132213.331863
[12/15 13:23:33   4403s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3774.7M, EPOCH TIME: 1671132213.342029
[12/15 13:23:33   4403s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.006, MEM:3775.7M, EPOCH TIME: 1671132213.348446
[12/15 13:23:33   4403s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.075, REAL:0.060, MEM:3775.7M, EPOCH TIME: 1671132213.391455
[12/15 13:23:33   4403s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.154, REAL:0.139, MEM:3775.7M, EPOCH TIME: 1671132213.463743
[12/15 13:23:35   4407s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.346  |  1.346  | 33.031  | 28.977  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.039%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:07:16, real = 0:04:29, mem = 2871.6M, totSessionCpu=1:13:28 **
[12/15 13:23:35   4407s] Executing marking Critical Nets1
[12/15 13:23:35   4407s] **INFO: flowCheckPoint #5 OptimizationRecovery
[12/15 13:23:35   4407s] *** Timing Is met
[12/15 13:23:35   4407s] *** Check timing (0:00:00.1)
[12/15 13:23:35   4407s] Running postRoute recovery in postEcoRoute mode
[12/15 13:23:35   4407s] **optDesign ... cpu = 0:07:16, real = 0:04:29, mem = 2871.6M, totSessionCpu=1:13:28 **
[12/15 13:23:38   4411s]   Timing/DRV Snapshot: (TGT)
[12/15 13:23:38   4411s]      Weighted WNS: 0.000
[12/15 13:23:38   4411s]       All  PG WNS: 0.000
[12/15 13:23:38   4411s]       High PG WNS: 0.000
[12/15 13:23:38   4411s]       All  PG TNS: 0.000
[12/15 13:23:38   4411s]       High PG TNS: 0.000
[12/15 13:23:38   4411s]       Low  PG TNS: 0.000
[12/15 13:23:38   4411s]          Tran DRV: 0 (0)
[12/15 13:23:38   4411s]           Cap DRV: 0 (0)
[12/15 13:23:38   4411s]        Fanout DRV: 0 (1)
[12/15 13:23:38   4411s]            Glitch: 0 (0)
[12/15 13:23:38   4411s]    Category Slack: { [L, 1.346] [H, 1.346] [H, 1.346] }
[12/15 13:23:38   4411s] 
[12/15 13:23:38   4411s] Checking setup slack degradation ...
[12/15 13:23:38   4411s] 
[12/15 13:23:38   4411s] Recovery Manager:
[12/15 13:23:38   4411s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[12/15 13:23:38   4411s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000 }, TGT: { 0.000, 0.000 }, Threshold: 0.075) - Skip
[12/15 13:23:38   4411s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[12/15 13:23:38   4411s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[12/15 13:23:38   4411s] 
[12/15 13:23:38   4411s] Checking DRV degradation...
[12/15 13:23:38   4411s] 
[12/15 13:23:38   4411s] Recovery Manager:
[12/15 13:23:38   4411s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/15 13:23:38   4411s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/15 13:23:38   4411s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/15 13:23:38   4411s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[12/15 13:23:38   4411s] 
[12/15 13:23:38   4411s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/15 13:23:38   4411s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:03, real=0:00:03, mem=3599.54M, totSessionCpu=1:13:31).
[12/15 13:23:38   4411s] **optDesign ... cpu = 0:07:20, real = 0:04:32, mem = 2872.7M, totSessionCpu=1:13:31 **
[12/15 13:23:38   4411s] 
[12/15 13:23:38   4411s] Latch borrow mode reset to max_borrow
[12/15 13:23:41   4419s] **INFO: flowCheckPoint #6 FinalSummary
[12/15 13:23:41   4419s] Reported timing to dir ./timingReports
[12/15 13:23:41   4419s] **optDesign ... cpu = 0:07:28, real = 0:04:35, mem = 2880.8M, totSessionCpu=1:13:40 **
[12/15 13:23:41   4419s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3600.0M, EPOCH TIME: 1671132221.466587
[12/15 13:23:41   4419s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.114, REAL:0.115, MEM:3600.0M, EPOCH TIME: 1671132221.581311
[12/15 13:23:53   4432s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.346  |  1.346  | 33.031  | 28.977  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.039%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:07:41, real = 0:04:47, mem = 2873.7M, totSessionCpu=1:13:52 **
[12/15 13:23:53   4432s]  ReSet Options after AAE Based Opt flow 
[12/15 13:23:53   4432s] 
[12/15 13:23:53   4432s] TimeStamp Deleting Cell Server Begin ...
[12/15 13:23:53   4432s] Deleting Lib Analyzer.
[12/15 13:23:53   4432s] 
[12/15 13:23:53   4432s] TimeStamp Deleting Cell Server End ...
[12/15 13:23:53   4432s] Opt: RC extraction mode changed to 'detail'
[12/15 13:23:53   4432s] *** Finished optDesign ***
[12/15 13:23:53   4432s] 
[12/15 13:23:53   4432s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:07:44 real=  0:04:47)
[12/15 13:23:53   4432s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/15 13:23:53   4432s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=  0:01:24 real=  0:01:24)
[12/15 13:23:53   4432s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:02:20 real=  0:01:06)
[12/15 13:23:53   4432s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/15 13:23:53   4432s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:17.7 real=0:00:13.8)
[12/15 13:23:53   4432s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:19.5 real=0:00:15.5)
[12/15 13:23:53   4432s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:06.2 real=0:00:04.4)
[12/15 13:23:53   4432s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:09.7 real=0:00:07.3)
[12/15 13:23:53   4432s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:01:05 real=0:00:33.1)
[12/15 13:23:53   4432s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:01:18 real=0:00:30.7)
[12/15 13:23:53   4432s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[12/15 13:23:53   4432s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:11.9 real=0:00:05.4)
[12/15 13:23:53   4432s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/15 13:23:53   4432s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/15 13:23:53   4432s] Info: pop threads available for lower-level modules during optimization.
[12/15 13:23:53   4432s] Info: Destroy the CCOpt slew target map.
[12/15 13:23:53   4432s] clean pInstBBox. size 0
[12/15 13:23:53   4432s] All LLGs are deleted
[12/15 13:23:53   4432s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3601.4M, EPOCH TIME: 1671132233.984327
[12/15 13:23:53   4432s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3601.4M, EPOCH TIME: 1671132233.987740
[12/15 13:23:53   4432s] *** optDesign #5 [finish] : cpu/real = 0:07:37.1/0:04:43.0 (1.6), totSession cpu/real = 1:13:52.9/0:43:19.7 (1.7), mem = 3601.4M
[12/15 13:23:53   4432s] 
[12/15 13:23:53   4432s] =============================================================================================
[12/15 13:23:53   4432s]  Final TAT Report for optDesign #5                                              21.10-p004_1
[12/15 13:23:53   4432s] =============================================================================================
[12/15 13:23:53   4432s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 13:23:53   4432s] ---------------------------------------------------------------------------------------------
[12/15 13:23:53   4432s] [ InitOpt                ]      1   0:00:07.1  (   2.5 % )     0:00:09.2 /  0:00:11.5    1.3
[12/15 13:23:53   4432s] [ DrvOpt                 ]      1   0:00:11.5  (   4.1 % )     0:00:11.5 /  0:00:13.1    1.1
[12/15 13:23:53   4432s] [ ViewPruning            ]     10   0:00:00.7  (   0.2 % )     0:00:00.7 /  0:00:01.4    2.0
[12/15 13:23:53   4432s] [ LayerAssignment        ]      2   0:00:02.7  (   1.0 % )     0:00:02.8 /  0:00:02.7    1.0
[12/15 13:23:53   4432s] [ BuildHoldData          ]      1   0:00:10.9  (   3.9 % )     0:01:01.8 /  0:02:08.0    2.1
[12/15 13:23:53   4432s] [ OptSummaryReport       ]      5   0:00:01.6  (   0.6 % )     0:00:21.5 /  0:00:28.1    1.3
[12/15 13:23:53   4432s] [ DrvReport              ]      9   0:00:17.7  (   6.2 % )     0:00:17.7 /  0:00:24.7    1.4
[12/15 13:23:53   4432s] [ SlackTraversorInit     ]      2   0:00:01.7  (   0.6 % )     0:00:01.7 /  0:00:01.7    1.0
[12/15 13:23:53   4432s] [ CheckPlace             ]      1   0:00:02.0  (   0.7 % )     0:00:02.0 /  0:00:03.6    1.8
[12/15 13:23:53   4432s] [ RefinePlace            ]      1   0:00:02.4  (   0.8 % )     0:00:02.4 /  0:00:03.4    1.4
[12/15 13:23:53   4432s] [ AddFiller              ]      1   0:00:03.4  (   1.2 % )     0:00:03.4 /  0:00:04.0    1.2
[12/15 13:23:53   4432s] [ ClockDrv               ]      1   0:00:11.6  (   4.1 % )     0:00:11.6 /  0:00:13.3    1.1
[12/15 13:23:53   4432s] [ EcoRoute               ]      1   0:00:29.4  (  10.4 % )     0:00:29.4 /  0:01:00.7    2.1
[12/15 13:23:53   4432s] [ ExtractRC              ]      2   0:01:22.1  (  29.0 % )     0:01:22.1 /  0:01:22.5    1.0
[12/15 13:23:53   4432s] [ TimingUpdate           ]     13   0:00:18.1  (   6.4 % )     0:01:22.2 /  0:03:16.5    2.4
[12/15 13:23:53   4432s] [ FullDelayCalc          ]      3   0:01:03.9  (  22.6 % )     0:01:04.1 /  0:02:29.2    2.3
[12/15 13:23:53   4432s] [ TimingReport           ]      5   0:00:02.7  (   0.9 % )     0:00:02.7 /  0:00:05.9    2.2
[12/15 13:23:53   4432s] [ GenerateReports        ]      1   0:00:05.7  (   2.0 % )     0:00:05.7 /  0:00:05.6    1.0
[12/15 13:23:53   4432s] [ MISC                   ]          0:00:07.7  (   2.7 % )     0:00:07.7 /  0:00:09.2    1.2
[12/15 13:23:53   4432s] ---------------------------------------------------------------------------------------------
[12/15 13:23:53   4432s]  optDesign #5 TOTAL                 0:04:43.0  ( 100.0 % )     0:04:43.0 /  0:07:37.1    1.6
[12/15 13:23:53   4432s] ---------------------------------------------------------------------------------------------
[12/15 13:23:53   4432s] 
[12/15 13:23:53   4432s] <CMD> optDesign -postRoute -drv
[12/15 13:23:54   4432s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2849.2M, totSessionCpu=1:13:53 **
[12/15 13:23:54   4432s] **INFO: User settings:
[12/15 13:23:54   4432s] setNanoRouteMode -drouteStartIteration                          0
[12/15 13:23:54   4432s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/15 13:23:54   4432s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/15 13:23:54   4432s] setNanoRouteMode -grouteExpTdStdDelay                           15.6
[12/15 13:23:54   4432s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[12/15 13:23:54   4432s] setNanoRouteMode -routeFillerInstPrefix                         FILL
[12/15 13:23:54   4432s] setNanoRouteMode -routeInsertAntennaDiode                       false
[12/15 13:23:54   4432s] setNanoRouteMode -routeReInsertFillerCellList                   {FILL128A10TR FILL64A10TR FILL32A10TR FILL16A10TR FILLCAP8A10TR FILL4A10TR FILL2A10TR FILL1A10TR}
[12/15 13:23:54   4432s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[12/15 13:23:54   4432s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/15 13:23:54   4432s] setNanoRouteMode -routeTopRoutingLayer                          6
[12/15 13:23:54   4432s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[12/15 13:23:54   4432s] setDesignMode -topRoutingLayer                                  M6
[12/15 13:23:54   4432s] setExtractRCMode -basic                                         true
[12/15 13:23:54   4432s] setExtractRCMode -coupled                                       true
[12/15 13:23:54   4432s] setExtractRCMode -engine                                        postRoute
[12/15 13:23:54   4432s] setExtractRCMode -extended                                      false
[12/15 13:23:54   4432s] setExtractRCMode -noCleanRCDB                                   true
[12/15 13:23:54   4432s] setExtractRCMode -nrNetInMemory                                 100000
[12/15 13:23:54   4432s] setUsefulSkewMode -ecoRoute                                     false
[12/15 13:23:54   4432s] setDelayCalMode -enable_high_fanout                             true
[12/15 13:23:54   4432s] setDelayCalMode -engine                                         aae
[12/15 13:23:54   4432s] setDelayCalMode -ignoreNetLoad                                  false
[12/15 13:23:54   4432s] setDelayCalMode -SIAware                                        true
[12/15 13:23:54   4432s] setDelayCalMode -socv_accuracy_mode                             low
[12/15 13:23:54   4432s] setOptMode -activeSetupViews                                    { slowView }
[12/15 13:23:54   4432s] setOptMode -allEndPoints                                        true
[12/15 13:23:54   4432s] setOptMode -autoSetupViews                                      { slowView}
[12/15 13:23:54   4432s] setOptMode -autoTDGRSetupViews                                  { slowView}
[12/15 13:23:54   4432s] setOptMode -deleteInst                                          true
[12/15 13:23:54   4432s] setOptMode -drcMargin                                           0
[12/15 13:23:54   4432s] setOptMode -effort                                              high
[12/15 13:23:54   4432s] setOptMode -fixDrc                                              true
[12/15 13:23:54   4432s] setOptMode -fixFanoutLoad                                       true
[12/15 13:23:54   4432s] setOptMode -fixHoldAllowSetupTnsDegrade                         false
[12/15 13:23:54   4432s] setOptMode -leakagePowerEffort                                  none
[12/15 13:23:54   4432s] setOptMode -preserveAllSequential                               false
[12/15 13:23:54   4432s] setOptMode -preserveAssertions                                  false
[12/15 13:23:54   4432s] setOptMode -setupTargetSlack                                    0
[12/15 13:23:54   4432s] setSIMode -separate_delta_delay_on_data                         true
[12/15 13:23:54   4432s] setSIMode -si_reselection                                       slack
[12/15 13:23:54   4432s] setPlaceMode -place_design_floorplan_mode                       true
[12/15 13:23:54   4432s] setPlaceMode -place_global_clock_gate_aware                     false
[12/15 13:23:54   4432s] setPlaceMode -place_global_cong_effort                          high
[12/15 13:23:54   4432s] setPlaceMode -place_global_place_io_pins                        false
[12/15 13:23:54   4432s] setPlaceMode -timingDriven                                      true
[12/15 13:23:54   4432s] setAnalysisMode -analysisType                                   onChipVariation
[12/15 13:23:54   4432s] setAnalysisMode -checkType                                      setup
[12/15 13:23:54   4432s] setAnalysisMode -clkSrcPath                                     true
[12/15 13:23:54   4432s] setAnalysisMode -clockPropagation                               sdcControl
[12/15 13:23:54   4432s] setAnalysisMode -cppr                                           both
[12/15 13:23:54   4432s] 
[12/15 13:23:54   4432s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/15 13:23:56   4434s] 
[12/15 13:23:56   4434s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 13:23:56   4434s] Summary for sequential cells identification: 
[12/15 13:23:56   4434s]   Identified SBFF number: 148
[12/15 13:23:56   4434s]   Identified MBFF number: 0
[12/15 13:23:56   4434s]   Identified SB Latch number: 0
[12/15 13:23:56   4434s]   Identified MB Latch number: 0
[12/15 13:23:56   4434s]   Not identified SBFF number: 0
[12/15 13:23:56   4434s]   Not identified MBFF number: 0
[12/15 13:23:56   4434s]   Not identified SB Latch number: 0
[12/15 13:23:56   4434s]   Not identified MB Latch number: 0
[12/15 13:23:56   4434s]   Number of sequential cells which are not FFs: 106
[12/15 13:23:56   4434s]  Visiting view : slowView
[12/15 13:23:56   4434s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 13:23:56   4434s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 13:23:56   4434s]  Visiting view : fastView
[12/15 13:23:56   4434s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 13:23:56   4434s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 13:23:56   4434s] TLC MultiMap info (StdDelay):
[12/15 13:23:56   4434s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 13:23:56   4434s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 13:23:56   4434s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 13:23:56   4434s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 13:23:56   4434s]  Setting StdDelay to: 15.6ps
[12/15 13:23:56   4434s] 
[12/15 13:23:56   4434s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 13:23:56   4435s] info: unfix 1 clock instance placement location
[12/15 13:23:56   4435s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/15 13:23:56   4435s] Need call spDPlaceInit before registerPrioInstLoc.
[12/15 13:23:56   4435s] [EEQ-INFO] #EEQ #Cell
[12/15 13:23:56   4435s] [EEQ-INFO] 1    868
[12/15 13:23:56   4435s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/15 13:23:56   4435s] *** optDesign #6 [begin] : totSession cpu/real = 1:13:55.0/0:43:21.9 (1.7), mem = 3597.4M
[12/15 13:23:56   4435s] *** InitOpt #7 [begin] : totSession cpu/real = 1:13:55.0/0:43:21.9 (1.7), mem = 3597.4M
[12/15 13:23:56   4435s] GigaOpt running with 4 threads.
[12/15 13:23:56   4435s] Info: 4 threads available for lower-level modules during optimization.
[12/15 13:23:56   4435s] OPERPROF: Starting DPlace-Init at level 1, MEM:3597.4M, EPOCH TIME: 1671132236.284609
[12/15 13:23:56   4435s] z: 2, totalTracks: 1
[12/15 13:23:56   4435s] z: 4, totalTracks: 1
[12/15 13:23:56   4435s] z: 6, totalTracks: 1
[12/15 13:23:56   4435s] z: 8, totalTracks: 1
[12/15 13:23:56   4435s] #spOpts: VtWidth mergeVia=F 
[12/15 13:23:56   4435s] All LLGs are deleted
[12/15 13:23:56   4435s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3597.4M, EPOCH TIME: 1671132236.391660
[12/15 13:23:56   4435s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3597.4M, EPOCH TIME: 1671132236.392578
[12/15 13:23:56   4435s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3597.4M, EPOCH TIME: 1671132236.467332
[12/15 13:23:56   4435s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3597.4M, EPOCH TIME: 1671132236.474645
[12/15 13:23:56   4435s] Core basic site is TSMC65ADV10TSITE
[12/15 13:23:56   4435s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3597.4M, EPOCH TIME: 1671132236.484930
[12/15 13:23:56   4435s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.006, MEM:3606.1M, EPOCH TIME: 1671132236.491076
[12/15 13:23:56   4435s] Fast DP-INIT is on for default
[12/15 13:23:56   4435s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.069, REAL:0.055, MEM:3598.8M, EPOCH TIME: 1671132236.529153
[12/15 13:23:56   4435s] 
[12/15 13:23:56   4435s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:23:56   4435s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.147, REAL:0.133, MEM:3598.8M, EPOCH TIME: 1671132236.600263
[12/15 13:23:56   4435s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3598.8MB).
[12/15 13:23:56   4435s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.402, REAL:0.415, MEM:3598.8M, EPOCH TIME: 1671132236.699665
[12/15 13:23:56   4435s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3598.8M, EPOCH TIME: 1671132236.700041
[12/15 13:23:56   4435s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.021, REAL:0.021, MEM:3594.8M, EPOCH TIME: 1671132236.721411
[12/15 13:23:56   4435s] 
[12/15 13:23:56   4435s] Creating Lib Analyzer ...
[12/15 13:23:56   4435s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/15 13:23:56   4435s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/15 13:23:56   4435s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/15 13:23:56   4435s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/15 13:23:56   4435s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/15 13:23:56   4435s] 
[12/15 13:23:56   4435s] {RT default_rc_corner 0 6 6 0}
[12/15 13:23:59   4437s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:13:58 mem=3600.8M
[12/15 13:23:59   4437s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:13:58 mem=3600.8M
[12/15 13:23:59   4437s] Creating Lib Analyzer, finished. 
[12/15 13:23:59   4438s] Effort level <high> specified for reg2reg path_group
[12/15 13:24:00   4441s] Effort level <high> specified for reg2cgate path_group
[12/15 13:24:03   4449s] **optDesign ... cpu = 0:00:16, real = 0:00:10, mem = 2889.1M, totSessionCpu=1:14:09 **
[12/15 13:24:03   4449s] Existing Dirty Nets : 0
[12/15 13:24:03   4449s] New Signature Flow (optDesignCheckOptions) ....
[12/15 13:24:03   4449s] #Taking db snapshot
[12/15 13:24:03   4449s] #Taking db snapshot ... done
[12/15 13:24:03   4449s] OPERPROF: Starting checkPlace at level 1, MEM:3611.8M, EPOCH TIME: 1671132243.868780
[12/15 13:24:03   4449s] z: 2, totalTracks: 1
[12/15 13:24:03   4449s] z: 4, totalTracks: 1
[12/15 13:24:03   4449s] z: 6, totalTracks: 1
[12/15 13:24:03   4449s] z: 8, totalTracks: 1
[12/15 13:24:03   4449s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3611.8M, EPOCH TIME: 1671132243.952546
[12/15 13:24:04   4449s] 
[12/15 13:24:04   4449s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:24:04   4449s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.118, MEM:3611.8M, EPOCH TIME: 1671132244.070100
[12/15 13:24:04   4449s] Begin checking placement ... (start mem=3611.8M, init mem=3611.8M)
[12/15 13:24:04   4450s] 
[12/15 13:24:04   4450s] Running CheckPlace using 4 threads!...
[12/15 13:24:05   4453s] 
[12/15 13:24:05   4453s] ...checkPlace MT is done!
[12/15 13:24:05   4453s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3605.8M, EPOCH TIME: 1671132245.428684
[12/15 13:24:05   4453s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.092, REAL:0.093, MEM:3605.8M, EPOCH TIME: 1671132245.521585
[12/15 13:24:05   4453s] *info: Placed = 206256         (Fixed = 13532)
[12/15 13:24:05   4453s] *info: Unplaced = 0           
[12/15 13:24:05   4453s] Placement Density:100.00%(707200/707200)
[12/15 13:24:05   4453s] Placement Density (including fixed std cells):100.00%(722500/722500)
[12/15 13:24:05   4453s] All LLGs are deleted
[12/15 13:24:05   4453s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3605.8M, EPOCH TIME: 1671132245.570043
[12/15 13:24:05   4453s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.069, REAL:0.069, MEM:3605.8M, EPOCH TIME: 1671132245.639244
[12/15 13:24:05   4453s] Finished checkPlace (total: cpu=0:00:03.8, real=0:00:02.0; vio checks: cpu=0:00:03.5, real=0:00:01.0; mem=3605.8M)
[12/15 13:24:05   4453s] OPERPROF: Finished checkPlace at level 1, CPU:3.849, REAL:1.774, MEM:3605.8M, EPOCH TIME: 1671132245.643121
[12/15 13:24:05   4453s]  Initial DC engine is -> aae
[12/15 13:24:05   4453s]  
[12/15 13:24:05   4453s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/15 13:24:05   4453s]  
[12/15 13:24:05   4453s]  
[12/15 13:24:05   4453s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/15 13:24:05   4453s]  
[12/15 13:24:05   4453s] Reset EOS DB
[12/15 13:24:05   4453s] Ignoring AAE DB Resetting ...
[12/15 13:24:05   4453s]  Set Options for AAE Based Opt flow 
[12/15 13:24:05   4453s] *** optDesign -postRoute ***
[12/15 13:24:05   4453s] DRC Margin: user margin 0.0; extra margin 0
[12/15 13:24:05   4453s] Setup Target Slack: user slack 0
[12/15 13:24:05   4453s] Hold Target Slack: user slack 0
[12/15 13:24:05   4453s] All LLGs are deleted
[12/15 13:24:05   4453s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3605.8M, EPOCH TIME: 1671132245.956026
[12/15 13:24:05   4453s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3605.8M, EPOCH TIME: 1671132245.956837
[12/15 13:24:06   4453s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3605.8M, EPOCH TIME: 1671132246.024877
[12/15 13:24:06   4454s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3605.8M, EPOCH TIME: 1671132246.032197
[12/15 13:24:06   4454s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3605.8M, EPOCH TIME: 1671132246.042782
[12/15 13:24:06   4454s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.007, MEM:3606.8M, EPOCH TIME: 1671132246.049964
[12/15 13:24:06   4454s] Fast DP-INIT is on for default
[12/15 13:24:06   4454s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.073, REAL:0.058, MEM:3606.8M, EPOCH TIME: 1671132246.090511
[12/15 13:24:06   4454s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.153, REAL:0.139, MEM:3606.8M, EPOCH TIME: 1671132246.163722
[12/15 13:24:06   4454s] 
[12/15 13:24:06   4454s] TimeStamp Deleting Cell Server Begin ...
[12/15 13:24:06   4454s] Deleting Lib Analyzer.
[12/15 13:24:06   4454s] 
[12/15 13:24:06   4454s] TimeStamp Deleting Cell Server End ...
[12/15 13:24:06   4454s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/15 13:24:06   4454s] 
[12/15 13:24:06   4454s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 13:24:06   4454s] Summary for sequential cells identification: 
[12/15 13:24:06   4454s]   Identified SBFF number: 148
[12/15 13:24:06   4454s]   Identified MBFF number: 0
[12/15 13:24:06   4454s]   Identified SB Latch number: 0
[12/15 13:24:06   4454s]   Identified MB Latch number: 0
[12/15 13:24:06   4454s]   Not identified SBFF number: 0
[12/15 13:24:06   4454s]   Not identified MBFF number: 0
[12/15 13:24:06   4454s]   Not identified SB Latch number: 0
[12/15 13:24:06   4454s]   Not identified MB Latch number: 0
[12/15 13:24:06   4454s]   Number of sequential cells which are not FFs: 106
[12/15 13:24:06   4454s]  Visiting view : slowView
[12/15 13:24:06   4454s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 13:24:06   4454s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 13:24:06   4454s]  Visiting view : fastView
[12/15 13:24:06   4454s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 13:24:06   4454s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 13:24:06   4454s] TLC MultiMap info (StdDelay):
[12/15 13:24:06   4454s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 13:24:06   4454s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 13:24:06   4454s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 13:24:06   4454s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 13:24:06   4454s]  Setting StdDelay to: 15.6ps
[12/15 13:24:06   4454s] 
[12/15 13:24:06   4454s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 13:24:06   4454s] 
[12/15 13:24:06   4454s] TimeStamp Deleting Cell Server Begin ...
[12/15 13:24:06   4454s] 
[12/15 13:24:06   4454s] TimeStamp Deleting Cell Server End ...
[12/15 13:24:06   4454s] *** InitOpt #7 [finish] : cpu/real = 0:00:19.4/0:00:10.3 (1.9), totSession cpu/real = 1:14:14.4/0:43:32.2 (1.7), mem = 3606.8M
[12/15 13:24:06   4454s] 
[12/15 13:24:06   4454s] =============================================================================================
[12/15 13:24:06   4454s]  Step TAT Report for InitOpt #7                                                 21.10-p004_1
[12/15 13:24:06   4454s] =============================================================================================
[12/15 13:24:06   4454s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 13:24:06   4454s] ---------------------------------------------------------------------------------------------
[12/15 13:24:06   4454s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/15 13:24:06   4454s] [ LibAnalyzerInit        ]      1   0:00:02.4  (  23.0 % )     0:00:02.4 /  0:00:02.4    1.0
[12/15 13:24:06   4454s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:24:06   4454s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:24:06   4454s] [ CheckPlace             ]      1   0:00:01.8  (  17.4 % )     0:00:01.8 /  0:00:03.8    2.1
[12/15 13:24:06   4454s] [ MISC                   ]          0:00:06.1  (  59.4 % )     0:00:06.1 /  0:00:13.1    2.2
[12/15 13:24:06   4454s] ---------------------------------------------------------------------------------------------
[12/15 13:24:06   4454s]  InitOpt #7 TOTAL                   0:00:10.3  ( 100.0 % )     0:00:10.3 /  0:00:19.4    1.9
[12/15 13:24:06   4454s] ---------------------------------------------------------------------------------------------
[12/15 13:24:06   4454s] 
[12/15 13:24:06   4454s] ** INFO : this run is activating 'postRoute' automaton
[12/15 13:24:06   4454s] **INFO: flowCheckPoint #7 InitialSummary
[12/15 13:24:06   4454s] Closing parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d': 118974 access done (mem: 3606.848M)
[12/15 13:24:06   4454s] Extraction called for design 'toplevel_498' of instances=206256 and nets=122537 using extraction engine 'postRoute' at effort level 'low' .
[12/15 13:24:06   4454s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/15 13:24:06   4454s] Type 'man IMPEXT-3530' for more detail.
[12/15 13:24:06   4454s] PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
[12/15 13:24:06   4454s] RC Extraction called in multi-corner(1) mode.
[12/15 13:24:06   4454s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/15 13:24:06   4454s] Type 'man IMPEXT-6197' for more detail.
[12/15 13:24:06   4454s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/15 13:24:06   4454s] * Layer Id             : 1 - M1
[12/15 13:24:06   4454s]       Thickness        : 0.18
[12/15 13:24:06   4454s]       Min Width        : 0.09
[12/15 13:24:06   4454s]       Layer Dielectric : 4.1
[12/15 13:24:06   4454s] * Layer Id             : 2 - M2
[12/15 13:24:06   4454s]       Thickness        : 0.22
[12/15 13:24:06   4454s]       Min Width        : 0.1
[12/15 13:24:06   4454s]       Layer Dielectric : 4.1
[12/15 13:24:06   4454s] * Layer Id             : 3 - M3
[12/15 13:24:06   4454s]       Thickness        : 0.22
[12/15 13:24:06   4454s]       Min Width        : 0.1
[12/15 13:24:06   4454s]       Layer Dielectric : 4.1
[12/15 13:24:06   4454s] * Layer Id             : 4 - M4
[12/15 13:24:06   4454s]       Thickness        : 0.22
[12/15 13:24:06   4454s]       Min Width        : 0.1
[12/15 13:24:06   4454s]       Layer Dielectric : 4.1
[12/15 13:24:06   4454s] * Layer Id             : 5 - M5
[12/15 13:24:06   4454s]       Thickness        : 0.22
[12/15 13:24:06   4454s]       Min Width        : 0.1
[12/15 13:24:06   4454s]       Layer Dielectric : 4.1
[12/15 13:24:06   4454s] * Layer Id             : 6 - M6
[12/15 13:24:06   4454s]       Thickness        : 0.22
[12/15 13:24:06   4454s]       Min Width        : 0.1
[12/15 13:24:06   4454s]       Layer Dielectric : 4.1
[12/15 13:24:06   4454s] * Layer Id             : 7 - M7
[12/15 13:24:06   4454s]       Thickness        : 0.22
[12/15 13:24:06   4454s]       Min Width        : 0.1
[12/15 13:24:06   4454s]       Layer Dielectric : 4.1
[12/15 13:24:06   4454s] * Layer Id             : 8 - M8
[12/15 13:24:06   4454s]       Thickness        : 0.9
[12/15 13:24:06   4454s]       Min Width        : 0.4
[12/15 13:24:06   4454s]       Layer Dielectric : 4.1
[12/15 13:24:06   4454s] * Layer Id             : 9 - M9
[12/15 13:24:06   4454s]       Thickness        : 0.9
[12/15 13:24:06   4454s]       Min Width        : 0.4
[12/15 13:24:06   4454s]       Layer Dielectric : 4.1
[12/15 13:24:06   4454s] extractDetailRC Option : -outfile /tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d -maxResLength 200  -basic
[12/15 13:24:06   4454s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/15 13:24:06   4454s]       RC Corner Indexes            0   
[12/15 13:24:06   4454s] Capacitance Scaling Factor   : 1.00000 
[12/15 13:24:06   4454s] Coupling Cap. Scaling Factor : 1.00000 
[12/15 13:24:06   4454s] Resistance Scaling Factor    : 1.00000 
[12/15 13:24:06   4454s] Clock Cap. Scaling Factor    : 1.00000 
[12/15 13:24:06   4454s] Clock Res. Scaling Factor    : 1.00000 
[12/15 13:24:06   4454s] Shrink Factor                : 1.00000
[12/15 13:24:10   4457s] LayerId::1 widthSet size::1
[12/15 13:24:10   4457s] LayerId::2 widthSet size::1
[12/15 13:24:10   4457s] LayerId::3 widthSet size::1
[12/15 13:24:10   4457s] LayerId::4 widthSet size::1
[12/15 13:24:10   4457s] LayerId::5 widthSet size::1
[12/15 13:24:10   4457s] LayerId::6 widthSet size::1
[12/15 13:24:10   4457s] LayerId::7 widthSet size::1
[12/15 13:24:10   4457s] LayerId::8 widthSet size::1
[12/15 13:24:10   4457s] LayerId::9 widthSet size::1
[12/15 13:24:10   4457s] eee: pegSigSF::1.070000
[12/15 13:24:10   4457s] Initializing multi-corner resistance tables ...
[12/15 13:24:10   4458s] eee: l::1 avDens::0.111070 usedTrk::21058.917257 availTrk::189600.000000 sigTrk::21058.917257
[12/15 13:24:10   4458s] eee: l::2 avDens::0.207863 usedTrk::39099.015236 availTrk::188100.000000 sigTrk::39099.015236
[12/15 13:24:10   4458s] eee: l::3 avDens::0.297088 usedTrk::56535.805725 availTrk::190300.000000 sigTrk::56535.805725
[12/15 13:24:10   4458s] eee: l::4 avDens::0.220220 usedTrk::41181.227253 availTrk::187000.000000 sigTrk::41181.227253
[12/15 13:24:10   4458s] eee: l::5 avDens::0.113852 usedTrk::19969.670016 availTrk::175400.000000 sigTrk::19969.670016
[12/15 13:24:10   4458s] eee: l::6 avDens::0.043280 usedTrk::1376.290001 availTrk::31800.000000 sigTrk::1376.290001
[12/15 13:24:10   4458s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:24:10   4458s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:24:10   4458s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:24:10   4458s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296410 ; uaWl: 1.000000 ; uaWlH: 0.388344 ; aWlH: 0.000000 ; Pmax: 0.866600 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/15 13:24:12   4459s] Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3606.8M)
[12/15 13:24:12   4460s] Creating parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d' for storing RC.
[12/15 13:24:14   4462s] Extracted 10.0001% (CPU Time= 0:00:05.1  MEM= 3662.4M)
[12/15 13:24:16   4464s] Extracted 20.0001% (CPU Time= 0:00:06.7  MEM= 3666.4M)
[12/15 13:24:20   4468s] Extracted 30.0001% (CPU Time= 0:00:10.8  MEM= 3666.4M)
[12/15 13:24:21   4469s] Extracted 40.0002% (CPU Time= 0:00:12.5  MEM= 3666.4M)
[12/15 13:24:23   4471s] Extracted 50.0002% (CPU Time= 0:00:14.5  MEM= 3666.4M)
[12/15 13:24:25   4473s] Extracted 60.0001% (CPU Time= 0:00:16.3  MEM= 3666.4M)
[12/15 13:24:27   4475s] Extracted 70.0001% (CPU Time= 0:00:18.3  MEM= 3666.4M)
[12/15 13:24:32   4480s] Extracted 80.0001% (CPU Time= 0:00:23.5  MEM= 3666.4M)
[12/15 13:24:35   4484s] Extracted 90.0002% (CPU Time= 0:00:26.5  MEM= 3666.4M)
[12/15 13:24:39   4487s] Extracted 100% (CPU Time= 0:00:29.7  MEM= 3666.4M)
[12/15 13:24:40   4488s] Number of Extracted Resistors     : 2438666
[12/15 13:24:40   4488s] Number of Extracted Ground Cap.   : 2365909
[12/15 13:24:40   4488s] Number of Extracted Coupling Cap. : 5312504
[12/15 13:24:40   4488s] Opening parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d' for reading (mem: 3634.363M)
[12/15 13:24:40   4488s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/15 13:24:40   4489s] Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3634.4M)
[12/15 13:24:40   4489s] Creating parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb_Filter.rcdb.d' for storing RC.
[12/15 13:24:42   4490s] Closing parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d': 118903 access done (mem: 3638.363M)
[12/15 13:24:42   4490s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3638.363M)
[12/15 13:24:42   4490s] Opening parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d' for reading (mem: 3638.363M)
[12/15 13:24:42   4490s] processing rcdb (/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d) for hinst (top) of cell (toplevel_498);
[12/15 13:24:43   4492s] Closing parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d': 0 access done (mem: 3638.363M)
[12/15 13:24:43   4492s] Lumped Parasitic Loading Completed (total cpu=0:00:01.9, real=0:00:01.0, current mem=3638.363M)
[12/15 13:24:43   4492s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:38.2  Real Time: 0:00:37.0  MEM: 3638.363M)
[12/15 13:24:44   4493s] Opening parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d' for reading (mem: 3571.609M)
[12/15 13:24:44   4493s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3571.6M)
[12/15 13:24:44   4494s] LayerId::1 widthSet size::1
[12/15 13:24:44   4494s] LayerId::2 widthSet size::1
[12/15 13:24:44   4494s] LayerId::3 widthSet size::1
[12/15 13:24:44   4494s] LayerId::4 widthSet size::1
[12/15 13:24:44   4494s] LayerId::5 widthSet size::1
[12/15 13:24:44   4494s] LayerId::6 widthSet size::1
[12/15 13:24:44   4494s] LayerId::7 widthSet size::1
[12/15 13:24:44   4494s] LayerId::8 widthSet size::1
[12/15 13:24:44   4494s] LayerId::9 widthSet size::1
[12/15 13:24:44   4494s] eee: pegSigSF::1.070000
[12/15 13:24:44   4494s] Initializing multi-corner resistance tables ...
[12/15 13:24:44   4494s] eee: l::1 avDens::0.111070 usedTrk::21058.917257 availTrk::189600.000000 sigTrk::21058.917257
[12/15 13:24:44   4494s] eee: l::2 avDens::0.207863 usedTrk::39099.015236 availTrk::188100.000000 sigTrk::39099.015236
[12/15 13:24:44   4494s] eee: l::3 avDens::0.297088 usedTrk::56535.805725 availTrk::190300.000000 sigTrk::56535.805725
[12/15 13:24:44   4494s] eee: l::4 avDens::0.220220 usedTrk::41181.227253 availTrk::187000.000000 sigTrk::41181.227253
[12/15 13:24:44   4494s] eee: l::5 avDens::0.113852 usedTrk::19969.670016 availTrk::175400.000000 sigTrk::19969.670016
[12/15 13:24:44   4494s] eee: l::6 avDens::0.043280 usedTrk::1376.290001 availTrk::31800.000000 sigTrk::1376.290001
[12/15 13:24:44   4494s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:24:44   4494s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:24:44   4494s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:24:44   4494s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296410 ; uaWl: 1.000000 ; uaWlH: 0.388344 ; aWlH: 0.000000 ; Pmax: 0.866600 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/15 13:24:45   4494s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:3571.6M, EPOCH TIME: 1671132285.567083
[12/15 13:24:45   4494s] Deleted 6 physical insts (cell FILL128A10TR / prefix FILL).
[12/15 13:24:45   4494s] Deleted 257 physical insts (cell FILL64A10TR / prefix FILL).
[12/15 13:24:45   4494s] Deleted 2391 physical insts (cell FILL32A10TR / prefix FILL).
[12/15 13:24:45   4494s] Deleted 8745 physical insts (cell FILL16A10TR / prefix FILL).
[12/15 13:24:45   4494s] Deleted 13346 physical insts (cell FILLCAP8A10TR / prefix FILL).
[12/15 13:24:45   4495s] Deleted 16030 physical insts (cell FILL4A10TR / prefix FILL).
[12/15 13:24:45   4495s] Deleted 17861 physical insts (cell FILL2A10TR / prefix FILL).
[12/15 13:24:45   4495s] Deleted 18741 physical insts (cell FILL1A10TR / prefix FILL).
[12/15 13:24:45   4495s] Total physical insts deleted = 77377.
[12/15 13:24:45   4495s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.314, REAL:0.315, MEM:3571.6M, EPOCH TIME: 1671132285.882441
[12/15 13:24:45   4495s] Starting delay calculation for Setup views
[12/15 13:24:46   4495s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/15 13:24:46   4495s] Starting SI iteration 1 using Infinite Timing Windows
[12/15 13:24:46   4496s] #################################################################################
[12/15 13:24:46   4496s] # Design Stage: PostRoute
[12/15 13:24:46   4496s] # Design Name: toplevel_498
[12/15 13:24:46   4496s] # Design Mode: 90nm
[12/15 13:24:46   4496s] # Analysis Mode: MMMC OCV 
[12/15 13:24:46   4496s] # Parasitics Mode: SPEF/RCDB 
[12/15 13:24:46   4496s] # Signoff Settings: SI On 
[12/15 13:24:46   4496s] #################################################################################
[12/15 13:24:48   4500s] Topological Sorting (REAL = 0:00:01.0, MEM = 3577.6M, InitMEM = 3563.6M)
[12/15 13:24:48   4502s] Setting infinite Tws ...
[12/15 13:24:48   4502s] First Iteration Infinite Tw... 
[12/15 13:24:48   4502s] Calculate early delays in OCV mode...
[12/15 13:24:48   4502s] Calculate late delays in OCV mode...
[12/15 13:24:48   4502s] Start delay calculation (fullDC) (4 T). (MEM=3577.59)
[12/15 13:24:49   4503s] End AAE Lib Interpolated Model. (MEM=3590.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:24:50   4505s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/15 13:24:50   4505s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/15 13:24:50   4505s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/15 13:24:50   4505s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/15 13:24:50   4505s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/15 13:24:50   4505s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/15 13:24:50   4505s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/15 13:24:50   4505s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/15 13:24:50   4505s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/15 13:24:50   4505s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/15 13:24:50   4505s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/15 13:24:50   4505s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/15 13:24:50   4505s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/15 13:24:50   4505s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/15 13:24:55   4522s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/15 13:24:55   4522s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/15 13:24:55   4522s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/15 13:24:55   4522s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/15 13:24:55   4522s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/15 13:24:55   4522s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/15 13:25:02   4540s] Total number of fetched objects 118974
[12/15 13:25:02   4540s] AAE_INFO-618: Total number of nets in the design is 122537,  97.1 percent of the nets selected for SI analysis
[12/15 13:25:03   4542s] End Timing Check Calculation. (CPU Time=0:00:01.2, Real Time=0:00:01.0)
[12/15 13:25:03   4542s] End delay calculation. (MEM=3720.37 CPU=0:00:36.7 REAL=0:00:13.0)
[12/15 13:25:03   4542s] End delay calculation (fullDC). (MEM=3720.37 CPU=0:00:39.8 REAL=0:00:15.0)
[12/15 13:25:03   4542s] *** CDM Built up (cpu=0:00:46.1  real=0:00:17.0  mem= 3720.4M) ***
[12/15 13:25:08   4550s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3751.4M)
[12/15 13:25:08   4550s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/15 13:25:08   4551s] Loading CTE timing window is completed (CPU = 0:00:00.7, REAL = 0:00:00.0, MEM = 3720.4M)
[12/15 13:25:08   4551s] Starting SI iteration 2
[12/15 13:25:09   4552s] Calculate early delays in OCV mode...
[12/15 13:25:09   4552s] Calculate late delays in OCV mode...
[12/15 13:25:09   4552s] Start delay calculation (fullDC) (4 T). (MEM=3571.51)
[12/15 13:25:09   4553s] End AAE Lib Interpolated Model. (MEM=3571.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:25:10   4555s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
[12/15 13:25:10   4555s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 118974. 
[12/15 13:25:10   4555s] Total number of fetched objects 118974
[12/15 13:25:10   4555s] AAE_INFO-618: Total number of nets in the design is 122537,  0.5 percent of the nets selected for SI analysis
[12/15 13:25:10   4555s] End delay calculation. (MEM=3750.42 CPU=0:00:01.9 REAL=0:00:01.0)
[12/15 13:25:10   4555s] End delay calculation (fullDC). (MEM=3750.42 CPU=0:00:02.4 REAL=0:00:01.0)
[12/15 13:25:10   4555s] *** CDM Built up (cpu=0:00:02.5  real=0:00:01.0  mem= 3750.4M) ***
[12/15 13:25:14   4564s] *** Done Building Timing Graph (cpu=0:01:09 real=0:00:29.0 totSessionCpu=1:16:04 mem=3779.4M)
[12/15 13:25:14   4564s] End AAE Lib Interpolated Model. (MEM=3779.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:25:15   4564s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3779.4M, EPOCH TIME: 1671132315.139768
[12/15 13:25:15   4564s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.092, REAL:0.092, MEM:3779.4M, EPOCH TIME: 1671132315.232133
[12/15 13:25:17   4568s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.346  |  1.346  | 33.031  | 28.977  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.039%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:02:16, real = 0:01:24, mem = 2887.9M, totSessionCpu=1:16:09 **
[12/15 13:25:17   4568s] Setting latch borrow mode to budget during optimization.
[12/15 13:25:21   4580s] Info: Done creating the CCOpt slew target map.
[12/15 13:25:21   4580s] **INFO: flowCheckPoint #8 OptimizationPass1
[12/15 13:25:21   4580s] Glitch fixing enabled
[12/15 13:25:21   4580s] *** ClockDrv #2 [begin] : totSession cpu/real = 1:16:20.4/0:44:47.4 (1.7), mem = 3630.0M
[12/15 13:25:21   4580s] Running CCOpt-PRO on entire clock network
[12/15 13:25:22   4580s] Net route status summary:
[12/15 13:25:22   4580s]   Clock:       358 (unrouted=0, trialRouted=0, noStatus=0, routed=358, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 13:25:22   4580s]   Non-clock: 122179 (unrouted=3634, trialRouted=0, noStatus=0, routed=118545, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3634, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 13:25:22   4580s] Clock tree cells fixed by user: 0 out of 354 (0%)
[12/15 13:25:22   4580s] PRO...
[12/15 13:25:22   4580s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/15 13:25:22   4580s] Initializing clock structures...
[12/15 13:25:22   4580s]   Creating own balancer
[12/15 13:25:22   4580s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/15 13:25:22   4581s]   Removing CTS place status from clock tree and sinks.
[12/15 13:25:22   4581s]   Removed CTS place status from 354 clock cells (out of 364 ) and 0 clock sinks (out of 1 ).
[12/15 13:25:22   4581s]   Initializing legalizer
[12/15 13:25:22   4581s]   Using cell based legalization.
[12/15 13:25:22   4581s]   Leaving CCOpt scope - Initializing placement interface...
[12/15 13:25:22   4581s] OPERPROF: Starting DPlace-Init at level 1, MEM:3630.0M, EPOCH TIME: 1671132322.374143
[12/15 13:25:22   4581s] z: 2, totalTracks: 1
[12/15 13:25:22   4581s] z: 4, totalTracks: 1
[12/15 13:25:22   4581s] z: 6, totalTracks: 1
[12/15 13:25:22   4581s] z: 8, totalTracks: 1
[12/15 13:25:22   4581s] #spOpts: VtWidth mergeVia=F 
[12/15 13:25:22   4581s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3630.0M, EPOCH TIME: 1671132322.515706
[12/15 13:25:22   4581s] 
[12/15 13:25:22   4581s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:25:22   4581s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.168, REAL:0.168, MEM:3630.0M, EPOCH TIME: 1671132322.684068
[12/15 13:25:22   4581s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3630.0MB).
[12/15 13:25:22   4581s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.337, MEM:3630.0M, EPOCH TIME: 1671132322.711164
[12/15 13:25:22   4581s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/15 13:25:22   4581s] Default power domain name = toplevel_498
[12/15 13:25:22   4581s] .Load db... (mem=3630.0M)
[12/15 13:25:22   4581s] (I)      Read data from FE... (mem=3630.0M)
[12/15 13:25:22   4581s] (I)      Number of ignored instance 0
[12/15 13:25:22   4581s] (I)      Number of inbound cells 0
[12/15 13:25:22   4581s] (I)      Number of opened ILM blockages 0
[12/15 13:25:22   4581s] (I)      Number of instances temporarily fixed by detailed placement 43783
[12/15 13:25:22   4581s] (I)      numMoveCells=85096, numMacros=0  numPads=19  numMultiRowHeightInsts=0
[12/15 13:25:22   4581s] (I)      cell height: 4000, count: 115701
[12/15 13:25:22   4581s] (I)      Read rows... (mem=3661.9M)
[12/15 13:25:22   4581s] (I)      Done Read rows (cpu=0.000s, mem=3661.9M)
[12/15 13:25:22   4581s] (I)      Done Read data from FE (cpu=0.194s, mem=3661.9M)
[12/15 13:25:22   4581s] (I)      Done Load db (cpu=0.194s, mem=3661.9M)
[12/15 13:25:22   4581s] (I)      Constructing placeable region... (mem=3661.9M)
[12/15 13:25:22   4581s] (I)      Constructing bin map
[12/15 13:25:22   4581s] (I)      Initialize bin information with width=40000 height=40000
[12/15 13:25:22   4581s] (I)      Done constructing bin map
[12/15 13:25:22   4581s] (I)      Removing 0 blocked bin with high fixed inst density
[12/15 13:25:22   4581s] (I)      Compute region effective width... (mem=3661.9M)
[12/15 13:25:22   4581s] (I)      Done Compute region effective width (cpu=0.002s, mem=3661.9M)
[12/15 13:25:22   4581s] (I)      Done Constructing placeable region (cpu=0.048s, mem=3661.9M)
[12/15 13:25:22   4581s]   Legalizer reserving space for clock trees
[12/15 13:25:22   4581s]   Accumulated time to calculate placeable region: 0.00814
[12/15 13:25:22   4581s]   Accumulated time to calculate placeable region: 0.00814
[12/15 13:25:22   4581s]   Accumulated time to calculate placeable region: 0.00815
[12/15 13:25:22   4581s]   Accumulated time to calculate placeable region: 0.00815
[12/15 13:25:22   4581s]   Accumulated time to calculate placeable region: 0.00816
[12/15 13:25:22   4581s]   Accumulated time to calculate placeable region: 0.00816
[12/15 13:25:22   4581s]   Accumulated time to calculate placeable region: 0.00817
[12/15 13:25:22   4581s]   Accumulated time to calculate placeable region: 0.00817
[12/15 13:25:22   4581s]   Accumulated time to calculate placeable region: 0.00818
[12/15 13:25:22   4581s]   Accumulated time to calculate placeable region: 0.00818
[12/15 13:25:22   4581s]   Accumulated time to calculate placeable region: 0.00952
[12/15 13:25:22   4581s]   Reconstructing clock tree datastructures, skew aware...
[12/15 13:25:23   4581s]     Validating CTS configuration...
[12/15 13:25:23   4581s]     Checking module port directions...
[12/15 13:25:23   4581s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 13:25:23   4581s]     Non-default CCOpt properties:
[12/15 13:25:23   4581s]       Public non-default CCOpt properties:
[12/15 13:25:23   4581s]         adjacent_rows_legal: true (default: false)
[12/15 13:25:23   4581s]         buffer_cells is set for at least one object
[12/15 13:25:23   4581s]         cannot_merge_reason is set for at least one object
[12/15 13:25:23   4581s]         cell_density is set for at least one object
[12/15 13:25:23   4581s]         cell_halo_rows: 0 (default: 1)
[12/15 13:25:23   4581s]         cell_halo_sites: 0 (default: 4)
[12/15 13:25:23   4581s]         exclusive_sinks_rank is set for at least one object
[12/15 13:25:23   4581s]         route_type is set for at least one object
[12/15 13:25:23   4581s]         target_insertion_delay is set for at least one object
[12/15 13:25:23   4581s]         target_skew is set for at least one object
[12/15 13:25:23   4581s]         target_skew_wire is set for at least one object
[12/15 13:25:23   4581s]       Private non-default CCOpt properties:
[12/15 13:25:23   4581s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/15 13:25:23   4581s]         clock_nets_detailed_routed: 1 (default: false)
[12/15 13:25:23   4581s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[12/15 13:25:23   4581s]         force_design_routing_status: 1 (default: auto)
[12/15 13:25:23   4581s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/15 13:25:23   4581s]     Route type trimming info:
[12/15 13:25:23   4581s]       No route type modifications were made.
[12/15 13:25:23   4581s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/15 13:25:23   4581s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/15 13:25:23   4581s] End AAE Lib Interpolated Model. (MEM=3661.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:25:23   4581s]     Accumulated time to calculate placeable region: 0.00956
[12/15 13:25:23   4581s] (I)      Initializing Steiner engine. 
[12/15 13:25:23   4581s] (I)      ==================== Layers =====================
[12/15 13:25:23   4581s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 13:25:23   4581s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/15 13:25:23   4581s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 13:25:23   4581s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/15 13:25:23   4581s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/15 13:25:23   4581s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/15 13:25:23   4581s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/15 13:25:23   4581s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/15 13:25:23   4581s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/15 13:25:23   4581s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/15 13:25:23   4581s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/15 13:25:23   4581s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/15 13:25:23   4581s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/15 13:25:23   4581s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/15 13:25:23   4581s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/15 13:25:23   4581s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/15 13:25:23   4581s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/15 13:25:23   4581s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/15 13:25:23   4581s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/15 13:25:23   4581s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/15 13:25:23   4581s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 13:25:23   4581s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/15 13:25:23   4581s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/15 13:25:23   4581s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/15 13:25:23   4581s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/15 13:25:23   4581s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/15 13:25:23   4581s] (I)      +-----+----+---------+---------+--------+-------+
[12/15 13:25:23   4582s]     Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 1 of 5 cells
[12/15 13:25:23   4582s]     Original list had 5 cells:
[12/15 13:25:23   4582s]     BUFX16MA10TR BUFX16BA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/15 13:25:23   4582s]     New trimmed list has 4 cells:
[12/15 13:25:23   4582s]     BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.00962
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.00964
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.00965
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.00965
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.00966
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.00967
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.00968
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.00969
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0097
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.00971
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.00971
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.00972
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.00973
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.00974
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.00975
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.00976
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.00977
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.00987
[12/15 13:25:23   4582s]     Library trimming inverters in power domain auto-default and half-corner slowDC:setup.late removed 9 of 20 cells
[12/15 13:25:23   4582s]     Original list had 20 cells:
[12/15 13:25:23   4582s]     INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3P5BA10TR INVX3BA10TR INVX2P5BA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX1P2BA10TR INVX1BA10TR INVX0P8BA10TR INVX0P7BA10TR INVX0P6BA10TR INVX0P5BA10TR 
[12/15 13:25:23   4582s]     New trimmed list has 11 cells:
[12/15 13:25:23   4582s]     INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR 
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.00995
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0101
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0101
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0101
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0101
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0101
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0101
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0101
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0102
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0102
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0102
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0102
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0102
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0102
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0102
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0102
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0103
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0103
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0104
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0101
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0105
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0105
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0105
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0105
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0105
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0105
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0105
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0106
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0106
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0106
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0106
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0106
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0106
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0106
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0105
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0105
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0106
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0106
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0107
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0107
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0107
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0107
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0107
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0107
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0107
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0107
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0107
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0107
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0107
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0108
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0108
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0108
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0108
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0108
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0108
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0108
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0108
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0108
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0108
[12/15 13:25:23   4582s]     Accumulated time to calculate placeable region: 0.0108
[12/15 13:25:23   4582s] Accumulated time to calculate placeable region: 0.0136
[12/15 13:25:26   4585s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/15 13:25:26   4585s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/15 13:25:26   4585s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/15 13:25:26   4585s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/15 13:25:26   4585s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/15 13:25:26   4585s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/15 13:25:26   4585s]     Clock tree balancer configuration for clock_trees my_clk_generator_for_external_qspi_ck_o<3> my_clk_generator_for_external_qspi_ck_o<2> my_clk_generator_for_external_qspi_ck_o<1> my_clk:
[12/15 13:25:26   4585s]     Non-default CCOpt properties:
[12/15 13:25:26   4585s]       Public non-default CCOpt properties:
[12/15 13:25:26   4585s]         cell_density: 1 (default: 0.75)
[12/15 13:25:26   4585s]         route_type (leaf): default_route_type_leaf (default: default)
[12/15 13:25:26   4585s]         route_type (top): default_route_type_nonleaf (default: default)
[12/15 13:25:26   4585s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/15 13:25:26   4585s]       No private non-default CCOpt properties
[12/15 13:25:26   4585s]     For power domain auto-default:
[12/15 13:25:26   4585s]       Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/15 13:25:26   4585s]       Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/15 13:25:26   4585s]       Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/15 13:25:26   4585s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 716720.000um^2
[12/15 13:25:26   4585s]     Top Routing info:
[12/15 13:25:26   4585s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/15 13:25:26   4585s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/15 13:25:26   4585s]     Trunk Routing info:
[12/15 13:25:26   4585s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/15 13:25:26   4585s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/15 13:25:26   4585s]     Leaf Routing info:
[12/15 13:25:26   4585s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/15 13:25:26   4585s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/15 13:25:26   4585s]     For timing_corner slowDC:setup, late and power domain auto-default:
[12/15 13:25:26   4585s]       Slew time target (leaf):    0.118ns
[12/15 13:25:26   4585s]       Slew time target (trunk):   0.118ns
[12/15 13:25:26   4585s]       Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/15 13:25:26   4585s]       Buffer unit delay: 0.058ns
[12/15 13:25:26   4585s]       Buffer max distance: 650.909um
[12/15 13:25:26   4585s]     Fastest wire driving cells and distances:
[12/15 13:25:26   4585s]       Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/15 13:25:26   4585s]       Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/15 13:25:26   4585s]       Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     Logic Sizing Table:
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/15 13:25:26   4585s]     Cell               Instance count    Source         Eligible library cells
[12/15 13:25:26   4585s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/15 13:25:26   4585s]     BUFZX11MA10TR            1           library set    {BUFZX16MA10TR BUFZX11MA10TR BUFZX8MA10TR BUFZX6MA10TR BUFZX4MA10TR BUFZX3MA10TR BUFZX2MA10TR BUFZX1P4MA10TR BUFZX1MA10TR}
[12/15 13:25:26   4585s]     NAND2X0P7BA10TR          1           library set    {NAND2X8BA10TR NAND2X8AA10TR NAND2X6BA10TR NAND2X6AA10TR NAND2X4BA10TR NAND2X4AA10TR NAND2X3BA10TR NAND2X3AA10TR NAND2X2BA10TR NAND2X2AA10TR NAND2X1P4BA10TR NAND2X1P4AA10TR NAND2X1BA10TR NAND2X1AA10TR NAND2X0P7BA10TR NAND2X0P7AA10TR NAND2X0P5BA10TR NAND2X0P5AA10TR}
[12/15 13:25:26   4585s]     NOR2X0P7MA10TR           1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/15 13:25:26   4585s]     NOR2X1AA10TR             1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/15 13:25:26   4585s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_0_/mode:
[12/15 13:25:26   4585s]       Sources:                     pin clk
[12/15 13:25:26   4585s]       Total number of sinks:       9
[12/15 13:25:26   4585s]       Delay constrained sinks:     9
[12/15 13:25:26   4585s]       Constrains:                  default
[12/15 13:25:26   4585s]       Non-leaf sinks:              3
[12/15 13:25:26   4585s]       Ignore pins:                 0
[12/15 13:25:26   4585s]      Timing corner slowDC:setup.late:
[12/15 13:25:26   4585s]       Skew target:                 0.058ns
[12/15 13:25:26   4585s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_1_/mode:
[12/15 13:25:26   4585s]       Sources:                     pin clk
[12/15 13:25:26   4585s]       Total number of sinks:       6
[12/15 13:25:26   4585s]       Delay constrained sinks:     6
[12/15 13:25:26   4585s]       Constrains:                  default
[12/15 13:25:26   4585s]       Non-leaf sinks:              3
[12/15 13:25:26   4585s]       Ignore pins:                 0
[12/15 13:25:26   4585s]      Timing corner slowDC:setup.late:
[12/15 13:25:26   4585s]       Skew target:                 0.058ns
[12/15 13:25:26   4585s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_2_/mode:
[12/15 13:25:26   4585s]       Sources:                     pin clk
[12/15 13:25:26   4585s]       Total number of sinks:       6
[12/15 13:25:26   4585s]       Delay constrained sinks:     6
[12/15 13:25:26   4585s]       Constrains:                  default
[12/15 13:25:26   4585s]       Non-leaf sinks:              3
[12/15 13:25:26   4585s]       Ignore pins:                 0
[12/15 13:25:26   4585s]      Timing corner slowDC:setup.late:
[12/15 13:25:26   4585s]       Skew target:                 0.058ns
[12/15 13:25:26   4585s]     Clock tree balancer configuration for skew_group my_clk/mode:
[12/15 13:25:26   4585s]       Sources:                     pin clk
[12/15 13:25:26   4585s]       Total number of sinks:       30609
[12/15 13:25:26   4585s]       Delay constrained sinks:     30586
[12/15 13:25:26   4585s]       Constrains:                  default
[12/15 13:25:26   4585s]       Non-leaf sinks:              0
[12/15 13:25:26   4585s]       Ignore pins:                 0
[12/15 13:25:26   4585s]      Timing corner slowDC:setup.late:
[12/15 13:25:26   4585s]       Skew target:                 0.058ns
[12/15 13:25:26   4585s]     Primary reporting skew groups are:
[12/15 13:25:26   4585s]     skew_group my_clk/mode with 30609 clock sinks
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     Clock DAG stats initial state:
[12/15 13:25:26   4585s]       cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/15 13:25:26   4585s]       misc counts      : r=4, pp=2
[12/15 13:25:26   4585s]       cell areas       : b=3597.200um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=22.400um^2, total=3636.000um^2
[12/15 13:25:26   4585s]       hp wire lengths  : top=0.000um, trunk=9410.600um, leaf=31606.500um, total=41017.100um
[12/15 13:25:26   4585s]     Clock DAG library cell distribution initial state {count}:
[12/15 13:25:26   4585s]        Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 5 FRICGX11BA10TR: 307 BUFX5BA10TR: 8 
[12/15 13:25:26   4585s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 13:25:26   4585s]       NICGs: AND2X11MA10TR: 1 
[12/15 13:25:26   4585s]      Logics: BUFZX11MA10TR: 1 NOR2X1AA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 13:25:26   4585s]     Clock DAG hash initial state: 9245561075436393393 11196768619193792051
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     Distribution of half-perimeter wire length by ICG depth:
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     ------------------------------------------------------------------------------
[12/15 13:25:26   4585s]     Min ICG    Max ICG    Count    HPWL
[12/15 13:25:26   4585s]     Depth      Depth               (um)
[12/15 13:25:26   4585s]     ------------------------------------------------------------------------------
[12/15 13:25:26   4585s]        0          0        355     [min=4, max=583, avg=114, sd=70, total=40392]
[12/15 13:25:26   4585s]        0          1          3     [min=113, max=773, avg=473, sd=335, total=1420]
[12/15 13:25:26   4585s]     ------------------------------------------------------------------------------
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/15 13:25:26   4585s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     Layer information for route type default_route_type_leaf:
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     --------------------------------------------------------------------
[12/15 13:25:26   4585s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/15 13:25:26   4585s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/15 13:25:26   4585s]     --------------------------------------------------------------------
[12/15 13:25:26   4585s]     M1       N            H          1.778         0.160         0.284
[12/15 13:25:26   4585s]     M2       N            V          1.400         0.174         0.244
[12/15 13:25:26   4585s]     M3       Y            H          1.400         0.174         0.244
[12/15 13:25:26   4585s]     M4       Y            V          1.400         0.174         0.244
[12/15 13:25:26   4585s]     M5       N            H          1.400         0.174         0.244
[12/15 13:25:26   4585s]     M6       N            V          1.400         0.174         0.244
[12/15 13:25:26   4585s]     M7       N            H          1.400         0.174         0.244
[12/15 13:25:26   4585s]     M8       N            V          0.055         0.208         0.011
[12/15 13:25:26   4585s]     M9       N            H          0.055         0.194         0.011
[12/15 13:25:26   4585s]     --------------------------------------------------------------------
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/15 13:25:26   4585s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     Layer information for route type default_route_type_nonleaf:
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     --------------------------------------------------------------------
[12/15 13:25:26   4585s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/15 13:25:26   4585s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/15 13:25:26   4585s]     --------------------------------------------------------------------
[12/15 13:25:26   4585s]     M1       N            H          1.778         0.243         0.431
[12/15 13:25:26   4585s]     M2       N            V          1.400         0.267         0.374
[12/15 13:25:26   4585s]     M3       Y            H          1.400         0.267         0.374
[12/15 13:25:26   4585s]     M4       Y            V          1.400         0.267         0.374
[12/15 13:25:26   4585s]     M5       N            H          1.400         0.267         0.374
[12/15 13:25:26   4585s]     M6       N            V          1.400         0.267         0.374
[12/15 13:25:26   4585s]     M7       N            H          1.400         0.267         0.374
[12/15 13:25:26   4585s]     M8       N            V          0.055         0.293         0.016
[12/15 13:25:26   4585s]     M9       N            H          0.055         0.308         0.017
[12/15 13:25:26   4585s]     --------------------------------------------------------------------
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/15 13:25:26   4585s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     Layer information for route type default_route_type_nonleaf:
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     --------------------------------------------------------------------
[12/15 13:25:26   4585s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/15 13:25:26   4585s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/15 13:25:26   4585s]     --------------------------------------------------------------------
[12/15 13:25:26   4585s]     M1       N            H          1.778         0.160         0.284
[12/15 13:25:26   4585s]     M2       N            V          1.400         0.174         0.244
[12/15 13:25:26   4585s]     M3       Y            H          1.400         0.174         0.244
[12/15 13:25:26   4585s]     M4       Y            V          1.400         0.174         0.244
[12/15 13:25:26   4585s]     M5       N            H          1.400         0.174         0.244
[12/15 13:25:26   4585s]     M6       N            V          1.400         0.174         0.244
[12/15 13:25:26   4585s]     M7       N            H          1.400         0.174         0.244
[12/15 13:25:26   4585s]     M8       N            V          0.055         0.208         0.011
[12/15 13:25:26   4585s]     M9       N            H          0.055         0.194         0.011
[12/15 13:25:26   4585s]     --------------------------------------------------------------------
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     Via selection for estimated routes (rule default):
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     ------------------------------------------------------------
[12/15 13:25:26   4585s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/15 13:25:26   4585s]     Range                (Ohm)    (fF)     (fs)     Only
[12/15 13:25:26   4585s]     ------------------------------------------------------------
[12/15 13:25:26   4585s]     M1-M2    VIA1_V      1.500    0.000    0.000    false
[12/15 13:25:26   4585s]     M2-M3    VIA2_X      1.500    0.000    0.000    false
[12/15 13:25:26   4585s]     M3-M4    VIA3_X      1.500    0.000    0.000    false
[12/15 13:25:26   4585s]     M4-M5    VIA4_X      1.500    0.000    0.000    false
[12/15 13:25:26   4585s]     M5-M6    VIA5_X      1.500    0.000    0.000    false
[12/15 13:25:26   4585s]     M6-M7    VIA6_X      1.500    0.000    0.000    false
[12/15 13:25:26   4585s]     M7-M8    VIA7_X      0.220    0.000    0.000    false
[12/15 13:25:26   4585s]     M8-M9    VIA8_X      0.220    0.000    0.000    false
[12/15 13:25:26   4585s]     ------------------------------------------------------------
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/15 13:25:26   4585s]     No ideal or dont_touch nets found in the clock tree
[12/15 13:25:26   4585s]     No dont_touch hnets found in the clock tree
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     Total number of dont_touch hpins in the clock network: 2
[12/15 13:25:26   4585s]       Large numbers of dont_touch hpins may damage runtime and QoR.
[12/15 13:25:26   4585s]       Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     Summary of reasons for dont_touch hpins in the clock network:
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     -----------------------
[12/15 13:25:26   4585s]     Reason            Count
[12/15 13:25:26   4585s]     -----------------------
[12/15 13:25:26   4585s]     sdc_constraint      2
[12/15 13:25:26   4585s]     -----------------------
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     Summary of dont_touch hpins in the clock network representing physical hierarchy:
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     ---------------------
[12/15 13:25:26   4585s]     Type            Count
[12/15 13:25:26   4585s]     ---------------------
[12/15 13:25:26   4585s]     ilm               0
[12/15 13:25:26   4585s]     partition         0
[12/15 13:25:26   4585s]     power_domain      0
[12/15 13:25:26   4585s]     fence             0
[12/15 13:25:26   4585s]     none              2
[12/15 13:25:26   4585s]     ---------------------
[12/15 13:25:26   4585s]     Total             2
[12/15 13:25:26   4585s]     ---------------------
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     Checking for illegal sizes of clock logic instances...
[12/15 13:25:26   4585s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     Filtering reasons for cell type: buffer
[12/15 13:25:26   4585s]     =======================================
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     -------------------------------------------------------------------
[12/15 13:25:26   4585s]     Clock trees    Power domain    Reason              Library cells
[12/15 13:25:26   4585s]     -------------------------------------------------------------------
[12/15 13:25:26   4585s]     all            auto-default    Library trimming    { BUFX16BA10TR }
[12/15 13:25:26   4585s]     -------------------------------------------------------------------
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     Filtering reasons for cell type: inverter
[12/15 13:25:26   4585s]     =========================================
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/15 13:25:26   4585s]     Clock trees    Power domain    Reason                         Library cells
[12/15 13:25:26   4585s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/15 13:25:26   4585s]     all            auto-default    Library trimming               { INVX0P5BA10TR INVX0P6BA10TR INVX0P7BA10TR INVX0P8BA10TR INVX1P2BA10TR
[12/15 13:25:26   4585s]                                                                     INVX1P4BA10TR INVX1P7BA10TR INVX2P5BA10TR INVX3P5BA10TR }
[12/15 13:25:26   4585s]     all            auto-default    Unbalanced rise/fall delays    { INVX0P5MA10TR INVX0P6MA10TR INVX0P7MA10TR INVX0P8MA10TR INVX11MA10TR
[12/15 13:25:26   4585s]                                                                     INVX13MA10TR INVX16MA10TR INVX1MA10TR INVX1P2MA10TR INVX1P4MA10TR
[12/15 13:25:26   4585s]                                                                     INVX1P7MA10TR INVX2MA10TR INVX2P5MA10TR INVX3MA10TR INVX3P5MA10TR
[12/15 13:25:26   4585s]                                                                     INVX4MA10TR INVX5MA10TR INVX6MA10TR INVX7P5MA10TR INVX9MA10TR }
[12/15 13:25:26   4585s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     
[12/15 13:25:26   4585s]     Validating CTS configuration done. (took cpu=0:00:03.8 real=0:00:03.8)
[12/15 13:25:26   4585s]     CCOpt configuration status: all checks passed.
[12/15 13:25:26   4585s]   Reconstructing clock tree datastructures, skew aware done.
[12/15 13:25:26   4585s] Initializing clock structures done.
[12/15 13:25:26   4585s] PRO...
[12/15 13:25:26   4585s]   PRO active optimizations:
[12/15 13:25:26   4585s]    - DRV fixing with sizing
[12/15 13:25:26   4585s]   
[12/15 13:25:26   4585s]   Detected clock skew data from CTS
[12/15 13:25:26   4585s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/15 13:25:27   4586s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.3)
[12/15 13:25:27   4586s]   Clock DAG stats PRO initial state:
[12/15 13:25:27   4586s]     cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/15 13:25:27   4586s]     misc counts      : r=4, pp=2
[12/15 13:25:27   4586s]     cell areas       : b=3597.200um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=22.400um^2, total=3636.000um^2
[12/15 13:25:27   4586s]     cell capacitance : b=2.246pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.019pF, total=2.280pF
[12/15 13:25:27   4586s]     sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 13:25:27   4586s]     wire capacitance : top=0.000pF, trunk=1.585pF, leaf=16.587pF, total=18.172pF
[12/15 13:25:27   4586s]     wire lengths     : top=0.000um, trunk=13218.800um, leaf=127586.635um, total=140805.435um
[12/15 13:25:27   4586s]     hp wire lengths  : top=0.000um, trunk=9410.600um, leaf=31606.500um, total=41017.100um
[12/15 13:25:27   4586s]   Clock DAG net violations PRO initial state: none
[12/15 13:25:27   4586s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/15 13:25:27   4586s]     Trunk : target=0.118ns count=40 avg=0.073ns sd=0.029ns min=0.000ns max=0.105ns {15 <= 0.071ns, 14 <= 0.094ns, 11 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/15 13:25:27   4586s]     Leaf  : target=0.118ns count=321 avg=0.094ns sd=0.010ns min=0.017ns max=0.114ns {6 <= 0.071ns, 130 <= 0.094ns, 181 <= 0.106ns, 3 <= 0.112ns, 1 <= 0.118ns}
[12/15 13:25:27   4586s]   Clock DAG library cell distribution PRO initial state {count}:
[12/15 13:25:27   4586s]      Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 5 FRICGX11BA10TR: 307 BUFX5BA10TR: 8 
[12/15 13:25:27   4586s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 13:25:27   4586s]     NICGs: AND2X11MA10TR: 1 
[12/15 13:25:27   4586s]    Logics: BUFZX11MA10TR: 1 NOR2X1AA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 13:25:27   4586s]   Clock DAG hash PRO initial state: 9245561075436393393 11196768619193792051
[12/15 13:25:27   4587s]   Clock DAG hash PRO initial state: 9245561075436393393 11196768619193792051
[12/15 13:25:27   4587s]   Primary reporting skew groups PRO initial state:
[12/15 13:25:27   4587s]     skew_group default.my_clk/mode: unconstrained
[12/15 13:25:27   4587s]         min path sink: vproc_top_genblk3_icache_way0/lines_reg_14__18_/CK
[12/15 13:25:27   4587s]         max path sink: vproc_top_genblk4_vcache/way1/lines_reg_5__488_/CK
[12/15 13:25:28   4587s]   Skew group summary PRO initial state:
[12/15 13:25:28   4587s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.140, max=0.192, avg=0.158, sd=0.025], skew [0.051 vs 0.058], 100% {0.140, 0.192} (wid=0.078 ws=0.013) (gid=0.114 gs=0.051)
[12/15 13:25:28   4587s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.140, max=0.192, avg=0.166, sd=0.028], skew [0.051 vs 0.058], 100% {0.140, 0.192} (wid=0.078 ws=0.000) (gid=0.114 gs=0.051)
[12/15 13:25:28   4587s]     skew_group my_clk/mode: insertion delay [min=0.399, max=0.451, avg=0.431, sd=0.010], skew [0.053 vs 0.058], 100% {0.399, 0.451} (wid=0.137 ws=0.060) (gid=0.358 gs=0.061)
[12/15 13:25:28   4587s]   Recomputing CTS skew targets...
[12/15 13:25:28   4587s]   Resolving skew group constraints...
[12/15 13:25:29   4588s]     Solving LP: 3 skew groups; 23 fragments, 35 fraglets and 36 vertices; 109 variables and 329 constraints; tolerance 1
[12/15 13:25:29   4588s]   Resolving skew group constraints done.
[12/15 13:25:29   4588s]   Recomputing CTS skew targets done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/15 13:25:29   4588s]   PRO Fixing DRVs...
[12/15 13:25:29   4588s]     Clock DAG hash before 'PRO Fixing DRVs': 9245561075436393393 11196768619193792051
[12/15 13:25:29   4588s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/15 13:25:29   4588s]     CCOpt-PRO: considered: 358, tested: 358, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/15 13:25:29   4588s]     
[12/15 13:25:29   4588s]     PRO Statistics: Fix DRVs (cell sizing):
[12/15 13:25:29   4588s]     =======================================
[12/15 13:25:29   4588s]     
[12/15 13:25:29   4588s]     Cell changes by Net Type:
[12/15 13:25:29   4588s]     
[12/15 13:25:29   4588s]     -------------------------------------------------------------------------------------------------
[12/15 13:25:29   4588s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/15 13:25:29   4588s]     -------------------------------------------------------------------------------------------------
[12/15 13:25:29   4588s]     top                0            0           0            0                    0                0
[12/15 13:25:29   4588s]     trunk              0            0           0            0                    0                0
[12/15 13:25:29   4588s]     leaf               0            0           0            0                    0                0
[12/15 13:25:29   4588s]     -------------------------------------------------------------------------------------------------
[12/15 13:25:29   4588s]     Total              0            0           0            0                    0                0
[12/15 13:25:29   4588s]     -------------------------------------------------------------------------------------------------
[12/15 13:25:29   4588s]     
[12/15 13:25:29   4588s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/15 13:25:29   4588s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/15 13:25:29   4588s]     
[12/15 13:25:29   4589s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/15 13:25:29   4589s]       cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/15 13:25:29   4589s]       misc counts      : r=4, pp=2
[12/15 13:25:29   4589s]       cell areas       : b=3597.200um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=22.400um^2, total=3636.000um^2
[12/15 13:25:29   4589s]       cell capacitance : b=2.246pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.019pF, total=2.280pF
[12/15 13:25:29   4589s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 13:25:29   4589s]       wire capacitance : top=0.000pF, trunk=1.585pF, leaf=16.587pF, total=18.172pF
[12/15 13:25:29   4589s]       wire lengths     : top=0.000um, trunk=13218.800um, leaf=127586.635um, total=140805.435um
[12/15 13:25:29   4589s]       hp wire lengths  : top=0.000um, trunk=9410.600um, leaf=31606.500um, total=41017.100um
[12/15 13:25:29   4589s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[12/15 13:25:29   4589s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/15 13:25:29   4589s]       Trunk : target=0.118ns count=40 avg=0.073ns sd=0.029ns min=0.000ns max=0.105ns {15 <= 0.071ns, 14 <= 0.094ns, 11 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/15 13:25:29   4589s]       Leaf  : target=0.118ns count=321 avg=0.094ns sd=0.010ns min=0.017ns max=0.114ns {6 <= 0.071ns, 130 <= 0.094ns, 181 <= 0.106ns, 3 <= 0.112ns, 1 <= 0.118ns}
[12/15 13:25:29   4589s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[12/15 13:25:29   4589s]        Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 5 FRICGX11BA10TR: 307 BUFX5BA10TR: 8 
[12/15 13:25:29   4589s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 13:25:29   4589s]       NICGs: AND2X11MA10TR: 1 
[12/15 13:25:29   4589s]      Logics: BUFZX11MA10TR: 1 NOR2X1AA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 13:25:30   4589s]     Clock DAG hash after 'PRO Fixing DRVs': 9245561075436393393 11196768619193792051
[12/15 13:25:30   4589s]     Clock DAG hash after 'PRO Fixing DRVs': 9245561075436393393 11196768619193792051
[12/15 13:25:30   4589s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/15 13:25:30   4589s]       skew_group default.my_clk/mode: unconstrained
[12/15 13:25:30   4589s]           min path sink: vproc_top_genblk3_icache_way0/lines_reg_14__18_/CK
[12/15 13:25:30   4589s]           max path sink: vproc_top_genblk4_vcache/way1/lines_reg_5__488_/CK
[12/15 13:25:30   4589s]     Skew group summary after 'PRO Fixing DRVs':
[12/15 13:25:30   4589s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.140, max=0.192], skew [0.051 vs 0.058]
[12/15 13:25:30   4589s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.140, max=0.192], skew [0.051 vs 0.058]
[12/15 13:25:30   4589s]       skew_group my_clk/mode: insertion delay [min=0.399, max=0.451], skew [0.053 vs 0.058]
[12/15 13:25:30   4589s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/15 13:25:30   4589s]   PRO Fixing DRVs done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/15 13:25:30   4589s]   
[12/15 13:25:30   4589s]   Slew Diagnostics: After DRV fixing
[12/15 13:25:30   4589s]   ==================================
[12/15 13:25:30   4589s]   
[12/15 13:25:30   4589s]   Global Causes:
[12/15 13:25:30   4589s]   
[12/15 13:25:30   4589s]   -------------------------------------
[12/15 13:25:30   4589s]   Cause
[12/15 13:25:30   4589s]   -------------------------------------
[12/15 13:25:30   4589s]   DRV fixing with buffering is disabled
[12/15 13:25:30   4589s]   -------------------------------------
[12/15 13:25:30   4589s]   
[12/15 13:25:30   4589s]   Top 5 overslews:
[12/15 13:25:30   4589s]   
[12/15 13:25:30   4589s]   ---------------------------------
[12/15 13:25:30   4589s]   Overslew    Causes    Driving Pin
[12/15 13:25:30   4589s]   ---------------------------------
[12/15 13:25:30   4589s]     (empty table)
[12/15 13:25:30   4589s]   ---------------------------------
[12/15 13:25:30   4589s]   
[12/15 13:25:30   4589s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/15 13:25:30   4589s]   
[12/15 13:25:30   4589s]   -------------------
[12/15 13:25:30   4589s]   Cause    Occurences
[12/15 13:25:30   4589s]   -------------------
[12/15 13:25:30   4589s]     (empty table)
[12/15 13:25:30   4589s]   -------------------
[12/15 13:25:30   4589s]   
[12/15 13:25:30   4589s]   Violation diagnostics counts from the 0 nodes that have violations:
[12/15 13:25:30   4589s]   
[12/15 13:25:30   4589s]   -------------------
[12/15 13:25:30   4589s]   Cause    Occurences
[12/15 13:25:30   4589s]   -------------------
[12/15 13:25:30   4589s]     (empty table)
[12/15 13:25:30   4589s]   -------------------
[12/15 13:25:30   4589s]   
[12/15 13:25:30   4589s]   Reconnecting optimized routes...
[12/15 13:25:30   4589s]   Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/15 13:25:30   4589s]   Set dirty flag on 0 instances, 0 nets
[12/15 13:25:30   4589s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/15 13:25:30   4589s] End AAE Lib Interpolated Model. (MEM=3870.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:25:30   4590s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.3)
[12/15 13:25:30   4591s]   Clock DAG stats PRO final:
[12/15 13:25:30   4591s]     cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/15 13:25:30   4591s]     misc counts      : r=4, pp=2
[12/15 13:25:30   4591s]     cell areas       : b=3597.200um^2, i=3.600um^2, icg=0.000um^2, nicg=12.800um^2, l=22.400um^2, total=3636.000um^2
[12/15 13:25:30   4591s]     cell capacitance : b=2.246pF, i=0.006pF, icg=0.000pF, nicg=0.009pF, l=0.019pF, total=2.280pF
[12/15 13:25:30   4591s]     sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/15 13:25:30   4591s]     wire capacitance : top=0.000pF, trunk=1.585pF, leaf=16.587pF, total=18.172pF
[12/15 13:25:30   4591s]     wire lengths     : top=0.000um, trunk=13218.800um, leaf=127586.635um, total=140805.435um
[12/15 13:25:30   4591s]     hp wire lengths  : top=0.000um, trunk=9410.600um, leaf=31606.500um, total=41017.100um
[12/15 13:25:30   4591s]   Clock DAG net violations PRO final: none
[12/15 13:25:30   4591s]   Clock DAG primary half-corner transition distribution PRO final:
[12/15 13:25:30   4591s]     Trunk : target=0.118ns count=40 avg=0.073ns sd=0.029ns min=0.000ns max=0.105ns {15 <= 0.071ns, 14 <= 0.094ns, 11 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/15 13:25:30   4591s]     Leaf  : target=0.118ns count=321 avg=0.094ns sd=0.010ns min=0.017ns max=0.114ns {6 <= 0.071ns, 130 <= 0.094ns, 181 <= 0.106ns, 3 <= 0.112ns, 1 <= 0.118ns}
[12/15 13:25:30   4591s]   Clock DAG library cell distribution PRO final {count}:
[12/15 13:25:30   4591s]      Bufs: BUFX16MA10TR: 27 FRICGX13BA10TR: 5 FRICGX11BA10TR: 307 BUFX5BA10TR: 8 
[12/15 13:25:30   4591s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/15 13:25:30   4591s]     NICGs: AND2X11MA10TR: 1 
[12/15 13:25:30   4591s]    Logics: BUFZX11MA10TR: 1 NOR2X1AA10TR: 1 NAND2X0P7BA10TR: 1 NOR2X0P7MA10TR: 1 
[12/15 13:25:31   4591s]   Clock DAG hash PRO final: 9245561075436393393 11196768619193792051
[12/15 13:25:31   4591s]   Clock DAG hash PRO final: 9245561075436393393 11196768619193792051
[12/15 13:25:31   4591s]   Primary reporting skew groups PRO final:
[12/15 13:25:31   4591s]     skew_group default.my_clk/mode: unconstrained
[12/15 13:25:31   4591s]         min path sink: vproc_top_genblk3_icache_way0/lines_reg_14__18_/CK
[12/15 13:25:31   4591s]         max path sink: vproc_top_genblk4_vcache/way1/lines_reg_5__488_/CK
[12/15 13:25:31   4591s]   Skew group summary PRO final:
[12/15 13:25:31   4591s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.140, max=0.192, avg=0.158, sd=0.025], skew [0.051 vs 0.058], 100% {0.140, 0.192} (wid=0.078 ws=0.013) (gid=0.114 gs=0.051)
[12/15 13:25:31   4591s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.140, max=0.192, avg=0.166, sd=0.028], skew [0.051 vs 0.058], 100% {0.140, 0.192} (wid=0.078 ws=0.000) (gid=0.114 gs=0.051)
[12/15 13:25:31   4591s]     skew_group my_clk/mode: insertion delay [min=0.399, max=0.451, avg=0.431, sd=0.010], skew [0.053 vs 0.058], 100% {0.399, 0.451} (wid=0.137 ws=0.060) (gid=0.358 gs=0.061)
[12/15 13:25:31   4591s] PRO done.
[12/15 13:25:31   4591s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/15 13:25:31   4591s] numClockCells = 364, numClockCellsFixed = 0, numClockCellsRestored = 354, numClockLatches = 1, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/15 13:25:32   4592s] Net route status summary:
[12/15 13:25:32   4592s]   Clock:       358 (unrouted=0, trialRouted=0, noStatus=0, routed=358, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 13:25:32   4592s]   Non-clock: 122179 (unrouted=3634, trialRouted=0, noStatus=0, routed=118545, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3634, (crossesIlmBoundary AND tooFewTerms=0)])
[12/15 13:25:32   4592s] Updating delays...
[12/15 13:25:32   4593s] Updating delays done.
[12/15 13:25:32   4593s] PRO done. (took cpu=0:00:12.8 real=0:00:10.8)
[12/15 13:25:32   4593s] Leaving CCOpt scope - Cleaning up placement interface...
[12/15 13:25:32   4593s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4163.3M, EPOCH TIME: 1671132332.783919
[12/15 13:25:32   4593s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.032, REAL:0.032, MEM:3774.3M, EPOCH TIME: 1671132332.816339
[12/15 13:25:32   4593s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/15 13:25:32   4593s] *** ClockDrv #2 [finish] : cpu/real = 0:00:13.2/0:00:11.2 (1.2), totSession cpu/real = 1:16:33.6/0:44:58.6 (1.7), mem = 3774.3M
[12/15 13:25:32   4593s] 
[12/15 13:25:32   4593s] =============================================================================================
[12/15 13:25:32   4593s]  Step TAT Report for ClockDrv #2                                                21.10-p004_1
[12/15 13:25:32   4593s] =============================================================================================
[12/15 13:25:32   4593s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 13:25:32   4593s] ---------------------------------------------------------------------------------------------
[12/15 13:25:32   4593s] [ PostCommitDelayUpdate  ]      1   0:00:00.2  (   2.1 % )     0:00:00.5 /  0:00:01.3    2.4
[12/15 13:25:32   4593s] [ IncrDelayCalc          ]     12   0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:01.0    3.5
[12/15 13:25:32   4593s] [ MISC                   ]          0:00:10.7  (  95.3 % )     0:00:10.7 /  0:00:12.0    1.1
[12/15 13:25:32   4593s] ---------------------------------------------------------------------------------------------
[12/15 13:25:32   4593s]  ClockDrv #2 TOTAL                  0:00:11.2  ( 100.0 % )     0:00:11.2 /  0:00:13.2    1.2
[12/15 13:25:32   4593s] ---------------------------------------------------------------------------------------------
[12/15 13:25:32   4593s] 
[12/15 13:25:35   4598s] **INFO: Start fixing DRV (Mem = 3648.81M) ...
[12/15 13:25:35   4598s] Begin: GigaOpt DRV Optimization
[12/15 13:25:35   4598s] Glitch fixing enabled
[12/15 13:25:35   4598s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 4  -glitch
[12/15 13:25:35   4598s] *** DrvOpt #9 [begin] : totSession cpu/real = 1:16:38.1/0:45:00.8 (1.7), mem = 3648.8M
[12/15 13:25:35   4598s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/15 13:25:35   4598s] Info: 358 clock nets excluded from IPO operation.
[12/15 13:25:35   4598s] End AAE Lib Interpolated Model. (MEM=3649.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:25:35   4598s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.602034.19
[12/15 13:25:35   4598s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/15 13:25:35   4598s] ### Creating PhyDesignMc. totSessionCpu=1:16:39 mem=3649.8M
[12/15 13:25:35   4598s] OPERPROF: Starting DPlace-Init at level 1, MEM:3649.8M, EPOCH TIME: 1671132335.745561
[12/15 13:25:35   4598s] z: 2, totalTracks: 1
[12/15 13:25:35   4598s] z: 4, totalTracks: 1
[12/15 13:25:35   4598s] z: 6, totalTracks: 1
[12/15 13:25:35   4598s] z: 8, totalTracks: 1
[12/15 13:25:35   4598s] #spOpts: VtWidth mergeVia=F 
[12/15 13:25:35   4598s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3649.8M, EPOCH TIME: 1671132335.866088
[12/15 13:25:35   4598s] 
[12/15 13:25:35   4598s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:25:35   4598s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.098, REAL:0.100, MEM:3649.8M, EPOCH TIME: 1671132335.965771
[12/15 13:25:35   4598s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3649.8MB).
[12/15 13:25:35   4598s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.237, REAL:0.251, MEM:3649.8M, EPOCH TIME: 1671132335.996362
[12/15 13:25:36   4600s] TotalInstCnt at PhyDesignMc Initialization: 115,704
[12/15 13:25:36   4600s] ### Creating PhyDesignMc, finished. totSessionCpu=1:16:40 mem=3650.8M
[12/15 13:25:36   4600s] #optDebug: Start CG creation (mem=3650.8M)
[12/15 13:25:36   4600s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/15 13:25:36   4600s] (cpu=0:00:00.1, mem=3752.4M)
[12/15 13:25:36   4600s]  ...processing cgPrt (cpu=0:00:00.1, mem=3752.4M)
[12/15 13:25:36   4600s]  ...processing cgEgp (cpu=0:00:00.1, mem=3752.4M)
[12/15 13:25:36   4600s]  ...processing cgPbk (cpu=0:00:00.1, mem=3752.4M)
[12/15 13:25:36   4600s]  ...processing cgNrb(cpu=0:00:00.1, mem=3752.4M)
[12/15 13:25:36   4600s]  ...processing cgObs (cpu=0:00:00.1, mem=3752.4M)
[12/15 13:25:36   4600s]  ...processing cgCon (cpu=0:00:00.1, mem=3752.4M)
[12/15 13:25:36   4600s]  ...processing cgPdm (cpu=0:00:00.1, mem=3752.4M)
[12/15 13:25:36   4600s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3752.4M)
[12/15 13:25:36   4600s] ### Creating RouteCongInterface, started
[12/15 13:25:36   4600s] ### Creating LA Mngr. totSessionCpu=1:16:40 mem=3752.4M
[12/15 13:25:36   4600s] ### Creating LA Mngr, finished. totSessionCpu=1:16:40 mem=3752.4M
[12/15 13:25:37   4601s] ### Creating RouteCongInterface, finished
[12/15 13:25:37   4601s] 
[12/15 13:25:37   4601s] Creating Lib Analyzer ...
[12/15 13:25:37   4601s] 
[12/15 13:25:37   4601s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 13:25:37   4601s] Summary for sequential cells identification: 
[12/15 13:25:37   4601s]   Identified SBFF number: 148
[12/15 13:25:37   4601s]   Identified MBFF number: 0
[12/15 13:25:37   4601s]   Identified SB Latch number: 0
[12/15 13:25:37   4601s]   Identified MB Latch number: 0
[12/15 13:25:37   4601s]   Not identified SBFF number: 0
[12/15 13:25:37   4601s]   Not identified MBFF number: 0
[12/15 13:25:37   4601s]   Not identified SB Latch number: 0
[12/15 13:25:37   4601s]   Not identified MB Latch number: 0
[12/15 13:25:37   4601s]   Number of sequential cells which are not FFs: 106
[12/15 13:25:37   4601s]  Visiting view : slowView
[12/15 13:25:37   4601s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/15 13:25:37   4601s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/15 13:25:37   4601s]  Visiting view : fastView
[12/15 13:25:37   4601s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/15 13:25:37   4601s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/15 13:25:37   4601s] TLC MultiMap info (StdDelay):
[12/15 13:25:37   4601s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/15 13:25:37   4601s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/15 13:25:37   4601s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/15 13:25:37   4601s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/15 13:25:37   4601s]  Setting StdDelay to: 15.6ps
[12/15 13:25:37   4601s] 
[12/15 13:25:37   4601s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 13:25:37   4601s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/15 13:25:37   4601s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/15 13:25:37   4601s] Total number of usable buffers from Lib Analyzer: 40 ( BUFX1MA10TR BUFX1BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFHX2MA10TR BUFHX3MA10TR BUFHX2P5MA10TR BUFX4MA10TR BUFX4BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR BUFHX16MA10TR)
[12/15 13:25:37   4601s] Total number of usable inverters from Lib Analyzer: 28 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/15 13:25:37   4601s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/15 13:25:37   4601s] 
[12/15 13:25:37   4601s] {RT default_rc_corner 0 6 6 0}
[12/15 13:25:39   4602s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:16:43 mem=3752.4M
[12/15 13:25:39   4602s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:16:43 mem=3752.4M
[12/15 13:25:39   4602s] Creating Lib Analyzer, finished. 
[12/15 13:25:41   4605s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/15 13:25:41   4605s] **INFO: Disabling fanout fix in postRoute stage.
[12/15 13:25:41   4605s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3903.1M, EPOCH TIME: 1671132341.760818
[12/15 13:25:41   4605s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3903.1M, EPOCH TIME: 1671132341.763588
[12/15 13:25:43   4607s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 13:25:43   4607s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/15 13:25:43   4607s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 13:25:43   4607s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/15 13:25:43   4607s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 13:25:43   4607s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/15 13:25:44   4608s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/15 13:25:44   4608s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 13:25:46   4610s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.35|     0.00|       0|       0|       0| 74.04%|          |         |
[12/15 13:25:46   4610s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/15 13:25:46   4610s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/15 13:25:46   4610s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 13:25:46   4610s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.35|     0.00|       0|       0|       0| 74.04%| 0:00:00.0|  4034.5M|
[12/15 13:25:46   4610s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 13:25:46   4610s] 
[12/15 13:25:46   4610s] *** Finish DRV Fixing (cpu=0:00:05.6 real=0:00:05.0 mem=4034.5M) ***
[12/15 13:25:46   4610s] 
[12/15 13:25:46   4610s] Begin: glitch net info
[12/15 13:25:46   4611s] glitch slack range: number of glitch nets
[12/15 13:25:46   4611s] glitch slack < -0.32 : 0
[12/15 13:25:46   4611s] -0.32 < glitch slack < -0.28 : 0
[12/15 13:25:46   4611s] -0.28 < glitch slack < -0.24 : 0
[12/15 13:25:46   4611s] -0.24 < glitch slack < -0.2 : 0
[12/15 13:25:46   4611s] -0.2 < glitch slack < -0.16 : 0
[12/15 13:25:46   4611s] -0.16 < glitch slack < -0.12 : 0
[12/15 13:25:46   4611s] -0.12 < glitch slack < -0.08 : 0
[12/15 13:25:46   4611s] -0.08 < glitch slack < -0.04 : 0
[12/15 13:25:46   4611s] -0.04 < glitch slack : 0
[12/15 13:25:46   4611s] End: glitch net info
[12/15 13:25:46   4611s] Total-nets :: 118903, Stn-nets :: 0, ratio :: 0 %
[12/15 13:25:46   4611s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3942.6M, EPOCH TIME: 1671132346.856040
[12/15 13:25:46   4611s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.023, MEM:3811.6M, EPOCH TIME: 1671132346.879177
[12/15 13:25:46   4611s] TotalInstCnt at PhyDesignMc Destruction: 115,704
[12/15 13:25:46   4611s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.602034.19
[12/15 13:25:46   4611s] *** DrvOpt #9 [finish] : cpu/real = 0:00:13.3/0:00:11.8 (1.1), totSession cpu/real = 1:16:51.3/0:45:12.6 (1.7), mem = 3811.6M
[12/15 13:25:46   4611s] 
[12/15 13:25:46   4611s] =============================================================================================
[12/15 13:25:46   4611s]  Step TAT Report for DrvOpt #9                                                  21.10-p004_1
[12/15 13:25:46   4611s] =============================================================================================
[12/15 13:25:46   4611s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 13:25:46   4611s] ---------------------------------------------------------------------------------------------
[12/15 13:25:46   4611s] [ SlackTraversorInit     ]      1   0:00:01.4  (  11.8 % )     0:00:01.4 /  0:00:01.5    1.1
[12/15 13:25:46   4611s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[12/15 13:25:46   4611s] [ LibAnalyzerInit        ]      1   0:00:01.7  (  14.7 % )     0:00:01.7 /  0:00:01.8    1.0
[12/15 13:25:46   4611s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:25:46   4611s] [ PlacerInterfaceInit    ]      1   0:00:00.9  (   7.9 % )     0:00:00.9 /  0:00:01.5    1.6
[12/15 13:25:46   4611s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (   5.5 % )     0:00:00.6 /  0:00:00.7    1.1
[12/15 13:25:46   4611s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/15 13:25:46   4611s] [ DrvFindVioNets         ]      2   0:00:00.6  (   5.3 % )     0:00:00.6 /  0:00:01.4    2.2
[12/15 13:25:46   4611s] [ DrvComputeSummary      ]      2   0:00:02.3  (  19.3 % )     0:00:02.3 /  0:00:02.3    1.0
[12/15 13:25:46   4611s] [ ReportGlitchViolation  ]      1   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/15 13:25:46   4611s] [ MISC                   ]          0:00:03.7  (  31.0 % )     0:00:03.7 /  0:00:03.6    1.0
[12/15 13:25:46   4611s] ---------------------------------------------------------------------------------------------
[12/15 13:25:46   4611s]  DrvOpt #9 TOTAL                    0:00:11.8  ( 100.0 % )     0:00:11.8 /  0:00:13.3    1.1
[12/15 13:25:46   4611s] ---------------------------------------------------------------------------------------------
[12/15 13:25:46   4611s] 
[12/15 13:25:46   4611s] drv optimizer changes nothing and skips refinePlace
[12/15 13:25:46   4611s] End: GigaOpt DRV Optimization
[12/15 13:25:46   4611s] **optDesign ... cpu = 0:02:58, real = 0:01:53, mem = 3087.3M, totSessionCpu=1:16:51 **
[12/15 13:25:46   4611s] *info:
[12/15 13:25:46   4611s] **INFO: Completed fixing DRV (CPU Time = 0:00:13, Mem = 3811.62M).
[12/15 13:25:47   4611s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3811.6M, EPOCH TIME: 1671132347.044338
[12/15 13:25:47   4611s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.128, REAL:0.129, MEM:3811.6M, EPOCH TIME: 1671132347.173043
[12/15 13:25:49   4615s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.22min real=0.18min mem=3811.6M)
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.346  |  1.346  | 33.031  | 28.981  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.039%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:03:02, real = 0:01:56, mem = 3083.5M, totSessionCpu=1:16:55 **
[12/15 13:25:50   4617s]   DRV Snapshot: (REF)
[12/15 13:25:50   4617s]          Tran DRV: 0 (0)
[12/15 13:25:50   4617s]           Cap DRV: 0 (0)
[12/15 13:25:50   4617s]        Fanout DRV: 0 (1)
[12/15 13:25:50   4617s]            Glitch: 0 (0)
[12/15 13:25:51   4618s]   Timing Snapshot: (REF)
[12/15 13:25:51   4618s]      Weighted WNS: 0.000
[12/15 13:25:51   4618s]       All  PG WNS: 0.000
[12/15 13:25:51   4618s]       High PG WNS: 0.000
[12/15 13:25:51   4618s]       All  PG TNS: 0.000
[12/15 13:25:51   4618s]       High PG TNS: 0.000
[12/15 13:25:51   4618s]       Low  PG TNS: 0.000
[12/15 13:25:51   4618s]    Category Slack: { [L, 1.346] [H, 1.346] [H, 1.346] }
[12/15 13:25:51   4618s] 
[12/15 13:25:52   4618s] **INFO: flowCheckPoint #9 OptimizationPreEco
[12/15 13:25:52   4618s] Running postRoute recovery in preEcoRoute mode
[12/15 13:25:52   4618s] **optDesign ... cpu = 0:03:06, real = 0:01:59, mem = 3042.7M, totSessionCpu=1:16:59 **
[12/15 13:25:53   4621s]   DRV Snapshot: (TGT)
[12/15 13:25:53   4621s]          Tran DRV: 0 (0)
[12/15 13:25:53   4621s]           Cap DRV: 0 (0)
[12/15 13:25:53   4621s]        Fanout DRV: 0 (1)
[12/15 13:25:53   4621s]            Glitch: 0 (0)
[12/15 13:25:53   4621s] Checking DRV degradation...
[12/15 13:25:53   4621s] 
[12/15 13:25:53   4621s] Recovery Manager:
[12/15 13:25:53   4621s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/15 13:25:53   4621s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/15 13:25:53   4621s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/15 13:25:53   4621s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/15 13:25:53   4621s] 
[12/15 13:25:53   4621s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/15 13:25:53   4621s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=3772.97M, totSessionCpu=1:17:01).
[12/15 13:25:53   4621s] **optDesign ... cpu = 0:03:08, real = 0:02:00, mem = 3043.0M, totSessionCpu=1:17:01 **
[12/15 13:25:53   4621s] 
[12/15 13:25:55   4623s]   DRV Snapshot: (REF)
[12/15 13:25:55   4623s]          Tran DRV: 0 (0)
[12/15 13:25:55   4623s]           Cap DRV: 0 (0)
[12/15 13:25:55   4623s]        Fanout DRV: 0 (1)
[12/15 13:25:55   4623s]            Glitch: 0 (0)
[12/15 13:25:55   4623s] Skipping post route harden opt
[12/15 13:25:55   4623s] ### Creating LA Mngr. totSessionCpu=1:17:04 mem=3868.4M
[12/15 13:25:55   4623s] ### Creating LA Mngr, finished. totSessionCpu=1:17:04 mem=3868.4M
[12/15 13:25:55   4623s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3868.4M, EPOCH TIME: 1671132355.429710
[12/15 13:25:55   4623s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.090, MEM:3868.4M, EPOCH TIME: 1671132355.519762
[12/15 13:25:57   4627s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.346  |  1.346  | 33.031  | 28.981  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.039%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:03:14, real = 0:02:04, mem = 3035.1M, totSessionCpu=1:17:07 **
[12/15 13:25:57   4627s] **INFO: flowCheckPoint #10 GlobalDetailRoute
[12/15 13:25:57   4627s] Running refinePlace -preserveRouting true -hardFence false
[12/15 13:25:57   4627s] Enhanced MH flow has been turned off for floorplan mode.
[12/15 13:25:57   4627s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3771.4M, EPOCH TIME: 1671132357.357822
[12/15 13:25:57   4627s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3771.4M, EPOCH TIME: 1671132357.357877
[12/15 13:25:57   4627s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3771.4M, EPOCH TIME: 1671132357.357940
[12/15 13:25:57   4627s] z: 2, totalTracks: 1
[12/15 13:25:57   4627s] z: 4, totalTracks: 1
[12/15 13:25:57   4627s] z: 6, totalTracks: 1
[12/15 13:25:57   4627s] z: 8, totalTracks: 1
[12/15 13:25:57   4627s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3771.4M, EPOCH TIME: 1671132357.468207
[12/15 13:25:57   4627s] 
[12/15 13:25:57   4627s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:25:57   4627s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.095, REAL:0.096, MEM:3771.4M, EPOCH TIME: 1671132357.563735
[12/15 13:25:57   4627s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3771.4MB).
[12/15 13:25:57   4627s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.235, REAL:0.236, MEM:3771.4M, EPOCH TIME: 1671132357.593665
[12/15 13:25:57   4627s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.235, REAL:0.236, MEM:3771.4M, EPOCH TIME: 1671132357.593698
[12/15 13:25:57   4627s] TDRefine: refinePlace mode is spiral
[12/15 13:25:57   4627s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.602034.16
[12/15 13:25:57   4627s] OPERPROF:   Starting RefinePlace at level 2, MEM:3771.4M, EPOCH TIME: 1671132357.593749
[12/15 13:25:57   4627s] *** Starting refinePlace (1:17:08 mem=3771.4M) ***
[12/15 13:25:57   4627s] Total net bbox length = 2.341e+06 (1.200e+06 1.141e+06) (ext = 4.144e+03)
[12/15 13:25:57   4627s] 
[12/15 13:25:57   4627s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:25:57   4627s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/15 13:25:57   4627s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/15 13:25:57   4627s] Type 'man IMPSP-5140' for more detail.
[12/15 13:25:57   4627s] **WARN: (IMPSP-315):	Found 128879 instances insts with no PG Term connections.
[12/15 13:25:57   4627s] Type 'man IMPSP-315' for more detail.
[12/15 13:25:57   4627s] (I)      Default power domain name = toplevel_498
[12/15 13:25:57   4627s] .Default power domain name = toplevel_498
[12/15 13:25:57   4627s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:3771.4M, EPOCH TIME: 1671132357.830182
[12/15 13:25:57   4627s] Starting refinePlace ...
[12/15 13:25:57   4627s] Default power domain name = toplevel_498
[12/15 13:25:57   4627s] .One DDP V2 for no tweak run.
[12/15 13:25:57   4627s] Default power domain name = toplevel_498
[12/15 13:25:57   4627s] .  Spread Effort: high, post-route mode, useDDP on.
[12/15 13:25:58   4628s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=3801.3MB) @(1:17:08 - 1:17:08).
[12/15 13:25:58   4628s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 13:25:58   4628s] wireLenOptFixPriorityInst 30605 inst fixed
[12/15 13:25:58   4628s] 
[12/15 13:25:58   4628s] Running Spiral MT with 4 threads  fetchWidth=441 
[12/15 13:25:59   4630s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/15 13:25:59   4630s] [CPU] RefinePlace/Spiral (cpu=0:00:00.6, real=0:00:00.0)
[12/15 13:25:59   4630s] [CPU] RefinePlace/Commit (cpu=0:00:01.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/15 13:25:59   4630s] [CPU] RefinePlace/Legalization (cpu=0:00:02.3, real=0:00:01.0, mem=3802.8MB) @(1:17:08 - 1:17:11).
[12/15 13:25:59   4630s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 13:25:59   4630s] 	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 3802.8MB
[12/15 13:25:59   4630s] Statistics of distance of Instance movement in refine placement:
[12/15 13:25:59   4630s]   maximum (X+Y) =         0.00 um
[12/15 13:25:59   4630s]   mean    (X+Y) =         0.00 um
[12/15 13:25:59   4630s] Summary Report:
[12/15 13:25:59   4630s] Instances move: 0 (out of 115347 movable)
[12/15 13:25:59   4630s] Instances flipped: 0
[12/15 13:25:59   4630s] Mean displacement: 0.00 um
[12/15 13:25:59   4630s] Max displacement: 0.00 um 
[12/15 13:25:59   4630s] Total instances moved : 0
[12/15 13:25:59   4630s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.810, REAL:1.793, MEM:3802.8M, EPOCH TIME: 1671132359.623538
[12/15 13:25:59   4630s] Total net bbox length = 2.341e+06 (1.200e+06 1.141e+06) (ext = 4.144e+03)
[12/15 13:25:59   4630s] Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 3802.8MB
[12/15 13:25:59   4630s] [CPU] RefinePlace/total (cpu=0:00:03.0, real=0:00:02.0, mem=3802.8MB) @(1:17:08 - 1:17:11).
[12/15 13:25:59   4630s] *** Finished refinePlace (1:17:11 mem=3802.8M) ***
[12/15 13:25:59   4630s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.602034.16
[12/15 13:25:59   4630s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.124, REAL:2.108, MEM:3802.8M, EPOCH TIME: 1671132359.701935
[12/15 13:25:59   4630s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3802.8M, EPOCH TIME: 1671132359.701985
[12/15 13:25:59   4630s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.023, REAL:0.023, MEM:3772.8M, EPOCH TIME: 1671132359.725397
[12/15 13:25:59   4630s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.382, REAL:2.368, MEM:3772.8M, EPOCH TIME: 1671132359.725503
[12/15 13:25:59   4630s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3772.8M, EPOCH TIME: 1671132359.730385
[12/15 13:25:59   4630s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3772.8M, EPOCH TIME: 1671132359.733834
[12/15 13:25:59   4630s] z: 2, totalTracks: 1
[12/15 13:25:59   4630s] z: 4, totalTracks: 1
[12/15 13:25:59   4630s] z: 6, totalTracks: 1
[12/15 13:25:59   4630s] z: 8, totalTracks: 1
[12/15 13:25:59   4630s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3772.8M, EPOCH TIME: 1671132359.799821
[12/15 13:25:59   4630s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.062, REAL:0.065, MEM:3772.8M, EPOCH TIME: 1671132359.865176
[12/15 13:25:59   4630s] All LLGs are deleted
[12/15 13:25:59   4630s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3772.8M, EPOCH TIME: 1671132359.865291
[12/15 13:25:59   4630s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3772.8M, EPOCH TIME: 1671132359.865847
[12/15 13:25:59   4630s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3772.8M, EPOCH TIME: 1671132359.911528
[12/15 13:25:59   4630s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3772.8M, EPOCH TIME: 1671132359.911791
[12/15 13:25:59   4630s] Core basic site is TSMC65ADV10TSITE
[12/15 13:25:59   4630s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3772.8M, EPOCH TIME: 1671132359.918904
[12/15 13:26:00   4631s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.866, REAL:0.276, MEM:3772.8M, EPOCH TIME: 1671132360.194831
[12/15 13:26:00   4631s] SiteArray: non-trimmed site array dimensions = 425 x 4250
[12/15 13:26:00   4631s] SiteArray: use 7,401,472 bytes
[12/15 13:26:00   4631s] SiteArray: current memory after site array memory allocation 3772.8M
[12/15 13:26:00   4631s] SiteArray: FP blocked sites are writable
[12/15 13:26:00   4631s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.924, REAL:0.325, MEM:3772.8M, EPOCH TIME: 1671132360.236500
[12/15 13:26:00   4631s] 
[12/15 13:26:00   4631s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/15 13:26:00   4631s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.978, REAL:0.379, MEM:3772.8M, EPOCH TIME: 1671132360.290651
[12/15 13:26:00   4631s] [CPU] DPlace-Init (cpu=0:00:01.2, real=0:00:01.0, mem=3772.8MB).
[12/15 13:26:00   4631s] OPERPROF:   Finished DPlace-Init at level 2, CPU:1.169, REAL:0.578, MEM:3772.8M, EPOCH TIME: 1671132360.311360
[12/15 13:26:00   4631s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3772.8M, EPOCH TIME: 1671132360.311393
[12/15 13:26:01   4633s]   Signal wire search tree: 2410731 elements. (cpu=0:00:01.2, mem=0.0M)
[12/15 13:26:01   4633s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:1.194, REAL:1.158, MEM:3772.8M, EPOCH TIME: 1671132361.469063
[12/15 13:26:02   4634s] Restore filler instances time, CPU:0.862s,REAL:0.866s.
[12/15 13:26:02   4634s] *INFO: Total 77377 filler insts restored.
[12/15 13:26:02   4634s] For 77377 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/15 13:26:02   4634s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3772.8M, EPOCH TIME: 1671132362.656639
[12/15 13:26:02   4634s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:3772.8M, EPOCH TIME: 1671132362.656721
[12/15 13:26:02   4634s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3772.8M, EPOCH TIME: 1671132362.885984
[12/15 13:26:02   4634s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3772.8M, EPOCH TIME: 1671132362.886119
[12/15 13:26:02   4634s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3772.8M, EPOCH TIME: 1671132362.936302
[12/15 13:26:02   4634s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3772.8M, EPOCH TIME: 1671132362.938979
[12/15 13:26:02   4634s] AddFiller init all instances time CPU:0.011, REAL:0.011
[12/15 13:26:02   4634s] AddFiller main function time CPU:0.061, REAL:0.021
[12/15 13:26:02   4634s] Filler instance commit time CPU:0.000, REAL:0.000
[12/15 13:26:02   4634s] *INFO: Adding fillers to top-module.
[12/15 13:26:02   4634s] *INFO:   Added 6 filler insts (cell FILL128A10TR / prefix FILL).
[12/15 13:26:02   4634s] *INFO:   Added 257 filler insts (cell FILL64A10TR / prefix FILL).
[12/15 13:26:02   4634s] *INFO:   Added 2391 filler insts (cell FILL32A10TR / prefix FILL).
[12/15 13:26:02   4634s] *INFO:   Added 8745 filler insts (cell FILL16A10TR / prefix FILL).
[12/15 13:26:02   4634s] *INFO:   Added 13346 filler insts (cell FILLCAP8A10TR / prefix FILL).
[12/15 13:26:02   4634s] *INFO:   Added 16030 filler insts (cell FILL4A10TR / prefix FILL).
[12/15 13:26:02   4634s] *INFO:   Added 17861 filler insts (cell FILL2A10TR / prefix FILL).
[12/15 13:26:02   4634s] *INFO:   Added 18741 filler insts (cell FILL1A10TR / prefix FILL).
[12/15 13:26:02   4634s] *INFO: Swapped 0 special filler inst. 
[12/15 13:26:02   4634s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.087, REAL:0.044, MEM:3772.8M, EPOCH TIME: 1671132362.983033
[12/15 13:26:02   4634s] *INFO: Total 77377 filler insts added - prefix FILL (CPU: 0:00:03.9).
[12/15 13:26:02   4634s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.090, REAL:0.047, MEM:3772.8M, EPOCH TIME: 1671132362.983130
[12/15 13:26:02   4634s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3772.8M, EPOCH TIME: 1671132362.983163
[12/15 13:26:02   4634s] For 0 new insts, *** Applied 0 GNC rules.
[12/15 13:26:02   4634s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.004, REAL:0.004, MEM:3772.8M, EPOCH TIME: 1671132362.987572
[12/15 13:26:02   4634s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.144, REAL:0.102, MEM:3772.8M, EPOCH TIME: 1671132362.987635
[12/15 13:26:02   4634s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.144, REAL:0.102, MEM:3772.8M, EPOCH TIME: 1671132362.987662
[12/15 13:26:02   4634s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3772.8M, EPOCH TIME: 1671132362.987690
[12/15 13:26:03   4634s] OPERPROF:     Starting spSiteCleanup(false) at level 3, MEM:3772.8M, EPOCH TIME: 1671132363.006642
[12/15 13:26:03   4634s] OPERPROF:     Finished spSiteCleanup(false) at level 3, CPU:0.070, REAL:0.070, MEM:3772.8M, EPOCH TIME: 1671132363.077058
[12/15 13:26:03   4634s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.100, REAL:0.100, MEM:3772.8M, EPOCH TIME: 1671132363.087980
[12/15 13:26:03   4634s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:4.021, REAL:3.358, MEM:3772.8M, EPOCH TIME: 1671132363.088306
[12/15 13:26:03   4634s] -routeWithEco false                       # bool, default=false
[12/15 13:26:03   4634s] -routeWithEco true                        # bool, default=false, user setting
[12/15 13:26:03   4634s] -routeSelectedNetOnly false               # bool, default=false
[12/15 13:26:03   4634s] -routeWithTimingDriven false              # bool, default=false
[12/15 13:26:03   4634s] -routeWithSiDriven false                  # bool, default=false
[12/15 13:26:03   4634s] Existing Dirty Nets : 0
[12/15 13:26:03   4634s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/15 13:26:03   4634s] Reset Dirty Nets : 0
[12/15 13:26:03   4634s] *** EcoRoute #2 [begin] : totSession cpu/real = 1:17:14.9/0:45:29.1 (1.7), mem = 3772.8M
[12/15 13:26:03   4634s] 
[12/15 13:26:03   4634s] globalDetailRoute
[12/15 13:26:03   4634s] 
[12/15 13:26:03   4634s] #Start globalDetailRoute on Thu Dec 15 13:26:03 2022
[12/15 13:26:03   4634s] #
[12/15 13:26:03   4635s] ### Time Record (globalDetailRoute) is installed.
[12/15 13:26:03   4635s] ### Time Record (Pre Callback) is installed.
[12/15 13:26:03   4635s] Closing parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d': 119009 access done (mem: 3788.770M)
[12/15 13:26:03   4635s] ### Time Record (Pre Callback) is uninstalled.
[12/15 13:26:03   4635s] ### Time Record (DB Import) is installed.
[12/15 13:26:03   4635s] ### Time Record (Timing Data Generation) is installed.
[12/15 13:26:03   4635s] ### Time Record (Timing Data Generation) is uninstalled.
[12/15 13:26:04   4636s] ### Net info: total nets: 122537
[12/15 13:26:04   4636s] ### Net info: dirty nets: 0
[12/15 13:26:04   4636s] ### Net info: marked as disconnected nets: 0
[12/15 13:26:05   4639s] #num needed restored net=0
[12/15 13:26:05   4639s] #need_extraction net=0 (total=122537)
[12/15 13:26:05   4639s] ### Net info: fully routed nets: 118903
[12/15 13:26:05   4639s] ### Net info: trivial (< 2 pins) nets: 3634
[12/15 13:26:05   4639s] ### Net info: unrouted nets: 0
[12/15 13:26:05   4639s] ### Net info: re-extraction nets: 0
[12/15 13:26:05   4639s] ### Net info: ignored nets: 0
[12/15 13:26:05   4639s] ### Net info: skip routing nets: 0
[12/15 13:26:05   4639s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/15 13:26:05   4639s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/15 13:26:06   4641s] ### import design signature (87): route=2004704799 fixed_route=1434952879 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2007434245 dirty_area=0 del_dirty_area=0 cell=993392947 placement=1585287171 pin_access=1628605930 inst_pattern=1
[12/15 13:26:06   4641s] ### Time Record (DB Import) is uninstalled.
[12/15 13:26:06   4641s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[12/15 13:26:07   4641s] #RTESIG:78da8d923d4fc330108699f91527b74390dae2731cc7190b0209a9822a2aac95214e1529
[12/15 13:26:07   4641s] #       7590e30cfdf7b861484124c6d36bdd73ef7de866f3b7871c08c315d2e527a57c8ff09c33
[12/15 13:26:07   4641s] #       a409154b4c38bf65b8f7a1d73b723d9bbf6c772ccda05475ab217a6f9a7a01c5c9a863f5
[12/15 13:26:07   4641s] #       01852e55573b68b5739539dc7ce322954054e71a0291d3d6287b5a40d76afb8bcb62f1d3
[12/15 13:26:07   4641s] #       f60f06b96080c94ad0f383a8ac1be5464829c376098dff01090c43692280b44e9942d9c2
[12/15 13:26:07   4641s] #       4faa4d771c235320a6317a9a12149ced266bca5404992c66401e9f361b5fad75d6474638
[12/15 13:26:07   4641s] #       cec343667e13bd1932b946bacbe1fc117cd0311b348a41dfafb717191709977c2f437dfa
[12/15 13:26:07   4641s] #       0308f72939909e9a7663942108882ae3f441db11c66f30b06546793cc15c7d0177ca016d
[12/15 13:26:07   4641s] #
[12/15 13:26:07   4641s] #Skip comparing routing design signature in db-snapshot flow
[12/15 13:26:07   4641s] ### Time Record (Data Preparation) is installed.
[12/15 13:26:07   4641s] #RTESIG:78da8d92314fc330108599f91527b74390dae2731c27190b0209a9822a2aac95214e1529
[12/15 13:26:07   4641s] #       7590e30cfdf7b86148404d5c4fcfbaefde9d9f3c9b7f3c654018ae902ebf29e57b84d78c
[12/15 13:26:07   4641s] #       218da85862c4f93dc3bd2bbd3f90dbd9fc6dbb63710a85ac1a05c1675d570bc84f5a1ecb
[12/15 13:26:07   4641s] #       2fc85521dbca42a3ac2df5e1ee1717710244b6b626105865b434a705b48d32ffb834147f
[12/15 13:26:07   4641s] #       6d2f30c805038c56829e0f0445554b3b422689df2ea2e11590403f1447024863a5cea5c9
[12/15 13:26:07   4641s] #       dd4b956e8f63640c44d75a4d53828235edf4cc3402d26de6ac1a6b5ce93298c4c26b9686
[12/15 13:26:07   4641s] #       0cc8f3cb66e3f14a39f7a791bac83a3364c91ae92e83f345f05e87acd7287afdb8de0e3a
[12/15 13:26:07   4641s] #       060d43be93be3ddd4ff1ef99f0ab1264942108084a6dd5419911c625e84999511e4e3037
[12/15 13:26:07   4641s] #       3fd1470e27
[12/15 13:26:07   4641s] #
[12/15 13:26:07   4641s] ### Time Record (Data Preparation) is uninstalled.
[12/15 13:26:07   4641s] ### Time Record (Global Routing) is installed.
[12/15 13:26:07   4641s] ### Time Record (Global Routing) is uninstalled.
[12/15 13:26:07   4642s] #Total number of trivial nets (e.g. < 2 pins) = 3634 (skipped).
[12/15 13:26:07   4642s] #Total number of routable nets = 118903.
[12/15 13:26:07   4642s] #Total number of nets in the design = 122537.
[12/15 13:26:07   4642s] #118903 routable nets have routed wires.
[12/15 13:26:07   4642s] #358 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/15 13:26:07   4642s] #No nets have been global routed.
[12/15 13:26:07   4642s] #Using multithreading with 4 threads.
[12/15 13:26:07   4642s] ### Time Record (Data Preparation) is installed.
[12/15 13:26:07   4642s] #Start routing data preparation on Thu Dec 15 13:26:07 2022
[12/15 13:26:07   4642s] #
[12/15 13:26:08   4643s] #Minimum voltage of a net in the design = 0.000.
[12/15 13:26:08   4643s] #Maximum voltage of a net in the design = 1.100.
[12/15 13:26:08   4643s] #Voltage range [0.000 - 1.100] has 122535 nets.
[12/15 13:26:08   4643s] #Voltage range [0.900 - 1.100] has 1 net.
[12/15 13:26:08   4643s] #Voltage range [0.000 - 0.000] has 1 net.
[12/15 13:26:08   4643s] ### Time Record (Cell Pin Access) is installed.
[12/15 13:26:08   4643s] #Initial pin access analysis.
[12/15 13:26:08   4643s] #Detail pin access analysis.
[12/15 13:26:08   4643s] ### Time Record (Cell Pin Access) is uninstalled.
[12/15 13:26:10   4644s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/15 13:26:10   4644s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 13:26:10   4644s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 13:26:10   4644s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 13:26:10   4644s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 13:26:10   4644s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 13:26:10   4644s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/15 13:26:10   4644s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/15 13:26:10   4644s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/15 13:26:10   4645s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2989.38 (MB), peak = 3132.64 (MB)
[12/15 13:26:10   4645s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/15 13:26:12   4647s] #Regenerating Ggrids automatically.
[12/15 13:26:12   4647s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/15 13:26:12   4647s] #Using automatically generated G-grids.
[12/15 13:26:13   4648s] #Done routing data preparation.
[12/15 13:26:13   4648s] #cpu time = 00:00:06, elapsed time = 00:00:05, memory = 2992.02 (MB), peak = 3132.64 (MB)
[12/15 13:26:13   4649s] #Found 0 nets for post-route si or timing fixing.
[12/15 13:26:14   4649s] #
[12/15 13:26:14   4649s] #Finished routing data preparation on Thu Dec 15 13:26:13 2022
[12/15 13:26:14   4649s] #
[12/15 13:26:14   4649s] #Cpu time = 00:00:07
[12/15 13:26:14   4649s] #Elapsed time = 00:00:06
[12/15 13:26:14   4649s] #Increased memory = 8.34 (MB)
[12/15 13:26:14   4649s] #Total memory = 2992.02 (MB)
[12/15 13:26:14   4649s] #Peak memory = 3132.64 (MB)
[12/15 13:26:14   4649s] #
[12/15 13:26:14   4649s] ### Time Record (Data Preparation) is uninstalled.
[12/15 13:26:14   4649s] ### Time Record (Global Routing) is installed.
[12/15 13:26:14   4649s] #
[12/15 13:26:14   4649s] #Start global routing on Thu Dec 15 13:26:14 2022
[12/15 13:26:14   4649s] #
[12/15 13:26:14   4649s] #
[12/15 13:26:14   4649s] #Start global routing initialization on Thu Dec 15 13:26:14 2022
[12/15 13:26:14   4649s] #
[12/15 13:26:14   4649s] #WARNING (NRGR-22) Design is already detail routed.
[12/15 13:26:14   4649s] ### Time Record (Global Routing) is uninstalled.
[12/15 13:26:14   4649s] ### Time Record (Data Preparation) is installed.
[12/15 13:26:14   4650s] ### Time Record (Data Preparation) is uninstalled.
[12/15 13:26:15   4651s] ### track-assign external-init starts on Thu Dec 15 13:26:15 2022 with memory = 2992.02 (MB), peak = 3132.64 (MB)
[12/15 13:26:15   4651s] ### Time Record (Track Assignment) is installed.
[12/15 13:26:15   4651s] ### Time Record (Track Assignment) is uninstalled.
[12/15 13:26:15   4651s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.52 [4]--
[12/15 13:26:17   4653s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/15 13:26:17   4653s] #Cpu time = 00:00:12
[12/15 13:26:17   4653s] #Elapsed time = 00:00:10
[12/15 13:26:17   4653s] #Increased memory = 8.34 (MB)
[12/15 13:26:17   4653s] #Total memory = 2992.02 (MB)
[12/15 13:26:17   4653s] #Peak memory = 3132.64 (MB)
[12/15 13:26:17   4653s] #Using multithreading with 4 threads.
[12/15 13:26:18   4654s] ### Time Record (Detail Routing) is installed.
[12/15 13:26:18   4656s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/15 13:26:19   4657s] #
[12/15 13:26:19   4657s] #Start Detail Routing..
[12/15 13:26:19   4657s] #start initial detail routing ...
[12/15 13:26:19   4657s] ### Design has 0 dirty nets, has valid drcs
[12/15 13:26:19   4658s] #   Improving pin accessing ...
[12/15 13:26:19   4658s] #    elapsed time = 00:00:01, memory = 2993.21 (MB)
[12/15 13:26:20   4658s] #   Improving pin accessing ...
[12/15 13:26:20   4658s] #    elapsed time = 00:00:01, memory = 2993.21 (MB)
[12/15 13:26:20   4658s] #   Improving pin accessing ...
[12/15 13:26:20   4658s] #    elapsed time = 00:00:01, memory = 2993.21 (MB)
[12/15 13:26:20   4659s] #   Improving pin accessing ...
[12/15 13:26:20   4659s] #    elapsed time = 00:00:01, memory = 2993.21 (MB)
[12/15 13:26:20   4659s] #   Improving pin accessing ...
[12/15 13:26:20   4659s] #    elapsed time = 00:00:01, memory = 2993.21 (MB)
[12/15 13:26:20   4659s] #   Improving pin accessing ...
[12/15 13:26:20   4659s] #    elapsed time = 00:00:01, memory = 2993.51 (MB)
[12/15 13:26:20   4660s] #   Improving pin accessing ...
[12/15 13:26:20   4660s] #    elapsed time = 00:00:02, memory = 2993.51 (MB)
[12/15 13:26:20   4660s] #   Improving pin accessing ...
[12/15 13:26:20   4660s] #    elapsed time = 00:00:02, memory = 2993.51 (MB)
[12/15 13:26:21   4660s] #   Improving pin accessing ...
[12/15 13:26:21   4660s] #    elapsed time = 00:00:02, memory = 2993.51 (MB)
[12/15 13:26:21   4661s] #   Improving pin accessing ...
[12/15 13:26:21   4661s] #    elapsed time = 00:00:02, memory = 2993.51 (MB)
[12/15 13:26:21   4662s] #   number of violations = 0
[12/15 13:26:21   4662s] #cpu time = 00:00:05, elapsed time = 00:00:03, memory = 2993.37 (MB), peak = 3132.64 (MB)
[12/15 13:26:22   4663s] #Complete Detail Routing.
[12/15 13:26:22   4664s] #Total number of nets with non-default rule or having extra spacing = 358
[12/15 13:26:22   4664s] #Total wire length = 3185965 um.
[12/15 13:26:22   4664s] #Total half perimeter of net bounding box = 2452670 um.
[12/15 13:26:22   4664s] #Total wire length on LAYER M1 = 22890 um.
[12/15 13:26:22   4664s] #Total wire length on LAYER M2 = 782342 um.
[12/15 13:26:22   4664s] #Total wire length on LAYER M3 = 1130716 um.
[12/15 13:26:22   4664s] #Total wire length on LAYER M4 = 823625 um.
[12/15 13:26:22   4664s] #Total wire length on LAYER M5 = 398865 um.
[12/15 13:26:22   4664s] #Total wire length on LAYER M6 = 27526 um.
[12/15 13:26:22   4664s] #Total wire length on LAYER M7 = 0 um.
[12/15 13:26:22   4664s] #Total wire length on LAYER M8 = 0 um.
[12/15 13:26:22   4664s] #Total wire length on LAYER M9 = 0 um.
[12/15 13:26:22   4664s] #Total number of vias = 1053282
[12/15 13:26:22   4664s] #Up-Via Summary (total 1053282):
[12/15 13:26:22   4664s] #           
[12/15 13:26:22   4664s] #-----------------------
[12/15 13:26:22   4664s] # M1             461396
[12/15 13:26:22   4664s] # M2             427632
[12/15 13:26:22   4664s] # M3             131316
[12/15 13:26:22   4664s] # M4              31490
[12/15 13:26:22   4664s] # M5               1448
[12/15 13:26:22   4664s] #-----------------------
[12/15 13:26:22   4664s] #               1053282 
[12/15 13:26:22   4664s] #
[12/15 13:26:22   4664s] #Total number of DRC violations = 0
[12/15 13:26:22   4664s] ### Time Record (Detail Routing) is uninstalled.
[12/15 13:26:22   4664s] #Cpu time = 00:00:11
[12/15 13:26:22   4664s] #Elapsed time = 00:00:05
[12/15 13:26:22   4664s] #Increased memory = 1.35 (MB)
[12/15 13:26:22   4664s] #Total memory = 2993.37 (MB)
[12/15 13:26:22   4664s] #Peak memory = 3132.64 (MB)
[12/15 13:26:22   4664s] ### Time Record (Antenna Fixing) is installed.
[12/15 13:26:22   4665s] #
[12/15 13:26:22   4665s] #start routing for process antenna violation fix ...
[12/15 13:26:23   4666s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/15 13:26:26   4678s] #cpu time = 00:00:13, elapsed time = 00:00:04, memory = 2992.44 (MB), peak = 3132.64 (MB)
[12/15 13:26:26   4678s] #
[12/15 13:26:27   4678s] #Total number of nets with non-default rule or having extra spacing = 358
[12/15 13:26:27   4678s] #Total wire length = 3185965 um.
[12/15 13:26:27   4678s] #Total half perimeter of net bounding box = 2452670 um.
[12/15 13:26:27   4678s] #Total wire length on LAYER M1 = 22890 um.
[12/15 13:26:27   4678s] #Total wire length on LAYER M2 = 782342 um.
[12/15 13:26:27   4678s] #Total wire length on LAYER M3 = 1130716 um.
[12/15 13:26:27   4678s] #Total wire length on LAYER M4 = 823625 um.
[12/15 13:26:27   4678s] #Total wire length on LAYER M5 = 398865 um.
[12/15 13:26:27   4678s] #Total wire length on LAYER M6 = 27526 um.
[12/15 13:26:27   4678s] #Total wire length on LAYER M7 = 0 um.
[12/15 13:26:27   4678s] #Total wire length on LAYER M8 = 0 um.
[12/15 13:26:27   4678s] #Total wire length on LAYER M9 = 0 um.
[12/15 13:26:27   4678s] #Total number of vias = 1053282
[12/15 13:26:27   4678s] #Up-Via Summary (total 1053282):
[12/15 13:26:27   4678s] #           
[12/15 13:26:27   4678s] #-----------------------
[12/15 13:26:27   4678s] # M1             461396
[12/15 13:26:27   4678s] # M2             427632
[12/15 13:26:27   4678s] # M3             131316
[12/15 13:26:27   4678s] # M4              31490
[12/15 13:26:27   4678s] # M5               1448
[12/15 13:26:27   4678s] #-----------------------
[12/15 13:26:27   4678s] #               1053282 
[12/15 13:26:27   4678s] #
[12/15 13:26:27   4678s] #Total number of DRC violations = 0
[12/15 13:26:27   4678s] #Total number of process antenna violations = 0
[12/15 13:26:27   4678s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/15 13:26:27   4678s] #
[12/15 13:26:30   4690s] #
[12/15 13:26:30   4690s] #Total number of nets with non-default rule or having extra spacing = 358
[12/15 13:26:30   4690s] #Total wire length = 3185965 um.
[12/15 13:26:30   4690s] #Total half perimeter of net bounding box = 2452670 um.
[12/15 13:26:30   4690s] #Total wire length on LAYER M1 = 22890 um.
[12/15 13:26:30   4690s] #Total wire length on LAYER M2 = 782342 um.
[12/15 13:26:30   4690s] #Total wire length on LAYER M3 = 1130716 um.
[12/15 13:26:30   4690s] #Total wire length on LAYER M4 = 823625 um.
[12/15 13:26:30   4690s] #Total wire length on LAYER M5 = 398865 um.
[12/15 13:26:30   4690s] #Total wire length on LAYER M6 = 27526 um.
[12/15 13:26:30   4690s] #Total wire length on LAYER M7 = 0 um.
[12/15 13:26:30   4690s] #Total wire length on LAYER M8 = 0 um.
[12/15 13:26:30   4690s] #Total wire length on LAYER M9 = 0 um.
[12/15 13:26:30   4690s] #Total number of vias = 1053282
[12/15 13:26:30   4690s] #Up-Via Summary (total 1053282):
[12/15 13:26:30   4690s] #           
[12/15 13:26:30   4690s] #-----------------------
[12/15 13:26:30   4690s] # M1             461396
[12/15 13:26:30   4690s] # M2             427632
[12/15 13:26:30   4690s] # M3             131316
[12/15 13:26:30   4690s] # M4              31490
[12/15 13:26:30   4690s] # M5               1448
[12/15 13:26:30   4690s] #-----------------------
[12/15 13:26:30   4690s] #               1053282 
[12/15 13:26:30   4690s] #
[12/15 13:26:30   4691s] #Total number of DRC violations = 0
[12/15 13:26:30   4691s] #Total number of process antenna violations = 0
[12/15 13:26:30   4691s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/15 13:26:30   4691s] #
[12/15 13:26:30   4691s] ### Time Record (Antenna Fixing) is uninstalled.
[12/15 13:26:30   4691s] #detailRoute Statistics:
[12/15 13:26:30   4691s] #Cpu time = 00:00:37
[12/15 13:26:30   4691s] #Elapsed time = 00:00:13
[12/15 13:26:30   4691s] #Increased memory = -0.48 (MB)
[12/15 13:26:30   4691s] #Total memory = 2991.54 (MB)
[12/15 13:26:30   4691s] #Peak memory = 3132.64 (MB)
[12/15 13:26:30   4691s] #Skip updating routing design signature in db-snapshot flow
[12/15 13:26:30   4691s] ### global_detail_route design signature (99): route=509111770 flt_obj=0 vio=1905142130 shield_wire=1
[12/15 13:26:30   4691s] ### Time Record (DB Export) is installed.
[12/15 13:26:31   4692s] ### export design design signature (100): route=509111770 fixed_route=1434952879 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1575377002 dirty_area=0 del_dirty_area=0 cell=993392947 placement=1585287171 pin_access=1628605930 inst_pattern=1
[12/15 13:26:33   4696s] ### Time Record (DB Export) is uninstalled.
[12/15 13:26:33   4696s] ### Time Record (Post Callback) is installed.
[12/15 13:26:33   4696s] ### Time Record (Post Callback) is uninstalled.
[12/15 13:26:33   4696s] #
[12/15 13:26:33   4696s] #globalDetailRoute statistics:
[12/15 13:26:33   4696s] #Cpu time = 00:01:01
[12/15 13:26:33   4696s] #Elapsed time = 00:00:30
[12/15 13:26:33   4696s] #Increased memory = -53.20 (MB)
[12/15 13:26:33   4696s] #Total memory = 2979.07 (MB)
[12/15 13:26:33   4696s] #Peak memory = 3132.64 (MB)
[12/15 13:26:33   4696s] #Number of warnings = 3
[12/15 13:26:33   4696s] #Total number of warnings = 18
[12/15 13:26:33   4696s] #Number of fails = 0
[12/15 13:26:33   4696s] #Total number of fails = 0
[12/15 13:26:33   4696s] #Complete globalDetailRoute on Thu Dec 15 13:26:33 2022
[12/15 13:26:33   4696s] #
[12/15 13:26:33   4696s] ### import design signature (101): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1628605930 inst_pattern=1
[12/15 13:26:33   4696s] ### Time Record (globalDetailRoute) is uninstalled.
[12/15 13:26:33   4696s] ### 
[12/15 13:26:33   4696s] ###   Scalability Statistics
[12/15 13:26:33   4696s] ### 
[12/15 13:26:33   4696s] ### --------------------------------+----------------+----------------+----------------+
[12/15 13:26:33   4696s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/15 13:26:33   4696s] ### --------------------------------+----------------+----------------+----------------+
[12/15 13:26:33   4696s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/15 13:26:33   4696s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/15 13:26:33   4696s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/15 13:26:33   4696s] ###   DB Import                     |        00:00:06|        00:00:03|             1.9|
[12/15 13:26:33   4696s] ###   DB Export                     |        00:00:05|        00:00:03|             1.9|
[12/15 13:26:33   4696s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/15 13:26:33   4696s] ###   Data Preparation              |        00:00:08|        00:00:06|             1.2|
[12/15 13:26:33   4696s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/15 13:26:33   4696s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/15 13:26:33   4696s] ###   Detail Routing                |        00:00:10|        00:00:04|             2.3|
[12/15 13:26:33   4696s] ###   Antenna Fixing                |        00:00:26|        00:00:08|             3.3|
[12/15 13:26:33   4696s] ###   Entire Command                |        00:01:02|        00:00:30|             2.0|
[12/15 13:26:33   4696s] ### --------------------------------+----------------+----------------+----------------+
[12/15 13:26:33   4696s] ### 
[12/15 13:26:33   4696s] *** EcoRoute #2 [finish] : cpu/real = 0:01:01.9/0:00:30.4 (2.0), totSession cpu/real = 1:18:16.9/0:45:59.5 (1.7), mem = 3762.1M
[12/15 13:26:33   4696s] 
[12/15 13:26:33   4696s] =============================================================================================
[12/15 13:26:33   4696s]  Step TAT Report for EcoRoute #2                                                21.10-p004_1
[12/15 13:26:33   4696s] =============================================================================================
[12/15 13:26:33   4696s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 13:26:33   4696s] ---------------------------------------------------------------------------------------------
[12/15 13:26:33   4696s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:26:33   4696s] [ DetailRoute            ]      1   0:00:04.4  (  14.6 % )     0:00:04.4 /  0:00:10.1    2.3
[12/15 13:26:33   4696s] [ MISC                   ]          0:00:25.9  (  85.4 % )     0:00:25.9 /  0:00:51.8    2.0
[12/15 13:26:33   4696s] ---------------------------------------------------------------------------------------------
[12/15 13:26:33   4696s]  EcoRoute #2 TOTAL                  0:00:30.4  ( 100.0 % )     0:00:30.4 /  0:01:01.9    2.0
[12/15 13:26:33   4696s] ---------------------------------------------------------------------------------------------
[12/15 13:26:33   4696s] 
[12/15 13:26:33   4696s] **optDesign ... cpu = 0:04:24, real = 0:02:40, mem = 2966.9M, totSessionCpu=1:18:17 **
[12/15 13:26:33   4696s] -routeWithEco false                       # bool, default=false
[12/15 13:26:33   4696s] -routeSelectedNetOnly false               # bool, default=false
[12/15 13:26:33   4696s] -routeWithTimingDriven false              # bool, default=false
[12/15 13:26:33   4696s] -routeWithSiDriven false                  # bool, default=false
[12/15 13:26:33   4696s] New Signature Flow (restoreNanoRouteOptions) ....
[12/15 13:26:33   4696s] Extraction called for design 'toplevel_498' of instances=206256 and nets=122537 using extraction engine 'postRoute' at effort level 'low' .
[12/15 13:26:33   4696s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/15 13:26:33   4696s] Type 'man IMPEXT-3530' for more detail.
[12/15 13:26:33   4696s] PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
[12/15 13:26:33   4696s] RC Extraction called in multi-corner(1) mode.
[12/15 13:26:33   4696s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/15 13:26:33   4696s] Type 'man IMPEXT-6197' for more detail.
[12/15 13:26:33   4697s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/15 13:26:33   4697s] * Layer Id             : 1 - M1
[12/15 13:26:33   4697s]       Thickness        : 0.18
[12/15 13:26:33   4697s]       Min Width        : 0.09
[12/15 13:26:33   4697s]       Layer Dielectric : 4.1
[12/15 13:26:33   4697s] * Layer Id             : 2 - M2
[12/15 13:26:33   4697s]       Thickness        : 0.22
[12/15 13:26:33   4697s]       Min Width        : 0.1
[12/15 13:26:33   4697s]       Layer Dielectric : 4.1
[12/15 13:26:33   4697s] * Layer Id             : 3 - M3
[12/15 13:26:33   4697s]       Thickness        : 0.22
[12/15 13:26:33   4697s]       Min Width        : 0.1
[12/15 13:26:33   4697s]       Layer Dielectric : 4.1
[12/15 13:26:33   4697s] * Layer Id             : 4 - M4
[12/15 13:26:33   4697s]       Thickness        : 0.22
[12/15 13:26:33   4697s]       Min Width        : 0.1
[12/15 13:26:33   4697s]       Layer Dielectric : 4.1
[12/15 13:26:33   4697s] * Layer Id             : 5 - M5
[12/15 13:26:33   4697s]       Thickness        : 0.22
[12/15 13:26:33   4697s]       Min Width        : 0.1
[12/15 13:26:33   4697s]       Layer Dielectric : 4.1
[12/15 13:26:33   4697s] * Layer Id             : 6 - M6
[12/15 13:26:33   4697s]       Thickness        : 0.22
[12/15 13:26:33   4697s]       Min Width        : 0.1
[12/15 13:26:33   4697s]       Layer Dielectric : 4.1
[12/15 13:26:33   4697s] * Layer Id             : 7 - M7
[12/15 13:26:33   4697s]       Thickness        : 0.22
[12/15 13:26:33   4697s]       Min Width        : 0.1
[12/15 13:26:33   4697s]       Layer Dielectric : 4.1
[12/15 13:26:33   4697s] * Layer Id             : 8 - M8
[12/15 13:26:33   4697s]       Thickness        : 0.9
[12/15 13:26:33   4697s]       Min Width        : 0.4
[12/15 13:26:33   4697s]       Layer Dielectric : 4.1
[12/15 13:26:33   4697s] * Layer Id             : 9 - M9
[12/15 13:26:33   4697s]       Thickness        : 0.9
[12/15 13:26:33   4697s]       Min Width        : 0.4
[12/15 13:26:33   4697s]       Layer Dielectric : 4.1
[12/15 13:26:33   4697s] extractDetailRC Option : -outfile /tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d -maxResLength 200  -basic
[12/15 13:26:33   4697s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/15 13:26:33   4697s]       RC Corner Indexes            0   
[12/15 13:26:33   4697s] Capacitance Scaling Factor   : 1.00000 
[12/15 13:26:33   4697s] Coupling Cap. Scaling Factor : 1.00000 
[12/15 13:26:33   4697s] Resistance Scaling Factor    : 1.00000 
[12/15 13:26:33   4697s] Clock Cap. Scaling Factor    : 1.00000 
[12/15 13:26:33   4697s] Clock Res. Scaling Factor    : 1.00000 
[12/15 13:26:33   4697s] Shrink Factor                : 1.00000
[12/15 13:26:37   4700s] LayerId::1 widthSet size::1
[12/15 13:26:37   4700s] LayerId::2 widthSet size::1
[12/15 13:26:37   4700s] LayerId::3 widthSet size::1
[12/15 13:26:37   4700s] LayerId::4 widthSet size::1
[12/15 13:26:37   4700s] LayerId::5 widthSet size::1
[12/15 13:26:37   4700s] LayerId::6 widthSet size::1
[12/15 13:26:37   4700s] LayerId::7 widthSet size::1
[12/15 13:26:37   4700s] LayerId::8 widthSet size::1
[12/15 13:26:37   4700s] LayerId::9 widthSet size::1
[12/15 13:26:37   4700s] eee: pegSigSF::1.070000
[12/15 13:26:37   4700s] Initializing multi-corner resistance tables ...
[12/15 13:26:37   4700s] eee: l::1 avDens::0.111070 usedTrk::21058.917257 availTrk::189600.000000 sigTrk::21058.917257
[12/15 13:26:37   4700s] eee: l::2 avDens::0.207863 usedTrk::39099.015236 availTrk::188100.000000 sigTrk::39099.015236
[12/15 13:26:37   4700s] eee: l::3 avDens::0.297088 usedTrk::56535.805725 availTrk::190300.000000 sigTrk::56535.805725
[12/15 13:26:37   4700s] eee: l::4 avDens::0.220220 usedTrk::41181.227253 availTrk::187000.000000 sigTrk::41181.227253
[12/15 13:26:37   4700s] eee: l::5 avDens::0.113852 usedTrk::19969.670016 availTrk::175400.000000 sigTrk::19969.670016
[12/15 13:26:37   4700s] eee: l::6 avDens::0.043280 usedTrk::1376.290001 availTrk::31800.000000 sigTrk::1376.290001
[12/15 13:26:37   4700s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:26:37   4700s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:26:37   4700s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:26:37   4700s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296410 ; uaWl: 1.000000 ; uaWlH: 0.388344 ; aWlH: 0.000000 ; Pmax: 0.866600 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/15 13:26:39   4702s] Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3762.1M)
[12/15 13:26:39   4702s] Creating parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d' for storing RC.
[12/15 13:26:41   4704s] Extracted 10.0001% (CPU Time= 0:00:05.1  MEM= 3809.6M)
[12/15 13:26:43   4706s] Extracted 20.0001% (CPU Time= 0:00:06.7  MEM= 3813.6M)
[12/15 13:26:47   4710s] Extracted 30.0001% (CPU Time= 0:00:10.7  MEM= 3813.6M)
[12/15 13:26:48   4712s] Extracted 40.0002% (CPU Time= 0:00:12.5  MEM= 3813.6M)
[12/15 13:26:50   4714s] Extracted 50.0002% (CPU Time= 0:00:14.4  MEM= 3813.6M)
[12/15 13:26:52   4716s] Extracted 60.0001% (CPU Time= 0:00:16.2  MEM= 3813.6M)
[12/15 13:26:54   4718s] Extracted 70.0001% (CPU Time= 0:00:18.2  MEM= 3813.6M)
[12/15 13:26:59   4723s] Extracted 80.0001% (CPU Time= 0:00:23.3  MEM= 3813.6M)
[12/15 13:27:02   4726s] Extracted 90.0002% (CPU Time= 0:00:26.3  MEM= 3813.6M)
[12/15 13:27:05   4729s] Extracted 100% (CPU Time= 0:00:29.4  MEM= 3813.6M)
[12/15 13:27:07   4730s] Number of Extracted Resistors     : 2438666
[12/15 13:27:07   4730s] Number of Extracted Ground Cap.   : 2365909
[12/15 13:27:07   4730s] Number of Extracted Coupling Cap. : 5312504
[12/15 13:27:07   4730s] Opening parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d' for reading (mem: 3789.629M)
[12/15 13:27:07   4730s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/15 13:27:07   4731s] Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3789.6M)
[12/15 13:27:07   4731s] Creating parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb_Filter.rcdb.d' for storing RC.
[12/15 13:27:09   4732s] Closing parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d': 118903 access done (mem: 3797.629M)
[12/15 13:27:09   4732s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3797.629M)
[12/15 13:27:09   4732s] Opening parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d' for reading (mem: 3797.629M)
[12/15 13:27:09   4732s] processing rcdb (/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d) for hinst (top) of cell (toplevel_498);
[12/15 13:27:10   4734s] Closing parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d': 0 access done (mem: 3797.629M)
[12/15 13:27:10   4734s] Lumped Parasitic Loading Completed (total cpu=0:00:02.0, real=0:00:01.0, current mem=3797.629M)
[12/15 13:27:10   4734s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:38.0  Real Time: 0:00:37.0  MEM: 3797.629M)
[12/15 13:27:11   4735s] **optDesign ... cpu = 0:05:03, real = 0:03:18, mem = 2775.7M, totSessionCpu=1:18:56 **
[12/15 13:27:11   4735s] Starting delay calculation for Setup views
[12/15 13:27:11   4735s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/15 13:27:11   4736s] Starting SI iteration 1 using Infinite Timing Windows
[12/15 13:27:11   4736s] #################################################################################
[12/15 13:27:11   4736s] # Design Stage: PostRoute
[12/15 13:27:11   4736s] # Design Name: toplevel_498
[12/15 13:27:11   4736s] # Design Mode: 90nm
[12/15 13:27:11   4736s] # Analysis Mode: MMMC OCV 
[12/15 13:27:11   4736s] # Parasitics Mode: SPEF/RCDB 
[12/15 13:27:11   4736s] # Signoff Settings: SI On 
[12/15 13:27:11   4736s] #################################################################################
[12/15 13:27:13   4740s] Topological Sorting (REAL = 0:00:00.0, MEM = 3677.0M, InitMEM = 3663.0M)
[12/15 13:27:13   4742s] Setting infinite Tws ...
[12/15 13:27:13   4742s] First Iteration Infinite Tw... 
[12/15 13:27:14   4742s] Calculate early delays in OCV mode...
[12/15 13:27:14   4742s] Calculate late delays in OCV mode...
[12/15 13:27:14   4742s] Start delay calculation (fullDC) (4 T). (MEM=3676.99)
[12/15 13:27:14   4743s] LayerId::1 widthSet size::1
[12/15 13:27:14   4743s] LayerId::2 widthSet size::1
[12/15 13:27:14   4743s] LayerId::3 widthSet size::1
[12/15 13:27:14   4743s] LayerId::4 widthSet size::1
[12/15 13:27:14   4743s] LayerId::5 widthSet size::1
[12/15 13:27:14   4743s] LayerId::6 widthSet size::1
[12/15 13:27:14   4743s] LayerId::7 widthSet size::1
[12/15 13:27:14   4743s] LayerId::8 widthSet size::1
[12/15 13:27:14   4743s] LayerId::9 widthSet size::1
[12/15 13:27:14   4743s] eee: pegSigSF::1.070000
[12/15 13:27:14   4743s] Initializing multi-corner resistance tables ...
[12/15 13:27:14   4743s] eee: l::1 avDens::0.111070 usedTrk::21058.917257 availTrk::189600.000000 sigTrk::21058.917257
[12/15 13:27:14   4743s] eee: l::2 avDens::0.207863 usedTrk::39099.015236 availTrk::188100.000000 sigTrk::39099.015236
[12/15 13:27:14   4743s] eee: l::3 avDens::0.297088 usedTrk::56535.805725 availTrk::190300.000000 sigTrk::56535.805725
[12/15 13:27:14   4743s] eee: l::4 avDens::0.220220 usedTrk::41181.227253 availTrk::187000.000000 sigTrk::41181.227253
[12/15 13:27:14   4743s] eee: l::5 avDens::0.113852 usedTrk::19969.670016 availTrk::175400.000000 sigTrk::19969.670016
[12/15 13:27:14   4743s] eee: l::6 avDens::0.043280 usedTrk::1376.290001 availTrk::31800.000000 sigTrk::1376.290001
[12/15 13:27:14   4743s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:27:14   4743s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:27:14   4743s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/15 13:27:14   4743s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296410 ; uaWl: 1.000000 ; uaWlH: 0.388344 ; aWlH: 0.000000 ; Pmax: 0.866600 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/15 13:27:16   4744s] End AAE Lib Interpolated Model. (MEM=3689.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:27:16   4744s] Opening parasitic data file '/tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/toplevel_498_602034_lVMYJD.rcdb.d' for reading (mem: 3689.605M)
[12/15 13:27:16   4744s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3689.6M)
[12/15 13:27:16   4744s] AAE_INFO: 4 threads acquired from CTE.
[12/15 13:27:28   4782s] Total number of fetched objects 118974
[12/15 13:27:28   4782s] AAE_INFO-618: Total number of nets in the design is 122537,  97.1 percent of the nets selected for SI analysis
[12/15 13:27:29   4784s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:01.0)
[12/15 13:27:29   4784s] End delay calculation. (MEM=3848.39 CPU=0:00:36.9 REAL=0:00:12.0)
[12/15 13:27:29   4784s] End delay calculation (fullDC). (MEM=3848.39 CPU=0:00:41.5 REAL=0:00:15.0)
[12/15 13:27:29   4784s] *** CDM Built up (cpu=0:00:47.8  real=0:00:18.0  mem= 3848.4M) ***
[12/15 13:27:33   4793s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3879.4M)
[12/15 13:27:33   4793s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/15 13:27:33   4793s] Loading CTE timing window is completed (CPU = 0:00:00.7, REAL = 0:00:00.0, MEM = 3848.4M)
[12/15 13:27:33   4793s] Starting SI iteration 2
[12/15 13:27:34   4795s] Calculate early delays in OCV mode...
[12/15 13:27:34   4795s] Calculate late delays in OCV mode...
[12/15 13:27:34   4795s] Start delay calculation (fullDC) (4 T). (MEM=3724.53)
[12/15 13:27:34   4795s] End AAE Lib Interpolated Model. (MEM=3724.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:27:35   4797s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
[12/15 13:27:35   4797s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 118974. 
[12/15 13:27:35   4797s] Total number of fetched objects 118974
[12/15 13:27:35   4797s] AAE_INFO-618: Total number of nets in the design is 122537,  0.5 percent of the nets selected for SI analysis
[12/15 13:27:35   4797s] End delay calculation. (MEM=3899.38 CPU=0:00:01.9 REAL=0:00:01.0)
[12/15 13:27:35   4797s] End delay calculation (fullDC). (MEM=3899.38 CPU=0:00:02.4 REAL=0:00:01.0)
[12/15 13:27:35   4797s] *** CDM Built up (cpu=0:00:02.5  real=0:00:01.0  mem= 3899.4M) ***
[12/15 13:27:40   4809s] *** Done Building Timing Graph (cpu=0:01:14 real=0:00:29.0 totSessionCpu=1:20:10 mem=3928.4M)
[12/15 13:27:40   4809s] End AAE Lib Interpolated Model. (MEM=3928.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:27:40   4810s] All LLGs are deleted
[12/15 13:27:40   4810s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3928.4M, EPOCH TIME: 1671132460.994581
[12/15 13:27:40   4810s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3928.4M, EPOCH TIME: 1671132460.995456
[12/15 13:27:41   4810s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3928.4M, EPOCH TIME: 1671132461.078445
[12/15 13:27:41   4810s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3928.4M, EPOCH TIME: 1671132461.085559
[12/15 13:27:41   4810s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3928.4M, EPOCH TIME: 1671132461.096617
[12/15 13:27:41   4810s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.008, MEM:3929.4M, EPOCH TIME: 1671132461.104759
[12/15 13:27:41   4810s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.079, REAL:0.068, MEM:3929.4M, EPOCH TIME: 1671132461.153287
[12/15 13:27:41   4810s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.158, REAL:0.148, MEM:3929.4M, EPOCH TIME: 1671132461.226408
[12/15 13:27:43   4814s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.346  |  1.346  | 33.031  | 28.977  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.039%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:06:21, real = 0:03:50, mem = 3004.7M, totSessionCpu=1:20:14 **
[12/15 13:27:43   4814s] Executing marking Critical Nets1
[12/15 13:27:43   4814s] **INFO: flowCheckPoint #11 OptimizationRecovery
[12/15 13:27:44   4814s] Latch borrow mode reset to max_borrow
[12/15 13:27:46   4822s] **INFO: flowCheckPoint #12 FinalSummary
[12/15 13:27:46   4822s] Reported timing to dir ./timingReports
[12/15 13:27:46   4822s] **optDesign ... cpu = 0:06:30, real = 0:03:53, mem = 3015.3M, totSessionCpu=1:20:23 **
[12/15 13:27:47   4823s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3756.4M, EPOCH TIME: 1671132467.102347
[12/15 13:27:47   4823s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.111, REAL:0.112, MEM:3756.4M, EPOCH TIME: 1671132467.214020
[12/15 13:27:58   4835s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.346  |  1.346  | 33.031  | 28.977  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.039%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:06:43, real = 0:04:06, mem = 3003.0M, totSessionCpu=1:20:36 **
[12/15 13:27:59   4835s]  ReSet Options after AAE Based Opt flow 
[12/15 13:27:59   4835s] 
[12/15 13:27:59   4835s] TimeStamp Deleting Cell Server Begin ...
[12/15 13:27:59   4835s] Deleting Lib Analyzer.
[12/15 13:27:59   4835s] 
[12/15 13:27:59   4835s] TimeStamp Deleting Cell Server End ...
[12/15 13:27:59   4835s] *** Finished optDesign ***
[12/15 13:27:59   4835s] 
[12/15 13:27:59   4835s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:06:56 real=  0:04:10)
[12/15 13:27:59   4835s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/15 13:27:59   4835s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=  0:01:20 real=  0:01:17)
[12/15 13:27:59   4835s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:01:25 real=0:00:35.7)
[12/15 13:27:59   4835s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/15 13:27:59   4835s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:17.7 real=0:00:13.4)
[12/15 13:27:59   4835s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:25.6 real=0:00:20.2)
[12/15 13:27:59   4835s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:07.0 real=0:00:04.5)
[12/15 13:27:59   4835s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:01:06 real=0:00:34.0)
[12/15 13:27:59   4835s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:01:19 real=0:00:32.7)
[12/15 13:27:59   4835s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/15 13:27:59   4835s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:08.5 real=0:00:03.1)
[12/15 13:27:59   4835s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/15 13:27:59   4835s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/15 13:27:59   4835s] Info: pop threads available for lower-level modules during optimization.
[12/15 13:27:59   4835s] Info: Destroy the CCOpt slew target map.
[12/15 13:27:59   4835s] clean pInstBBox. size 0
[12/15 13:27:59   4835s] All LLGs are deleted
[12/15 13:27:59   4835s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3755.7M, EPOCH TIME: 1671132479.418838
[12/15 13:27:59   4835s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.004, REAL:0.004, MEM:3755.7M, EPOCH TIME: 1671132479.422392
[12/15 13:27:59   4835s] *** optDesign #6 [finish] : cpu/real = 0:06:40.9/0:04:03.3 (1.6), totSession cpu/real = 1:20:36.0/0:47:25.2 (1.7), mem = 3755.7M
[12/15 13:27:59   4835s] 
[12/15 13:27:59   4835s] =============================================================================================
[12/15 13:27:59   4835s]  Final TAT Report for optDesign #6                                              21.10-p004_1
[12/15 13:27:59   4835s] =============================================================================================
[12/15 13:27:59   4835s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 13:27:59   4835s] ---------------------------------------------------------------------------------------------
[12/15 13:27:59   4835s] [ InitOpt                ]      1   0:00:08.5  (   3.5 % )     0:00:10.3 /  0:00:19.4    1.9
[12/15 13:27:59   4835s] [ DrvOpt                 ]      1   0:00:11.8  (   4.9 % )     0:00:11.8 /  0:00:13.3    1.1
[12/15 13:27:59   4835s] [ ViewPruning            ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 13:27:59   4835s] [ OptSummaryReport       ]      5   0:00:01.6  (   0.7 % )     0:00:21.7 /  0:00:27.9    1.3
[12/15 13:27:59   4835s] [ DrvReport              ]      8   0:00:16.3  (   6.7 % )     0:00:16.3 /  0:00:22.0    1.4
[12/15 13:27:59   4835s] [ SlackTraversorInit     ]      1   0:00:00.8  (   0.3 % )     0:00:00.8 /  0:00:00.8    1.0
[12/15 13:27:59   4835s] [ CheckPlace             ]      1   0:00:01.8  (   0.7 % )     0:00:01.8 /  0:00:03.8    2.1
[12/15 13:27:59   4835s] [ RefinePlace            ]      1   0:00:02.4  (   1.0 % )     0:00:02.4 /  0:00:03.4    1.4
[12/15 13:27:59   4835s] [ AddFiller              ]      1   0:00:03.4  (   1.4 % )     0:00:03.4 /  0:00:04.0    1.2
[12/15 13:27:59   4835s] [ ClockDrv               ]      1   0:00:11.2  (   4.6 % )     0:00:11.2 /  0:00:13.2    1.2
[12/15 13:27:59   4835s] [ EcoRoute               ]      1   0:00:30.4  (  12.5 % )     0:00:30.4 /  0:01:01.9    2.0
[12/15 13:27:59   4835s] [ ExtractRC              ]      2   0:01:15.1  (  30.9 % )     0:01:15.1 /  0:01:17.9    1.0
[12/15 13:27:59   4835s] [ TimingUpdate           ]     12   0:00:15.0  (   6.2 % )     0:01:04.2 /  0:02:42.4    2.5
[12/15 13:27:59   4835s] [ FullDelayCalc          ]      2   0:00:49.2  (  20.2 % )     0:00:49.2 /  0:02:02.0    2.5
[12/15 13:27:59   4835s] [ TimingReport           ]      5   0:00:02.8  (   1.2 % )     0:00:02.8 /  0:00:05.8    2.1
[12/15 13:27:59   4835s] [ GenerateReports        ]      1   0:00:05.5  (   2.3 % )     0:00:05.5 /  0:00:05.5    1.0
[12/15 13:27:59   4835s] [ MISC                   ]          0:00:07.4  (   3.0 % )     0:00:07.4 /  0:00:09.6    1.3
[12/15 13:27:59   4835s] ---------------------------------------------------------------------------------------------
[12/15 13:27:59   4835s]  optDesign #6 TOTAL                 0:04:03.3  ( 100.0 % )     0:04:03.3 /  0:06:40.9    1.6
[12/15 13:27:59   4835s] ---------------------------------------------------------------------------------------------
[12/15 13:27:59   4835s] 
[12/15 13:27:59   4835s] <CMD> defOut -routing -floorplan final.def
[12/15 13:27:59   4835s] Writing DEF file 'final.def', current time is Thu Dec 15 13:27:59 2022 ...
[12/15 13:27:59   4835s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[12/15 13:28:03   4839s] DEF file 'final.def' is written, current time is Thu Dec 15 13:28:03 2022 ...
[12/15 13:28:03   4839s] <CMD> streamOut final.gds2 -mapFile tsmc065.map -libName DesignLib -merge /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 -stripes 1 -mode ALL
[12/15 13:28:03   4839s] **WARN: (IMPTCM-125):	Option "-stripes" for command streamOut is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/15 13:28:03   4839s] Merge file: /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 has version number: 5
[12/15 13:28:03   4839s] Parse flat map file...
[12/15 13:28:03   4839s] Writing GDSII file ...
[12/15 13:28:03   4839s] 	****** db unit per micron = 2000 ******
[12/15 13:28:03   4839s] 	****** output gds2 file unit per micron = 2000 ******
[12/15 13:28:03   4839s] 	****** unit scaling factor = 1 ******
[12/15 13:28:03   4839s] Output for instance
[12/15 13:28:04   4840s] Output for bump
[12/15 13:28:04   4840s] Output for physical terminals
[12/15 13:28:04   4840s] Output for logical terminals
[12/15 13:28:04   4840s] Output for regular nets
[12/15 13:28:05   4841s] Output for special nets and metal fills
[12/15 13:28:05   4841s] Output for via structure generation total number 13
[12/15 13:28:05   4841s] Statistics for GDS generated (version 5)
[12/15 13:28:05   4841s] ----------------------------------------
[12/15 13:28:05   4841s] Stream Out Layer Mapping Information:
[12/15 13:28:05   4841s] GDS Layer Number          GDS Layer Name
[12/15 13:28:05   4841s] ----------------------------------------
[12/15 13:28:05   4841s]     39                                M9
[12/15 13:28:05   4841s]     35                                M5
[12/15 13:28:05   4841s]     32                                M2
[12/15 13:28:05   4841s]     34                                M4
[12/15 13:28:05   4841s]     38                                M8
[12/15 13:28:05   4841s]     33                                M3
[12/15 13:28:05   4841s]     31                                M1
[12/15 13:28:05   4841s]     36                                M6
[12/15 13:28:05   4841s]     58                              VIA8
[12/15 13:28:05   4841s]     37                                M7
[12/15 13:28:05   4841s]     57                              VIA7
[12/15 13:28:05   4841s]     51                              VIA1
[12/15 13:28:05   4841s]     52                              VIA2
[12/15 13:28:05   4841s]     53                              VIA3
[12/15 13:28:05   4841s]     54                              VIA4
[12/15 13:28:05   4841s]     55                              VIA5
[12/15 13:28:05   4841s]     56                              VIA6
[12/15 13:28:05   4841s]     134                               M4
[12/15 13:28:05   4841s]     135                               M5
[12/15 13:28:05   4841s]     132                               M2
[12/15 13:28:05   4841s]     133                               M3
[12/15 13:28:05   4841s]     136                               M6
[12/15 13:28:05   4841s]     137                               M7
[12/15 13:28:05   4841s]     138                               M8
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s] Stream Out Information Processed for GDS version 5:
[12/15 13:28:05   4841s] Units: 2000 DBU
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s] Object                             Count
[12/15 13:28:05   4841s] ----------------------------------------
[12/15 13:28:05   4841s] Instances                         206256
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s] Ports/Pins                            19
[12/15 13:28:05   4841s]     metal layer M3                    19
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s] Nets                             1357449
[12/15 13:28:05   4841s]     metal layer M1                 20998
[12/15 13:28:05   4841s]     metal layer M2                771352
[12/15 13:28:05   4841s]     metal layer M3                428238
[12/15 13:28:05   4841s]     metal layer M4                115255
[12/15 13:28:05   4841s]     metal layer M5                 20714
[12/15 13:28:05   4841s]     metal layer M6                   892
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s]     Via Instances                1053282
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s] Special Nets                         438
[12/15 13:28:05   4841s]     metal layer M1                   426
[12/15 13:28:05   4841s]     metal layer M5                    12
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s]     Via Instances                  10224
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s] Metal Fills                            0
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s]     Via Instances                      0
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s] Metal FillOPCs                         0
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s]     Via Instances                      0
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s] Metal FillDRCs                         0
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s]     Via Instances                      0
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s] Text                              118924
[12/15 13:28:05   4841s]     metal layer M1                  5388
[12/15 13:28:05   4841s]     metal layer M2                 88365
[12/15 13:28:05   4841s]     metal layer M3                 22779
[12/15 13:28:05   4841s]     metal layer M4                  2120
[12/15 13:28:05   4841s]     metal layer M5                   263
[12/15 13:28:05   4841s]     metal layer M6                     9
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s] Blockages                              0
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s] Custom Text                            0
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s] Custom Box                             0
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s] Trim Metal                             0
[12/15 13:28:05   4841s] 
[12/15 13:28:05   4841s] Scanning GDS file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 to register cell name ......
[12/15 13:28:05   4841s] Merging GDS file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 ......
[12/15 13:28:05   4841s] 	****** Merge file: /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 has version number: 5.
[12/15 13:28:05   4841s] 	****** Merge file: /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 has units: 1000 per micron.
[12/15 13:28:05   4841s] 	****** unit scaling factor = 2 ******
[12/15 13:28:06   4841s] ######Streamout is finished!
[12/15 13:28:06   4841s] <CMD> saveNetlist .././vlogout/toplevel_498.pnr.v -flat -includePhysicalCell {FILLCAP16A10TR FILLCAP8A10TR} -excludeLeafCell -excludeCellInst {FILL128A10TR FILLTIE128A10TR FILL64A10TR FILLTIE64A10TR FILL32A10TR FILLTIE32A10TR FILL16A10TR FILLTIE16A10TR FILL8A10TR FILLTIE8A10TR FILL4A10TR FILLTIE4A10TR FILL2A10TR FILLTIE2A10TR FILL1A10TR}
[12/15 13:28:06   4841s] Writing Netlist ".././vlogout/toplevel_498.pnr.v" ...
[12/15 13:28:06   4842s] # of physical inst of cell toplevel_498 = 90552 but actual = 206256
[12/15 13:28:06   4842s] <CMD> write_sdf -view slowView -min_period_edges posedge $env(SDF_OUT_DIR)/$env(TOP_LEVEL).pnr.sdf
[12/15 13:28:07   4842s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[12/15 13:28:07   4843s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/15 13:28:07   4843s] Starting SI iteration 1 using Infinite Timing Windows
[12/15 13:28:08   4843s] #################################################################################
[12/15 13:28:08   4843s] # Design Stage: PostRoute
[12/15 13:28:08   4843s] # Design Name: toplevel_498
[12/15 13:28:08   4843s] # Design Mode: 90nm
[12/15 13:28:08   4843s] # Analysis Mode: MMMC OCV 
[12/15 13:28:08   4843s] # Parasitics Mode: SPEF/RCDB 
[12/15 13:28:08   4843s] # Signoff Settings: SI On 
[12/15 13:28:08   4843s] #################################################################################
[12/15 13:28:10   4848s] Topological Sorting (REAL = 0:00:01.0, MEM = 3695.7M, InitMEM = 3681.7M)
[12/15 13:28:10   4850s] Setting infinite Tws ...
[12/15 13:28:10   4850s] First Iteration Infinite Tw... 
[12/15 13:28:10   4850s] Calculate early delays in OCV mode...
[12/15 13:28:10   4850s] Calculate late delays in OCV mode...
[12/15 13:28:10   4850s] Calculate late delays in OCV mode...
[12/15 13:28:10   4850s] Calculate early delays in OCV mode...
[12/15 13:28:10   4850s] Start delay calculation (fullDC) (4 T). (MEM=3695.69)
[12/15 13:28:11   4851s] End AAE Lib Interpolated Model. (MEM=3716.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:28:14   4855s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/15 13:28:14   4855s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/15 13:28:14   4855s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/15 13:28:14   4855s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/15 13:28:14   4855s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/15 13:28:14   4855s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/15 13:28:14   4855s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/15 13:28:14   4855s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/15 13:28:14   4855s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/15 13:28:14   4855s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/15 13:28:14   4855s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/15 13:28:14   4855s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/15 13:28:14   4855s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/15 13:28:14   4855s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/15 13:28:20   4873s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/15 13:28:20   4873s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/15 13:28:20   4873s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/15 13:28:20   4873s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/15 13:28:20   4873s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/15 13:28:20   4873s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/15 13:28:20   4873s] **WARN: (EMS-27):	Message (IMPESI-3095) has exceeded the current message display limit of 20.
[12/15 13:28:20   4873s] To increase the message display limit, refer to the product command reference manual.
[12/15 13:28:26   4891s] Total number of fetched objects 118974
[12/15 13:28:26   4891s] AAE_INFO-618: Total number of nets in the design is 122537,  97.1 percent of the nets selected for SI analysis
[12/15 13:28:38   4925s] Total number of fetched objects 118974
[12/15 13:28:38   4925s] AAE_INFO-618: Total number of nets in the design is 122537,  97.1 percent of the nets selected for SI analysis
[12/15 13:28:39   4927s] End Timing Check Calculation. (CPU Time=0:00:01.5, Real Time=0:00:01.0)
[12/15 13:28:40   4929s] End Timing Check Calculation. (CPU Time=0:00:01.6, Real Time=0:00:01.0)
[12/15 13:28:40   4929s] End delay calculation. (MEM=3851.92 CPU=0:01:13 REAL=0:00:26.0)
[12/15 13:28:40   4929s] End delay calculation (fullDC). (MEM=3851.92 CPU=0:01:19 REAL=0:00:30.0)
[12/15 13:28:40   4929s] *** CDM Built up (cpu=0:01:26  real=0:00:32.0  mem= 3851.9M) ***
[12/15 13:28:45   4939s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3882.9M)
[12/15 13:28:45   4939s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/15 13:28:45   4940s] Loading CTE timing window is completed (CPU = 0:00:01.0, REAL = 0:00:00.0, MEM = 3851.9M)
[12/15 13:28:45   4940s] Starting SI iteration 2
[12/15 13:28:46   4942s] Calculate early delays in OCV mode...
[12/15 13:28:46   4942s] Calculate late delays in OCV mode...
[12/15 13:28:46   4942s] Calculate late delays in OCV mode...
[12/15 13:28:46   4942s] Calculate early delays in OCV mode...
[12/15 13:28:46   4942s] Start delay calculation (fullDC) (4 T). (MEM=3723.15)
[12/15 13:28:46   4942s] End AAE Lib Interpolated Model. (MEM=3723.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 13:28:47   4944s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
[12/15 13:28:47   4944s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 0. 
[12/15 13:28:47   4944s] Total number of fetched objects 118974
[12/15 13:28:47   4944s] AAE_INFO-618: Total number of nets in the design is 122537,  0.5 percent of the nets selected for SI analysis
[12/15 13:28:50   4952s] Glitch Analysis: View fastView -- Total Number of Nets Skipped = 0. 
[12/15 13:28:50   4952s] Glitch Analysis: View fastView -- Total Number of Nets Analyzed = 118974. 
[12/15 13:28:50   4952s] Total number of fetched objects 118974
[12/15 13:28:50   4952s] AAE_INFO-618: Total number of nets in the design is 122537,  25.3 percent of the nets selected for SI analysis
[12/15 13:28:50   4952s] End delay calculation. (MEM=3909.5 CPU=0:00:09.6 REAL=0:00:03.0)
[12/15 13:28:50   4952s] End delay calculation (fullDC). (MEM=3909.5 CPU=0:00:10.1 REAL=0:00:04.0)
[12/15 13:28:50   4952s] *** CDM Built up (cpu=0:00:10.3  real=0:00:04.0  mem= 3909.5M) ***
[12/15 13:28:59   4979s]  *** Starting Verify Geometry (MEM: 3866.5) ***
[12/15 13:28:59   4979s] 
[12/15 13:28:59   4979s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[12/15 13:28:59   4979s]   VERIFY GEOMETRY ...... Starting Verification
[12/15 13:28:59   4979s]   VERIFY GEOMETRY ...... Initializing
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[12/15 13:29:00   4979s]                   ...... bin size: 2880
[12/15 13:29:00   4979s] Multi-CPU acceleration using 4 CPU(s).
[12/15 13:29:00   4979s] <CMD> saveDrc /tmp/innovus_temp_602034_ece-498hk-01.ece.illinois.edu_hfaroo9_ofMSXp/vergQTmpP0Gamk/qthread_src.drc
[12/15 13:29:00   4979s] Saving Drc markers ...
[12/15 13:29:00   4979s] ... No Drc file written since there is no markers found.
[12/15 13:29:00   4979s] <CMD> clearDrc
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 1 of 49  Thread : 0
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 2 of 49  Thread : 1
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 3 of 49  Thread : 2
[12/15 13:29:00   4979s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[12/15 13:29:00   4979s] 
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 4 of 49  Thread : 3
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[12/15 13:29:00   4979s] 
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 5 of 49  Thread : 0
[12/15 13:29:00   4979s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[12/15 13:29:00   4979s] 
[12/15 13:29:00   4979s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[12/15 13:29:00   4979s] 
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 6 of 49  Thread : 1
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 7 of 49  Thread : 2
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 9 of 49  Thread : 0
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 8 of 49  Thread : 3
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 11 of 49  Thread : 2
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 10 of 49  Thread : 1
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 12 of 49  Thread : 3
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 13 of 49  Thread : 0
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 15 of 49  Thread : 2
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 14 of 49  Thread : 1
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 19 of 49  Thread : 2
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 16 of 49  Thread : 3
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 18 of 49  Thread : 1
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 17 of 49  Thread : 0
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 23 of 49  Thread : 2
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 20 of 49  Thread : 3
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 22 of 49  Thread : 1
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 26 of 49  Thread : 1
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 21 of 49  Thread : 0
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 25 of 49  Thread : 0
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 27 of 49  Thread : 2
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 24 of 49  Thread : 3
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 30 of 49  Thread : 1
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 31 of 49  Thread : 2
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 29 of 49  Thread : 0
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 34 of 49  Thread : 1
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 33 of 49  Thread : 0
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 28 of 49  Thread : 3
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 32 of 49  Thread : 3
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 38 of 49  Thread : 1
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 37 of 49  Thread : 0
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 35 of 49  Thread : 2
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 39 of 49  Thread : 2
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 36 of 49  Thread : 3
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 40 of 49  Thread : 3
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 41 of 49  Thread : 0
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 42 of 49  Thread : 1
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 46 of 49  Thread : 1
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 43 of 49  Thread : 2
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 47 of 49  Thread : 2
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 44 of 49  Thread : 3
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 48 of 49  Thread : 3
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 45 of 49  Thread : 0
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SubArea : 49 of 49  Thread : 0
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/15 13:29:00   4979s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/15 13:29:30   5054s] VG: elapsed time: 30.00
[12/15 13:29:30   5054s] Begin Summary ...
[12/15 13:29:30   5054s]   Cells       : 0
[12/15 13:29:30   5054s]   SameNet     : 0
[12/15 13:29:30   5054s]   Wiring      : 0
[12/15 13:29:30   5054s]   Antenna     : 0
[12/15 13:29:30   5054s]   Short       : 0
[12/15 13:29:30   5054s]   Overlap     : 0
[12/15 13:29:30   5054s] End Summary
[12/15 13:29:30   5054s] 
[12/15 13:29:30   5054s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/15 13:29:30   5054s] 
[12/15 13:29:30   5054s] **********End: VERIFY GEOMETRY**********
[12/15 13:29:30   5054s]  *** verify geometry (CPU: 0:01:14  MEM: 283.7M)
[12/15 13:29:30   5054s] 
[12/15 13:29:30   5054s] <CMD> verifyConnectivity -type all -noAntenna
[12/15 13:29:30   5054s] VERIFY_CONNECTIVITY use new engine.
[12/15 13:29:30   5054s] 
[12/15 13:29:30   5054s] ******** Start: VERIFY CONNECTIVITY ********
[12/15 13:29:30   5054s] Start Time: Thu Dec 15 13:29:30 2022
[12/15 13:29:30   5054s] 
[12/15 13:29:30   5054s] Design Name: toplevel_498
[12/15 13:29:30   5054s] Database Units: 2000
[12/15 13:29:30   5054s] Design Boundary: (0.0000, 0.0000) (1150.0000, 1150.0000)
[12/15 13:29:30   5054s] Error Limit = 1000; Warning Limit = 50
[12/15 13:29:30   5054s] Check all nets
[12/15 13:29:30   5054s] Use 4 pthreads
[12/15 13:29:32   5059s] **WARN: (IMPVFC-97):	IO pin vss of net vss has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/15 13:29:32   5059s] **WARN: (IMPVFC-97):	IO pin vdd of net vdd has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/15 13:29:32   5059s] Net set_programming_mode: Found a geometry with bounding box (-0.26,1.85) (0.26,1.95) outside the design boundary.
[12/15 13:29:32   5059s] Violations for such geometries will be reported.
[12/15 13:29:32   5059s] Net rst: Found a geometry with bounding box (-0.26,1.45) (0.26,1.55) outside the design boundary.
[12/15 13:29:32   5059s] Violations for such geometries will be reported.
[12/15 13:29:32   5060s] Net clk: Found a geometry with bounding box (-0.26,1.05) (0.26,1.15) outside the design boundary.
[12/15 13:29:32   5060s] Violations for such geometries will be reported.
[12/15 13:29:32   5060s] 
[12/15 13:29:32   5060s] Begin Summary 
[12/15 13:29:32   5060s]   Found no problems or warnings.
[12/15 13:29:32   5060s] End Summary
[12/15 13:29:32   5060s] 
[12/15 13:29:32   5060s] End Time: Thu Dec 15 13:29:32 2022
[12/15 13:29:32   5060s] Time Elapsed: 0:00:02.0
[12/15 13:29:32   5060s] 
[12/15 13:29:32   5060s] ******** End: VERIFY CONNECTIVITY ********
[12/15 13:29:32   5060s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/15 13:29:32   5060s]   (CPU Time: 0:00:05.8  MEM: 24.000M)
[12/15 13:29:32   5060s] 
[12/15 13:29:32   5060s] <CMD> saveDesign toplevel_498.finished.enc
[12/15 13:29:32   5060s] The in-memory database contained RC information but was not saved. To save 
[12/15 13:29:32   5060s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/15 13:29:32   5060s] so it should only be saved when it is really desired.
[12/15 13:29:33   5060s] #% Begin save design ... (date=12/15 13:29:32, mem=2947.2M)
[12/15 13:29:33   5060s] % Begin Save ccopt configuration ... (date=12/15 13:29:33, mem=2947.2M)
[12/15 13:29:33   5061s] % End Save ccopt configuration ... (date=12/15 13:29:33, total cpu=0:00:00.8, real=0:00:00.0, peak res=2948.7M, current mem=2948.7M)
[12/15 13:29:33   5061s] % Begin Save netlist data ... (date=12/15 13:29:33, mem=2948.8M)
[12/15 13:29:33   5061s] Writing Binary DB to toplevel_498.finished.enc.dat/vbin/toplevel_498.v.bin in multi-threaded mode...
[12/15 13:29:34   5061s] % End Save netlist data ... (date=12/15 13:29:34, total cpu=0:00:00.4, real=0:00:01.0, peak res=2949.0M, current mem=2949.0M)
[12/15 13:29:34   5061s] Saving symbol-table file in separate thread ...
[12/15 13:29:34   5061s] Saving congestion map file in separate thread ...
[12/15 13:29:34   5062s] Saving congestion map file toplevel_498.finished.enc.dat/toplevel_498.route.congmap.gz ...
[12/15 13:29:34   5062s] % Begin Save AAE data ... (date=12/15 13:29:34, mem=2951.6M)
[12/15 13:29:34   5062s] Saving AAE Data ...
[12/15 13:29:34   5062s] % End Save AAE data ... (date=12/15 13:29:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=2951.6M, current mem=2951.6M)
[12/15 13:29:35   5063s] Saving preference file toplevel_498.finished.enc.dat/gui.pref.tcl ...
[12/15 13:29:35   5063s] Saving mode setting ...
[12/15 13:29:35   5063s] Saving global file ...
[12/15 13:29:35   5063s] Saving Drc markers ...
[12/15 13:29:35   5063s] ... No Drc file written since there is no markers found.
[12/15 13:29:35   5063s] % Begin Save routing data ... (date=12/15 13:29:35, mem=2954.8M)
[12/15 13:29:35   5063s] Saving route file ...
[12/15 13:29:38   5064s] *** Completed saveRoute (cpu=0:00:01.6 real=0:00:03.0 mem=3779.0M) ***
[12/15 13:29:38   5064s] % End Save routing data ... (date=12/15 13:29:38, total cpu=0:00:01.6, real=0:00:03.0, peak res=2955.6M, current mem=2955.6M)
[12/15 13:29:38   5064s] Saving special route data file in separate thread ...
[12/15 13:29:38   5064s] Saving PG Conn data in separate thread ...
[12/15 13:29:38   5064s] Saving placement file in separate thread ...
[12/15 13:29:38   5064s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/15 13:29:38   5064s] Save Adaptive View Pruning View Names to Binary file
[12/15 13:29:38   5064s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=3825.0M) ***
[12/15 13:29:38   5065s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[12/15 13:29:38   5065s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[12/15 13:29:38   5065s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/15 13:29:38   5065s] Saving property file toplevel_498.finished.enc.dat/toplevel_498.prop
[12/15 13:29:39   5065s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:01.0 mem=3801.0M) ***
[12/15 13:29:39   5065s] #Saving pin access data to file toplevel_498.finished.enc.dat/toplevel_498.apa ...
[12/15 13:29:40   5066s] #
[12/15 13:29:40   5066s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[12/15 13:29:40   5066s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[12/15 13:29:40   5066s] % Begin Save power constraints data ... (date=12/15 13:29:40, mem=2962.0M)
[12/15 13:29:40   5066s] % End Save power constraints data ... (date=12/15 13:29:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=2962.0M, current mem=2962.0M)
[12/15 13:29:41   5066s] Generated self-contained design toplevel_498.finished.enc.dat
[12/15 13:29:41   5066s] #% End save design ... (date=12/15 13:29:41, total cpu=0:00:06.2, real=0:00:08.0, peak res=2962.0M, current mem=2958.8M)
[12/15 13:29:41   5066s] *** Message Summary: 0 warning(s), 0 error(s)
[12/15 13:29:41   5066s] 
[12/15 13:31:50   5073s] <CMD> win
[12/15 13:31:55   5074s] <CMD> zoomBox 191.17200 221.86450 1831.21800 1014.76700
[12/15 13:31:56   5075s] <CMD> zoomBox 304.19000 325.41500 1698.22950 999.38250
[12/15 13:31:56   5076s] <CMD> zoomBox 400.25500 413.18150 1585.18900 986.05400
[12/15 13:31:57   5076s] <CMD> zoomBox 660.46050 650.90900 1279.00350 949.95200
[12/15 13:31:59   5076s] <CMD> zoomBox 400.25350 412.84050 1585.18900 985.71350
[12/15 13:32:10   5077s] <CMD> zoomBox 270.61500 339.78500 1664.65700 1013.75350
[12/15 13:32:10   5078s] <CMD> zoomBox -61.33200 152.72300 1868.13900 1085.55200
[12/15 13:32:11   5079s] <CMD> zoomBox -272.42650 33.76450 1997.53950 1131.21050
[12/15 13:32:15   5082s] <CMD> pan -166.52800 240.67200
[12/15 13:32:27   5083s] <CMD> zoomBox -438.95500 -225.42150 2231.59350 1065.69150
[12/15 13:32:28   5084s] <CMD> zoomBox -1432.42350 -742.12150 3683.51000 1731.24600
[12/15 13:32:28   5084s] <CMD> gui_select -rect {1770.03400 1039.07200 1600.83600 786.81350}
[12/15 13:32:29   5084s] <CMD> zoomBox -1077.56900 -524.77900 3270.97450 1577.58350
[12/15 13:32:30   5085s] <CMD> zoomBox -775.94300 -340.03800 2920.31950 1446.97050
[12/15 13:32:32   5085s] <CMD> zoomBox -301.63600 -49.53250 2368.91450 1241.58150
[12/15 13:32:48   5086s] <CMD> zoomBox 199.05100 308.63250 1839.10300 1101.53800
[12/15 13:32:48   5087s] <CMD> zoomBox 318.57800 394.13600 1712.62300 1068.10600
[12/15 13:32:48   5087s] <CMD> selectInst PwrCap_728
[12/15 13:32:49   5088s] <CMD> zoomBox 693.97950 711.58350 1219.74400 965.77150
[12/15 13:32:49   5088s] <CMD> zoomBox 728.07650 740.41650 1174.97650 956.47650
[12/15 13:32:50   5088s] <CMD> zoomBox 845.24100 840.00650 1013.79050 921.49400
[12/15 13:32:51   5088s] <CMD> zoomBox 855.88300 849.05200 999.15000 918.31650
[12/15 13:32:53   5088s] <CMD> zoomBox -207.93700 -55.19400 2462.65900 1235.94200
[12/15 13:32:55   5089s] <CMD> deselectAll
[12/17 15:29:06  13158s] 
--------------------------------------------------------------------------------
Exiting Innovus on Sat Dec 17 15:29:06 2022
  Total CPU time:     3:39:46
  Total real time:    50:48:51
  Peak memory (main): 3274.27MB

[12/17 15:29:06  13158s] 
[12/17 15:29:06  13158s] *** Memory Usage v#1 (Current mem = 3893.266M, initial mem = 316.102M) ***
[12/17 15:29:06  13158s] 
[12/17 15:29:06  13158s] *** Summary of all messages that are not suppressed in this session:
[12/17 15:29:06  13158s] Severity  ID               Count  Summary                                  
[12/17 15:29:06  13158s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/17 15:29:06  13158s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/17 15:29:06  13158s] ERROR     IMPFP-10102          1  Design boundary shape cannot be adjusted...
[12/17 15:29:06  13158s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[12/17 15:29:06  13158s] WARNING   IMPPTN-1520         13  Pin '%s' of %s '%s' cannot be placed at ...
[12/17 15:29:06  13158s] WARNING   IMPEXT-6197         15  The Cap table file is not specified. Thi...
[12/17 15:29:06  13158s] WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
[12/17 15:29:06  13158s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/17 15:29:06  13158s] WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
[12/17 15:29:06  13158s] WARNING   IMPEXT-3530         15  The process node is not set. Use the com...
[12/17 15:29:06  13158s] WARNING   IMPEXT-3032          4  Because the cap table file was not provi...
[12/17 15:29:06  13158s] WARNING   IMPSYT-21024         1  Command "setMaxRouteLayer" has become ob...
[12/17 15:29:06  13158s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/17 15:29:06  13158s] WARNING   IMPVL-159         1780  Pin '%s' of cell '%s' is defined in LEF ...
[12/17 15:29:06  13158s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/17 15:29:06  13158s] WARNING   IMPESI-3095        292  Net: '%s' has no receivers. SI analysis ...
[12/17 15:29:06  13158s] WARNING   IMPVFC-97            2  IO pin %s of net %s has not been assigne...
[12/17 15:29:06  13158s] WARNING   IMPVFG-257           1  setVerifyGeometryMode/verifyGeometry com...
[12/17 15:29:06  13158s] WARNING   IMPPP-5022           1  Option "%s" is obsolete and can be repla...
[12/17 15:29:06  13158s] WARNING   IMPPP-4018           1  Command "%s" is obsolete and has been re...
[12/17 15:29:06  13158s] ERROR     IMPPP-190            1  The net '%s' does not exist in design.   
[12/17 15:29:06  13158s] WARNING   IMPPP-4063           1  Multi-CPU is set to %d in addStripe auto...
[12/17 15:29:06  13158s] WARNING   IMPSR-468            6  Cannot find any standard cell pin connec...
[12/17 15:29:06  13158s] WARNING   IMPSR-1253           2  Unable to find any standard cell pin con...
[12/17 15:29:06  13158s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/17 15:29:06  13158s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[12/17 15:29:06  13158s] WARNING   IMPSP-5140          11  Global net connect rules have not been c...
[12/17 15:29:06  13158s] WARNING   IMPSP-5224           3  Option '%s' for command addEndCap is obs...
[12/17 15:29:06  13158s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/17 15:29:06  13158s] WARNING   IMPSP-315           11  Found %d instances insts with no PG Term...
[12/17 15:29:06  13158s] ERROR     IMPSP-9537           1  'setPlaceMode -place_design_floorplan_mo...
[12/17 15:29:06  13158s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/17 15:29:06  13158s] WARNING   IMPSP-5534           3  '%s' and '%s' are using the same endcap ...
[12/17 15:29:06  13158s] WARNING   IMPSP-2035          16  Cell-to-preRoute spacing and short viola...
[12/17 15:29:06  13158s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[12/17 15:29:06  13158s] ERROR     IMPOPT-7109          1  The "-leakagePowerEffort" & "-dynamicPow...
[12/17 15:29:06  13158s] WARNING   IMPCCOPT-1285       24  The lib cell '%s' specified in %s %s. %s...
[12/17 15:29:06  13158s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[12/17 15:29:06  13158s] WARNING   IMPCCOPT-2248        1  Clock %s has a source defined at module ...
[12/17 15:29:06  13158s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/17 15:29:06  13158s] WARNING   IMPTCM-125           3  Option "%s" for command %s is obsolete a...
[12/17 15:29:06  13158s] WARNING   IMPPSP-1003         18  Found use of '%s'. This will continue to...
[12/17 15:29:06  13158s] WARNING   SDF-808              1  The software is currently operating in a...
[12/17 15:29:06  13158s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/17 15:29:06  13158s] WARNING   TCLCMD-1531          2  '%s' has been applied on hierarchical pi...
[12/17 15:29:06  13158s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[12/17 15:29:06  13158s] WARNING   TECHLIB-302         46  No function defined for cell '%s'. The c...
[12/17 15:29:06  13158s] *** Message Summary: 2307 warning(s), 4 error(s)
[12/17 15:29:06  13158s] 
[12/17 15:29:06  13158s] --- Ending "Innovus" (totcpu=3:39:19, real=50:48:42, mem=3893.3M) ---
