// Seed: 3200987496
module module_0 (
    output wire id_0,
    output tri0 id_1,
    output uwire id_2,
    input tri1 id_3,
    input supply0 id_4,
    input wire id_5,
    output wor id_6,
    output tri0 id_7,
    output uwire id_8,
    input tri id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wand id_12,
    input uwire id_13,
    input uwire id_14,
    input wire id_15,
    input wand id_16,
    input tri id_17,
    input tri1 module_0,
    input wand id_19,
    output supply0 id_20,
    input uwire id_21,
    output wire id_22,
    output wire id_23,
    input supply0 id_24
);
  wire id_26;
  wire id_27;
endmodule
module module_1 #(
    parameter id_7 = 32'd83,
    parameter id_8 = 32'd86
) (
    output tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    input wand id_4,
    input wire id_5
);
  defparam id_7.id_8 = 1; module_0(
      id_0,
      id_0,
      id_0,
      id_1,
      id_3,
      id_4,
      id_0,
      id_0,
      id_0,
      id_3,
      id_3,
      id_5,
      id_5,
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_0,
      id_0,
      id_3
  );
endmodule
