{:input (genetic.crossover/dumb-crossover 233269165 (genetic.mutation/change-names-remove-clause 1290753624 (genetic.crossover/dumb-crossover 970656263 (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif") (genetic.representation/genetic-representation "examples/57281.AE846E31.blif"))) (genetic.mutation/change-constant-value 458156916 (genetic.mutation/change-constant-value 233700007 (genetic.mutation/change-constant-value 268082848 (genetic.representation/genetic-representation "examples/58421.E7775C3B.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire2_6_:missing , \\wire:missing_edge , \\wire8_:missing , \\wire9_:missing , \\wire11_:missing , wire15_26, wire16_45, wire17_49, wire19_26);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire1;\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  output wire15_26;\n  wire wire15_26;\n  output wire16_45;\n  wire wire16_45;\n  output wire17_49;\n  wire wire17_49;\n  output wire19_26;\n  wire wire19_26;\n  wire wire22_26;\n  wire wire22_31;\n  wire wire23_26;\n  wire wire24_26;\n  wire wire24_52;\n  wire \\wire24_:missing ;\n  wire wire25_55;\n  wire \\wire25_:missing ;\n  wire wire26_61;\n  wire wire27_26;\n  wire wire27_36;\n  wire wire27_37;\n  wire wire28_26;\n  wire wire29_40;\n  wire \\wire29_:missing ;\n  input \\wire2_6_:missing ;\n  wire \\wire2_6_:missing ;\n  wire wire30_26;\n  wire wire30_46;\n  wire wire30_47;\n  wire \\wire36_:missing ;\n  wire \\wire39_:missing ;\n  wire \\wire46_:missing ;\n  wire wire52;\n  wire wire52_39;\n  wire wire52_40;\n  wire wire52_51;\n  wire wire52_53;\n  wire wire52_56;\n  wire wire52_57;\n  wire wire52_58;\n  wire wire52_59;\n  wire wire52_7;\n  wire \\wire56_:missing ;\n  wire \\wire60_55_50_31_41_43_61_34_47_35_:missing_26_38_52 ;\n  input \\wire8_:missing ;\n  wire \\wire8_:missing ;\n  input \\wire9_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_26 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_53 ;\n  wire \\wire:missing_57 ;\n  wire \\wire:missing_59 ;\n  wire \\wire:missing_60 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire2_6_:missing , \\wire:missing_edge  };\n  assign \\wire29_:missing  = 4'h8 >> { \\wire:missing_edge , wire29_40 };\n  assign wire30_46 = 4'h8 >> { wire30_47, wire30_26 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire22_31, wire22_26 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire23_26 };\n  assign \\wire24_:missing  = 4'h8 >> { wire24_52, wire24_26 };\n  assign \\wire25_:missing  = 4'h8 >> { wire25_55, \\wire:missing_edge  };\n  assign \\wire:missing_26  = 4'h8 >> { wire26_61, \\wire:missing_edge  };\n  assign wire27_36 = 4'h8 >> { wire27_26, wire27_37 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire28_26 };\n  assign wire1 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire26_61 = \\wire60_55_50_31_41_43_61_34_47_35_:missing_26_38_52 ;\n  assign \\wire:missing_60  = \\wire60_55_50_31_41_43_61_34_47_35_:missing_26_38_52 ;\n  assign \\wire:missing_59  = wire52_59;\n  assign \\wire:missing_edge  = wire52_58;\n  assign \\wire:missing_57  = wire52_57;\n  assign \\wire56_:missing  = wire52_56;\n  assign wire25_55 = \\wire60_55_50_31_41_43_61_34_47_35_:missing_26_38_52 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_53  = wire52_53;\n  assign wire52 = \\wire60_55_50_31_41_43_61_34_47_35_:missing_26_38_52 ;\n  assign \\wire:missing_edge  = wire52_51;\n  assign \\wire:missing_edge  = \\wire60_55_50_31_41_43_61_34_47_35_:missing_26_38_52 ;\n  assign wire17_49 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire30_47 = \\wire60_55_50_31_41_43_61_34_47_35_:missing_26_38_52 ;\n  assign \\wire46_:missing  = wire30_46;\n  assign wire16_45 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_43  = \\wire60_55_50_31_41_43_61_34_47_35_:missing_26_38_52 ;\n  assign \\wire:missing_42  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire60_55_50_31_41_43_61_34_47_35_:missing_26_38_52 ;\n  assign wire29_40 = wire52_40;\n  assign \\wire39_:missing  = wire52_39;\n  assign \\wire:missing_edge  = \\wire60_55_50_31_41_43_61_34_47_35_:missing_26_38_52 ;\n  assign wire27_37 = \\wire:missing_edge ;\n  assign \\wire36_:missing  = wire27_36;\n  assign \\wire:missing_35  = \\wire60_55_50_31_41_43_61_34_47_35_:missing_26_38_52 ;\n  assign \\wire:missing_edge  = \\wire60_55_50_31_41_43_61_34_47_35_:missing_26_38_52 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire22_31 = \\wire60_55_50_31_41_43_61_34_47_35_:missing_26_38_52 ;\n  assign \\wire:missing_edge  = wire52_7;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/C31FA961.v:3.1-115.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire2_6_:missing , \\wire:missing_edge , \\wire8_:missing , \\wire9_:missing , \\wire11_:missing , wire15_26, wire16_45, wire17_49, wire19_26);\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:7.8-7.13\" *)\n  wire wire1;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:8.9-8.25\" *)\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:10.10-10.19\" *)\n  output wire15_26;\n  wire wire15_26;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:12.10-12.19\" *)\n  output wire16_45;\n  wire wire16_45;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:14.10-14.19\" *)\n  output wire17_49;\n  wire wire17_49;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:16.10-16.19\" *)\n  output wire19_26;\n  wire wire19_26;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:19.8-19.17\" *)\n  wire wire22_31;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:24.8-24.17\" *)\n  wire wire25_55;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:25.8-25.24\" *)\n  wire \\wire25_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:26.8-26.17\" *)\n  wire wire26_61;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:29.8-29.17\" *)\n  wire wire27_37;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:33.9-33.26\" *)\n  input \\wire2_6_:missing ;\n  wire \\wire2_6_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:37.8-37.17\" *)\n  wire wire30_47;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:41.8-41.14\" *)\n  wire wire52;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:44.8-44.17\" *)\n  wire wire52_51;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:48.8-48.17\" *)\n  wire wire52_58;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:50.8-50.16\" *)\n  wire wire52_7;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:52.8-52.60\" *)\n  wire \\wire60_55_50_31_41_43_61_34_47_35_:missing_26_38_52 ;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:53.9-53.24\" *)\n  input \\wire8_:missing ;\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:55.9-55.24\" *)\n  input \\wire9_:missing ;\n  wire \\wire9_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:57.8-57.24\" *)\n  wire \\wire:missing_26 ;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:58.8-58.24\" *)\n  wire \\wire:missing_35 ;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:59.8-59.24\" *)\n  wire \\wire:missing_42 ;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:60.8-60.24\" *)\n  wire \\wire:missing_43 ;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:64.8-64.24\" *)\n  wire \\wire:missing_60 ;\n  (* src = \"/tmp/fuzzmount745B5940/C31FA961.v:65.9-65.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1 = 1'h0;\n  assign wire15_26 = 1'hx;\n  assign wire16_45 = 1'h0;\n  assign wire17_49 = 1'h0;\n  assign wire19_26 = 1'hx;\n  assign wire22_31 = 1'h0;\n  assign wire25_55 = 1'h0;\n  assign \\wire25_:missing  = 1'h0;\n  assign wire26_61 = 1'h0;\n  assign wire27_37 = 1'h0;\n  assign wire30_47 = 1'h0;\n  assign wire52 = 1'h0;\n  assign wire52_51 = 1'h0;\n  assign wire52_58 = 1'h0;\n  assign wire52_7 = 1'h0;\n  assign \\wire60_55_50_31_41_43_61_34_47_35_:missing_26_38_52  = 1'h0;\n  assign \\wire:missing_26  = 1'h0;\n  assign \\wire:missing_35  = 1'h0;\n  assign \\wire:missing_42  = 1'h0;\n  assign \\wire:missing_43  = 1'h0;\n  assign \\wire:missing_60  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 23:53:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr/src/top.v'.\nSBY 23:53:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] Copy '/tmp/fuzzmount745B5940/C31FA961.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr/src/C31FA961.v'.\nSBY 23:53:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] Copy '/tmp/fuzzmount745B5940/C31FA961.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr/src/C31FA961.post.v'.\nSBY 23:53:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] engine_0: abc pdr\nSBY 23:53:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:53:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] base: /tmp/fuzzmount745B5940/top.v:26: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:53:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/C31FA961.v:76$60_Y [0] between cell $shr$/tmp/fuzzmount745B5940/C31FA961.v:76$60.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:53:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/C31FA961.v:71$55_Y [0] between cell $shr$/tmp/fuzzmount745B5940/C31FA961.v:71$55.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:53:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/C31FA961.v:70$54_Y [0] between cell $shr$/tmp/fuzzmount745B5940/C31FA961.v:70$54.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:53:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/C31FA961.v:67$51_Y [0] between cell $shr$/tmp/fuzzmount745B5940/C31FA961.v:67$51.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:53:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] base: Warning: Wire presynth.\\wire19_26 is used but has no driver.\nSBY 23:53:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] base: Warning: Wire presynth.\\wire15_26 is used but has no driver.\nSBY 23:53:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:53:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 23:53:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 23:53:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 23:53:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 23:53:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] base: finished (returncode=0)\nSBY 23:53:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:53:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] aig: Warning: Wire presynth.\\wire19_26 is used but has no driver.\nSBY 23:53:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] aig: Warning: Wire presynth.\\wire15_26 is used but has no driver.\nSBY 23:53:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 23:53:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 23:53:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 23:53:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 23:53:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:53:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] aig: finished (returncode=0)\nSBY 23:53:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:53:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:53:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] engine_0: Warning: The network has no constraints.\nSBY 23:53:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:53:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] engine_0: finished (returncode=0)\nSBY 23:53:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] engine_0: Status returned by engine: FAIL\nSBY 23:53:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:07 (7)\nSBY 23:53:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 23:53:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:53:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr'.\nSBY 23:53:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvams1dpr] DONE (FAIL, rc=2)\n", :err ""}}}