Simulator report for Lab4
Fri Oct 23 00:19:59 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ALTSYNCRAM
  6. |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 414 nodes    ;
; Simulation Coverage         ;      44.44 % ;
; Total Number of Transitions ; 12869        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; main.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; On         ; Off           ;
; VCD File for PowerPlay Power Analyzer output destination                                   ; Lab4.vcd   ;               ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+----------------------------------------------------------------------------------------------------+
; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+-----------------------------------------------------------------------------------------------+
; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      44.44 % ;
; Total nodes checked                                 ; 414          ;
; Total output ports checked                          ; 423          ;
; Total output ports with complete 1/0-value coverage ; 188          ;
; Total output ports with no 1/0-value coverage       ; 86           ;
; Total output ports with no 1-value coverage         ; 218          ;
; Total output ports with no 0-value coverage         ; 103          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                 ; Output Port Name                                                                                           ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; |main|000[4]                                                                                              ; |main|000[4]                                                                                               ; pin_out          ;
; |main|000[1]                                                                                              ; |main|000[1]                                                                                               ; pin_out          ;
; |main|control[2]                                                                                          ; |main|control[2]                                                                                           ; pin_out          ;
; |main|control[1]                                                                                          ; |main|control[1]                                                                                           ; pin_out          ;
; |main|control[0]                                                                                          ; |main|control[0]                                                                                           ; pin_out          ;
; |main|inst12                                                                                              ; |main|inst12                                                                                               ; out0             ;
; |main|CLK                                                                                                 ; |main|CLK                                                                                                  ; out              ;
; |main|inst60                                                                                              ; |main|inst60                                                                                               ; out0             ;
; |main|inst10                                                                                              ; |main|inst10                                                                                               ; out0             ;
; |main|inst32                                                                                              ; |main|inst32                                                                                               ; out0             ;
; |main|data[8]                                                                                             ; |main|data[8]                                                                                              ; pin_out          ;
; |main|data[4]                                                                                             ; |main|data[4]                                                                                              ; pin_out          ;
; |main|data[3]                                                                                             ; |main|data[3]                                                                                              ; pin_out          ;
; |main|data[2]                                                                                             ; |main|data[2]                                                                                              ; pin_out          ;
; |main|data[1]                                                                                             ; |main|data[1]                                                                                              ; pin_out          ;
; |main|data[0]                                                                                             ; |main|data[0]                                                                                              ; pin_out          ;
; |main|data~0                                                                                              ; |main|data~0                                                                                               ; out0             ;
; |main|data~4                                                                                              ; |main|data~4                                                                                               ; out0             ;
; |main|data~5                                                                                              ; |main|data~5                                                                                               ; out0             ;
; |main|data~6                                                                                              ; |main|data~6                                                                                               ; out0             ;
; |main|data~7                                                                                              ; |main|data~7                                                                                               ; out0             ;
; |main|data~8                                                                                              ; |main|data~8                                                                                               ; out0             ;
; |main|inst3[8]                                                                                            ; |main|inst3[8]                                                                                             ; out              ;
; |main|inst3[4]                                                                                            ; |main|inst3[4]                                                                                             ; out              ;
; |main|inst3[3]                                                                                            ; |main|inst3[3]                                                                                             ; out              ;
; |main|inst3[2]                                                                                            ; |main|inst3[2]                                                                                             ; out              ;
; |main|inst3[1]                                                                                            ; |main|inst3[1]                                                                                             ; out              ;
; |main|inst3[0]                                                                                            ; |main|inst3[0]                                                                                             ; out              ;
; |main|address[4]                                                                                          ; |main|address[4]                                                                                           ; pin_out          ;
; |main|address[3]                                                                                          ; |main|address[3]                                                                                           ; pin_out          ;
; |main|address[2]                                                                                          ; |main|address[2]                                                                                           ; pin_out          ;
; |main|address[1]                                                                                          ; |main|address[1]                                                                                           ; pin_out          ;
; |main|address[0]                                                                                          ; |main|address[0]                                                                                           ; pin_out          ;
; |main|address~3                                                                                           ; |main|address~3                                                                                            ; out0             ;
; |main|address~4                                                                                           ; |main|address~4                                                                                            ; out0             ;
; |main|address~5                                                                                           ; |main|address~5                                                                                            ; out0             ;
; |main|address~6                                                                                           ; |main|address~6                                                                                            ; out0             ;
; |main|address~7                                                                                           ; |main|address~7                                                                                            ; out0             ;
; |main|inst50[4]                                                                                           ; |main|inst50[4]                                                                                            ; out              ;
; |main|inst50[3]                                                                                           ; |main|inst50[3]                                                                                            ; out              ;
; |main|inst50[2]                                                                                           ; |main|inst50[2]                                                                                            ; out              ;
; |main|inst50[1]                                                                                           ; |main|inst50[1]                                                                                            ; out              ;
; |main|inst50[0]                                                                                           ; |main|inst50[0]                                                                                            ; out              ;
; |main|inst27                                                                                              ; |main|inst27                                                                                               ; out0             ;
; |main|inst51[3]                                                                                           ; |main|inst51[3]                                                                                            ; out              ;
; |main|inst51[2]                                                                                           ; |main|inst51[2]                                                                                            ; out              ;
; |main|inst51[1]                                                                                           ; |main|inst51[1]                                                                                            ; out              ;
; |main|inst51[0]                                                                                           ; |main|inst51[0]                                                                                            ; out              ;
; |main|inst29                                                                                              ; |main|inst29                                                                                               ; out0             ;
; |main|inst54[2]                                                                                           ; |main|inst54[2]                                                                                            ; out              ;
; |main|inst54[1]                                                                                           ; |main|inst54[1]                                                                                            ; out              ;
; |main|inst54[0]                                                                                           ; |main|inst54[0]                                                                                            ; out              ;
; |main|inst14                                                                                              ; |main|inst14                                                                                               ; out0             ;
; |main|inst6[4]                                                                                            ; |main|inst6[4]                                                                                             ; out              ;
; |main|inst6[3]                                                                                            ; |main|inst6[3]                                                                                             ; out              ;
; |main|inst6[2]                                                                                            ; |main|inst6[2]                                                                                             ; out              ;
; |main|inst6[1]                                                                                            ; |main|inst6[1]                                                                                             ; out              ;
; |main|inst6[0]                                                                                            ; |main|inst6[0]                                                                                             ; out              ;
; |main|inst33                                                                                              ; |main|inst33                                                                                               ; out0             ;
; |main|inst53[4]                                                                                           ; |main|inst53[4]                                                                                            ; out              ;
; |main|inst53[3]                                                                                           ; |main|inst53[3]                                                                                            ; out              ;
; |main|inst53[2]                                                                                           ; |main|inst53[2]                                                                                            ; out              ;
; |main|inst53[1]                                                                                           ; |main|inst53[1]                                                                                            ; out              ;
; |main|inst53[0]                                                                                           ; |main|inst53[0]                                                                                            ; out              ;
; |main|001[3]                                                                                              ; |main|001[3]                                                                                               ; pin_out          ;
; |main|001[1]                                                                                              ; |main|001[1]                                                                                               ; pin_out          ;
; |main|001[0]                                                                                              ; |main|001[0]                                                                                               ; pin_out          ;
; |main|010[4]                                                                                              ; |main|010[4]                                                                                               ; pin_out          ;
; |main|010[3]                                                                                              ; |main|010[3]                                                                                               ; pin_out          ;
; |main|010[2]                                                                                              ; |main|010[2]                                                                                               ; pin_out          ;
; |main|010[1]                                                                                              ; |main|010[1]                                                                                               ; pin_out          ;
; |main|010[0]                                                                                              ; |main|010[0]                                                                                               ; pin_out          ;
; |main|011[3]                                                                                              ; |main|011[3]                                                                                               ; pin_out          ;
; |main|011[2]                                                                                              ; |main|011[2]                                                                                               ; pin_out          ;
; |main|011[0]                                                                                              ; |main|011[0]                                                                                               ; pin_out          ;
; |main|100[3]                                                                                              ; |main|100[3]                                                                                               ; pin_out          ;
; |main|100[2]                                                                                              ; |main|100[2]                                                                                               ; pin_out          ;
; |main|100[1]                                                                                              ; |main|100[1]                                                                                               ; pin_out          ;
; |main|100[0]                                                                                              ; |main|100[0]                                                                                               ; pin_out          ;
; |main|101[3]                                                                                              ; |main|101[3]                                                                                               ; pin_out          ;
; |main|101[2]                                                                                              ; |main|101[2]                                                                                               ; pin_out          ;
; |main|101[1]                                                                                              ; |main|101[1]                                                                                               ; pin_out          ;
; |main|101[0]                                                                                              ; |main|101[0]                                                                                               ; pin_out          ;
; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0      ; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[0]             ; portadataout0    ;
; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a1      ; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[1]             ; portadataout0    ;
; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a2      ; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[2]             ; portadataout0    ;
; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a3      ; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[3]             ; portadataout0    ;
; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a4      ; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[4]             ; portadataout0    ;
; |main|lpm_compare3:inst58|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]   ; |main|lpm_compare3:inst58|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]    ; out0             ;
; |main|lpm_compare3:inst58|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]          ; |main|lpm_compare3:inst58|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]           ; out0             ;
; |main|lpm_compare2:inst57|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]   ; |main|lpm_compare2:inst57|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]    ; out0             ;
; |main|lpm_compare2:inst57|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]          ; |main|lpm_compare2:inst57|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]           ; out0             ;
; |main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |main|lpm_compare0:inst55|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]   ; |main|lpm_compare0:inst55|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]    ; out0             ;
; |main|lpm_compare0:inst55|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]          ; |main|lpm_compare0:inst55|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]           ; out0             ;
; |main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]                                                     ; |main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]                                                      ; regout           ;
; |main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]                                                     ; |main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]                                                      ; regout           ;
; |main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita0     ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita0      ; sumout           ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita0     ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita1     ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita1      ; sumout           ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita1     ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita2     ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita2      ; sumout           ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita2     ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita3     ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita3      ; sumout           ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita3     ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita4     ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita4      ; sumout           ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_reg_bit1a[4]   ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[4]               ; regout           ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_reg_bit1a[3]   ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[3]               ; regout           ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_reg_bit1a[2]   ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[2]               ; regout           ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_reg_bit1a[1]   ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[1]               ; regout           ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_reg_bit1a[0]   ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[0]               ; regout           ;
; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0           ; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|q_a[0]                  ; portadataout0    ;
; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a1           ; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|q_a[1]                  ; portadataout0    ;
; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a2           ; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|q_a[2]                  ; portadataout0    ;
; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a3           ; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|q_a[3]                  ; portadataout0    ;
; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a4           ; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|q_a[4]                  ; portadataout0    ;
; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a8           ; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|q_a[8]                  ; portadataout0    ;
; |main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                     ; |main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                      ; regout           ;
; |main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |main|lpm_compare4:inst59|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]   ; |main|lpm_compare4:inst59|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]    ; out0             ;
; |main|lpm_compare4:inst59|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]          ; |main|lpm_compare4:inst59|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]           ; out0             ;
; |main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0     ; |main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0      ; sumout           ;
; |main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0     ; |main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1     ; |main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1      ; sumout           ;
; |main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1     ; |main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2     ; |main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2      ; sumout           ;
; |main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[2]   ; |main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]               ; regout           ;
; |main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[1]   ; |main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]               ; regout           ;
; |main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[0]   ; |main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]               ; regout           ;
; |main|lpm_compare1:inst56|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]   ; |main|lpm_compare1:inst56|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]    ; out0             ;
; |main|lpm_compare1:inst56|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]          ; |main|lpm_compare1:inst56|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]           ; out0             ;
; |main|regs:inst1|inst11[4]                                                                                ; |main|regs:inst1|inst11[4]                                                                                 ; out              ;
; |main|regs:inst1|inst11[1]                                                                                ; |main|regs:inst1|inst11[1]                                                                                 ; out              ;
; |main|regs:inst1|inst12[3]                                                                                ; |main|regs:inst1|inst12[3]                                                                                 ; out              ;
; |main|regs:inst1|inst12[1]                                                                                ; |main|regs:inst1|inst12[1]                                                                                 ; out              ;
; |main|regs:inst1|inst12[0]                                                                                ; |main|regs:inst1|inst12[0]                                                                                 ; out              ;
; |main|regs:inst1|inst13[4]                                                                                ; |main|regs:inst1|inst13[4]                                                                                 ; out              ;
; |main|regs:inst1|inst13[3]                                                                                ; |main|regs:inst1|inst13[3]                                                                                 ; out              ;
; |main|regs:inst1|inst13[2]                                                                                ; |main|regs:inst1|inst13[2]                                                                                 ; out              ;
; |main|regs:inst1|inst13[1]                                                                                ; |main|regs:inst1|inst13[1]                                                                                 ; out              ;
; |main|regs:inst1|inst13[0]                                                                                ; |main|regs:inst1|inst13[0]                                                                                 ; out              ;
; |main|regs:inst1|inst14[3]                                                                                ; |main|regs:inst1|inst14[3]                                                                                 ; out              ;
; |main|regs:inst1|inst14[2]                                                                                ; |main|regs:inst1|inst14[2]                                                                                 ; out              ;
; |main|regs:inst1|inst14[0]                                                                                ; |main|regs:inst1|inst14[0]                                                                                 ; out              ;
; |main|regs:inst1|inst15[3]                                                                                ; |main|regs:inst1|inst15[3]                                                                                 ; out              ;
; |main|regs:inst1|inst15[2]                                                                                ; |main|regs:inst1|inst15[2]                                                                                 ; out              ;
; |main|regs:inst1|inst15[1]                                                                                ; |main|regs:inst1|inst15[1]                                                                                 ; out              ;
; |main|regs:inst1|inst15[0]                                                                                ; |main|regs:inst1|inst15[0]                                                                                 ; out              ;
; |main|regs:inst1|inst16[3]                                                                                ; |main|regs:inst1|inst16[3]                                                                                 ; out              ;
; |main|regs:inst1|inst16[2]                                                                                ; |main|regs:inst1|inst16[2]                                                                                 ; out              ;
; |main|regs:inst1|inst16[1]                                                                                ; |main|regs:inst1|inst16[1]                                                                                 ; out              ;
; |main|regs:inst1|inst16[0]                                                                                ; |main|regs:inst1|inst16[0]                                                                                 ; out              ;
; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                           ; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                           ; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                           ; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                           ; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                           ; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[3] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[3]  ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[2] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[2]  ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[1] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[1]  ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[3]  ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[3]   ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[2]  ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[2]   ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[1]  ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[1]   ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]  ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[2] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[2]  ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[1] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[1]  ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[3] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[3]  ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[2] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[2]  ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[1] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[1]  ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]  ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[2] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[2]  ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[1] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[1]  ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[3] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[3]  ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[2] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[2]  ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[1] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[1]  ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[2] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[2]  ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[1] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[1]  ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[2] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[2]  ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[1] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[1]  ; out0             ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                 ; Output Port Name                                                                                           ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; |main|000[8]                                                                                              ; |main|000[8]                                                                                               ; pin_out          ;
; |main|000[7]                                                                                              ; |main|000[7]                                                                                               ; pin_out          ;
; |main|000[6]                                                                                              ; |main|000[6]                                                                                               ; pin_out          ;
; |main|000[5]                                                                                              ; |main|000[5]                                                                                               ; pin_out          ;
; |main|000[3]                                                                                              ; |main|000[3]                                                                                               ; pin_out          ;
; |main|000[2]                                                                                              ; |main|000[2]                                                                                               ; pin_out          ;
; |main|000[0]                                                                                              ; |main|000[0]                                                                                               ; pin_out          ;
; |main|control[7]                                                                                          ; |main|control[7]                                                                                           ; pin_out          ;
; |main|control[6]                                                                                          ; |main|control[6]                                                                                           ; pin_out          ;
; |main|control[5]                                                                                          ; |main|control[5]                                                                                           ; pin_out          ;
; |main|control[4]                                                                                          ; |main|control[4]                                                                                           ; pin_out          ;
; |main|control[3]                                                                                          ; |main|control[3]                                                                                           ; pin_out          ;
; |main|data[7]                                                                                             ; |main|data[7]                                                                                              ; pin_out          ;
; |main|data[6]                                                                                             ; |main|data[6]                                                                                              ; pin_out          ;
; |main|data[5]                                                                                             ; |main|data[5]                                                                                              ; pin_out          ;
; |main|data~1                                                                                              ; |main|data~1                                                                                               ; out0             ;
; |main|data~2                                                                                              ; |main|data~2                                                                                               ; out0             ;
; |main|data~3                                                                                              ; |main|data~3                                                                                               ; out0             ;
; |main|inst3[7]                                                                                            ; |main|inst3[7]                                                                                             ; out              ;
; |main|inst3[6]                                                                                            ; |main|inst3[6]                                                                                             ; out              ;
; |main|inst3[5]                                                                                            ; |main|inst3[5]                                                                                             ; out              ;
; |main|address[7]                                                                                          ; |main|address[7]                                                                                           ; pin_out          ;
; |main|address[6]                                                                                          ; |main|address[6]                                                                                           ; pin_out          ;
; |main|address[5]                                                                                          ; |main|address[5]                                                                                           ; pin_out          ;
; |main|address~0                                                                                           ; |main|address~0                                                                                            ; out0             ;
; |main|address~1                                                                                           ; |main|address~1                                                                                            ; out0             ;
; |main|address~2                                                                                           ; |main|address~2                                                                                            ; out0             ;
; |main|inst50[7]                                                                                           ; |main|inst50[7]                                                                                            ; out              ;
; |main|inst50[6]                                                                                           ; |main|inst50[6]                                                                                            ; out              ;
; |main|inst50[5]                                                                                           ; |main|inst50[5]                                                                                            ; out              ;
; |main|inst51[7]                                                                                           ; |main|inst51[7]                                                                                            ; out              ;
; |main|inst51[6]                                                                                           ; |main|inst51[6]                                                                                            ; out              ;
; |main|inst51[5]                                                                                           ; |main|inst51[5]                                                                                            ; out              ;
; |main|inst51[4]                                                                                           ; |main|inst51[4]                                                                                            ; out              ;
; |main|inst6[8]                                                                                            ; |main|inst6[8]                                                                                             ; out              ;
; |main|inst6[7]                                                                                            ; |main|inst6[7]                                                                                             ; out              ;
; |main|inst6[6]                                                                                            ; |main|inst6[6]                                                                                             ; out              ;
; |main|inst6[5]                                                                                            ; |main|inst6[5]                                                                                             ; out              ;
; |main|inst53[8]                                                                                           ; |main|inst53[8]                                                                                            ; out              ;
; |main|inst53[7]                                                                                           ; |main|inst53[7]                                                                                            ; out              ;
; |main|inst53[6]                                                                                           ; |main|inst53[6]                                                                                            ; out              ;
; |main|inst53[5]                                                                                           ; |main|inst53[5]                                                                                            ; out              ;
; |main|001[8]                                                                                              ; |main|001[8]                                                                                               ; pin_out          ;
; |main|001[7]                                                                                              ; |main|001[7]                                                                                               ; pin_out          ;
; |main|001[6]                                                                                              ; |main|001[6]                                                                                               ; pin_out          ;
; |main|001[5]                                                                                              ; |main|001[5]                                                                                               ; pin_out          ;
; |main|001[4]                                                                                              ; |main|001[4]                                                                                               ; pin_out          ;
; |main|001[2]                                                                                              ; |main|001[2]                                                                                               ; pin_out          ;
; |main|010[8]                                                                                              ; |main|010[8]                                                                                               ; pin_out          ;
; |main|010[7]                                                                                              ; |main|010[7]                                                                                               ; pin_out          ;
; |main|010[6]                                                                                              ; |main|010[6]                                                                                               ; pin_out          ;
; |main|010[5]                                                                                              ; |main|010[5]                                                                                               ; pin_out          ;
; |main|011[8]                                                                                              ; |main|011[8]                                                                                               ; pin_out          ;
; |main|011[7]                                                                                              ; |main|011[7]                                                                                               ; pin_out          ;
; |main|011[6]                                                                                              ; |main|011[6]                                                                                               ; pin_out          ;
; |main|011[5]                                                                                              ; |main|011[5]                                                                                               ; pin_out          ;
; |main|011[4]                                                                                              ; |main|011[4]                                                                                               ; pin_out          ;
; |main|011[1]                                                                                              ; |main|011[1]                                                                                               ; pin_out          ;
; |main|100[8]                                                                                              ; |main|100[8]                                                                                               ; pin_out          ;
; |main|100[7]                                                                                              ; |main|100[7]                                                                                               ; pin_out          ;
; |main|100[6]                                                                                              ; |main|100[6]                                                                                               ; pin_out          ;
; |main|100[5]                                                                                              ; |main|100[5]                                                                                               ; pin_out          ;
; |main|100[4]                                                                                              ; |main|100[4]                                                                                               ; pin_out          ;
; |main|101[8]                                                                                              ; |main|101[8]                                                                                               ; pin_out          ;
; |main|101[7]                                                                                              ; |main|101[7]                                                                                               ; pin_out          ;
; |main|101[6]                                                                                              ; |main|101[6]                                                                                               ; pin_out          ;
; |main|101[5]                                                                                              ; |main|101[5]                                                                                               ; pin_out          ;
; |main|101[4]                                                                                              ; |main|101[4]                                                                                               ; pin_out          ;
; |main|110[8]                                                                                              ; |main|110[8]                                                                                               ; pin_out          ;
; |main|110[7]                                                                                              ; |main|110[7]                                                                                               ; pin_out          ;
; |main|110[6]                                                                                              ; |main|110[6]                                                                                               ; pin_out          ;
; |main|110[5]                                                                                              ; |main|110[5]                                                                                               ; pin_out          ;
; |main|110[4]                                                                                              ; |main|110[4]                                                                                               ; pin_out          ;
; |main|110[3]                                                                                              ; |main|110[3]                                                                                               ; pin_out          ;
; |main|110[2]                                                                                              ; |main|110[2]                                                                                               ; pin_out          ;
; |main|110[1]                                                                                              ; |main|110[1]                                                                                               ; pin_out          ;
; |main|110[0]                                                                                              ; |main|110[0]                                                                                               ; pin_out          ;
; |main|111[8]                                                                                              ; |main|111[8]                                                                                               ; pin_out          ;
; |main|111[7]                                                                                              ; |main|111[7]                                                                                               ; pin_out          ;
; |main|111[6]                                                                                              ; |main|111[6]                                                                                               ; pin_out          ;
; |main|111[5]                                                                                              ; |main|111[5]                                                                                               ; pin_out          ;
; |main|111[4]                                                                                              ; |main|111[4]                                                                                               ; pin_out          ;
; |main|111[3]                                                                                              ; |main|111[3]                                                                                               ; pin_out          ;
; |main|111[2]                                                                                              ; |main|111[2]                                                                                               ; pin_out          ;
; |main|111[1]                                                                                              ; |main|111[1]                                                                                               ; pin_out          ;
; |main|111[0]                                                                                              ; |main|111[0]                                                                                               ; pin_out          ;
; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a5      ; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[5]             ; portadataout0    ;
; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a6      ; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[6]             ; portadataout0    ;
; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a7      ; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[7]             ; portadataout0    ;
; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a8      ; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[8]             ; portadataout0    ;
; |main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]                                                     ; |main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]                                                      ; regout           ;
; |main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6]                                                     ; |main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6]                                                      ; regout           ;
; |main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5]                                                     ; |main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5]                                                      ; regout           ;
; |main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4]                                                     ; |main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4]                                                      ; regout           ;
; |main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[7]                                                     ; |main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[7]                                                      ; regout           ;
; |main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]                                                     ; |main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]                                                      ; regout           ;
; |main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[5]                                                     ; |main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[5]                                                      ; regout           ;
; |main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita4     ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita5     ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita5      ; sumout           ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita5     ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita6     ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita6      ; sumout           ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita6     ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita7     ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita7      ; sumout           ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_reg_bit1a[7]   ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[7]               ; regout           ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_reg_bit1a[6]   ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[6]               ; regout           ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_reg_bit1a[5]   ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[5]               ; regout           ;
; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a5           ; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|q_a[5]                  ; portadataout0    ;
; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a6           ; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|q_a[6]                  ; portadataout0    ;
; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a7           ; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|q_a[7]                  ; portadataout0    ;
; |main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]                                                     ; |main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]                                                      ; regout           ;
; |main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[7]                                                     ; |main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[7]                                                      ; regout           ;
; |main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                     ; |main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                      ; regout           ;
; |main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                     ; |main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                      ; regout           ;
; |main|regs:inst1|inst11[8]                                                                                ; |main|regs:inst1|inst11[8]                                                                                 ; out              ;
; |main|regs:inst1|inst11[7]                                                                                ; |main|regs:inst1|inst11[7]                                                                                 ; out              ;
; |main|regs:inst1|inst11[6]                                                                                ; |main|regs:inst1|inst11[6]                                                                                 ; out              ;
; |main|regs:inst1|inst11[5]                                                                                ; |main|regs:inst1|inst11[5]                                                                                 ; out              ;
; |main|regs:inst1|inst11[3]                                                                                ; |main|regs:inst1|inst11[3]                                                                                 ; out              ;
; |main|regs:inst1|inst11[2]                                                                                ; |main|regs:inst1|inst11[2]                                                                                 ; out              ;
; |main|regs:inst1|inst11[0]                                                                                ; |main|regs:inst1|inst11[0]                                                                                 ; out              ;
; |main|regs:inst1|inst12[8]                                                                                ; |main|regs:inst1|inst12[8]                                                                                 ; out              ;
; |main|regs:inst1|inst12[7]                                                                                ; |main|regs:inst1|inst12[7]                                                                                 ; out              ;
; |main|regs:inst1|inst12[6]                                                                                ; |main|regs:inst1|inst12[6]                                                                                 ; out              ;
; |main|regs:inst1|inst12[5]                                                                                ; |main|regs:inst1|inst12[5]                                                                                 ; out              ;
; |main|regs:inst1|inst12[4]                                                                                ; |main|regs:inst1|inst12[4]                                                                                 ; out              ;
; |main|regs:inst1|inst12[2]                                                                                ; |main|regs:inst1|inst12[2]                                                                                 ; out              ;
; |main|regs:inst1|inst13[8]                                                                                ; |main|regs:inst1|inst13[8]                                                                                 ; out              ;
; |main|regs:inst1|inst13[7]                                                                                ; |main|regs:inst1|inst13[7]                                                                                 ; out              ;
; |main|regs:inst1|inst13[6]                                                                                ; |main|regs:inst1|inst13[6]                                                                                 ; out              ;
; |main|regs:inst1|inst13[5]                                                                                ; |main|regs:inst1|inst13[5]                                                                                 ; out              ;
; |main|regs:inst1|inst14[8]                                                                                ; |main|regs:inst1|inst14[8]                                                                                 ; out              ;
; |main|regs:inst1|inst14[7]                                                                                ; |main|regs:inst1|inst14[7]                                                                                 ; out              ;
; |main|regs:inst1|inst14[6]                                                                                ; |main|regs:inst1|inst14[6]                                                                                 ; out              ;
; |main|regs:inst1|inst14[5]                                                                                ; |main|regs:inst1|inst14[5]                                                                                 ; out              ;
; |main|regs:inst1|inst14[4]                                                                                ; |main|regs:inst1|inst14[4]                                                                                 ; out              ;
; |main|regs:inst1|inst14[1]                                                                                ; |main|regs:inst1|inst14[1]                                                                                 ; out              ;
; |main|regs:inst1|inst15[8]                                                                                ; |main|regs:inst1|inst15[8]                                                                                 ; out              ;
; |main|regs:inst1|inst15[7]                                                                                ; |main|regs:inst1|inst15[7]                                                                                 ; out              ;
; |main|regs:inst1|inst15[6]                                                                                ; |main|regs:inst1|inst15[6]                                                                                 ; out              ;
; |main|regs:inst1|inst15[5]                                                                                ; |main|regs:inst1|inst15[5]                                                                                 ; out              ;
; |main|regs:inst1|inst15[4]                                                                                ; |main|regs:inst1|inst15[4]                                                                                 ; out              ;
; |main|regs:inst1|inst16[8]                                                                                ; |main|regs:inst1|inst16[8]                                                                                 ; out              ;
; |main|regs:inst1|inst16[7]                                                                                ; |main|regs:inst1|inst16[7]                                                                                 ; out              ;
; |main|regs:inst1|inst16[6]                                                                                ; |main|regs:inst1|inst16[6]                                                                                 ; out              ;
; |main|regs:inst1|inst16[5]                                                                                ; |main|regs:inst1|inst16[5]                                                                                 ; out              ;
; |main|regs:inst1|inst16[4]                                                                                ; |main|regs:inst1|inst16[4]                                                                                 ; out              ;
; |main|regs:inst1|inst17[8]                                                                                ; |main|regs:inst1|inst17[8]                                                                                 ; out              ;
; |main|regs:inst1|inst17[7]                                                                                ; |main|regs:inst1|inst17[7]                                                                                 ; out              ;
; |main|regs:inst1|inst17[6]                                                                                ; |main|regs:inst1|inst17[6]                                                                                 ; out              ;
; |main|regs:inst1|inst17[5]                                                                                ; |main|regs:inst1|inst17[5]                                                                                 ; out              ;
; |main|regs:inst1|inst17[4]                                                                                ; |main|regs:inst1|inst17[4]                                                                                 ; out              ;
; |main|regs:inst1|inst17[3]                                                                                ; |main|regs:inst1|inst17[3]                                                                                 ; out              ;
; |main|regs:inst1|inst17[2]                                                                                ; |main|regs:inst1|inst17[2]                                                                                 ; out              ;
; |main|regs:inst1|inst17[1]                                                                                ; |main|regs:inst1|inst17[1]                                                                                 ; out              ;
; |main|regs:inst1|inst17[0]                                                                                ; |main|regs:inst1|inst17[0]                                                                                 ; out              ;
; |main|regs:inst1|inst18[8]                                                                                ; |main|regs:inst1|inst18[8]                                                                                 ; out              ;
; |main|regs:inst1|inst18[7]                                                                                ; |main|regs:inst1|inst18[7]                                                                                 ; out              ;
; |main|regs:inst1|inst18[6]                                                                                ; |main|regs:inst1|inst18[6]                                                                                 ; out              ;
; |main|regs:inst1|inst18[5]                                                                                ; |main|regs:inst1|inst18[5]                                                                                 ; out              ;
; |main|regs:inst1|inst18[4]                                                                                ; |main|regs:inst1|inst18[4]                                                                                 ; out              ;
; |main|regs:inst1|inst18[3]                                                                                ; |main|regs:inst1|inst18[3]                                                                                 ; out              ;
; |main|regs:inst1|inst18[2]                                                                                ; |main|regs:inst1|inst18[2]                                                                                 ; out              ;
; |main|regs:inst1|inst18[1]                                                                                ; |main|regs:inst1|inst18[1]                                                                                 ; out              ;
; |main|regs:inst1|inst18[0]                                                                                ; |main|regs:inst1|inst18[0]                                                                                 ; out              ;
; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8]                                           ; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]                                           ; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6]                                           ; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5]                                           ; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4]                                           ; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3]                                           ; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2]                                           ; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]                                           ; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0]                                           ; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8]                                           ; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]                                           ; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                           ; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]                                           ; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                                           ; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]                                           ; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                           ; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                           ; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                           ; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]                                           ; |main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                           ; |main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                           ; |main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                           ; |main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                           ; |main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8]                                           ; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                           ; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                           ; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                           ; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                           ; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8]                                           ; |main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                           ; |main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                                           ; |main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                           ; |main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                           ; |main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                           ; |main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                           ; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                           ; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                           ; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                           ; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                           ; |main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                           ; |main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                           ; |main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                           ; |main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                           ; |main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                           ; |main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]  ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]  ; out0             ;
; |main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8]                                           ; |main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                           ; |main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                           ; |main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                           ; |main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                           ; |main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                           ; |main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                           ; |main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                 ; Output Port Name                                                                                           ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; |main|control[7]                                                                                          ; |main|control[7]                                                                                           ; pin_out          ;
; |main|control[6]                                                                                          ; |main|control[6]                                                                                           ; pin_out          ;
; |main|control[5]                                                                                          ; |main|control[5]                                                                                           ; pin_out          ;
; |main|control[4]                                                                                          ; |main|control[4]                                                                                           ; pin_out          ;
; |main|control[3]                                                                                          ; |main|control[3]                                                                                           ; pin_out          ;
; |main|110[8]                                                                                              ; |main|110[8]                                                                                               ; pin_out          ;
; |main|110[7]                                                                                              ; |main|110[7]                                                                                               ; pin_out          ;
; |main|110[6]                                                                                              ; |main|110[6]                                                                                               ; pin_out          ;
; |main|110[5]                                                                                              ; |main|110[5]                                                                                               ; pin_out          ;
; |main|110[4]                                                                                              ; |main|110[4]                                                                                               ; pin_out          ;
; |main|110[3]                                                                                              ; |main|110[3]                                                                                               ; pin_out          ;
; |main|110[2]                                                                                              ; |main|110[2]                                                                                               ; pin_out          ;
; |main|110[1]                                                                                              ; |main|110[1]                                                                                               ; pin_out          ;
; |main|110[0]                                                                                              ; |main|110[0]                                                                                               ; pin_out          ;
; |main|111[8]                                                                                              ; |main|111[8]                                                                                               ; pin_out          ;
; |main|111[7]                                                                                              ; |main|111[7]                                                                                               ; pin_out          ;
; |main|111[6]                                                                                              ; |main|111[6]                                                                                               ; pin_out          ;
; |main|111[5]                                                                                              ; |main|111[5]                                                                                               ; pin_out          ;
; |main|111[4]                                                                                              ; |main|111[4]                                                                                               ; pin_out          ;
; |main|111[3]                                                                                              ; |main|111[3]                                                                                               ; pin_out          ;
; |main|111[2]                                                                                              ; |main|111[2]                                                                                               ; pin_out          ;
; |main|111[1]                                                                                              ; |main|111[1]                                                                                               ; pin_out          ;
; |main|111[0]                                                                                              ; |main|111[0]                                                                                               ; pin_out          ;
; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a5      ; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[5]             ; portadataout0    ;
; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a6      ; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[6]             ; portadataout0    ;
; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a7      ; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[7]             ; portadataout0    ;
; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a8      ; |main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[8]             ; portadataout0    ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita4     ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita5     ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita5      ; sumout           ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita5     ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita6     ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita6      ; sumout           ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita6     ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita7     ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita7      ; sumout           ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_reg_bit1a[7]   ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[7]               ; regout           ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_reg_bit1a[6]   ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[6]               ; regout           ;
; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_reg_bit1a[5]   ; |main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[5]               ; regout           ;
; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a5           ; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|q_a[5]                  ; portadataout0    ;
; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a6           ; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|q_a[6]                  ; portadataout0    ;
; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a7           ; |main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|q_a[7]                  ; portadataout0    ;
; |main|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |main|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |main|regs:inst1|inst17[8]                                                                                ; |main|regs:inst1|inst17[8]                                                                                 ; out              ;
; |main|regs:inst1|inst17[7]                                                                                ; |main|regs:inst1|inst17[7]                                                                                 ; out              ;
; |main|regs:inst1|inst17[6]                                                                                ; |main|regs:inst1|inst17[6]                                                                                 ; out              ;
; |main|regs:inst1|inst17[5]                                                                                ; |main|regs:inst1|inst17[5]                                                                                 ; out              ;
; |main|regs:inst1|inst17[4]                                                                                ; |main|regs:inst1|inst17[4]                                                                                 ; out              ;
; |main|regs:inst1|inst17[3]                                                                                ; |main|regs:inst1|inst17[3]                                                                                 ; out              ;
; |main|regs:inst1|inst17[2]                                                                                ; |main|regs:inst1|inst17[2]                                                                                 ; out              ;
; |main|regs:inst1|inst17[1]                                                                                ; |main|regs:inst1|inst17[1]                                                                                 ; out              ;
; |main|regs:inst1|inst17[0]                                                                                ; |main|regs:inst1|inst17[0]                                                                                 ; out              ;
; |main|regs:inst1|inst18[8]                                                                                ; |main|regs:inst1|inst18[8]                                                                                 ; out              ;
; |main|regs:inst1|inst18[7]                                                                                ; |main|regs:inst1|inst18[7]                                                                                 ; out              ;
; |main|regs:inst1|inst18[6]                                                                                ; |main|regs:inst1|inst18[6]                                                                                 ; out              ;
; |main|regs:inst1|inst18[5]                                                                                ; |main|regs:inst1|inst18[5]                                                                                 ; out              ;
; |main|regs:inst1|inst18[4]                                                                                ; |main|regs:inst1|inst18[4]                                                                                 ; out              ;
; |main|regs:inst1|inst18[3]                                                                                ; |main|regs:inst1|inst18[3]                                                                                 ; out              ;
; |main|regs:inst1|inst18[2]                                                                                ; |main|regs:inst1|inst18[2]                                                                                 ; out              ;
; |main|regs:inst1|inst18[1]                                                                                ; |main|regs:inst1|inst18[1]                                                                                 ; out              ;
; |main|regs:inst1|inst18[0]                                                                                ; |main|regs:inst1|inst18[0]                                                                                 ; out              ;
; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8]                                           ; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]                                           ; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6]                                           ; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5]                                           ; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4]                                           ; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3]                                           ; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2]                                           ; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]                                           ; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0]                                           ; |main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8]                                           ; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]                                           ; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                           ; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]                                           ; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                                           ; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]                                           ; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                           ; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                           ; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                           ; |main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                           ; |main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                           ; |main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                           ; |main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                           ; |main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8]                                           ; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                           ; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                           ; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                           ; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                           ; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                           ; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                           ; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                           ; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                           ; |main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                           ; |main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                           ; |main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                           ; |main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                           ; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                           ; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                           ; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                           ; |main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                           ; |main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                           ; |main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                           ; |main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]  ; out0             ;
; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3] ; |main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]  ; out0             ;
; |main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                           ; |main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                           ; |main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Oct 23 00:19:58 2020
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab4 -c Lab4
Info: Using vector source file "F:/5 sem/SiFO/Laba4(2.0)/main.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of main.vwf called Lab4.sim_ori.vwf has been created in the db folder
Warning: Cannot find channels in vector source file for the following output ports - channels are required for VCD file generation for PowerPlay Power Analyzer
    Warning: Output port: "|main|inst12"
    Warning: Output port: "|main|inst60"
    Warning: Output port: "|main|inst10"
    Warning: Output port: "|main|inst32"
    Warning: Output port: "|main|data~0"
    Warning: Output port: "|main|data~1"
    Warning: Output port: "|main|data~2"
    Warning: Output port: "|main|data~3"
    Warning: Output port: "|main|data~4"
    Warning: Output port: "|main|data~5"
    Warning: Output port: "|main|data~6"
    Warning: Output port: "|main|data~7"
    Warning: Output port: "|main|data~8"
    Warning: Output port: "|main|inst3[8]"
    Warning: Output port: "|main|inst3[7]"
    Warning: Output port: "|main|inst3[6]"
    Warning: Output port: "|main|inst3[5]"
    Warning: Output port: "|main|inst3[4]"
    Warning: Output port: "|main|inst3[3]"
    Warning: Output port: "|main|inst3[2]"
    Warning: Output port: "|main|inst3[1]"
    Warning: Output port: "|main|inst3[0]"
    Warning: Output port: "|main|address~0"
    Warning: Output port: "|main|address~1"
    Warning: Output port: "|main|address~2"
    Warning: Output port: "|main|address~3"
    Warning: Output port: "|main|address~4"
    Warning: Output port: "|main|address~5"
    Warning: Output port: "|main|address~6"
    Warning: Output port: "|main|address~7"
    Warning: Output port: "|main|inst50[7]"
    Warning: Output port: "|main|inst50[6]"
    Warning: Output port: "|main|inst50[5]"
    Warning: Output port: "|main|inst50[4]"
    Warning: Output port: "|main|inst50[3]"
    Warning: Output port: "|main|inst50[2]"
    Warning: Output port: "|main|inst50[1]"
    Warning: Output port: "|main|inst50[0]"
    Warning: Output port: "|main|inst27"
    Warning: Output port: "|main|inst51[7]"
    Warning: Output port: "|main|inst51[6]"
    Warning: Output port: "|main|inst51[5]"
    Warning: Output port: "|main|inst51[4]"
    Warning: Output port: "|main|inst51[3]"
    Warning: Output port: "|main|inst51[2]"
    Warning: Output port: "|main|inst51[1]"
    Warning: Output port: "|main|inst51[0]"
    Warning: Output port: "|main|inst29"
    Warning: Output port: "|main|inst54[2]"
    Warning: Output port: "|main|inst54[1]"
    Warning: Output port: "|main|inst54[0]"
    Warning: Output port: "|main|inst14"
    Warning: Output port: "|main|inst6[8]"
    Warning: Output port: "|main|inst6[7]"
    Warning: Output port: "|main|inst6[6]"
    Warning: Output port: "|main|inst6[5]"
    Warning: Output port: "|main|inst6[4]"
    Warning: Output port: "|main|inst6[3]"
    Warning: Output port: "|main|inst6[2]"
    Warning: Output port: "|main|inst6[1]"
    Warning: Output port: "|main|inst6[0]"
    Warning: Output port: "|main|inst33"
    Warning: Output port: "|main|inst53[8]"
    Warning: Output port: "|main|inst53[7]"
    Warning: Output port: "|main|inst53[6]"
    Warning: Output port: "|main|inst53[5]"
    Warning: Output port: "|main|inst53[4]"
    Warning: Output port: "|main|inst53[3]"
    Warning: Output port: "|main|inst53[2]"
    Warning: Output port: "|main|inst53[1]"
    Warning: Output port: "|main|inst53[0]"
    Warning: Output port: "|main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[0]"
    Warning: Output port: "|main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[1]"
    Warning: Output port: "|main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[2]"
    Warning: Output port: "|main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[3]"
    Warning: Output port: "|main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[4]"
    Warning: Output port: "|main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[5]"
    Warning: Output port: "|main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[6]"
    Warning: Output port: "|main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[7]"
    Warning: Output port: "|main|lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|q_a[8]"
    Warning: Output port: "|main|lpm_compare3:inst58|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]"
    Warning: Output port: "|main|lpm_compare3:inst58|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]"
    Warning: Output port: "|main|lpm_compare2:inst57|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]"
    Warning: Output port: "|main|lpm_compare2:inst57|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]"
    Warning: Output port: "|main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]"
    Warning: Output port: "|main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6]"
    Warning: Output port: "|main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|main|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|main|lpm_compare0:inst55|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]"
    Warning: Output port: "|main|lpm_compare0:inst55|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]"
    Warning: Output port: "|main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]"
    Warning: Output port: "|main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[7]"
    Warning: Output port: "|main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]"
    Warning: Output port: "|main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|main|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita0~COMBOUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita0"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita0~COUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita0~SHAREOUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita1~COMBOUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita1"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita1~COUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita1~SHAREOUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita2~COMBOUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita2"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita2~COUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita2~SHAREOUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita3~COMBOUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita3"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita3~COUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita3~SHAREOUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita4~COMBOUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita4"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita4~COUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita4~SHAREOUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita5~COMBOUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita5"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita5~COUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita5~SHAREOUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita6~COMBOUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita6"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita6~COUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita6~SHAREOUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita7~COMBOUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita7"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita7~COUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|counter_comb_bita7~SHAREOUT"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[7]"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[6]"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[5]"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[4]"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[3]"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[2]"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[1]"
    Warning: Output port: "|main|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[0]"
    Warning: Output port: "|main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|q_a[0]"
    Warning: Output port: "|main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|q_a[1]"
    Warning: Output port: "|main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|q_a[2]"
    Warning: Output port: "|main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|q_a[3]"
    Warning: Output port: "|main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|q_a[4]"
    Warning: Output port: "|main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|q_a[5]"
    Warning: Output port: "|main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|q_a[6]"
    Warning: Output port: "|main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|q_a[7]"
    Warning: Output port: "|main|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|q_a[8]"
    Warning: Output port: "|main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]"
    Warning: Output port: "|main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[7]"
    Warning: Output port: "|main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]"
    Warning: Output port: "|main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|main|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|main|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|main|lpm_compare4:inst59|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]"
    Warning: Output port: "|main|lpm_compare4:inst59|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]"
    Warning: Output port: "|main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0~COMBOUT"
    Warning: Output port: "|main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0"
    Warning: Output port: "|main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0~COUT"
    Warning: Output port: "|main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0~SHAREOUT"
    Warning: Output port: "|main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1~COMBOUT"
    Warning: Output port: "|main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1"
    Warning: Output port: "|main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1~COUT"
    Warning: Output port: "|main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1~SHAREOUT"
    Warning: Output port: "|main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2~COMBOUT"
    Warning: Output port: "|main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2"
    Warning: Output port: "|main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2~COUT"
    Warning: Output port: "|main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2~SHAREOUT"
    Warning: Output port: "|main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]"
    Warning: Output port: "|main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]"
    Warning: Output port: "|main|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]"
    Warning: Output port: "|main|lpm_compare1:inst56|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]"
    Warning: Output port: "|main|lpm_compare1:inst56|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]"
    Warning: Output port: "|main|regs:inst1|inst11[8]"
    Warning: Output port: "|main|regs:inst1|inst11[7]"
    Warning: Output port: "|main|regs:inst1|inst11[6]"
    Warning: Output port: "|main|regs:inst1|inst11[5]"
    Warning: Output port: "|main|regs:inst1|inst11[4]"
    Warning: Output port: "|main|regs:inst1|inst11[3]"
    Warning: Output port: "|main|regs:inst1|inst11[2]"
    Warning: Output port: "|main|regs:inst1|inst11[1]"
    Warning: Output port: "|main|regs:inst1|inst11[0]"
    Warning: Output port: "|main|regs:inst1|inst12[8]"
    Warning: Output port: "|main|regs:inst1|inst12[7]"
    Warning: Output port: "|main|regs:inst1|inst12[6]"
    Warning: Output port: "|main|regs:inst1|inst12[5]"
    Warning: Output port: "|main|regs:inst1|inst12[4]"
    Warning: Output port: "|main|regs:inst1|inst12[3]"
    Warning: Output port: "|main|regs:inst1|inst12[2]"
    Warning: Output port: "|main|regs:inst1|inst12[1]"
    Warning: Output port: "|main|regs:inst1|inst12[0]"
    Warning: Output port: "|main|regs:inst1|inst13[8]"
    Warning: Output port: "|main|regs:inst1|inst13[7]"
    Warning: Output port: "|main|regs:inst1|inst13[6]"
    Warning: Output port: "|main|regs:inst1|inst13[5]"
    Warning: Output port: "|main|regs:inst1|inst13[4]"
    Warning: Output port: "|main|regs:inst1|inst13[3]"
    Warning: Output port: "|main|regs:inst1|inst13[2]"
    Warning: Output port: "|main|regs:inst1|inst13[1]"
    Warning: Output port: "|main|regs:inst1|inst13[0]"
    Warning: Output port: "|main|regs:inst1|inst14[8]"
    Warning: Output port: "|main|regs:inst1|inst14[7]"
    Warning: Output port: "|main|regs:inst1|inst14[6]"
    Warning: Output port: "|main|regs:inst1|inst14[5]"
    Warning: Output port: "|main|regs:inst1|inst14[4]"
    Warning: Output port: "|main|regs:inst1|inst14[3]"
    Warning: Output port: "|main|regs:inst1|inst14[2]"
    Warning: Output port: "|main|regs:inst1|inst14[1]"
    Warning: Output port: "|main|regs:inst1|inst14[0]"
    Warning: Output port: "|main|regs:inst1|inst15[8]"
    Warning: Output port: "|main|regs:inst1|inst15[7]"
    Warning: Output port: "|main|regs:inst1|inst15[6]"
    Warning: Output port: "|main|regs:inst1|inst15[5]"
    Warning: Output port: "|main|regs:inst1|inst15[4]"
    Warning: Output port: "|main|regs:inst1|inst15[3]"
    Warning: Output port: "|main|regs:inst1|inst15[2]"
    Warning: Output port: "|main|regs:inst1|inst15[1]"
    Warning: Output port: "|main|regs:inst1|inst15[0]"
    Warning: Output port: "|main|regs:inst1|inst16[8]"
    Warning: Output port: "|main|regs:inst1|inst16[7]"
    Warning: Output port: "|main|regs:inst1|inst16[6]"
    Warning: Output port: "|main|regs:inst1|inst16[5]"
    Warning: Output port: "|main|regs:inst1|inst16[4]"
    Warning: Output port: "|main|regs:inst1|inst16[3]"
    Warning: Output port: "|main|regs:inst1|inst16[2]"
    Warning: Output port: "|main|regs:inst1|inst16[1]"
    Warning: Output port: "|main|regs:inst1|inst16[0]"
    Warning: Output port: "|main|regs:inst1|inst17[8]"
    Warning: Output port: "|main|regs:inst1|inst17[7]"
    Warning: Output port: "|main|regs:inst1|inst17[6]"
    Warning: Output port: "|main|regs:inst1|inst17[5]"
    Warning: Output port: "|main|regs:inst1|inst17[4]"
    Warning: Output port: "|main|regs:inst1|inst17[3]"
    Warning: Output port: "|main|regs:inst1|inst17[2]"
    Warning: Output port: "|main|regs:inst1|inst17[1]"
    Warning: Output port: "|main|regs:inst1|inst17[0]"
    Warning: Output port: "|main|regs:inst1|inst18[8]"
    Warning: Output port: "|main|regs:inst1|inst18[7]"
    Warning: Output port: "|main|regs:inst1|inst18[6]"
    Warning: Output port: "|main|regs:inst1|inst18[5]"
    Warning: Output port: "|main|regs:inst1|inst18[4]"
    Warning: Output port: "|main|regs:inst1|inst18[3]"
    Warning: Output port: "|main|regs:inst1|inst18[2]"
    Warning: Output port: "|main|regs:inst1|inst18[1]"
    Warning: Output port: "|main|regs:inst1|inst18[0]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[3]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[2]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[1]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[3]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[2]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[1]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[2]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[1]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[3]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[2]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[1]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[2]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[1]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[3]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[2]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[1]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[2]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[1]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[2]"
    Warning: Output port: "|main|regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[1]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|main|regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      44.44 %
Info: Number of transitions in simulation is 12869
Info: Vector file main.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Created VCD File F:/5 sem/SiFO/Laba4(2.0)/Lab4.vcd
Info: Quartus II Simulator was successful. 0 errors, 350 warnings
    Info: Peak virtual memory: 153 megabytes
    Info: Processing ended: Fri Oct 23 00:19:59 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


