# Reading pref.tcl
# do BrightnessFilter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness {C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:07:57 on Jun 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness" C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram1.v 
# -- Compiling module ram1
# 
# Top level modules:
# 	ram1
# End time: 01:07:57 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness {C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:07:57 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness" C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv 
# -- Compiling module ram_tb
# 
# Top level modules:
# 	ram_tb
# End time: 01:07:57 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness {C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/MMU_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:07:58 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness" C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/MMU_tb.sv 
# -- Compiling module MMU_tb
# 
# Top level modules:
# 	MMU_tb
# End time: 01:07:58 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  MMU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" MMU_tb 
# Start time: 01:07:58 on Jun 16,2025
# Loading sv_std.std
# Loading work.MMU_tb
# ** Error: (vsim-3033) Instantiation of 'TPU' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /MMU_tb File: C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/MMU_tb.sv Line: 28
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/simulation/modelsim/rtl_work
#             C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./BrightnessFilter_run_msim_rtl_verilog.do PAUSED at line 13
vsim -L altera_mf_ver -L lpm_ver -voptargs="+acc" ram_tb
# vsim -L altera_mf_ver -L lpm_ver -voptargs=""+acc"" ram_tb 
# Start time: 01:07:58 on Jun 16,2025
# Loading sv_std.std
# Loading work.ram_tb
# Loading work.ram1
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION

run -all
# Leyendo memoria inicializada desde .mif
# -----------------------------
# |  Addr  |   Dato en q      |
# -----------------------------
# |    0   |         x       |
# |    1   |         1       |
# |    2   |         2       |
# |    3   |         3       |
# |    4   |         4       |
# |    5   |         5       |
# |    6   |         6       |
# |    7   |         7       |
# |    8   |         8       |
# |    9   |         9       |
# |   10   |        10       |
# |   11   |        11       |
# |   12   |        12       |
# |   13   |        13       |
# |   14   |        14       |
# |   15   |        15       |
# |   16   |        16       |
# |   17   |        17       |
# |   18   |        18       |
# |   19   |        19       |
# |   20   |        20       |
# |   21   |        21       |
# |   22   |        22       |
# |   23   |        23       |
# |   24   |        24       |
# |   25   |        25       |
# |   26   |        26       |
# |   27   |        27       |
# |   28   |        28       |
# |   29   |        29       |
# |   30   |        30       |
# |   31   |        31       |
# |   32   |        32       |
# |   33   |        33       |
# |   34   |        34       |
# |   35   |        35       |
# |   36   |        36       |
# |   37   |        37       |
# |   38   |        38       |
# |   39   |        39       |
# |   40   |        40       |
# |   41   |        41       |
# |   42   |        42       |
# |   43   |        43       |
# |   44   |        44       |
# |   45   |        45       |
# |   46   |        46       |
# |   47   |        47       |
# |   48   |        48       |
# |   49   |        49       |
# |   50   |        50       |
# |   51   |        51       |
# |   52   |        52       |
# |   53   |        53       |
# |   54   |        54       |
# |   55   |        55       |
# |   56   |        56       |
# |   57   |        57       |
# |   58   |        58       |
# |   59   |        59       |
# |   60   |        60       |
# |   61   |        61       |
# |   62   |        62       |
# |   63   |        63       |
# -----------------------------
# ** Note: $finish    : C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv(43)
#    Time: 655 ns  Iteration: 1  Instance: /ram_tb
# 1
# Break in Module ram_tb at C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv line 43
# End time: 01:09:19 on Jun 16,2025, Elapsed time: 0:01:21
# Errors: 1, Warnings: 0
