00000000 W __heap_end
00000000 a __tmp_reg__
00000000 W __vector_default
00000000 T __vectors
00000001 a __zero_reg__
00000034 a __CCP__
0000003d a __SP_L__
0000003e a __SP_H__
0000003f a __SREG__
00000068 t __c.1589
00000080 T __ctors_end
00000080 T __ctors_start
00000080 T __dtors_end
00000080 T __dtors_start
00000080 W __init
00000080 T __trampolines_end
00000080 T __trampolines_start
0000008c T __do_copy_data
00000098 t .do_copy_data_loop
0000009c t .do_copy_data_start
000000a2 T __do_clear_bss
000000aa t .do_clear_bss_loop
000000ac t .do_clear_bss_start
000000ba T __bad_interrupt
000000ba W __vector_1
000000ba W __vector_10
000000ba W __vector_11
000000ba W __vector_12
000000ba W __vector_13
000000ba W __vector_14
000000ba W __vector_15
000000ba W __vector_16
000000ba W __vector_17
000000ba W __vector_2
000000ba W __vector_20
000000ba W __vector_21
000000ba W __vector_22
000000ba W __vector_23
000000ba W __vector_24
000000ba W __vector_25
000000ba W __vector_3
000000ba W __vector_4
000000ba W __vector_5
000000ba W __vector_6
000000ba W __vector_7
000000ba W __vector_8
000000ba W __vector_9
000000be T __vector_18
0000011a T __vector_19
0000016e T uart_init
000001a4 T uart_getc
000001e4 T uart_putc
00000210 T uart_puts
0000022a T uart_puts_p
00000246 T main
000002a4 T itoa
000002e6 T strrev
00000306 T __udivmodhi4
0000030e t __udivmodhi4_loop
0000031c t __udivmodhi4_ep
0000032e T _exit
0000032e W exit
00000330 t __stop_program
00000332 A __data_load_start
00000332 T _etext
0000034a A __data_load_end
000008ff W __stack
00800100 D __data_start
00800118 b UART_TxBuf
00800118 B __bss_start
00800118 D __data_end
00800118 D _edata
00800138 b UART_RxBuf
00800158 b UART_TxHead
00800159 b UART_TxTail
0080015a b UART_RxHead
0080015b b UART_RxTail
0080015c b UART_LastRxError
0080015d B __bss_end
0080015d N _end
00810000 N __eeprom_end
