Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 14 10:09:09 2025
| Host         : WINDOWS-RV84OD0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file impl_top_control_sets_placed.rpt
| Design       : impl_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    81 |
|    Minimum number of control sets                        |    81 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    81 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    76 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             458 |          156 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             111 |           29 |
| Yes          | No                    | No                     |            2086 |          684 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1020 |          340 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                                                                      Enable Signal                                                                      |                                                                      Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  i_clk_IBUF_BUFG |                                                                                                                                                         | Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[1].acc_seg/add_clk_reg_reg                                                                         |                1 |              4 |         4.00 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/p_0_in                                                                       |                                                                                                                                                           |                1 |              4 |         4.00 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/p_0_in                                                                       |                                                                                                                                                           |                1 |              4 |         4.00 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[1].acc_seg/toggle10_in                                                                           |                                                                                                                                                           |                1 |              4 |         4.00 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/o_mem_unit/genblk1[0].pipe_buff/page_sel                                                                                               |                                                                                                                                                           |                6 |             12 |         2.00 |
|  i_clk_IBUF_BUFG |                                                                                                                                                         | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/state_op[5] |                4 |             22 |         5.50 |
|  i_clk_IBUF_BUFG |                                                                                                                                                         | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/state_op[5] |                6 |             22 |         3.67 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/idxr/step_count                                                                                                                        | Complete_Mat_Mul/idxr/step_count[31]_i_1_n_1                                                                                                              |                8 |             30 |         3.75 |
|  i_clk_IBUF_BUFG |                                                                                                                                                         | Complete_Mat_Mul/o_mem_unit/genblk1[0].pipe_buff/write_timer[31]_i_1_n_1                                                                                  |                9 |             31 |         3.44 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/idxr/gamma_z                                                                                                                           | Complete_Mat_Mul/idxr/gamma_z[31]_i_1_n_1                                                                                                                 |                8 |             31 |         3.88 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/o_mem_unit/do_write                                                                                                                    | Complete_Mat_Mul/o_mem_unit/genblk1[0].pipe_buff/ready_reg_1                                                                                              |                8 |             31 |         3.88 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/o_mem_unit/genblk1[0].pipe_buff/page[6][31]_i_1_n_1                                                                                    |                                                                                                                                                           |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/L_val                                                                                   |                                                                                                                                                           |               32 |             32 |         1.00 |
|  n_0_5001_BUFG   |                                                                                                                                                         | Complete_Mat_Mul/pipe_splitter/load                                                                                                                       |                9 |             32 |         3.56 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/R_val                                                                                   |                                                                                                                                                           |               32 |             32 |         1.00 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/part_R_1                                                                                | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/clear                                                                                     |               11 |             32 |         2.91 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/start_count[0]_i_1_n_1                                                                  | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/clear                                                                                     |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/R_val[31]_i_1__0_n_1                                                                    |                                                                                                                                                           |               32 |             32 |         1.00 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/o_mem_unit/genblk1[0].pipe_buff/page                                                                                                   |                                                                                                                                                           |                7 |             32 |         4.57 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/o_mem_unit/genblk1[0].pipe_buff/page[0][31]_i_1_n_1                                                                                    |                                                                                                                                                           |                7 |             32 |         4.57 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/o_mem_unit/genblk1[0].pipe_buff/page[10][31]_i_1_n_1                                                                                   |                                                                                                                                                           |                9 |             32 |         3.56 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/o_mem_unit/genblk1[0].pipe_buff/page[11][31]_i_1_n_1                                                                                   |                                                                                                                                                           |                7 |             32 |         4.57 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/o_mem_unit/genblk1[0].pipe_buff/page[12][31]_i_1_n_1                                                                                   |                                                                                                                                                           |                9 |             32 |         3.56 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/o_mem_unit/genblk1[0].pipe_buff/page[13][31]_i_1_n_1                                                                                   |                                                                                                                                                           |               10 |             32 |         3.20 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/o_mem_unit/genblk1[0].pipe_buff/page[4][31]_i_1_n_1                                                                                    |                                                                                                                                                           |                9 |             32 |         3.56 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/o_mem_unit/genblk1[0].pipe_buff/page[7][31]_i_1_n_1                                                                                    |                                                                                                                                                           |                6 |             32 |         5.33 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/o_mem_unit/genblk1[0].pipe_buff/page[8][31]_i_1_n_1                                                                                    |                                                                                                                                                           |                7 |             32 |         4.57 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/o_mem_unit/genblk1[0].pipe_buff/page[5][31]_i_1_n_1                                                                                    |                                                                                                                                                           |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/o_mem_unit/genblk1[0].pipe_buff/page[2][31]_i_1_n_1                                                                                    |                                                                                                                                                           |               10 |             32 |         3.20 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/o_mem_unit/genblk1[0].pipe_buff/page[9][31]_i_1_n_1                                                                                    |                                                                                                                                                           |               10 |             32 |         3.20 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/o_mem_unit/genblk1[0].pipe_buff/page[3][31]_i_1_n_1                                                                                    |                                                                                                                                                           |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/o_mem_unit/genblk1[0].pipe_buff/page[1][31]_i_1_n_1                                                                                    |                                                                                                                                                           |               12 |             32 |         2.67 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/o_mem_unit/genblk1[0].pipe_buff/page[14][31]_i_1_n_1                                                                                   |                                                                                                                                                           |                7 |             32 |         4.57 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/idxr/vals[z_step][0]_i_1_n_1                                                                                                           | Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg_n_1_[0]                                                                                                   |                9 |             32 |         3.56 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_splitter/M_val[0]_i_1_n_1                                                                                                         |                                                                                                                                                           |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_splitter/curr_state                                                                                                               |                                                                                                                                                           |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/idxr/gamma_y                                                                                                                           | Complete_Mat_Mul/idxr/gamma_y[31]_i_1_n_1                                                                                                                 |                9 |             32 |         3.56 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/idxr/vals[alpha_y][0]_i_1_n_1                                                                                                          | Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg_n_1_[0]                                                                                                   |                9 |             32 |         3.56 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/idxr/vals[x_step][0]_i_1_n_1                                                                                                           | Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg_n_1_[0]                                                                                                   |                9 |             32 |         3.56 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/idxr/vals[beta_x][31]_i_2_n_1                                                                                                          | Complete_Mat_Mul/idxr/vals[beta_x][31]_i_1_n_1                                                                                                            |                9 |             32 |         3.56 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr |                                                                                                                                                           |                6 |             32 |         5.33 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/idxr/vals[beta_y][31]_i_2_n_1                                                                                                          | Complete_Mat_Mul/idxr/vals[beta_y][31]_i_1_n_1                                                                                                            |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/idxr/vals[z_xtra][31]_i_1_n_1                                                                                                          | Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg_n_1_[0]                                                                                                   |                9 |             32 |         3.56 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/o_result[31]_i_1__0_n_1                                                      |                                                                                                                                                           |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val[31]_i_1__2_n_1                                                                    |                                                                                                                                                           |               32 |             32 |         1.00 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[1].acc_seg/seg_curr[1]_i_1_n_1                                                                   |                                                                                                                                                           |                9 |             32 |         3.56 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/o_result[31]_i_1_n_1                                                         |                                                                                                                                                           |               11 |             32 |         2.91 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/z[31]_i_2__0_n_1                                                                        | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/z[31]_i_1__0_n_1                                                                          |               17 |             32 |         1.88 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/part_R                                                                                  | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/z[31]_i_1__0_n_1                                                                          |               13 |             32 |         2.46 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/sel                                                                                     | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/z[31]_i_1__0_n_1                                                                          |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y[31]_i_1__0_n_1                                                                        | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/z[31]_i_1__0_n_1                                                                          |               17 |             32 |         1.88 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y[31]_i_1_n_1                                                                           | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/clear                                                                                     |               17 |             32 |         1.88 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/z[31]_i_2_n_1                                                                           | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/clear                                                                                     |               16 |             32 |         2.00 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in   |                                                                                                                                                           |                9 |             32 |         3.56 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr |                                                                                                                                                           |                7 |             32 |         4.57 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in    |                                                                                                                                                           |                5 |             32 |         6.40 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr   |                                                                                                                                                           |               11 |             32 |         2.91 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in     |                                                                                                                                                           |                7 |             32 |         4.57 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in      |                                                                                                                                                           |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr   |                                                                                                                                                           |               11 |             32 |         2.91 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr   |                                                                                                                                                           |               10 |             32 |         3.20 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in      |                                                                                                                                                           |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in     |                                                                                                                                                           |                7 |             32 |         4.57 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr   |                                                                                                                                                           |                9 |             32 |         3.56 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/start_pipe_reg_n_1                                                                                                                     |                                                                                                                                                           |                8 |             33 |         4.12 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/o_res                                                                       |                                                                                                                                                           |               16 |             35 |         2.19 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/FSM_sequential_curr_state_reg[1]                                             |                                                                                                                                                           |               13 |             35 |         2.69 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/FSM_sequential_curr_state_reg[1]                                             |                                                                                                                                                           |               10 |             35 |         3.50 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/input_mem/next_R_addr_1                                                                                                                |                                                                                                                                                           |               17 |             54 |         3.18 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/input_mem/next_L_addr_0                                                                                                                |                                                                                                                                                           |               15 |             54 |         3.60 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/idxr/vals[z_fall][31]_i_1_n_1                                                                                                          | Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg_n_1_[0]                                                                                                   |               17 |             64 |         3.76 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/x[31]_i_1_n_1                                                                           | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/clear                                                                                     |               20 |             64 |         3.20 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/R_val                                                                        |                                                                                                                                                           |               29 |             64 |         2.21 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/R_val                                                                        |                                                                                                                                                           |               31 |             64 |         2.06 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/x                                                                                       | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/z[31]_i_1__0_n_1                                                                          |               22 |             64 |         2.91 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/R_dex                                                                                   |                                                                                                                                                           |               18 |             68 |         3.78 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_dex[31]_i_1__0_n_1                                                                    |                                                                                                                                                           |               17 |             68 |         4.00 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[1].acc_seg/add_clk_reg_reg                                                                       |                                                                                                                                                           |               40 |            103 |         2.58 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/idxr/o_vals                                                                                                                            | Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg_n_1_[1]                                                                                                   |               88 |            256 |         2.91 |
|  i_clk_IBUF_BUFG | Complete_Mat_Mul/o_mem_unit/genblk1[0].pipe_buff/ready_reg_1                                                                                            |                                                                                                                                                           |               57 |            265 |         4.65 |
|  i_clk_IBUF_BUFG |                                                                                                                                                         |                                                                                                                                                           |              156 |            488 |         3.13 |
+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


