Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Fri Jun 22 01:05:42 2018
| Host             : RIEMANN running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.586        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.472        |
| Device Static (W)        | 0.114        |
| Total Off-Chip Power (W) | 0.633        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 77.8         |
| Junction Temperature (C) | 32.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.124 |       49 |       --- |             --- |
| Slice Logic              |     0.087 |    86976 |       --- |             --- |
|   LUT as Logic           |     0.066 |    28653 |     63400 |           45.19 |
|   Register               |     0.008 |    37415 |    126800 |           29.51 |
|   CARRY4                 |     0.005 |     1857 |     15850 |           11.72 |
|   LUT as Shift Register  |     0.004 |     2552 |     19000 |           13.43 |
|   LUT as Distributed RAM |     0.004 |     1852 |     19000 |            9.75 |
|   F7/F8 Muxes            |    <0.001 |      342 |     63400 |            0.54 |
|   Others                 |    <0.001 |     5703 |       --- |             --- |
| Signals                  |     0.113 |    60282 |       --- |             --- |
| Block RAM                |     0.114 |       80 |       135 |           59.26 |
| MMCM                     |     0.226 |        2 |         6 |           33.33 |
| PLL                      |     0.115 |        1 |         6 |           16.67 |
| DSPs                     |     0.044 |       70 |       240 |           29.17 |
| I/O                      |     0.537 |       79 |       210 |           37.62 |
| PHASER                   |     0.110 |       14 |       --- |             --- |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.114 |          |           |                 |
| Total                    |     1.586 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.532 |       0.510 |      0.022 |
| Vccaux    |       1.800 |     0.306 |       0.287 |      0.019 |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.593 |       0.589 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.011 |       0.008 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                       | Domain                                                                                                                                                                                                                                                           | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0                                                                                                                               | device_inst/design_1_i/clk_wiz_25MHz/inst/clk_out1_design_1_clk_wiz_0_0                                                                                                                                                                                          |            40.0 |
| clk_pll_i                                                                                                                                                   | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                                              |            12.3 |
| clk_pll_i_1                                                                                                                                                 | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                                              |            12.3 |
| clkfbout_design_1_clk_wiz_0_0                                                                                                                               | device_inst/design_1_i/clk_wiz_25MHz/inst/clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                          |            10.0 |
| device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                        | device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i                                                                                                                                                                                                            |            33.3 |
| device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                      | device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                                                                                                                                                                     |            33.3 |
| freq_refclk                                                                                                                                                 | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                                            |             1.5 |
| freq_refclk_1                                                                                                                                               | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                                            |             1.5 |
| iserdes_clkdiv                                                                                                                                              | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            12.3 |
| iserdes_clkdiv_1                                                                                                                                            | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            12.3 |
| iserdes_clkdiv_2                                                                                                                                            | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            12.3 |
| iserdes_clkdiv_3                                                                                                                                            | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            12.3 |
| mem_refclk                                                                                                                                                  | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                                             |             3.1 |
| mem_refclk_1                                                                                                                                                | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                                             |             3.1 |
| mmcm_clkout0                                                                                                                                                | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/mmcm_clkout0                                                                                                                                                           |            10.5 |
| mmcm_clkout0                                                                                                                                                | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_addn_clk_0                                                                                                                                                          |            10.5 |
| mmcm_clkout0_1                                                                                                                                              | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/mmcm_clkout0                                                                                                                                                           |            10.5 |
| mmcm_clkout0_1                                                                                                                                              | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_addn_clk_0                                                                                                                                                          |            10.5 |
| mmcm_clkout1                                                                                                                                                | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/mmcm_clkout1                                                                                                                                                           |             5.3 |
| mmcm_clkout1_1                                                                                                                                              | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/mmcm_clkout1                                                                                                                                                           |             5.3 |
| oserdes_clk                                                                                                                                                 | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             3.1 |
| oserdes_clk_1                                                                                                                                               | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             3.1 |
| oserdes_clk_2                                                                                                                                               | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             3.1 |
| oserdes_clk_3                                                                                                                                               | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             3.1 |
| oserdes_clk_4                                                                                                                                               | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             3.1 |
| oserdes_clk_5                                                                                                                                               | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             3.1 |
| oserdes_clk_6                                                                                                                                               | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             3.1 |
| oserdes_clk_7                                                                                                                                               | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             3.1 |
| oserdes_clkdiv                                                                                                                                              | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_1                                                                                                                                            | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            12.3 |
| oserdes_clkdiv_2                                                                                                                                            | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_3                                                                                                                                            | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            12.3 |
| oserdes_clkdiv_4                                                                                                                                            | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_5                                                                                                                                            | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            12.3 |
| oserdes_clkdiv_6                                                                                                                                            | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_7                                                                                                                                            | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            12.3 |
| pll_clk3_out                                                                                                                                                | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                                           |            12.3 |
| pll_clk3_out_1                                                                                                                                              | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                                           |            12.3 |
| pll_clkfbout                                                                                                                                                | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                                           |            10.0 |
| pll_clkfbout_1                                                                                                                                              | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                                           |            10.0 |
| sync_pulse                                                                                                                                                  | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                                             |            49.2 |
| sync_pulse_1                                                                                                                                                | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                                             |            49.2 |
| sys_clk_i_0                                                                                                                                                 | sys_clk_i_0                                                                                                                                                                                                                                                      |            10.0 |
| sys_clk_pin                                                                                                                                                 | sys_clk_i_0                                                                                                                                                                                                                                                      |            10.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk   | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk   | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                    | Power (W) |
+---------------------------------------------------------------------------------------------------------+-----------+
| top                                                                                                     |     1.472 |
|   device_inst                                                                                           |     1.464 |
|     design_1_i                                                                                          |     1.464 |
|       axi_intc_0                                                                                        |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           AXI_LITE_IPIF_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|           INTC_CORE_I                                                                                   |    <0.001 |
|       axi_smc                                                                                           |     0.049 |
|         inst                                                                                            |     0.049 |
|           clk_map                                                                                       |    <0.001 |
|             psr_aclk                                                                                    |    <0.001 |
|               U0                                                                                        |    <0.001 |
|                 EXT_LPF                                                                                 |    <0.001 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |    <0.001 |
|                 SEQ                                                                                     |    <0.001 |
|                   SEQ_COUNTER                                                                           |    <0.001 |
|           m00_exit_pipeline                                                                             |     0.004 |
|             m00_exit                                                                                    |     0.004 |
|               inst                                                                                      |     0.004 |
|                 ar_reg                                                                                  |    <0.001 |
|                 aw_reg                                                                                  |    <0.001 |
|                 b_reg                                                                                   |    <0.001 |
|                 exit_inst                                                                               |    <0.001 |
|                   gen_r_cmd_fifo.r_cmd_fifo                                                             |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                |    <0.001 |
|                     gen_srls[12].srl_nx1                                                                |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                |    <0.001 |
|                     gen_srls[14].srl_nx1                                                                |    <0.001 |
|                     gen_srls[15].srl_nx1                                                                |    <0.001 |
|                     gen_srls[16].srl_nx1                                                                |    <0.001 |
|                     gen_srls[17].srl_nx1                                                                |    <0.001 |
|                     gen_srls[18].srl_nx1                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                 |    <0.001 |
|                   gen_w_cmd_fifo.w_cmd_fifo                                                             |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                 r_reg                                                                                   |     0.001 |
|                 w_reg                                                                                   |     0.001 |
|           m00_nodes                                                                                     |     0.007 |
|             m00_ar_node                                                                                 |     0.002 |
|               inst                                                                                      |     0.002 |
|                 inst_mi_handler                                                                         |     0.002 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |     0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |     0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                    |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   inst_ingress                                                                          |    <0.001 |
|                     inst_pipeline_valid                                                                 |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter               |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter               |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter               |    <0.001 |
|             m00_aw_node                                                                                 |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                    |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   inst_ingress                                                                          |    <0.001 |
|                     inst_pipeline_valid                                                                 |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   gen_m_axis_arb_fifo.inst_axis_arb_fifo                                                |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter               |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter               |    <0.001 |
|             m00_b_node                                                                                  |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                        |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             m00_r_node                                                                                  |     0.002 |
|               inst                                                                                      |     0.002 |
|                 inst_mi_handler                                                                         |     0.002 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |     0.002 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |     0.002 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |     0.001 |
|                         xpm_memory_base_inst                                                            |     0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_151                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                    |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                        |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             m00_w_node                                                                                  |     0.001 |
|               inst                                                                                      |     0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   inst_ingress                                                                          |    <0.001 |
|                     inst_pipeline_valid                                                                 |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late             |    <0.001 |
|                   gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                        |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo                        |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|           s00_entry_pipeline                                                                            |     0.008 |
|             s00_mmu                                                                                     |     0.003 |
|               inst                                                                                      |     0.003 |
|                 ar_reg_stall                                                                            |    <0.001 |
|                 ar_sreg                                                                                 |    <0.001 |
|                 aw_reg_stall                                                                            |    <0.001 |
|                 aw_sreg                                                                                 |    <0.001 |
|                 b_sreg                                                                                  |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                          |    <0.001 |
|                 r_sreg                                                                                  |    <0.001 |
|                 w_sreg                                                                                  |    <0.001 |
|             s00_si_converter                                                                            |     0.005 |
|               inst                                                                                      |     0.005 |
|                 converter.wrap_narrow_inst                                                              |     0.004 |
|                   ar_reg_slice                                                                          |    <0.001 |
|                   aw_reg_slice                                                                          |    <0.001 |
|                   gen_thread_loop[0].r_cmd_fifo                                                         |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                |    <0.001 |
|                     gen_srls[15].srl_nx1                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                 |    <0.001 |
|                   gen_thread_loop[0].r_payld_fifo                                                       |     0.001 |
|                     cmd_fifo                                                                            |    <0.001 |
|                       gen_srls[0].srl_nx1                                                               |    <0.001 |
|                       gen_srls[10].srl_nx1                                                              |    <0.001 |
|                       gen_srls[11].srl_nx1                                                              |    <0.001 |
|                       gen_srls[1].srl_nx1                                                               |    <0.001 |
|                       gen_srls[2].srl_nx1                                                               |    <0.001 |
|                       gen_srls[8].srl_nx1                                                               |    <0.001 |
|                       gen_srls[9].srl_nx1                                                               |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                |    <0.001 |
|                     gen_srls[12].srl_nx1                                                                |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                |    <0.001 |
|                     gen_srls[14].srl_nx1                                                                |    <0.001 |
|                     gen_srls[15].srl_nx1                                                                |    <0.001 |
|                     gen_srls[16].srl_nx1                                                                |    <0.001 |
|                     gen_srls[17].srl_nx1                                                                |    <0.001 |
|                     gen_srls[18].srl_nx1                                                                |    <0.001 |
|                     gen_srls[19].srl_nx1                                                                |    <0.001 |
|                     gen_srls[20].srl_nx1                                                                |    <0.001 |
|                     gen_srls[21].srl_nx1                                                                |    <0.001 |
|                     gen_srls[22].srl_nx1                                                                |    <0.001 |
|                     gen_srls[23].srl_nx1                                                                |    <0.001 |
|                     gen_srls[24].srl_nx1                                                                |    <0.001 |
|                     gen_srls[25].srl_nx1                                                                |    <0.001 |
|                     gen_srls[26].srl_nx1                                                                |    <0.001 |
|                     gen_srls[27].srl_nx1                                                                |    <0.001 |
|                     gen_srls[28].srl_nx1                                                                |    <0.001 |
|                     gen_srls[29].srl_nx1                                                                |    <0.001 |
|                     gen_srls[30].srl_nx1                                                                |    <0.001 |
|                     gen_srls[31].srl_nx1                                                                |    <0.001 |
|                     gen_srls[32].srl_nx1                                                                |    <0.001 |
|                     gen_srls[33].srl_nx1                                                                |    <0.001 |
|                     gen_srls[34].srl_nx1                                                                |    <0.001 |
|                     gen_srls[35].srl_nx1                                                                |    <0.001 |
|                     gen_srls[41].srl_nx1                                                                |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                 |    <0.001 |
|                   w_cmd_fifo                                                                            |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                 |    <0.001 |
|                   w_payld_fifo                                                                          |     0.001 |
|                     cmd_fifo                                                                            |    <0.001 |
|                       gen_srls[0].srl_nx1                                                               |    <0.001 |
|                       gen_srls[11].srl_nx1                                                              |    <0.001 |
|                       gen_srls[1].srl_nx1                                                               |    <0.001 |
|                       gen_srls[2].srl_nx1                                                               |    <0.001 |
|                     gen_srls[100].srl_nx1                                                               |    <0.001 |
|                     gen_srls[101].srl_nx1                                                               |    <0.001 |
|                     gen_srls[102].srl_nx1                                                               |    <0.001 |
|                     gen_srls[103].srl_nx1                                                               |    <0.001 |
|                     gen_srls[68].srl_nx1                                                                |    <0.001 |
|                     gen_srls[69].srl_nx1                                                                |    <0.001 |
|                     gen_srls[70].srl_nx1                                                                |    <0.001 |
|                     gen_srls[71].srl_nx1                                                                |    <0.001 |
|                     gen_srls[72].srl_nx1                                                                |    <0.001 |
|                     gen_srls[73].srl_nx1                                                                |    <0.001 |
|                     gen_srls[74].srl_nx1                                                                |    <0.001 |
|                     gen_srls[75].srl_nx1                                                                |    <0.001 |
|                     gen_srls[76].srl_nx1                                                                |    <0.001 |
|                     gen_srls[77].srl_nx1                                                                |    <0.001 |
|                     gen_srls[78].srl_nx1                                                                |    <0.001 |
|                     gen_srls[79].srl_nx1                                                                |    <0.001 |
|                     gen_srls[80].srl_nx1                                                                |    <0.001 |
|                     gen_srls[81].srl_nx1                                                                |    <0.001 |
|                     gen_srls[82].srl_nx1                                                                |    <0.001 |
|                     gen_srls[83].srl_nx1                                                                |    <0.001 |
|                     gen_srls[84].srl_nx1                                                                |    <0.001 |
|                     gen_srls[85].srl_nx1                                                                |    <0.001 |
|                     gen_srls[86].srl_nx1                                                                |    <0.001 |
|                     gen_srls[87].srl_nx1                                                                |    <0.001 |
|                     gen_srls[88].srl_nx1                                                                |    <0.001 |
|                     gen_srls[89].srl_nx1                                                                |    <0.001 |
|                     gen_srls[90].srl_nx1                                                                |    <0.001 |
|                     gen_srls[91].srl_nx1                                                                |    <0.001 |
|                     gen_srls[92].srl_nx1                                                                |    <0.001 |
|                     gen_srls[93].srl_nx1                                                                |    <0.001 |
|                     gen_srls[94].srl_nx1                                                                |    <0.001 |
|                     gen_srls[95].srl_nx1                                                                |    <0.001 |
|                     gen_srls[96].srl_nx1                                                                |    <0.001 |
|                     gen_srls[97].srl_nx1                                                                |    <0.001 |
|                     gen_srls[98].srl_nx1                                                                |    <0.001 |
|                     gen_srls[99].srl_nx1                                                                |    <0.001 |
|                 splitter_inst                                                                           |    <0.001 |
|                   gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo     |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                 |    <0.001 |
|           s00_nodes                                                                                     |     0.005 |
|             s00_ar_node                                                                                 |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                    |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                        |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_aw_node                                                                                 |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                    |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                        |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_b_node                                                                                  |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   inst_ingress                                                                          |    <0.001 |
|                     inst_pipeline_valid                                                                 |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_r_node                                                                                  |     0.002 |
|               inst                                                                                      |     0.002 |
|                 inst_mi_handler                                                                         |     0.002 |
|                   gen_normal_area.gen_downsizer.inst_downsizer                                          |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |     0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |     0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   inst_ingress                                                                          |    <0.001 |
|                     inst_pipeline_valid                                                                 |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_w_node                                                                                  |     0.001 |
|               inst                                                                                      |     0.001 |
|                 inst_mi_handler                                                                         |     0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                                    |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.gen_upsizer.inst_upsizer                                              |    <0.001 |
|                     inst_upsizer_target_pipeline                                                        |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_159                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                        |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|           s01_entry_pipeline                                                                            |     0.004 |
|             s01_mmu                                                                                     |     0.002 |
|               inst                                                                                      |     0.002 |
|                 ar_reg_stall                                                                            |    <0.001 |
|                 ar_sreg                                                                                 |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                          |    <0.001 |
|                 r_sreg                                                                                  |    <0.001 |
|             s01_si_converter                                                                            |     0.002 |
|               inst                                                                                      |     0.002 |
|                 converter.wrap_narrow_inst                                                              |     0.002 |
|                   ar_reg_slice                                                                          |    <0.001 |
|                   gen_thread_loop[0].r_cmd_fifo                                                         |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                |    <0.001 |
|                     gen_srls[15].srl_nx1                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                 |    <0.001 |
|                   gen_thread_loop[0].r_payld_fifo                                                       |     0.002 |
|                     cmd_fifo                                                                            |    <0.001 |
|                       gen_srls[0].srl_nx1                                                               |    <0.001 |
|                       gen_srls[10].srl_nx1                                                              |    <0.001 |
|                       gen_srls[11].srl_nx1                                                              |    <0.001 |
|                       gen_srls[1].srl_nx1                                                               |    <0.001 |
|                       gen_srls[2].srl_nx1                                                               |    <0.001 |
|                       gen_srls[8].srl_nx1                                                               |    <0.001 |
|                       gen_srls[9].srl_nx1                                                               |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                |    <0.001 |
|                     gen_srls[12].srl_nx1                                                                |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                |    <0.001 |
|                     gen_srls[14].srl_nx1                                                                |    <0.001 |
|                     gen_srls[15].srl_nx1                                                                |    <0.001 |
|                     gen_srls[16].srl_nx1                                                                |    <0.001 |
|                     gen_srls[17].srl_nx1                                                                |    <0.001 |
|                     gen_srls[18].srl_nx1                                                                |    <0.001 |
|                     gen_srls[19].srl_nx1                                                                |    <0.001 |
|                     gen_srls[20].srl_nx1                                                                |    <0.001 |
|                     gen_srls[21].srl_nx1                                                                |    <0.001 |
|                     gen_srls[22].srl_nx1                                                                |    <0.001 |
|                     gen_srls[23].srl_nx1                                                                |    <0.001 |
|                     gen_srls[24].srl_nx1                                                                |    <0.001 |
|                     gen_srls[25].srl_nx1                                                                |    <0.001 |
|                     gen_srls[26].srl_nx1                                                                |    <0.001 |
|                     gen_srls[27].srl_nx1                                                                |    <0.001 |
|                     gen_srls[28].srl_nx1                                                                |    <0.001 |
|                     gen_srls[29].srl_nx1                                                                |    <0.001 |
|                     gen_srls[30].srl_nx1                                                                |    <0.001 |
|                     gen_srls[31].srl_nx1                                                                |    <0.001 |
|                     gen_srls[32].srl_nx1                                                                |    <0.001 |
|                     gen_srls[33].srl_nx1                                                                |    <0.001 |
|                     gen_srls[34].srl_nx1                                                                |    <0.001 |
|                     gen_srls[35].srl_nx1                                                                |    <0.001 |
|                     gen_srls[41].srl_nx1                                                                |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                 |    <0.001 |
|           s01_nodes                                                                                     |     0.002 |
|             s01_ar_node                                                                                 |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                    |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                        |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s01_r_node                                                                                  |     0.001 |
|               inst                                                                                      |     0.001 |
|                 inst_mi_handler                                                                         |     0.001 |
|                   gen_normal_area.gen_downsizer.inst_downsizer                                          |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |     0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |     0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   inst_ingress                                                                          |    <0.001 |
|                     inst_pipeline_valid                                                                 |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|           s02_entry_pipeline                                                                            |     0.011 |
|             s02_mmu                                                                                     |     0.005 |
|               inst                                                                                      |     0.005 |
|                 ar_reg_stall                                                                            |     0.001 |
|                 ar_sreg                                                                                 |    <0.001 |
|                 aw_reg_stall                                                                            |     0.001 |
|                 aw_sreg                                                                                 |    <0.001 |
|                 b_sreg                                                                                  |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                          |    <0.001 |
|                 r_sreg                                                                                  |     0.001 |
|                 w_sreg                                                                                  |    <0.001 |
|             s02_si_converter                                                                            |     0.006 |
|               inst                                                                                      |     0.006 |
|                 converter.wrap_narrow_inst                                                              |     0.006 |
|                   ar_reg_slice                                                                          |    <0.001 |
|                   aw_reg_slice                                                                          |    <0.001 |
|                   gen_thread_loop[0].r_cmd_fifo                                                         |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                |    <0.001 |
|                     gen_srls[12].srl_nx1                                                                |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                |    <0.001 |
|                     gen_srls[14].srl_nx1                                                                |    <0.001 |
|                     gen_srls[15].srl_nx1                                                                |    <0.001 |
|                     gen_srls[16].srl_nx1                                                                |    <0.001 |
|                     gen_srls[17].srl_nx1                                                                |    <0.001 |
|                     gen_srls[18].srl_nx1                                                                |    <0.001 |
|                     gen_srls[19].srl_nx1                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[20].srl_nx1                                                                |    <0.001 |
|                     gen_srls[21].srl_nx1                                                                |    <0.001 |
|                     gen_srls[22].srl_nx1                                                                |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                 |    <0.001 |
|                   gen_thread_loop[0].r_payld_fifo                                                       |     0.002 |
|                     cmd_fifo                                                                            |    <0.001 |
|                       gen_srls[0].srl_nx1                                                               |    <0.001 |
|                       gen_srls[1].srl_nx1                                                               |    <0.001 |
|                       gen_srls[2].srl_nx1                                                               |    <0.001 |
|                       gen_srls[3].srl_nx1                                                               |    <0.001 |
|                       gen_srls[4].srl_nx1                                                               |    <0.001 |
|                       gen_srls[5].srl_nx1                                                               |    <0.001 |
|                       gen_srls[6].srl_nx1                                                               |    <0.001 |
|                       gen_srls[7].srl_nx1                                                               |    <0.001 |
|                     gen_srls[100].srl_nx1                                                               |    <0.001 |
|                     gen_srls[101].srl_nx1                                                               |    <0.001 |
|                     gen_srls[102].srl_nx1                                                               |    <0.001 |
|                     gen_srls[103].srl_nx1                                                               |    <0.001 |
|                     gen_srls[114].srl_nx1                                                               |    <0.001 |
|                     gen_srls[115].srl_nx1                                                               |    <0.001 |
|                     gen_srls[116].srl_nx1                                                               |    <0.001 |
|                     gen_srls[117].srl_nx1                                                               |    <0.001 |
|                     gen_srls[118].srl_nx1                                                               |    <0.001 |
|                     gen_srls[119].srl_nx1                                                               |    <0.001 |
|                     gen_srls[122].srl_nx1                                                               |    <0.001 |
|                     gen_srls[123].srl_nx1                                                               |    <0.001 |
|                     gen_srls[124].srl_nx1                                                               |    <0.001 |
|                     gen_srls[125].srl_nx1                                                               |    <0.001 |
|                     gen_srls[126].srl_nx1                                                               |    <0.001 |
|                     gen_srls[127].srl_nx1                                                               |    <0.001 |
|                     gen_srls[130].srl_nx1                                                               |    <0.001 |
|                     gen_srls[131].srl_nx1                                                               |    <0.001 |
|                     gen_srls[132].srl_nx1                                                               |    <0.001 |
|                     gen_srls[133].srl_nx1                                                               |    <0.001 |
|                     gen_srls[134].srl_nx1                                                               |    <0.001 |
|                     gen_srls[135].srl_nx1                                                               |    <0.001 |
|                     gen_srls[149].srl_nx1                                                               |     0.001 |
|                     gen_srls[18].srl_nx1                                                                |    <0.001 |
|                     gen_srls[19].srl_nx1                                                                |    <0.001 |
|                     gen_srls[20].srl_nx1                                                                |    <0.001 |
|                     gen_srls[21].srl_nx1                                                                |    <0.001 |
|                     gen_srls[22].srl_nx1                                                                |    <0.001 |
|                     gen_srls[23].srl_nx1                                                                |    <0.001 |
|                     gen_srls[26].srl_nx1                                                                |    <0.001 |
|                     gen_srls[27].srl_nx1                                                                |    <0.001 |
|                     gen_srls[28].srl_nx1                                                                |    <0.001 |
|                     gen_srls[29].srl_nx1                                                                |    <0.001 |
|                     gen_srls[30].srl_nx1                                                                |    <0.001 |
|                     gen_srls[31].srl_nx1                                                                |    <0.001 |
|                     gen_srls[34].srl_nx1                                                                |    <0.001 |
|                     gen_srls[35].srl_nx1                                                                |    <0.001 |
|                     gen_srls[36].srl_nx1                                                                |    <0.001 |
|                     gen_srls[37].srl_nx1                                                                |    <0.001 |
|                     gen_srls[38].srl_nx1                                                                |    <0.001 |
|                     gen_srls[39].srl_nx1                                                                |    <0.001 |
|                     gen_srls[50].srl_nx1                                                                |    <0.001 |
|                     gen_srls[51].srl_nx1                                                                |    <0.001 |
|                     gen_srls[52].srl_nx1                                                                |    <0.001 |
|                     gen_srls[53].srl_nx1                                                                |    <0.001 |
|                     gen_srls[54].srl_nx1                                                                |    <0.001 |
|                     gen_srls[55].srl_nx1                                                                |    <0.001 |
|                     gen_srls[58].srl_nx1                                                                |    <0.001 |
|                     gen_srls[59].srl_nx1                                                                |    <0.001 |
|                     gen_srls[60].srl_nx1                                                                |    <0.001 |
|                     gen_srls[61].srl_nx1                                                                |    <0.001 |
|                     gen_srls[62].srl_nx1                                                                |    <0.001 |
|                     gen_srls[63].srl_nx1                                                                |    <0.001 |
|                     gen_srls[66].srl_nx1                                                                |    <0.001 |
|                     gen_srls[67].srl_nx1                                                                |    <0.001 |
|                     gen_srls[68].srl_nx1                                                                |    <0.001 |
|                     gen_srls[69].srl_nx1                                                                |    <0.001 |
|                     gen_srls[70].srl_nx1                                                                |    <0.001 |
|                     gen_srls[71].srl_nx1                                                                |    <0.001 |
|                     gen_srls[82].srl_nx1                                                                |    <0.001 |
|                     gen_srls[83].srl_nx1                                                                |    <0.001 |
|                     gen_srls[84].srl_nx1                                                                |    <0.001 |
|                     gen_srls[85].srl_nx1                                                                |    <0.001 |
|                     gen_srls[86].srl_nx1                                                                |    <0.001 |
|                     gen_srls[87].srl_nx1                                                                |    <0.001 |
|                     gen_srls[90].srl_nx1                                                                |    <0.001 |
|                     gen_srls[91].srl_nx1                                                                |    <0.001 |
|                     gen_srls[92].srl_nx1                                                                |    <0.001 |
|                     gen_srls[93].srl_nx1                                                                |    <0.001 |
|                     gen_srls[94].srl_nx1                                                                |    <0.001 |
|                     gen_srls[95].srl_nx1                                                                |    <0.001 |
|                     gen_srls[98].srl_nx1                                                                |    <0.001 |
|                     gen_srls[99].srl_nx1                                                                |    <0.001 |
|                   w_cmd_fifo                                                                            |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                |    <0.001 |
|                     gen_srls[16].srl_nx1                                                                |    <0.001 |
|                     gen_srls[17].srl_nx1                                                                |    <0.001 |
|                     gen_srls[18].srl_nx1                                                                |    <0.001 |
|                     gen_srls[19].srl_nx1                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                 |    <0.001 |
|                   w_payld_fifo                                                                          |    <0.001 |
|                     cmd_fifo                                                                            |    <0.001 |
|                       gen_srls[0].srl_nx1                                                               |    <0.001 |
|                       gen_srls[1].srl_nx1                                                               |    <0.001 |
|                       gen_srls[2].srl_nx1                                                               |    <0.001 |
|                       gen_srls[3].srl_nx1                                                               |    <0.001 |
|                       gen_srls[4].srl_nx1                                                               |    <0.001 |
|                       gen_srls[5].srl_nx1                                                               |    <0.001 |
|                       gen_srls[6].srl_nx1                                                               |    <0.001 |
|                       gen_srls[7].srl_nx1                                                               |    <0.001 |
|                     gen_srls[223].srl_nx1                                                               |    <0.001 |
|                     gen_srls[80].srl_nx1                                                                |    <0.001 |
|                     gen_srls[81].srl_nx1                                                                |    <0.001 |
|                     gen_srls[82].srl_nx1                                                                |    <0.001 |
|                     gen_srls[83].srl_nx1                                                                |    <0.001 |
|                     gen_srls[84].srl_nx1                                                                |    <0.001 |
|                     gen_srls[85].srl_nx1                                                                |    <0.001 |
|                     gen_srls[86].srl_nx1                                                                |    <0.001 |
|                     gen_srls[87].srl_nx1                                                                |    <0.001 |
|                 splitter_inst                                                                           |    <0.001 |
|                   gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo     |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                 |    <0.001 |
|           s02_nodes                                                                                     |     0.005 |
|             s02_ar_node                                                                                 |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                    |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                        |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s02_aw_node                                                                                 |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                    |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                        |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s02_b_node                                                                                  |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   inst_ingress                                                                          |    <0.001 |
|                     inst_pipeline_valid                                                                 |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s02_r_node                                                                                  |     0.002 |
|               inst                                                                                      |     0.002 |
|                 inst_mi_handler                                                                         |     0.002 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |     0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |     0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   inst_ingress                                                                          |    <0.001 |
|                     inst_pipeline_valid                                                                 |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s02_w_node                                                                                  |     0.001 |
|               inst                                                                                      |     0.001 |
|                 inst_mi_handler                                                                         |     0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_159                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                        |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|           switchboards                                                                                  |     0.003 |
|             ar_switchboard                                                                              |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 gen_mi[0].inst_mux_payld                                                                |    <0.001 |
|                 gen_mi[0].inst_opipe_payld                                                              |    <0.001 |
|             aw_switchboard                                                                              |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 gen_mi[0].inst_mux_payld                                                                |    <0.001 |
|                 gen_mi[0].inst_opipe_payld                                                              |    <0.001 |
|             r_switchboard                                                                               |     0.001 |
|               inst                                                                                      |     0.001 |
|                 gen_mi[0].inst_opipe_payld                                                              |    <0.001 |
|                 gen_mi[1].inst_opipe_payld                                                              |    <0.001 |
|                 gen_mi[2].inst_opipe_payld                                                              |    <0.001 |
|             w_switchboard                                                                               |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 gen_mi[0].inst_mux_payld                                                                |    <0.001 |
|                 gen_mi[0].inst_opipe_payld                                                              |    <0.001 |
|       axi_smc_1                                                                                         |     0.004 |
|         inst                                                                                            |     0.004 |
|           clk_map                                                                                       |    <0.001 |
|             psr_aclk                                                                                    |    <0.001 |
|               U0                                                                                        |    <0.001 |
|                 EXT_LPF                                                                                 |    <0.001 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |    <0.001 |
|                 SEQ                                                                                     |    <0.001 |
|                   SEQ_COUNTER                                                                           |    <0.001 |
|           m00_exit_pipeline                                                                             |    <0.001 |
|             m00_exit                                                                                    |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 aw_reg                                                                                  |    <0.001 |
|                 b_reg                                                                                   |    <0.001 |
|                 exit_inst                                                                               |    <0.001 |
|                   gen_w_cmd_fifo.w_cmd_fifo                                                             |    <0.001 |
|                 w_reg                                                                                   |    <0.001 |
|           s00_entry_pipeline                                                                            |     0.001 |
|             s00_mmu                                                                                     |     0.001 |
|               inst                                                                                      |     0.001 |
|                 aw_reg_stall                                                                            |    <0.001 |
|                 aw_sreg                                                                                 |    <0.001 |
|                 b_sreg                                                                                  |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                          |    <0.001 |
|                 w_sreg                                                                                  |    <0.001 |
|             s00_si_converter                                                                            |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 splitter_inst                                                                           |    <0.001 |
|                   gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo     |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|             s00_transaction_regulator                                                                   |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 gen_endpoint.gen_w_singleorder.w_singleorder                                            |    <0.001 |
|                   gen_id_fifo.singleorder_fifo                                                          |    <0.001 |
|           s00_nodes                                                                                     |     0.002 |
|             s00_aw_node                                                                                 |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_b_node                                                                                  |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_w_node                                                                                  |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                   |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|       axi_smc_2                                                                                         |     0.003 |
|         inst                                                                                            |     0.003 |
|           clk_map                                                                                       |    <0.001 |
|             psr_aclk                                                                                    |    <0.001 |
|               U0                                                                                        |    <0.001 |
|                 EXT_LPF                                                                                 |    <0.001 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |    <0.001 |
|                 SEQ                                                                                     |    <0.001 |
|                   SEQ_COUNTER                                                                           |    <0.001 |
|           m00_exit_pipeline                                                                             |    <0.001 |
|             m00_exit                                                                                    |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 ar_reg                                                                                  |    <0.001 |
|                 exit_inst                                                                               |    <0.001 |
|                   gen_r_cmd_fifo.r_cmd_fifo                                                             |    <0.001 |
|                 r_reg                                                                                   |    <0.001 |
|           s00_entry_pipeline                                                                            |     0.001 |
|             s00_mmu                                                                                     |     0.001 |
|               inst                                                                                      |     0.001 |
|                 ar_reg_stall                                                                            |    <0.001 |
|                 ar_sreg                                                                                 |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                          |    <0.001 |
|                 r_sreg                                                                                  |    <0.001 |
|             s00_transaction_regulator                                                                   |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 gen_endpoint.gen_r_singleorder.r_singleorder                                            |    <0.001 |
|                   gen_id_fifo.singleorder_fifo                                                          |    <0.001 |
|           s00_nodes                                                                                     |     0.001 |
|             s00_ar_node                                                                                 |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                    |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_r_node                                                                                  |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                   |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|       axi_smc_3                                                                                         |     0.004 |
|         inst                                                                                            |     0.004 |
|           clk_map                                                                                       |    <0.001 |
|             psr_aclk                                                                                    |    <0.001 |
|               U0                                                                                        |    <0.001 |
|                 EXT_LPF                                                                                 |    <0.001 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |    <0.001 |
|                 SEQ                                                                                     |    <0.001 |
|                   SEQ_COUNTER                                                                           |    <0.001 |
|           m00_exit_pipeline                                                                             |    <0.001 |
|             m00_exit                                                                                    |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 aw_reg                                                                                  |    <0.001 |
|                 b_reg                                                                                   |    <0.001 |
|                 exit_inst                                                                               |    <0.001 |
|                   gen_w_cmd_fifo.w_cmd_fifo                                                             |    <0.001 |
|                 w_reg                                                                                   |    <0.001 |
|           s00_entry_pipeline                                                                            |     0.001 |
|             s00_mmu                                                                                     |     0.001 |
|               inst                                                                                      |     0.001 |
|                 aw_reg_stall                                                                            |    <0.001 |
|                 aw_sreg                                                                                 |    <0.001 |
|                 b_sreg                                                                                  |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                          |    <0.001 |
|                 w_sreg                                                                                  |    <0.001 |
|             s00_si_converter                                                                            |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 splitter_inst                                                                           |    <0.001 |
|                   gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo     |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|             s00_transaction_regulator                                                                   |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 gen_endpoint.gen_w_singleorder.w_singleorder                                            |    <0.001 |
|                   gen_id_fifo.singleorder_fifo                                                          |    <0.001 |
|           s00_nodes                                                                                     |     0.002 |
|             s00_aw_node                                                                                 |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_b_node                                                                                  |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_w_node                                                                                  |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                   |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|       axi_smc_4                                                                                         |     0.004 |
|         inst                                                                                            |     0.004 |
|           clk_map                                                                                       |    <0.001 |
|             psr_aclk                                                                                    |    <0.001 |
|               U0                                                                                        |    <0.001 |
|                 EXT_LPF                                                                                 |    <0.001 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |    <0.001 |
|                 SEQ                                                                                     |    <0.001 |
|                   SEQ_COUNTER                                                                           |    <0.001 |
|           m00_exit_pipeline                                                                             |    <0.001 |
|             m00_exit                                                                                    |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 aw_reg                                                                                  |    <0.001 |
|                 b_reg                                                                                   |    <0.001 |
|                 exit_inst                                                                               |    <0.001 |
|                   gen_w_cmd_fifo.w_cmd_fifo                                                             |    <0.001 |
|                 w_reg                                                                                   |    <0.001 |
|           s00_entry_pipeline                                                                            |     0.001 |
|             s00_mmu                                                                                     |     0.001 |
|               inst                                                                                      |     0.001 |
|                 aw_reg_stall                                                                            |    <0.001 |
|                 aw_sreg                                                                                 |    <0.001 |
|                 b_sreg                                                                                  |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                          |    <0.001 |
|                 w_sreg                                                                                  |    <0.001 |
|             s00_si_converter                                                                            |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 splitter_inst                                                                           |    <0.001 |
|                   gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo     |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|             s00_transaction_regulator                                                                   |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 gen_endpoint.gen_w_singleorder.w_singleorder                                            |    <0.001 |
|                   gen_id_fifo.singleorder_fifo                                                          |    <0.001 |
|           s00_nodes                                                                                     |     0.002 |
|             s00_aw_node                                                                                 |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                 |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_b_node                                                                                  |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_w_node                                                                                  |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                   |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|       axi_smc_5                                                                                         |     0.003 |
|         inst                                                                                            |     0.003 |
|           clk_map                                                                                       |    <0.001 |
|             psr_aclk                                                                                    |    <0.001 |
|               U0                                                                                        |    <0.001 |
|                 EXT_LPF                                                                                 |    <0.001 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |    <0.001 |
|                 SEQ                                                                                     |    <0.001 |
|                   SEQ_COUNTER                                                                           |    <0.001 |
|           m00_exit_pipeline                                                                             |    <0.001 |
|             m00_exit                                                                                    |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 ar_reg                                                                                  |    <0.001 |
|                 exit_inst                                                                               |    <0.001 |
|                   gen_r_cmd_fifo.r_cmd_fifo                                                             |    <0.001 |
|                     gen_srls[18].srl_nx1                                                                |    <0.001 |
|                     gen_srls[19].srl_nx1                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                 |    <0.001 |
|                 r_reg                                                                                   |    <0.001 |
|           s00_entry_pipeline                                                                            |     0.001 |
|             s00_mmu                                                                                     |     0.001 |
|               inst                                                                                      |     0.001 |
|                 ar_reg_stall                                                                            |    <0.001 |
|                 ar_sreg                                                                                 |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                          |    <0.001 |
|                 r_sreg                                                                                  |    <0.001 |
|             s00_transaction_regulator                                                                   |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 gen_endpoint.gen_r_singleorder.r_singleorder                                            |    <0.001 |
|                   gen_id_fifo.singleorder_fifo                                                          |    <0.001 |
|           s00_nodes                                                                                     |     0.001 |
|             s00_ar_node                                                                                 |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                    |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                   |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_r_node                                                                                  |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                   |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|       axi_smc_6                                                                                         |     0.004 |
|         inst                                                                                            |     0.004 |
|           clk_map                                                                                       |    <0.001 |
|             psr_aclk                                                                                    |    <0.001 |
|               U0                                                                                        |    <0.001 |
|                 EXT_LPF                                                                                 |    <0.001 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |    <0.001 |
|                 SEQ                                                                                     |    <0.001 |
|                   SEQ_COUNTER                                                                           |    <0.001 |
|           m00_exit_pipeline                                                                             |    <0.001 |
|             m00_exit                                                                                    |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 aw_reg                                                                                  |    <0.001 |
|                 b_reg                                                                                   |    <0.001 |
|                 exit_inst                                                                               |    <0.001 |
|                   gen_w_cmd_fifo.w_cmd_fifo                                                             |    <0.001 |
|                 w_reg                                                                                   |    <0.001 |
|           s00_entry_pipeline                                                                            |     0.001 |
|             s00_mmu                                                                                     |     0.001 |
|               inst                                                                                      |     0.001 |
|                 aw_reg_stall                                                                            |    <0.001 |
|                 aw_sreg                                                                                 |    <0.001 |
|                 b_sreg                                                                                  |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                          |    <0.001 |
|                 w_sreg                                                                                  |    <0.001 |
|             s00_si_converter                                                                            |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 splitter_inst                                                                           |    <0.001 |
|                   gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo     |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|             s00_transaction_regulator                                                                   |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 gen_endpoint.gen_w_singleorder.w_singleorder                                            |    <0.001 |
|                   gen_id_fifo.singleorder_fifo                                                          |    <0.001 |
|           s00_nodes                                                                                     |     0.002 |
|             s00_aw_node                                                                                 |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                 |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_b_node                                                                                  |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_w_node                                                                                  |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                   |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|       axi_tft_0                                                                                         |     0.004 |
|         U0                                                                                              |     0.004 |
|           AXI_LITE_IPIF_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|           AXI_MASTER_BURST_I                                                                            |     0.002 |
|             I_CMD_STATUS_MODULE                                                                         |    <0.001 |
|             I_RD_LLINK_ADAPTER                                                                          |    <0.001 |
|             I_RD_WR_CNTRL_MODULE                                                                        |     0.002 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|               I_MSTR_PCC                                                                                |     0.001 |
|               I_RD_DATA_CNTL                                                                            |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                         |    <0.001 |
|               I_READ_STREAM_SKID_BUF                                                                    |    <0.001 |
|               I_WRITE_MMAP_SKID_BUF                                                                     |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|             I_RESET_MODULE                                                                              |    <0.001 |
|           TFT_CTRL_I                                                                                    |     0.002 |
|             BASE_ADDR_SYNC                                                                              |    <0.001 |
|             GET_LINE_SYNC                                                                               |    <0.001 |
|             HSYNC_U2                                                                                    |    <0.001 |
|             I2C_DONE_SYNC                                                                               |    <0.001 |
|             LINE_BUFFER_U4                                                                              |    <0.001 |
|               RAM                                                                                       |    <0.001 |
|                 lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                        |    <0.001 |
|                   inst_fifo_gen                                                                         |    <0.001 |
|                     gconvfifo.rf                                                                        |    <0.001 |
|                       grf.rf                                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                      |    <0.001 |
|                           rd_pntr_cdc_inst                                                              |    <0.001 |
|                           wr_pntr_cdc_inst                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                        |    <0.001 |
|                           gr1.gr1_int.rfwft                                                             |    <0.001 |
|                           gras.rsts                                                                     |    <0.001 |
|                             c0                                                                          |    <0.001 |
|                             c1                                                                          |    <0.001 |
|                           rpntr                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                        |    <0.001 |
|                           gwas.wsts                                                                     |    <0.001 |
|                             c1                                                                          |    <0.001 |
|                             c2                                                                          |    <0.001 |
|                           wpntr                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                           |    <0.001 |
|                           gbm.gbmg.gbmga.ngecc.bmg                                                      |    <0.001 |
|                             inst_blk_mem_gen                                                            |    <0.001 |
|                               gnbram.gnativebmg.native_blk_mem_gen                                      |    <0.001 |
|                                 valid.cstr                                                              |    <0.001 |
|                                   ramloop[0].ram.r                                                      |    <0.001 |
|                                     prim_noinit.ram                                                     |    <0.001 |
|                         rstblk                                                                          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                  |    <0.001 |
|             SLAVE_REG_U6                                                                                |    <0.001 |
|             TFT_IF_U5                                                                                   |    <0.001 |
|             TFT_ON_MAXI_SYNC                                                                            |    <0.001 |
|             TFT_ON_TFT_SYNC                                                                             |    <0.001 |
|             VSYNC_U3                                                                                    |    <0.001 |
|             V_BP_SYNC                                                                                   |    <0.001 |
|             V_INTR_SYNC                                                                                 |    <0.001 |
|             V_P_SYNC                                                                                    |    <0.001 |
|       clk_wiz_25MHz                                                                                     |     0.113 |
|         inst                                                                                            |     0.113 |
|       fir_compiler_0                                                                                    |     0.007 |
|         U0                                                                                              |     0.007 |
|           i_synth                                                                                       |     0.007 |
|             g_polyphase_decimation.i_polyphase_decimation                                               |     0.007 |
|               g_m_data_chan_fifo.i_m_data_chan_fifo                                                     |    <0.001 |
|                 fifo0                                                                                   |    <0.001 |
|               g_s_data_chan_fifo.i_s_data_chan_fifo                                                     |    <0.001 |
|                 fifo0                                                                                   |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_data_sym_addr.i_cntrl_data_sym_addr                      |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[3].g_others.i_delay                              |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[7].g_others.i_delay                              |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff   |    <0.001 |
|                 i_bypass_phase                                                                          |    <0.001 |
|                 i_mem_allign                                                                            |    <0.001 |
|                 i_old_data_clred_dly                                                                    |    <0.001 |
|                 i_phase_mem                                                                             |    <0.001 |
|                   gen_dram.ram_reg_0_7_0_0                                                              |    <0.001 |
|                   gen_dram.ram_reg_0_7_10_10                                                            |    <0.001 |
|                   gen_dram.ram_reg_0_7_11_11                                                            |    <0.001 |
|                   gen_dram.ram_reg_0_7_12_12                                                            |    <0.001 |
|                   gen_dram.ram_reg_0_7_13_13                                                            |    <0.001 |
|                   gen_dram.ram_reg_0_7_14_14                                                            |    <0.001 |
|                   gen_dram.ram_reg_0_7_15_15                                                            |    <0.001 |
|                   gen_dram.ram_reg_0_7_1_1                                                              |    <0.001 |
|                   gen_dram.ram_reg_0_7_2_2                                                              |    <0.001 |
|                   gen_dram.ram_reg_0_7_3_3                                                              |    <0.001 |
|                   gen_dram.ram_reg_0_7_4_4                                                              |    <0.001 |
|                   gen_dram.ram_reg_0_7_5_5                                                              |    <0.001 |
|                   gen_dram.ram_reg_0_7_6_6                                                              |    <0.001 |
|                   gen_dram.ram_reg_0_7_7_7                                                              |    <0.001 |
|                   gen_dram.ram_reg_0_7_8_8                                                              |    <0.001 |
|                   gen_dram.ram_reg_0_7_9_9                                                              |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                  |     0.002 |
|                 g_packed.g_true_dual_port.i_mem                                                         |     0.002 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                  |    <0.001 |
|                 g_individual.i_mem_a                                                                    |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum                                       |     0.001 |
|                 i_addsub_mult_accum                                                                     |     0.001 |
|               g_semi_parallel_and_smac.i_accumulate                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_coef_addr                                                |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_data_addr                                                |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_src                                                      |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_wrap_buff_re                                             |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_wrap_buff_we                                             |    <0.001 |
|               g_semi_parallel_and_smac.i_data_in                                                        |    <0.001 |
|               g_semi_parallel_and_smac.i_first_phase_dly                                                |    <0.001 |
|               g_semi_parallel_and_smac.i_latch_op                                                       |    <0.001 |
|               g_semi_parallel_and_smac.i_load                                                           |    <0.001 |
|       gpio_read_switch                                                                                  |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           AXI_LITE_IPIF_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|           gpio_core_1                                                                                   |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                                 |    <0.001 |
|       hier_fft_1                                                                                        |     0.079 |
|         axi_datamover_fft                                                                               |     0.005 |
|           U0                                                                                            |     0.005 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                           |     0.005 |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                     |    <0.001 |
|               GEN_INCLUDE_GP_SF.I_S2MM_GP_SF                                                            |     0.002 |
|                 I_DATA_FIFO                                                                             |     0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |     0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |     0.001 |
|                       xpm_fifo_base_inst                                                                |     0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |     0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|                 I_WR_LEN_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|               GEN_INCLUDE_PCC.I_MSTR_PCC                                                                |    <0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                    |     0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                      |    <0.001 |
|                   I_MSSAI_SKID_BUF                                                                      |    <0.001 |
|                   I_TSTRB_FIFO                                                                          |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                    |    <0.001 |
|                   SLICE_INSERTION                                                                       |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                      |    <0.001 |
|               I_WR_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|         dtmv_fft_cmd                                                                                    |     0.000 |
|         fft_config                                                                                      |     0.000 |
|         xfft_0                                                                                          |     0.074 |
|           U0                                                                                            |     0.074 |
|             i_synth                                                                                     |     0.074 |
|               axi_wrapper                                                                               |     0.001 |
|                 config_channel_fifo                                                                     |    <0.001 |
|                   gen_non_real_time.data_in_fifo_pt1                                                    |    <0.001 |
|                     fifo0                                                                               |    <0.001 |
|                 data_in_channel_fifo                                                                    |    <0.001 |
|                   gen_non_real_time.data_in_fifo_pt1                                                    |    <0.001 |
|                     fifo0                                                                               |    <0.001 |
|                 data_out_channel                                                                        |    <0.001 |
|                   gen_non_real_time.fifo                                                                |    <0.001 |
|                     fifo0                                                                               |    <0.001 |
|               xfft_inst                                                                                 |     0.073 |
|                 non_floating_point.arch_d.xfft_inst                                                     |     0.073 |
|                   DOUT_CNT_CTRL_0                                                                       |    <0.001 |
|                     cnt                                                                                 |    <0.001 |
|                       cnt_addsub                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                               i_q.i_simple.qreg                                                         |    <0.001 |
|                       i_tc_compare_new                                                                  |    <0.001 |
|                   FLOW                                                                                  |    <0.001 |
|                     proc0_counter                                                                       |    <0.001 |
|                       cnt_addsub                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                               i_q.i_simple.qreg                                                         |    <0.001 |
|                       i_tc_compare_new                                                                  |    <0.001 |
|                     proc_cnt_start                                                                      |    <0.001 |
|                     reset_sustain.delay_reset_3                                                         |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     reset_sustain.delay_reset_7                                                         |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     reset_sustain.resets_4_pes[0].delay_reset_pe                                        |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     reset_sustain.resets_4_pes[1].delay_reset_pe                                        |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     reset_sustain.resets_4_pes[2].delay_reset_pe                                        |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     reset_sustain.resets_4_pes[3].delay_reset_pe                                        |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       tc_compare                                                                        |    <0.001 |
|                     reset_sustain.resets_4_pes[4].delay_reset_pe                                        |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       tc_compare                                                                        |    <0.001 |
|                     reset_sustain.resets_4_pes[5].delay_reset_pe                                        |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     start_reg_delay                                                                     |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                   has_bit_reverse.delay_DV                                                              |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                       i_bb_inst                                                                         |    <0.001 |
|                   has_bit_reverse.delay_addr_r_MSB                                                      |    <0.001 |
|                   has_bit_reverse.delay_addr_w_MSB                                                      |    <0.001 |
|                   has_bit_reverse.delay_done_int                                                        |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                       i_bb_inst                                                                         |    <0.001 |
|                   has_bit_reverse.delay_reorder_write_addr                                              |    <0.001 |
|                   has_bit_reverse.dig_rev_mem                                                           |     0.003 |
|                     blk_ram.use_bram_only.mem                                                           |     0.003 |
|                   has_bit_reverse.dout_rev_we_delay                                                     |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                       i_bb_inst                                                                         |    <0.001 |
|                   has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay              |    <0.001 |
|                   has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1                           |    <0.001 |
|                     cnt                                                                                 |    <0.001 |
|                       cnt_addsub                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                               i_q.i_simple.qreg                                                         |    <0.001 |
|                       i_tc_compare_new                                                                  |    <0.001 |
|                   has_bit_reverse.pe_out_reg                                                            |    <0.001 |
|                   has_bit_reverse.unshifted_read_addr.read_addr_delay                                   |    <0.001 |
|                   input_delay_re                                                                        |    <0.001 |
|                   pe0_bf1_addr_gen                                                                      |    <0.001 |
|                   pe0_bf2_start_gen                                                                     |    <0.001 |
|                   pe_gen[0].natural_order_input.PE                                                      |     0.016 |
|                     FB_1.BF_1                                                                           |     0.004 |
|                       BTFLY0                                                                            |    <0.001 |
|                         logic_bfly_byp.add_i                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.add_r                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_i                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_r                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                       MEM                                                                               |     0.003 |
|                         blk_ram.use_bram_only.mem                                                       |     0.003 |
|                       mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mux_sel_reg                                                                       |    <0.001 |
|                       no_nfft.bypass_reg                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                       wr_addr_del                                                                       |    <0.001 |
|                     delay_addr_bf2                                                                      |    <0.001 |
|                     delay_addr_tw                                                                       |    <0.001 |
|                     has_TW_mult.MULT                                                                    |     0.003 |
|                       i_cmpy                                                                            |     0.003 |
|                         four_mult_structure.use_dsp.i_dsp                                               |     0.003 |
|                           re_im                                                                         |     0.003 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                     has_TW_mult.TW                                                                      |     0.002 |
|                       ADD0                                                                              |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       MUX0                                                                              |    <0.001 |
|                       delay_tw_addr_msb                                                                 |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twiddle_generator                                                                 |     0.002 |
|                         tw1.twgen1                                                                      |     0.002 |
|                           cos_addr_2s_comp                                                              |    <0.001 |
|                           rom_addr_zero_compare                                                         |    <0.001 |
|                           sin_addr_2s_comp                                                              |    <0.001 |
|                     has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                     has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                     has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                       need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                     has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                     has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     hasbf2.FB_2.BF_2                                                                    |     0.005 |
|                       BTFLY0                                                                            |     0.001 |
|                         logic_bfly_byp.add_i                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.add_r                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_i                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_r                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                       MEM                                                                               |     0.002 |
|                         blk_ram.use_bram_only.mem                                                       |     0.002 |
|                       mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mux_sel_reg                                                                       |    <0.001 |
|                       no_nfft.bypass_reg                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twos_cmp.REG_lower_im                                                             |    <0.001 |
|                       twos_cmp.REG_lower_re                                                             |    <0.001 |
|                       twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                       twos_cmp.im_cmp                                                                   |    <0.001 |
|                       twos_cmp.re_cmp                                                                   |    <0.001 |
|                       wr_addr_del                                                                       |    <0.001 |
|                     rounding.ROUND_0                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       more_than_1_bit.and_lower_fract_bits                                              |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     rounding.ROUND_1                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       more_than_1_bit.and_lower_fract_bits                                              |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     scaling2bits.scaler_im                                                              |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                     scaling2bits.scaler_re                                                              |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                   pe_gen[1].natural_order_input.PE                                                      |     0.017 |
|                     FB_1.BF_1                                                                           |     0.004 |
|                       BTFLY0                                                                            |    <0.001 |
|                         logic_bfly_byp.add_i                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.add_r                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_i                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_r                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                       MEM                                                                               |     0.002 |
|                         blk_ram.use_bram_only.mem                                                       |     0.002 |
|                       mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mux_sel_reg                                                                       |    <0.001 |
|                       no_nfft.bypass_reg                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       no_twos_cmp.REG_lower_im                                                          |    <0.001 |
|                       no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                       wr_addr_del                                                                       |    <0.001 |
|                     delay_addr_bf2                                                                      |    <0.001 |
|                     delay_addr_tw                                                                       |    <0.001 |
|                     has_TW_mult.MULT                                                                    |     0.003 |
|                       i_cmpy                                                                            |     0.003 |
|                         four_mult_structure.use_dsp.i_dsp                                               |     0.003 |
|                           re_im                                                                         |     0.003 |
|                             use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                             use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                             use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                     has_TW_mult.TW                                                                      |     0.002 |
|                       ADD0                                                                              |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       MUX0                                                                              |    <0.001 |
|                       delay_tw_addr_msb                                                                 |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twiddle_generator                                                                 |     0.001 |
|                         tw0.twgen0                                                                      |     0.001 |
|                     has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                     has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                     has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                       need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                     has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                     has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     hasbf2.FB_2.BF_2                                                                    |     0.005 |
|                       BTFLY0                                                                            |     0.001 |
|                         logic_bfly_byp.add_i                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.add_r                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_i                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_r                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                       MEM                                                                               |     0.002 |
|                         blk_ram.use_bram_only.mem                                                       |     0.002 |
|                       mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mux_sel_reg                                                                       |    <0.001 |
|                       no_nfft.bypass_reg                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twos_cmp.REG_lower_im                                                             |    <0.001 |
|                       twos_cmp.REG_lower_re                                                             |    <0.001 |
|                       twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                       twos_cmp.im_cmp                                                                   |    <0.001 |
|                       twos_cmp.re_cmp                                                                   |    <0.001 |
|                       wr_addr_del                                                                       |    <0.001 |
|                     rounding.ROUND_0                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       more_than_1_bit.and_lower_fract_bits                                              |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     rounding.ROUND_1                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       more_than_1_bit.and_lower_fract_bits                                              |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     scaling2bits.scaler_im                                                              |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                     scaling2bits.scaler_re                                                              |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                   pe_gen[2].natural_order_input.PE                                                      |     0.012 |
|                     FB_1.BF_1                                                                           |     0.002 |
|                       BTFLY0                                                                            |    <0.001 |
|                         logic_bfly_byp.add_i                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.add_r                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_i                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_r                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                       MEM                                                                               |    <0.001 |
|                         dist_ram.srlram.ram                                                             |    <0.001 |
|                           fixed_length.shift_ram                                                        |    <0.001 |
|                             i_bb_inst                                                                   |    <0.001 |
|                       mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mux_sel_reg                                                                       |    <0.001 |
|                       no_nfft.bypass_reg                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       no_twos_cmp.REG_lower_im                                                          |    <0.001 |
|                       no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                     delay_addr_bf2                                                                      |    <0.001 |
|                     has_TW_mult.MULT                                                                    |     0.003 |
|                       i_cmpy                                                                            |     0.003 |
|                         four_mult_structure.use_dsp.i_dsp                                               |     0.003 |
|                           re_im                                                                         |     0.003 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                     has_TW_mult.TW                                                                      |     0.001 |
|                       ADD0                                                                              |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       MUX0                                                                              |    <0.001 |
|                       delay_tw_addr_msb                                                                 |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twiddle_generator                                                                 |    <0.001 |
|                         tw2.twgen2                                                                      |    <0.001 |
|                     has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                     has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                     has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                       need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                     has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                     has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     hasbf2.FB_2.BF_2                                                                    |     0.003 |
|                       BTFLY0                                                                            |     0.001 |
|                         logic_bfly_byp.add_i                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.add_r                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_i                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_r                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                       MEM                                                                               |    <0.001 |
|                         dist_ram.srlram.ram                                                             |    <0.001 |
|                           fixed_length.shift_ram                                                        |    <0.001 |
|                             i_bb_inst                                                                   |    <0.001 |
|                       mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mux_sel_reg                                                                       |    <0.001 |
|                       no_nfft.bypass_reg                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twos_cmp.REG_lower_im                                                             |    <0.001 |
|                       twos_cmp.REG_lower_re                                                             |    <0.001 |
|                       twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                       twos_cmp.im_cmp                                                                   |    <0.001 |
|                       twos_cmp.re_cmp                                                                   |    <0.001 |
|                     rounding.ROUND_0                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       more_than_1_bit.and_lower_fract_bits                                              |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     rounding.ROUND_1                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       more_than_1_bit.and_lower_fract_bits                                              |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     scaling2bits.scaler_im                                                              |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                     scaling2bits.scaler_re                                                              |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                   pe_gen[3].natural_order_input.PE                                                      |     0.011 |
|                     FW_1.BF_1                                                                           |     0.002 |
|                       add_subs.add_i                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       add_subs.add_r                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       in_commutator_A                                                                   |    <0.001 |
|                       in_commutator_B                                                                   |    <0.001 |
|                       mux_in_A                                                                          |    <0.001 |
|                       mux_in_B                                                                          |    <0.001 |
|                       mux_out_A                                                                         |    <0.001 |
|                       mux_out_B                                                                         |    <0.001 |
|                       out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                       out_comm_ctr_del_2                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_commutator_A                                                                  |    <0.001 |
|                       out_commutator_B                                                                  |    <0.001 |
|                     delay_addr_bf2                                                                      |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_TW_mult.MULT                                                                    |     0.003 |
|                       i_cmpy                                                                            |     0.003 |
|                         four_mult_structure.use_dsp.i_dsp                                               |     0.003 |
|                           re_im                                                                         |     0.003 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                     has_TW_mult.TW                                                                      |    <0.001 |
|                       ADD0                                                                              |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       MUX0                                                                              |    <0.001 |
|                       delay_tw_addr_msb                                                                 |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twiddle_generator                                                                 |    <0.001 |
|                         tw2.twgen2                                                                      |    <0.001 |
|                     has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                       need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     hasbf2.FW_2.BF_2                                                                    |     0.002 |
|                       add_subs.add_i                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       add_subs.add_r                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       in_comm_ctr_del                                                                   |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       in_commutator_A                                                                   |    <0.001 |
|                       in_commutator_B                                                                   |    <0.001 |
|                       logic_twoscomp.im_cmp                                                             |    <0.001 |
|                       logic_twoscomp.re_cmp                                                             |    <0.001 |
|                       mux_in_A                                                                          |    <0.001 |
|                       mux_in_B                                                                          |    <0.001 |
|                       mux_out_A                                                                         |    <0.001 |
|                       mux_out_B                                                                         |    <0.001 |
|                       out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_comm_ctr_del_2                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_commutator_A                                                                  |    <0.001 |
|                       out_commutator_B                                                                  |    <0.001 |
|                       sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                     rounding.ROUND_0                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       more_than_1_bit.and_lower_fract_bits                                              |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     rounding.ROUND_1                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       more_than_1_bit.and_lower_fract_bits                                              |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     scaling2bits.scaler_im                                                              |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                     scaling2bits.scaler_re                                                              |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                   pe_gen[4].natural_order_input.PE                                                      |     0.009 |
|                     FW_1.BF_1                                                                           |     0.002 |
|                       add_subs.add_i                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       add_subs.add_r                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       in_commutator_A                                                                   |    <0.001 |
|                       in_commutator_B                                                                   |    <0.001 |
|                       mux_in_A                                                                          |    <0.001 |
|                       mux_in_B                                                                          |    <0.001 |
|                       mux_out_A                                                                         |    <0.001 |
|                       mux_out_B                                                                         |    <0.001 |
|                       out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                       out_comm_ctr_del_2                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_commutator_A                                                                  |    <0.001 |
|                       out_commutator_B                                                                  |    <0.001 |
|                     delay_addr_bf2                                                                      |    <0.001 |
|                     has_TW_mult.MULT                                                                    |     0.003 |
|                       i_cmpy                                                                            |     0.003 |
|                         four_mult_structure.use_dsp.i_dsp                                               |     0.003 |
|                           re_im                                                                         |     0.003 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                     has_TW_mult.TW                                                                      |    <0.001 |
|                       ADD0                                                                              |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       MUX0                                                                              |    <0.001 |
|                       delay_tw_addr_msb                                                                 |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twiddle_generator                                                                 |    <0.001 |
|                         tw2.twgen2                                                                      |    <0.001 |
|                     has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                     has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                       need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     hasbf2.FW_2.BF_2                                                                    |     0.003 |
|                       add_subs.add_i                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       add_subs.add_r                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       in_comm_ctr_del                                                                   |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       in_commutator_A                                                                   |    <0.001 |
|                       in_commutator_B                                                                   |    <0.001 |
|                       logic_twoscomp.im_cmp                                                             |    <0.001 |
|                       logic_twoscomp.re_cmp                                                             |    <0.001 |
|                       mux_in_A                                                                          |    <0.001 |
|                       mux_in_B                                                                          |    <0.001 |
|                       mux_out_A                                                                         |    <0.001 |
|                       mux_out_B                                                                         |    <0.001 |
|                       out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_comm_ctr_del_2                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_commutator_A                                                                  |    <0.001 |
|                       out_commutator_B                                                                  |    <0.001 |
|                       sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                     rounding.ROUND_0                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       more_than_1_bit.and_lower_fract_bits                                              |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     rounding.ROUND_1                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       more_than_1_bit.and_lower_fract_bits                                              |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     scaling2bits.scaler_im                                                              |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                     scaling2bits.scaler_re                                                              |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                   pe_gen[5].natural_order_input.PE                                                      |     0.003 |
|                     FW_1.BF_1                                                                           |     0.002 |
|                       add_subs.add_i                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       add_subs.add_r                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       in_commutator_A                                                                   |    <0.001 |
|                       in_commutator_B                                                                   |    <0.001 |
|                       mux_in_A                                                                          |    <0.001 |
|                       mux_in_B                                                                          |    <0.001 |
|                       mux_out_A                                                                         |    <0.001 |
|                       mux_out_B                                                                         |    <0.001 |
|                       out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                       out_comm_ctr_del_2                                                                |    <0.001 |
|                       out_commutator_A                                                                  |    <0.001 |
|                       out_commutator_B                                                                  |    <0.001 |
|                     has_scale_pipelining.has_tw_scale_delay.fixed_tw_scale_delay.tw_scale_delay         |    <0.001 |
|                     has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                     no_addr_gen.final_next_bf2_start_delay                                              |    <0.001 |
|                       need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     no_addr_gen.fixed_bf2_start_delay.bf2_start_delay                                   |    <0.001 |
|                     rounding.ROUND_0                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     rounding.ROUND_1                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     scaling1bit.scaler_im                                                               |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                     scaling1bit.scaler_re                                                               |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|         xlconcat_0                                                                                      |     0.000 |
|       hier_fft_2                                                                                        |     0.079 |
|         axi_datamover_fft                                                                               |     0.005 |
|           U0                                                                                            |     0.005 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                           |     0.005 |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                     |    <0.001 |
|               GEN_INCLUDE_GP_SF.I_S2MM_GP_SF                                                            |     0.002 |
|                 I_DATA_FIFO                                                                             |     0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |     0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |     0.001 |
|                       xpm_fifo_base_inst                                                                |     0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |     0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|                 I_WR_LEN_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|               GEN_INCLUDE_PCC.I_MSTR_PCC                                                                |    <0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                    |     0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                      |    <0.001 |
|                   I_MSSAI_SKID_BUF                                                                      |    <0.001 |
|                   I_TSTRB_FIFO                                                                          |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                    |    <0.001 |
|                   SLICE_INSERTION                                                                       |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                      |    <0.001 |
|               I_WR_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|         dtmv_fft_cmd                                                                                    |     0.000 |
|         fft_config                                                                                      |     0.000 |
|         xfft_0                                                                                          |     0.074 |
|           U0                                                                                            |     0.074 |
|             i_synth                                                                                     |     0.074 |
|               axi_wrapper                                                                               |     0.001 |
|                 config_channel_fifo                                                                     |    <0.001 |
|                   gen_non_real_time.data_in_fifo_pt1                                                    |    <0.001 |
|                     fifo0                                                                               |    <0.001 |
|                 data_in_channel_fifo                                                                    |    <0.001 |
|                   gen_non_real_time.data_in_fifo_pt1                                                    |    <0.001 |
|                     fifo0                                                                               |    <0.001 |
|                 data_out_channel                                                                        |    <0.001 |
|                   gen_non_real_time.fifo                                                                |    <0.001 |
|                     fifo0                                                                               |    <0.001 |
|               xfft_inst                                                                                 |     0.072 |
|                 non_floating_point.arch_d.xfft_inst                                                     |     0.072 |
|                   DOUT_CNT_CTRL_0                                                                       |    <0.001 |
|                     cnt                                                                                 |    <0.001 |
|                       cnt_addsub                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                               i_q.i_simple.qreg                                                         |    <0.001 |
|                       i_tc_compare_new                                                                  |    <0.001 |
|                   FLOW                                                                                  |    <0.001 |
|                     proc0_counter                                                                       |    <0.001 |
|                       cnt_addsub                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                               i_q.i_simple.qreg                                                         |    <0.001 |
|                       i_tc_compare_new                                                                  |    <0.001 |
|                     proc_cnt_start                                                                      |    <0.001 |
|                     reset_sustain.delay_reset_3                                                         |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     reset_sustain.delay_reset_7                                                         |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     reset_sustain.resets_4_pes[0].delay_reset_pe                                        |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     reset_sustain.resets_4_pes[1].delay_reset_pe                                        |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     reset_sustain.resets_4_pes[2].delay_reset_pe                                        |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     reset_sustain.resets_4_pes[3].delay_reset_pe                                        |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       tc_compare                                                                        |    <0.001 |
|                     reset_sustain.resets_4_pes[4].delay_reset_pe                                        |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       tc_compare                                                                        |    <0.001 |
|                     reset_sustain.resets_4_pes[5].delay_reset_pe                                        |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     start_reg_delay                                                                     |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                   has_bit_reverse.delay_DV                                                              |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                       i_bb_inst                                                                         |    <0.001 |
|                   has_bit_reverse.delay_addr_r_MSB                                                      |    <0.001 |
|                   has_bit_reverse.delay_addr_w_MSB                                                      |    <0.001 |
|                   has_bit_reverse.delay_done_int                                                        |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                       i_bb_inst                                                                         |    <0.001 |
|                   has_bit_reverse.delay_reorder_write_addr                                              |    <0.001 |
|                   has_bit_reverse.dig_rev_mem                                                           |     0.003 |
|                     blk_ram.use_bram_only.mem                                                           |     0.003 |
|                   has_bit_reverse.dout_rev_we_delay                                                     |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                       i_bb_inst                                                                         |    <0.001 |
|                   has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay              |    <0.001 |
|                   has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1                           |    <0.001 |
|                     cnt                                                                                 |    <0.001 |
|                       cnt_addsub                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                               i_q.i_simple.qreg                                                         |    <0.001 |
|                       i_tc_compare_new                                                                  |    <0.001 |
|                   has_bit_reverse.pe_out_reg                                                            |    <0.001 |
|                   has_bit_reverse.unshifted_read_addr.read_addr_delay                                   |    <0.001 |
|                   input_delay_re                                                                        |    <0.001 |
|                   pe0_bf1_addr_gen                                                                      |    <0.001 |
|                   pe0_bf2_start_gen                                                                     |    <0.001 |
|                   pe_gen[0].natural_order_input.PE                                                      |     0.017 |
|                     FB_1.BF_1                                                                           |     0.004 |
|                       BTFLY0                                                                            |    <0.001 |
|                         logic_bfly_byp.add_i                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.add_r                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_i                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_r                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                       MEM                                                                               |     0.003 |
|                         blk_ram.use_bram_only.mem                                                       |     0.003 |
|                       mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mux_sel_reg                                                                       |    <0.001 |
|                       no_nfft.bypass_reg                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                       wr_addr_del                                                                       |    <0.001 |
|                     delay_addr_bf2                                                                      |    <0.001 |
|                     delay_addr_tw                                                                       |    <0.001 |
|                     has_TW_mult.MULT                                                                    |     0.003 |
|                       i_cmpy                                                                            |     0.003 |
|                         four_mult_structure.use_dsp.i_dsp                                               |     0.003 |
|                           re_im                                                                         |     0.003 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                     has_TW_mult.TW                                                                      |     0.002 |
|                       ADD0                                                                              |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       MUX0                                                                              |    <0.001 |
|                       delay_tw_addr_msb                                                                 |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twiddle_generator                                                                 |     0.002 |
|                         tw1.twgen1                                                                      |     0.002 |
|                           cos_addr_2s_comp                                                              |    <0.001 |
|                           rom_addr_zero_compare                                                         |    <0.001 |
|                           sin_addr_2s_comp                                                              |    <0.001 |
|                     has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                     has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                     has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                       need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                     has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                     has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     hasbf2.FB_2.BF_2                                                                    |     0.005 |
|                       BTFLY0                                                                            |     0.001 |
|                         logic_bfly_byp.add_i                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.add_r                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_i                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_r                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                       MEM                                                                               |     0.002 |
|                         blk_ram.use_bram_only.mem                                                       |     0.002 |
|                       mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mux_sel_reg                                                                       |    <0.001 |
|                       no_nfft.bypass_reg                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twos_cmp.REG_lower_im                                                             |    <0.001 |
|                       twos_cmp.REG_lower_re                                                             |    <0.001 |
|                       twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                       twos_cmp.im_cmp                                                                   |    <0.001 |
|                       twos_cmp.re_cmp                                                                   |    <0.001 |
|                       wr_addr_del                                                                       |    <0.001 |
|                     rounding.ROUND_0                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       more_than_1_bit.and_lower_fract_bits                                              |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     rounding.ROUND_1                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       more_than_1_bit.and_lower_fract_bits                                              |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     scaling2bits.scaler_im                                                              |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                     scaling2bits.scaler_re                                                              |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                   pe_gen[1].natural_order_input.PE                                                      |     0.016 |
|                     FB_1.BF_1                                                                           |     0.004 |
|                       BTFLY0                                                                            |    <0.001 |
|                         logic_bfly_byp.add_i                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.add_r                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_i                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_r                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                       MEM                                                                               |     0.002 |
|                         blk_ram.use_bram_only.mem                                                       |     0.002 |
|                       mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mux_sel_reg                                                                       |    <0.001 |
|                       no_nfft.bypass_reg                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       no_twos_cmp.REG_lower_im                                                          |    <0.001 |
|                       no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                       wr_addr_del                                                                       |    <0.001 |
|                     delay_addr_bf2                                                                      |    <0.001 |
|                     delay_addr_tw                                                                       |    <0.001 |
|                     has_TW_mult.MULT                                                                    |     0.003 |
|                       i_cmpy                                                                            |     0.003 |
|                         four_mult_structure.use_dsp.i_dsp                                               |     0.003 |
|                           re_im                                                                         |     0.003 |
|                             use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                             use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                             use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                     has_TW_mult.TW                                                                      |     0.002 |
|                       ADD0                                                                              |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       MUX0                                                                              |    <0.001 |
|                       delay_tw_addr_msb                                                                 |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twiddle_generator                                                                 |     0.001 |
|                         tw0.twgen0                                                                      |     0.001 |
|                     has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                     has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                     has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                       need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                     has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                     has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     hasbf2.FB_2.BF_2                                                                    |     0.005 |
|                       BTFLY0                                                                            |     0.001 |
|                         logic_bfly_byp.add_i                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.add_r                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_i                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_r                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                       MEM                                                                               |     0.002 |
|                         blk_ram.use_bram_only.mem                                                       |     0.002 |
|                       mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mux_sel_reg                                                                       |    <0.001 |
|                       no_nfft.bypass_reg                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twos_cmp.REG_lower_im                                                             |    <0.001 |
|                       twos_cmp.REG_lower_re                                                             |    <0.001 |
|                       twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                       twos_cmp.im_cmp                                                                   |    <0.001 |
|                       twos_cmp.re_cmp                                                                   |    <0.001 |
|                       wr_addr_del                                                                       |    <0.001 |
|                     rounding.ROUND_0                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       more_than_1_bit.and_lower_fract_bits                                              |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     rounding.ROUND_1                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       more_than_1_bit.and_lower_fract_bits                                              |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     scaling2bits.scaler_im                                                              |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                     scaling2bits.scaler_re                                                              |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                   pe_gen[2].natural_order_input.PE                                                      |     0.012 |
|                     FB_1.BF_1                                                                           |     0.002 |
|                       BTFLY0                                                                            |    <0.001 |
|                         logic_bfly_byp.add_i                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.add_r                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_i                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_r                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                       MEM                                                                               |    <0.001 |
|                         dist_ram.srlram.ram                                                             |    <0.001 |
|                           fixed_length.shift_ram                                                        |    <0.001 |
|                             i_bb_inst                                                                   |    <0.001 |
|                       mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mux_sel_reg                                                                       |    <0.001 |
|                       no_nfft.bypass_reg                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       no_twos_cmp.REG_lower_im                                                          |    <0.001 |
|                       no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                     delay_addr_bf2                                                                      |    <0.001 |
|                     has_TW_mult.MULT                                                                    |     0.004 |
|                       i_cmpy                                                                            |     0.004 |
|                         four_mult_structure.use_dsp.i_dsp                                               |     0.004 |
|                           re_im                                                                         |     0.004 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                     has_TW_mult.TW                                                                      |     0.001 |
|                       ADD0                                                                              |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       MUX0                                                                              |    <0.001 |
|                       delay_tw_addr_msb                                                                 |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twiddle_generator                                                                 |    <0.001 |
|                         tw2.twgen2                                                                      |    <0.001 |
|                     has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                     has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                     has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                       need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                     has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                     has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     hasbf2.FB_2.BF_2                                                                    |     0.003 |
|                       BTFLY0                                                                            |     0.001 |
|                         logic_bfly_byp.add_i                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.add_r                                                            |    <0.001 |
|                           adder                                                                         |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_i                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                         logic_bfly_byp.sub_r                                                            |    <0.001 |
|                           sub                                                                           |    <0.001 |
|                             i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                               no_pipelining.the_addsub                                                  |    <0.001 |
|                                 i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                   i_q.i_simple.qreg                                                     |    <0.001 |
|                       MEM                                                                               |    <0.001 |
|                         dist_ram.srlram.ram                                                             |    <0.001 |
|                           fixed_length.shift_ram                                                        |    <0.001 |
|                             i_bb_inst                                                                   |    <0.001 |
|                       mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                         slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                         slicel_slicem_implementation.mux                                                |    <0.001 |
|                       mux_sel_reg                                                                       |    <0.001 |
|                       no_nfft.bypass_reg                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twos_cmp.REG_lower_im                                                             |    <0.001 |
|                       twos_cmp.REG_lower_re                                                             |    <0.001 |
|                       twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                       twos_cmp.im_cmp                                                                   |    <0.001 |
|                       twos_cmp.re_cmp                                                                   |    <0.001 |
|                     rounding.ROUND_0                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       more_than_1_bit.and_lower_fract_bits                                              |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     rounding.ROUND_1                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       more_than_1_bit.and_lower_fract_bits                                              |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     scaling2bits.scaler_im                                                              |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                     scaling2bits.scaler_re                                                              |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                   pe_gen[3].natural_order_input.PE                                                      |     0.011 |
|                     FW_1.BF_1                                                                           |     0.002 |
|                       add_subs.add_i                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       add_subs.add_r                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       in_commutator_A                                                                   |    <0.001 |
|                       in_commutator_B                                                                   |    <0.001 |
|                       mux_in_A                                                                          |    <0.001 |
|                       mux_in_B                                                                          |    <0.001 |
|                       mux_out_A                                                                         |    <0.001 |
|                       mux_out_B                                                                         |    <0.001 |
|                       out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                       out_comm_ctr_del_2                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_commutator_A                                                                  |    <0.001 |
|                       out_commutator_B                                                                  |    <0.001 |
|                     delay_addr_bf2                                                                      |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_TW_mult.MULT                                                                    |     0.003 |
|                       i_cmpy                                                                            |     0.003 |
|                         four_mult_structure.use_dsp.i_dsp                                               |     0.003 |
|                           re_im                                                                         |     0.003 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                     has_TW_mult.TW                                                                      |    <0.001 |
|                       ADD0                                                                              |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       MUX0                                                                              |    <0.001 |
|                       delay_tw_addr_msb                                                                 |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twiddle_generator                                                                 |    <0.001 |
|                         tw2.twgen2                                                                      |    <0.001 |
|                     has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                       need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     hasbf2.FW_2.BF_2                                                                    |     0.002 |
|                       add_subs.add_i                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       add_subs.add_r                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       in_comm_ctr_del                                                                   |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       in_commutator_A                                                                   |    <0.001 |
|                       in_commutator_B                                                                   |    <0.001 |
|                       logic_twoscomp.im_cmp                                                             |    <0.001 |
|                       logic_twoscomp.re_cmp                                                             |    <0.001 |
|                       mux_in_A                                                                          |    <0.001 |
|                       mux_in_B                                                                          |    <0.001 |
|                       mux_out_A                                                                         |    <0.001 |
|                       mux_out_B                                                                         |    <0.001 |
|                       out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_comm_ctr_del_2                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_commutator_A                                                                  |    <0.001 |
|                       out_commutator_B                                                                  |    <0.001 |
|                       sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                     rounding.ROUND_0                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       more_than_1_bit.and_lower_fract_bits                                              |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     rounding.ROUND_1                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       more_than_1_bit.and_lower_fract_bits                                              |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     scaling2bits.scaler_im                                                              |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                     scaling2bits.scaler_re                                                              |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                   pe_gen[4].natural_order_input.PE                                                      |     0.009 |
|                     FW_1.BF_1                                                                           |     0.002 |
|                       add_subs.add_i                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       add_subs.add_r                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       in_commutator_A                                                                   |    <0.001 |
|                       in_commutator_B                                                                   |    <0.001 |
|                       mux_in_A                                                                          |    <0.001 |
|                       mux_in_B                                                                          |    <0.001 |
|                       mux_out_A                                                                         |    <0.001 |
|                       mux_out_B                                                                         |    <0.001 |
|                       out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                       out_comm_ctr_del_2                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_commutator_A                                                                  |    <0.001 |
|                       out_commutator_B                                                                  |    <0.001 |
|                     delay_addr_bf2                                                                      |    <0.001 |
|                     has_TW_mult.MULT                                                                    |     0.003 |
|                       i_cmpy                                                                            |     0.003 |
|                         four_mult_structure.use_dsp.i_dsp                                               |     0.003 |
|                           re_im                                                                         |     0.003 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                     has_TW_mult.TW                                                                      |    <0.001 |
|                       ADD0                                                                              |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       MUX0                                                                              |    <0.001 |
|                       delay_tw_addr_msb                                                                 |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twiddle_generator                                                                 |    <0.001 |
|                         tw2.twgen2                                                                      |    <0.001 |
|                     has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                     has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                       need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     hasbf2.FW_2.BF_2                                                                    |     0.002 |
|                       add_subs.add_i                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       add_subs.add_r                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       in_comm_ctr_del                                                                   |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       in_commutator_A                                                                   |    <0.001 |
|                       in_commutator_B                                                                   |    <0.001 |
|                       logic_twoscomp.im_cmp                                                             |    <0.001 |
|                       logic_twoscomp.re_cmp                                                             |    <0.001 |
|                       mux_in_A                                                                          |    <0.001 |
|                       mux_in_B                                                                          |    <0.001 |
|                       mux_out_A                                                                         |    <0.001 |
|                       mux_out_B                                                                         |    <0.001 |
|                       out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_comm_ctr_del_2                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_commutator_A                                                                  |    <0.001 |
|                       out_commutator_B                                                                  |    <0.001 |
|                       sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                     rounding.ROUND_0                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       more_than_1_bit.and_lower_fract_bits                                              |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     rounding.ROUND_1                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       more_than_1_bit.and_lower_fract_bits                                              |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     scaling2bits.scaler_im                                                              |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                     scaling2bits.scaler_re                                                              |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                   pe_gen[5].natural_order_input.PE                                                      |     0.003 |
|                     FW_1.BF_1                                                                           |     0.002 |
|                       add_subs.add_i                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       add_subs.add_r                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       in_commutator_A                                                                   |    <0.001 |
|                       in_commutator_B                                                                   |    <0.001 |
|                       mux_in_A                                                                          |    <0.001 |
|                       mux_in_B                                                                          |    <0.001 |
|                       mux_out_A                                                                         |    <0.001 |
|                       mux_out_B                                                                         |    <0.001 |
|                       out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                       out_comm_ctr_del_2                                                                |    <0.001 |
|                       out_commutator_A                                                                  |    <0.001 |
|                       out_commutator_B                                                                  |    <0.001 |
|                     has_scale_pipelining.has_tw_scale_delay.fixed_tw_scale_delay.tw_scale_delay         |    <0.001 |
|                     has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                     no_addr_gen.final_next_bf2_start_delay                                              |    <0.001 |
|                       need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     no_addr_gen.fixed_bf2_start_delay.bf2_start_delay                                   |    <0.001 |
|                     rounding.ROUND_0                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     rounding.ROUND_1                                                                    |    <0.001 |
|                       gated_incrementer                                                                 |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                       pos_fullscale_detect                                                              |    <0.001 |
|                       reg_gate.delay_d_2                                                                |    <0.001 |
|                     scaling1bit.scaler_im                                                               |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|                     scaling1bit.scaler_re                                                               |    <0.001 |
|                       scale_mux                                                                         |    <0.001 |
|         xlconcat_0                                                                                      |     0.000 |
|       hier_fft_data_1                                                                                   |     0.005 |
|         axi_bram_ctrl_fft_read                                                                          |     0.001 |
|           U0                                                                                            |     0.001 |
|             gext_inst.abcv4_0_ext_inst                                                                  |     0.001 |
|               GEN_AXI4.I_FULL_AXI                                                                       |     0.001 |
|                 GEN_ARB.I_SNG_PORT                                                                      |    <0.001 |
|                 I_RD_CHNL                                                                               |     0.001 |
|                   I_WRAP_BRST                                                                           |    <0.001 |
|                 I_WR_CHNL                                                                               |    <0.001 |
|                   BID_FIFO                                                                              |    <0.001 |
|                   I_WRAP_BRST                                                                           |    <0.001 |
|         axi_bram_ctrl_fft_write                                                                         |     0.001 |
|           U0                                                                                            |     0.001 |
|             gext_inst.abcv4_0_ext_inst                                                                  |     0.001 |
|               GEN_AXI4.I_FULL_AXI                                                                       |     0.001 |
|                 GEN_ARB.I_SNG_PORT                                                                      |    <0.001 |
|                 I_RD_CHNL                                                                               |    <0.001 |
|                   I_WRAP_BRST                                                                           |    <0.001 |
|                 I_WR_CHNL                                                                               |    <0.001 |
|                   BID_FIFO                                                                              |    <0.001 |
|                   I_WRAP_BRST                                                                           |    <0.001 |
|         blk_mem_gen_0                                                                                   |     0.003 |
|           U0                                                                                            |     0.003 |
|             inst_blk_mem_gen                                                                            |     0.003 |
|               gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                     |     0.003 |
|                 valid.cstr                                                                              |     0.003 |
|                   ramloop[0].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[1].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|       hier_fft_data_2                                                                                   |     0.005 |
|         axi_bram_ctrl_fft_read                                                                          |     0.001 |
|           U0                                                                                            |     0.001 |
|             gext_inst.abcv4_0_ext_inst                                                                  |     0.001 |
|               GEN_AXI4.I_FULL_AXI                                                                       |     0.001 |
|                 GEN_ARB.I_SNG_PORT                                                                      |    <0.001 |
|                 I_RD_CHNL                                                                               |     0.001 |
|                   I_WRAP_BRST                                                                           |    <0.001 |
|                 I_WR_CHNL                                                                               |    <0.001 |
|                   BID_FIFO                                                                              |    <0.001 |
|                   I_WRAP_BRST                                                                           |    <0.001 |
|         axi_bram_ctrl_fft_write                                                                         |     0.001 |
|           U0                                                                                            |     0.001 |
|             gext_inst.abcv4_0_ext_inst                                                                  |     0.001 |
|               GEN_AXI4.I_FULL_AXI                                                                       |     0.001 |
|                 GEN_ARB.I_SNG_PORT                                                                      |    <0.001 |
|                 I_RD_CHNL                                                                               |    <0.001 |
|                   I_WRAP_BRST                                                                           |    <0.001 |
|                 I_WR_CHNL                                                                               |    <0.001 |
|                   BID_FIFO                                                                              |    <0.001 |
|                   I_WRAP_BRST                                                                           |    <0.001 |
|         blk_mem_gen_0                                                                                   |     0.003 |
|           U0                                                                                            |     0.003 |
|             inst_blk_mem_gen                                                                            |     0.003 |
|               gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                     |     0.003 |
|                 valid.cstr                                                                              |     0.003 |
|                   ramloop[0].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[1].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|       hier_mod_1                                                                                        |     0.043 |
|         axi_datamover_mod_mm2s                                                                          |     0.003 |
|           U0                                                                                            |     0.003 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                           |     0.003 |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                          |    <0.001 |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                               |     0.002 |
|                 I_DATA_FIFO                                                                             |     0.002 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |     0.002 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |     0.002 |
|                       xpm_fifo_base_inst                                                                |     0.002 |
|                         gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |     0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_MSTR_PCC                                                                                |     0.001 |
|               I_RD_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                         |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|         axi_datamover_mod_s2mm                                                                          |     0.006 |
|           U0                                                                                            |     0.006 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                           |     0.006 |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                     |    <0.001 |
|               GEN_INCLUDE_GP_SF.I_S2MM_GP_SF                                                            |     0.002 |
|                 I_DATA_FIFO                                                                             |     0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |     0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |     0.001 |
|                       xpm_fifo_base_inst                                                                |     0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |     0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|                 I_WR_LEN_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|               GEN_INCLUDE_PCC.I_MSTR_PCC                                                                |    <0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                    |     0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                      |     0.001 |
|                   I_MSSAI_SKID_BUF                                                                      |    <0.001 |
|                   I_TSTRB_FIFO                                                                          |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                    |    <0.001 |
|                   SLICE_INSERTION                                                                       |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                      |    <0.001 |
|               I_WR_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|         dtmv_mod_mm2s_cmd                                                                               |     0.000 |
|         dtmv_mod_s2mm_cmd                                                                               |     0.000 |
|         floating_point_fix2float_imag                                                                   |    <0.001 |
|           U0                                                                                            |    <0.001 |
|             i_synth                                                                                     |    <0.001 |
|               FIX_TO_FLT_OP.SPD.OP                                                                      |    <0.001 |
|                 EXP                                                                                     |    <0.001 |
|                   EXP_MOD_DEL                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   ZERO_DELAY                                                                            |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   a_is_signed.IP_SIGN_DELAY                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 FIXED_DATA_SIGNED.M_ABS                                                                 |    <0.001 |
|                   Q_DEL                                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 LZE                                                                                     |    <0.001 |
|                   ENCODE[0].DIST_DEL                                                                    |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   ENCODE[0].MUX_0                                                                       |    <0.001 |
|                     OP_DEL                                                                              |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                   TWO.DIST_DEL                                                                          |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   ZERO_DET_CC_1                                                                         |    <0.001 |
|                   ZERO_DET_CC_2.CC                                                                      |    <0.001 |
|                 NORM_SHIFT                                                                              |    <0.001 |
|                   MUX_LOOP[0].DEL_SHIFT                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MUX_LOOP[1].DEL_SHIFT                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 OP                                                                                      |    <0.001 |
|                 ROUND                                                                                   |    <0.001 |
|                   LOGIC.RND1                                                                            |    <0.001 |
|                     Q_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                   LOGIC.RND2                                                                            |    <0.001 |
|                     Q_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                 Z_C_DEL                                                                                 |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|               i_nd_to_rdy                                                                               |    <0.001 |
|               need_combiner.use_2to1.skid_buffer_combiner                                               |    <0.001 |
|         floating_point_fix2float_real                                                                   |    <0.001 |
|           U0                                                                                            |    <0.001 |
|             i_synth                                                                                     |    <0.001 |
|               FIX_TO_FLT_OP.SPD.OP                                                                      |    <0.001 |
|                 EXP                                                                                     |    <0.001 |
|                   EXP_MOD_DEL                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   ZERO_DELAY                                                                            |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   a_is_signed.IP_SIGN_DELAY                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 FIXED_DATA_SIGNED.M_ABS                                                                 |    <0.001 |
|                   Q_DEL                                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 LZE                                                                                     |    <0.001 |
|                   ENCODE[0].DIST_DEL                                                                    |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   ENCODE[0].MUX_0                                                                       |    <0.001 |
|                     OP_DEL                                                                              |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                   TWO.DIST_DEL                                                                          |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   ZERO_DET_CC_1                                                                         |    <0.001 |
|                   ZERO_DET_CC_2.CC                                                                      |    <0.001 |
|                 NORM_SHIFT                                                                              |    <0.001 |
|                   MUX_LOOP[0].DEL_SHIFT                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MUX_LOOP[1].DEL_SHIFT                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 OP                                                                                      |    <0.001 |
|                 ROUND                                                                                   |    <0.001 |
|                   LOGIC.RND1                                                                            |    <0.001 |
|                     Q_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                   LOGIC.RND2                                                                            |    <0.001 |
|                     Q_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                 Z_C_DEL                                                                                 |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|               i_nd_to_rdy                                                                               |    <0.001 |
|               need_combiner.use_2to1.skid_buffer_combiner                                               |    <0.001 |
|         floating_point_float2fix                                                                        |     0.003 |
|           U0                                                                                            |     0.003 |
|             i_synth                                                                                     |     0.003 |
|               FLT_TO_FIX_OP.SPD.OP                                                                      |     0.003 |
|                 ALIGN_DIST_DEL                                                                          |    <0.001 |
|                   DEL                                                                                   |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 ALIGN_SHIFT                                                                             |     0.001 |
|                   MUX_LOOP[0].DEL_SHIFT                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MUX_LOOP[1].DEL_SHIFT                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                                    |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MUX_LOOP[2].DEL_SHIFT                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                                    |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 ALIGN_Z_D                                                                               |    <0.001 |
|                   EQ_ZERO                                                                               |    <0.001 |
|                     CARRY_ZERO_DET                                                                      |    <0.001 |
|                   MUX_LOOP[0].DEL_Z_D                                                                   |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MUX_LOOP[1].DEL_Z_D                                                                   |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                                    |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MUX_LOOP[2].DEL_Z_D                                                                   |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                                    |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 A_MANT_ALL_ZERO_P0_DEL                                                                  |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 COND_DET                                                                                |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                          |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 DEL_SIGN                                                                                |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 MANT_P0_REG                                                                             |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 OP_STATE_P1_REG                                                                         |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 ROUND                                                                                   |    <0.001 |
|                   Q_DEL                                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 SIGN_DEL                                                                                |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 SIGN_P0_REG                                                                             |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 ZERO_DET_DIST_DEL                                                                       |    <0.001 |
|                   DEL                                                                                   |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|               i_nd_to_rdy                                                                               |    <0.001 |
|               need_combiner.use_2to1.skid_buffer_combiner                                               |    <0.001 |
|               need_user_delay.user_pipe                                                                 |    <0.001 |
|                 i_pipe                                                                                  |    <0.001 |
|         floating_point_square_imag                                                                      |     0.004 |
|           U0                                                                                            |     0.004 |
|             i_synth                                                                                     |     0.004 |
|               MULT.OP                                                                                   |     0.003 |
|                 EXP                                                                                     |    <0.001 |
|                   COND_DET_A                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                        |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                        |    <0.001 |
|                       CARRY_ZERO_DET                                                                    |    <0.001 |
|                   COND_DET_B                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                        |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                        |    <0.001 |
|                       CARRY_ZERO_DET                                                                    |    <0.001 |
|                   EXP_ADD.C_CHAIN                                                                       |    <0.001 |
|                     Q_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                   FLOW_DEC_DEL                                                                          |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   FLOW_UP_DEL                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   IP_SIGN_DELAY                                                                         |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   PROD_DELAY                                                                            |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   SIGN_UP_DELAY                                                                         |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   SIG_DELAY                                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   STATE_DEC_DELAY                                                                       |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   STATE_DELAY                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   STATE_UP_DELAY                                                                        |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 MULT                                                                                    |     0.002 |
|                   MULT_GEN_VARIANT.FIX_MULT                                                             |     0.002 |
|                     MULT                                                                                |     0.002 |
|                       gDSP.gDSP_only.iDSP                                                               |     0.002 |
|                         use_prim.has_zero_detect.zd_a1b2.multi_dsp_output.zd_delay0                     |    <0.001 |
|                     OP_REG.MANT_DEL                                                                     |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     OP_REG.ZERO_DET_DEL                                                                 |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                 OP                                                                                      |    <0.001 |
|                 R_AND_R                                                                                 |    <0.001 |
|                   LOGIC.R_AND_R                                                                         |    <0.001 |
|                     EXP_ADD.ADD                                                                         |    <0.001 |
|                     EXP_INC_DELAY                                                                       |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     EXP_IN_DELAY.EXP_IN_DEL                                                             |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     EXP_IN_DELAY.EXP_OFF_OP_DEL                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     LOGIC.RND1                                                                          |    <0.001 |
|                       Q_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     LOGIC.RND2                                                                          |    <0.001 |
|                       Q_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     MANT_RND2_DEL                                                                       |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     NORMALIZE_RND2_DEL                                                                  |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     RND_BIT_GEN                                                                         |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                               |    <0.001 |
|               i_nd_to_rdy                                                                               |    <0.001 |
|               need_combiner.use_2to1.skid_buffer_combiner                                               |    <0.001 |
|         floating_point_square_real                                                                      |     0.004 |
|           U0                                                                                            |     0.004 |
|             i_synth                                                                                     |     0.004 |
|               MULT.OP                                                                                   |     0.003 |
|                 EXP                                                                                     |    <0.001 |
|                   COND_DET_A                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                        |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                        |    <0.001 |
|                       CARRY_ZERO_DET                                                                    |    <0.001 |
|                   COND_DET_B                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                        |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                        |    <0.001 |
|                       CARRY_ZERO_DET                                                                    |    <0.001 |
|                   EXP_ADD.C_CHAIN                                                                       |    <0.001 |
|                     Q_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                   FLOW_DEC_DEL                                                                          |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   FLOW_UP_DEL                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   IP_SIGN_DELAY                                                                         |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   PROD_DELAY                                                                            |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   SIGN_UP_DELAY                                                                         |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   SIG_DELAY                                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   STATE_DEC_DELAY                                                                       |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   STATE_DELAY                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   STATE_UP_DELAY                                                                        |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 MULT                                                                                    |     0.002 |
|                   MULT_GEN_VARIANT.FIX_MULT                                                             |     0.002 |
|                     MULT                                                                                |     0.002 |
|                       gDSP.gDSP_only.iDSP                                                               |     0.002 |
|                         use_prim.has_zero_detect.zd_a1b2.multi_dsp_output.zd_delay0                     |    <0.001 |
|                     OP_REG.MANT_DEL                                                                     |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     OP_REG.ZERO_DET_DEL                                                                 |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                 OP                                                                                      |    <0.001 |
|                 R_AND_R                                                                                 |    <0.001 |
|                   LOGIC.R_AND_R                                                                         |    <0.001 |
|                     EXP_ADD.ADD                                                                         |    <0.001 |
|                     EXP_INC_DELAY                                                                       |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     EXP_IN_DELAY.EXP_IN_DEL                                                             |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     EXP_IN_DELAY.EXP_OFF_OP_DEL                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     LOGIC.RND1                                                                          |    <0.001 |
|                       Q_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     LOGIC.RND2                                                                          |    <0.001 |
|                       Q_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     MANT_RND2_DEL                                                                       |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     NORMALIZE_RND2_DEL                                                                  |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     RND_BIT_GEN                                                                         |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                               |    <0.001 |
|               i_nd_to_rdy                                                                               |    <0.001 |
|               need_combiner.use_2to1.skid_buffer_combiner                                               |    <0.001 |
|         floating_point_sum                                                                              |     0.010 |
|           U0                                                                                            |     0.010 |
|             i_synth                                                                                     |     0.010 |
|               ADDSUB_OP.ADDSUB                                                                          |     0.008 |
|                 LOW_LAT.OP                                                                              |     0.008 |
|                   ALIGN                                                                                 |     0.003 |
|                     ALIGN_SHIFT                                                                         |    <0.001 |
|                       ALIGN_SHIFT                                                                       |    <0.001 |
|                         MUX_LOOP[0].DEL_SHIFT                                                           |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                         MUX_LOOP[1].DEL_SHIFT                                                           |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                         MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                              |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       ALIGN_Z_D                                                                         |    <0.001 |
|                         EQ_ZERO                                                                         |    <0.001 |
|                           CARRY_ZERO_DET                                                                |    <0.001 |
|                         MUX_LOOP[0].DEL_Z_D                                                             |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                         MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                              |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                         MUX_LOOP[2].DEL_Z_D                                                             |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                         MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                              |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                     A_IP_DELAY                                                                          |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     B_IP_DELAY                                                                          |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     FRAC_ADDSUB                                                                         |    <0.001 |
|                       LOGIC_ADD.FRAC_ADDSUB                                                             |    <0.001 |
|                         STRUCT_ADD1.ADD1                                                                |    <0.001 |
|                           Q_DEL                                                                         |    <0.001 |
|                             i_pipe                                                                      |    <0.001 |
|                         STRUCT_ADD2.ADD1                                                                |    <0.001 |
|                         SUM_RND2_DELAY                                                                  |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                     LRG_DELAY                                                                           |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     SML_DELAY                                                                           |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ZEROS_DELAY                                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ZERO_ALIGN_DELAY                                                                    |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ZERO_SMALLEST_DEL                                                                   |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ZERO_SML_ADD_DEL                                                                    |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                   CAN_DELAY                                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   EXP                                                                                   |     0.001 |
|                     ABS_EXP_DELAY                                                                       |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ADD_AMB                                                                             |    <0.001 |
|                     ADD_BMA                                                                             |    <0.001 |
|                     ADD_MUX_DELAY                                                                       |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ADD_SIGN_ALIGN_DEL                                                                  |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ALN_LRG_EXP_DELAY                                                                   |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     AMB_DELAY                                                                           |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     A_AND_B_ARE_ZERO_ALIGN_DEL                                                          |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     A_EXP_DELAY                                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     A_EXP_IS_ONE_ALIGN_DEL                                                              |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     A_MANT_IS_ZERO_ALIGN_DEL                                                            |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     A_SIGN_ALIGN_DEL                                                                    |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     A_SIGN_DELAY                                                                        |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     BMA_DELAY                                                                           |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     B_EXP_DELAY                                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     B_EXP_IS_ZERO_ALIGN_DEL                                                             |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     B_EXP_LARGEST_ALIGN_DELAY                                                           |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     B_MANT_IS_ZERO_ALIGN_DEL                                                            |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     B_SIGN_ALIGN_DEL                                                                    |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     B_SIGN_DELAY                                                                        |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     CANCELLATION_DELAY                                                                  |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     COND_DET_A_NOT_INT32.COND_DET_A                                                     |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                                                       |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                      |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                                      |    <0.001 |
|                         CARRY_ZERO_DET                                                                  |    <0.001 |
|                     COND_DET_B                                                                          |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                                                       |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                      |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                                      |    <0.001 |
|                         CARRY_ZERO_DET                                                                  |    <0.001 |
|                     FAST_EXP_LSB_DEL                                                                    |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     FLOW_RND_DELAY                                                                      |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     LRG_ALMOST_DELAY                                                                    |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     LRG_EXP_DELAY                                                                       |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     NEW_NORM_SUB.NORM_SUB                                                               |    <0.001 |
|                     NORMALIZE_DELAY                                                                     |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     NORM_EXP_DELAY                                                                      |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     PRE_NORMALIZE_DELAY                                                                 |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     SIGN_ALIGN_DELAY                                                                    |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     SIGN_OP_DELAY                                                                       |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     SIGN_SU_DELAY                                                                       |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     STATE_ALIGN_DELAY                                                                   |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     STATE_IS_NORMAL_SU_DELAY                                                            |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     STATE_MOD_DELAY                                                                     |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     STATE_SIG_UP_DELAY                                                                  |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     SUB_DELAY                                                                           |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     SUB_OP_DELAY                                                                        |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ZERO_SIGN_ALIGN_DELAY                                                               |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                   NORM                                                                                  |     0.003 |
|                     ABS_MANT_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     DEL_AMB                                                                             |    <0.001 |
|                       DEL                                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     DEL_BMA                                                                             |    <0.001 |
|                       DEL                                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     NORM                                                                                |     0.002 |
|                       ABS_MANT_DEL_2                                                                    |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       LZE                                                                               |    <0.001 |
|                         A_Z_DET                                                                         |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                         ENCODE[0].DIST_DEL                                                              |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                         ENCODE[0].MUX_0                                                                 |    <0.001 |
|                           OP_DEL                                                                        |    <0.001 |
|                             i_pipe                                                                      |    <0.001 |
|                         ENCODE[0].MUX_Z                                                                 |    <0.001 |
|                           OP_DEL                                                                        |    <0.001 |
|                             i_pipe                                                                      |    <0.001 |
|                         ENCODE[1].DIST_DEL                                                              |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                         ENCODE[1].MUX_0                                                                 |    <0.001 |
|                           OP_DEL                                                                        |    <0.001 |
|                             i_pipe                                                                      |    <0.001 |
|                         ZERO_DET_CC_1                                                                   |    <0.001 |
|                         ZERO_DET_CC_2.CC                                                                |    <0.001 |
|                       NORM_SHIFT                                                                        |    <0.001 |
|                         MUX_LOOP[0].DEL_SHIFT                                                           |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                         MUX_LOOP[1].DEL_SHIFT                                                           |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                   NORM_DIST_LSB_DEL                                                                     |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   OP                                                                                    |    <0.001 |
|                   PART_NORM_EXT_SEL_DEL                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   ROUND                                                                                 |    <0.001 |
|                     EXP_ADD.ADD                                                                         |    <0.001 |
|                     EXP_IN_DELAY.EXP_IN_DEL                                                             |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     LOGIC.RND1                                                                          |    <0.001 |
|                       Q_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     LOGIC.RND2                                                                          |    <0.001 |
|                       Q_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     RND_BIT_GEN                                                                         |    <0.001 |
|                       NORM_2.RND_CHAIN                                                                  |    <0.001 |
|                   ZEROS_DEL                                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|               i_nd_to_rdy                                                                               |    <0.001 |
|               need_combiner.use_2to1.skid_buffer_combiner                                               |     0.002 |
|         stream_average_0                                                                                |     0.012 |
|           inst                                                                                          |     0.012 |
|             buffer_r_U                                                                                  |     0.003 |
|               stream_average_bueOg_memcore_U                                                            |     0.003 |
|                 stream_average_bueOg_memcore_ram_U                                                      |     0.003 |
|             process_instream_U0                                                                         |     0.008 |
|               process_instream_Loo_U0                                                                   |     0.008 |
|                 next_buffer_U                                                                           |     0.002 |
|                   process_instream_bkb_ram_U                                                            |     0.002 |
|                 stream_average_facud_U1                                                                 |     0.002 |
|                   stream_average_ap_fadd_3_full_dsp_32_u                                                |     0.002 |
|                     U0                                                                                  |     0.002 |
|                       i_synth                                                                           |     0.002 |
|                         ADDSUB_OP.ADDSUB                                                                |     0.002 |
|                           SPEED_OP.DSP.OP                                                               |     0.002 |
|                             A_IP_DELAY                                                                  |    <0.001 |
|                               i_pipe                                                                    |    <0.001 |
|                             B_IP_DELAY                                                                  |    <0.001 |
|                               i_pipe                                                                    |    <0.001 |
|                             DSP48E1_BODY.ALIGN_ADD                                                      |    <0.001 |
|                               DSP2                                                                      |    <0.001 |
|                               ZERO_14_DET.CARRY_MUX                                                     |     0.000 |
|                               ZERO_14_DET.ZERO_DET                                                      |    <0.001 |
|                                 CARRY_ZERO_DET                                                          |    <0.001 |
|                               Z_14_LZD_DELAY                                                            |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                             DSP48E1_BODY.EXP                                                            |    <0.001 |
|                               A_EXP_DELAY                                                               |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               A_SIGN_DELAY                                                              |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               BMA_EXP_DELAY                                                             |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               B_EXP_DELAY                                                               |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               B_SIGN_DELAY                                                              |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               CANCELLATION_DELAY                                                        |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               COND_DET_A                                                                |    <0.001 |
|                                 EXP_DET_LUT.EXP_ALL_ONE_DEL                                             |    <0.001 |
|                                   i_pipe                                                                |    <0.001 |
|                                 EXP_DET_LUT.EXP_ALL_ZERO_DEL                                            |    <0.001 |
|                                   i_pipe                                                                |    <0.001 |
|                                 MANT_CARRY.MANT_ALL_ZERO_DET                                            |    <0.001 |
|                                   CARRY_ZERO_DET                                                        |    <0.001 |
|                               COND_DET_B                                                                |    <0.001 |
|                                 EXP_DET_LUT.EXP_ALL_ONE_DEL                                             |    <0.001 |
|                                   i_pipe                                                                |    <0.001 |
|                                 EXP_DET_LUT.EXP_ALL_ZERO_DEL                                            |    <0.001 |
|                                   i_pipe                                                                |    <0.001 |
|                                 MANT_CARRY.MANT_ALL_ZERO_DET                                            |    <0.001 |
|                                   CARRY_ZERO_DET                                                        |    <0.001 |
|                               DET_SIGN_DELAY                                                            |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               EXP_OFF.LRG_EXP_DELAY                                                     |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               EXP_OFF.STRUCT_ADD                                                        |    <0.001 |
|                               NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                                  |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               NUMB_CMP                                                                  |    <0.001 |
|                                 NOT_FAST.CMP                                                            |    <0.001 |
|                                   C_CHAIN                                                               |    <0.001 |
|                               STATE_DELAY                                                               |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               SUB_DELAY                                                                 |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               merged_sub_mux.STRUCT_ADD                                                 |    <0.001 |
|                             DSP48E1_BODY.NORM_RND                                                       |    <0.001 |
|                               FULL_USAGE_DSP.LOD                                                        |    <0.001 |
|                               FULL_USAGE_DSP.MSBS_DELAY                                                 |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               FULL_USAGE_DSP.ROUND_BIT_DELAY                                            |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               FULL_USAGE_DSP.SHIFT_RND                                                  |    <0.001 |
|                 stream_average_fmdEe_U2                                                                 |     0.002 |
|                   stream_average_ap_fmul_2_max_dsp_32_u                                                 |     0.002 |
|                     U0                                                                                  |     0.002 |
|                       i_synth                                                                           |     0.002 |
|                         MULT.OP                                                                         |     0.002 |
|                           EXP                                                                           |    <0.001 |
|                             COND_DET_A                                                                  |    <0.001 |
|                               MANT_CARRY.MANT_ALL_ZERO_DET                                              |    <0.001 |
|                                 CARRY_ZERO_DET                                                          |    <0.001 |
|                             EXP_ADD.C_CHAIN                                                             |    <0.001 |
|                             EXP_PRE_RND_DEL                                                             |    <0.001 |
|                               i_pipe                                                                    |    <0.001 |
|                             IP_SIGN_DELAY                                                               |    <0.001 |
|                               i_pipe                                                                    |    <0.001 |
|                             SIG_DELAY                                                                   |    <0.001 |
|                               i_pipe                                                                    |    <0.001 |
|                             STATE_DELAY                                                                 |    <0.001 |
|                               i_pipe                                                                    |    <0.001 |
|                           MULT                                                                          |    <0.001 |
|                             DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                            |    <0.001 |
|                               DSP1                                                                      |    <0.001 |
|                               DSP2                                                                      |    <0.001 |
|                           OP                                                                            |    <0.001 |
|                           R_AND_R                                                                       |    <0.001 |
|                             LAT_OPT.FULL.R_AND_R                                                        |    <0.001 |
|                               DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                            |    <0.001 |
|             process_outstream_U0                                                                        |    <0.001 |
|               process_outstream_Lo_U0                                                                   |    <0.001 |
|         xlslice_imag                                                                                    |     0.000 |
|         xlslice_real                                                                                    |     0.000 |
|       hier_mod_2                                                                                        |     0.043 |
|         axi_datamover_mod_mm2s                                                                          |     0.003 |
|           U0                                                                                            |     0.003 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                           |     0.003 |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                          |    <0.001 |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                               |     0.002 |
|                 I_DATA_FIFO                                                                             |     0.002 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |     0.002 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |     0.002 |
|                       xpm_fifo_base_inst                                                                |     0.002 |
|                         gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |     0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_MSTR_PCC                                                                                |    <0.001 |
|               I_RD_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                         |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|         axi_datamover_mod_s2mm                                                                          |     0.006 |
|           U0                                                                                            |     0.006 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                           |     0.006 |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                     |    <0.001 |
|               GEN_INCLUDE_GP_SF.I_S2MM_GP_SF                                                            |     0.002 |
|                 I_DATA_FIFO                                                                             |     0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |     0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |     0.001 |
|                       xpm_fifo_base_inst                                                                |     0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |     0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|                 I_WR_LEN_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|               GEN_INCLUDE_PCC.I_MSTR_PCC                                                                |    <0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                    |     0.002 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                      |     0.001 |
|                   I_MSSAI_SKID_BUF                                                                      |    <0.001 |
|                   I_TSTRB_FIFO                                                                          |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                    |    <0.001 |
|                   SLICE_INSERTION                                                                       |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                      |    <0.001 |
|               I_WR_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|         dtmv_mod_mm2s_cmd                                                                               |     0.000 |
|         dtmv_mod_s2mm_cmd                                                                               |     0.000 |
|         floating_point_fix2float_imag                                                                   |    <0.001 |
|           U0                                                                                            |    <0.001 |
|             i_synth                                                                                     |    <0.001 |
|               FIX_TO_FLT_OP.SPD.OP                                                                      |    <0.001 |
|                 EXP                                                                                     |    <0.001 |
|                   EXP_MOD_DEL                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   ZERO_DELAY                                                                            |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   a_is_signed.IP_SIGN_DELAY                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 FIXED_DATA_SIGNED.M_ABS                                                                 |    <0.001 |
|                   Q_DEL                                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 LZE                                                                                     |    <0.001 |
|                   ENCODE[0].DIST_DEL                                                                    |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   ENCODE[0].MUX_0                                                                       |    <0.001 |
|                     OP_DEL                                                                              |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                   TWO.DIST_DEL                                                                          |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   ZERO_DET_CC_1                                                                         |    <0.001 |
|                   ZERO_DET_CC_2.CC                                                                      |    <0.001 |
|                 NORM_SHIFT                                                                              |    <0.001 |
|                   MUX_LOOP[0].DEL_SHIFT                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MUX_LOOP[1].DEL_SHIFT                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 OP                                                                                      |    <0.001 |
|                 ROUND                                                                                   |    <0.001 |
|                   LOGIC.RND1                                                                            |    <0.001 |
|                     Q_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                   LOGIC.RND2                                                                            |    <0.001 |
|                     Q_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                 Z_C_DEL                                                                                 |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|               i_nd_to_rdy                                                                               |    <0.001 |
|               need_combiner.use_2to1.skid_buffer_combiner                                               |    <0.001 |
|         floating_point_fix2float_real                                                                   |    <0.001 |
|           U0                                                                                            |    <0.001 |
|             i_synth                                                                                     |    <0.001 |
|               FIX_TO_FLT_OP.SPD.OP                                                                      |    <0.001 |
|                 EXP                                                                                     |    <0.001 |
|                   EXP_MOD_DEL                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   ZERO_DELAY                                                                            |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   a_is_signed.IP_SIGN_DELAY                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 FIXED_DATA_SIGNED.M_ABS                                                                 |    <0.001 |
|                   Q_DEL                                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 LZE                                                                                     |    <0.001 |
|                   ENCODE[0].DIST_DEL                                                                    |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   ENCODE[0].MUX_0                                                                       |    <0.001 |
|                     OP_DEL                                                                              |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                   TWO.DIST_DEL                                                                          |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   ZERO_DET_CC_1                                                                         |    <0.001 |
|                   ZERO_DET_CC_2.CC                                                                      |    <0.001 |
|                 NORM_SHIFT                                                                              |    <0.001 |
|                   MUX_LOOP[0].DEL_SHIFT                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MUX_LOOP[1].DEL_SHIFT                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 OP                                                                                      |    <0.001 |
|                 ROUND                                                                                   |    <0.001 |
|                   LOGIC.RND1                                                                            |    <0.001 |
|                     Q_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                   LOGIC.RND2                                                                            |    <0.001 |
|                     Q_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                 Z_C_DEL                                                                                 |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|               i_nd_to_rdy                                                                               |    <0.001 |
|               need_combiner.use_2to1.skid_buffer_combiner                                               |    <0.001 |
|         floating_point_float2fix                                                                        |     0.003 |
|           U0                                                                                            |     0.003 |
|             i_synth                                                                                     |     0.003 |
|               FLT_TO_FIX_OP.SPD.OP                                                                      |     0.002 |
|                 ALIGN_DIST_DEL                                                                          |    <0.001 |
|                   DEL                                                                                   |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 ALIGN_SHIFT                                                                             |     0.001 |
|                   MUX_LOOP[0].DEL_SHIFT                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MUX_LOOP[1].DEL_SHIFT                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                                    |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MUX_LOOP[2].DEL_SHIFT                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                                    |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 ALIGN_Z_D                                                                               |    <0.001 |
|                   EQ_ZERO                                                                               |    <0.001 |
|                     CARRY_ZERO_DET                                                                      |    <0.001 |
|                   MUX_LOOP[0].DEL_Z_D                                                                   |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MUX_LOOP[1].DEL_Z_D                                                                   |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                                    |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MUX_LOOP[2].DEL_Z_D                                                                   |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                                    |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 A_MANT_ALL_ZERO_P0_DEL                                                                  |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 COND_DET                                                                                |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                          |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 DEL_SIGN                                                                                |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 MANT_P0_REG                                                                             |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 OP_STATE_P1_REG                                                                         |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 ROUND                                                                                   |    <0.001 |
|                   Q_DEL                                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 SIGN_DEL                                                                                |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 SIGN_P0_REG                                                                             |    <0.001 |
|                   i_pipe                                                                                |    <0.001 |
|                 ZERO_DET_DIST_DEL                                                                       |    <0.001 |
|                   DEL                                                                                   |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|               i_nd_to_rdy                                                                               |    <0.001 |
|               need_combiner.use_2to1.skid_buffer_combiner                                               |    <0.001 |
|               need_user_delay.user_pipe                                                                 |    <0.001 |
|                 i_pipe                                                                                  |    <0.001 |
|         floating_point_square_imag                                                                      |     0.004 |
|           U0                                                                                            |     0.004 |
|             i_synth                                                                                     |     0.004 |
|               MULT.OP                                                                                   |     0.003 |
|                 EXP                                                                                     |    <0.001 |
|                   COND_DET_A                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                        |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                        |    <0.001 |
|                       CARRY_ZERO_DET                                                                    |    <0.001 |
|                   COND_DET_B                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                        |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                        |    <0.001 |
|                       CARRY_ZERO_DET                                                                    |    <0.001 |
|                   EXP_ADD.C_CHAIN                                                                       |    <0.001 |
|                     Q_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                   FLOW_DEC_DEL                                                                          |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   FLOW_UP_DEL                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   IP_SIGN_DELAY                                                                         |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   PROD_DELAY                                                                            |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   SIGN_UP_DELAY                                                                         |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   SIG_DELAY                                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   STATE_DEC_DELAY                                                                       |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   STATE_DELAY                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   STATE_UP_DELAY                                                                        |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 MULT                                                                                    |     0.002 |
|                   MULT_GEN_VARIANT.FIX_MULT                                                             |     0.002 |
|                     MULT                                                                                |     0.002 |
|                       gDSP.gDSP_only.iDSP                                                               |     0.002 |
|                         use_prim.has_zero_detect.zd_a1b2.multi_dsp_output.zd_delay0                     |    <0.001 |
|                     OP_REG.MANT_DEL                                                                     |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     OP_REG.ZERO_DET_DEL                                                                 |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                 OP                                                                                      |    <0.001 |
|                 R_AND_R                                                                                 |    <0.001 |
|                   LOGIC.R_AND_R                                                                         |    <0.001 |
|                     EXP_ADD.ADD                                                                         |    <0.001 |
|                     EXP_INC_DELAY                                                                       |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     EXP_IN_DELAY.EXP_IN_DEL                                                             |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     EXP_IN_DELAY.EXP_OFF_OP_DEL                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     LOGIC.RND1                                                                          |    <0.001 |
|                       Q_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     LOGIC.RND2                                                                          |    <0.001 |
|                       Q_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     MANT_RND2_DEL                                                                       |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     NORMALIZE_RND2_DEL                                                                  |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     RND_BIT_GEN                                                                         |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                               |    <0.001 |
|               i_nd_to_rdy                                                                               |    <0.001 |
|               need_combiner.use_2to1.skid_buffer_combiner                                               |    <0.001 |
|         floating_point_square_real                                                                      |     0.004 |
|           U0                                                                                            |     0.004 |
|             i_synth                                                                                     |     0.004 |
|               MULT.OP                                                                                   |     0.003 |
|                 EXP                                                                                     |    <0.001 |
|                   COND_DET_A                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                        |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                        |    <0.001 |
|                       CARRY_ZERO_DET                                                                    |    <0.001 |
|                   COND_DET_B                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                        |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                        |    <0.001 |
|                       CARRY_ZERO_DET                                                                    |    <0.001 |
|                   EXP_ADD.C_CHAIN                                                                       |    <0.001 |
|                     Q_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                   FLOW_DEC_DEL                                                                          |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   FLOW_UP_DEL                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   IP_SIGN_DELAY                                                                         |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   PROD_DELAY                                                                            |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   SIGN_UP_DELAY                                                                         |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   SIG_DELAY                                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   STATE_DEC_DELAY                                                                       |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   STATE_DELAY                                                                           |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   STATE_UP_DELAY                                                                        |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                 MULT                                                                                    |     0.002 |
|                   MULT_GEN_VARIANT.FIX_MULT                                                             |     0.002 |
|                     MULT                                                                                |     0.002 |
|                       gDSP.gDSP_only.iDSP                                                               |     0.002 |
|                         use_prim.has_zero_detect.zd_a1b2.multi_dsp_output.zd_delay0                     |    <0.001 |
|                     OP_REG.MANT_DEL                                                                     |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     OP_REG.ZERO_DET_DEL                                                                 |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                 OP                                                                                      |    <0.001 |
|                 R_AND_R                                                                                 |    <0.001 |
|                   LOGIC.R_AND_R                                                                         |    <0.001 |
|                     EXP_ADD.ADD                                                                         |    <0.001 |
|                     EXP_INC_DELAY                                                                       |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     EXP_IN_DELAY.EXP_IN_DEL                                                             |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     EXP_IN_DELAY.EXP_OFF_OP_DEL                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     LOGIC.RND1                                                                          |    <0.001 |
|                       Q_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     LOGIC.RND2                                                                          |    <0.001 |
|                       Q_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     MANT_RND2_DEL                                                                       |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     NORMALIZE_RND2_DEL                                                                  |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     RND_BIT_GEN                                                                         |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                               |    <0.001 |
|               i_nd_to_rdy                                                                               |    <0.001 |
|               need_combiner.use_2to1.skid_buffer_combiner                                               |    <0.001 |
|         floating_point_sum                                                                              |     0.010 |
|           U0                                                                                            |     0.010 |
|             i_synth                                                                                     |     0.010 |
|               ADDSUB_OP.ADDSUB                                                                          |     0.008 |
|                 LOW_LAT.OP                                                                              |     0.008 |
|                   ALIGN                                                                                 |     0.003 |
|                     ALIGN_SHIFT                                                                         |    <0.001 |
|                       ALIGN_SHIFT                                                                       |    <0.001 |
|                         MUX_LOOP[0].DEL_SHIFT                                                           |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                         MUX_LOOP[1].DEL_SHIFT                                                           |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                         MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                              |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       ALIGN_Z_D                                                                         |    <0.001 |
|                         EQ_ZERO                                                                         |    <0.001 |
|                           CARRY_ZERO_DET                                                                |    <0.001 |
|                         MUX_LOOP[0].DEL_Z_D                                                             |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                         MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                              |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                         MUX_LOOP[2].DEL_Z_D                                                             |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                         MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                              |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                     A_IP_DELAY                                                                          |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     B_IP_DELAY                                                                          |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     FRAC_ADDSUB                                                                         |    <0.001 |
|                       LOGIC_ADD.FRAC_ADDSUB                                                             |    <0.001 |
|                         STRUCT_ADD1.ADD1                                                                |    <0.001 |
|                           Q_DEL                                                                         |    <0.001 |
|                             i_pipe                                                                      |    <0.001 |
|                         STRUCT_ADD2.ADD1                                                                |    <0.001 |
|                         SUM_RND2_DELAY                                                                  |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                     LRG_DELAY                                                                           |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     SML_DELAY                                                                           |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ZEROS_DELAY                                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ZERO_ALIGN_DELAY                                                                    |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ZERO_SMALLEST_DEL                                                                   |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ZERO_SML_ADD_DEL                                                                    |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                   CAN_DELAY                                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   EXP                                                                                   |     0.001 |
|                     ABS_EXP_DELAY                                                                       |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ADD_AMB                                                                             |    <0.001 |
|                     ADD_BMA                                                                             |    <0.001 |
|                     ADD_MUX_DELAY                                                                       |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ADD_SIGN_ALIGN_DEL                                                                  |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ALN_LRG_EXP_DELAY                                                                   |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     AMB_DELAY                                                                           |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     A_AND_B_ARE_ZERO_ALIGN_DEL                                                          |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     A_EXP_DELAY                                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     A_EXP_IS_ONE_ALIGN_DEL                                                              |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     A_MANT_IS_ZERO_ALIGN_DEL                                                            |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     A_SIGN_ALIGN_DEL                                                                    |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     A_SIGN_DELAY                                                                        |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     BMA_DELAY                                                                           |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     B_EXP_DELAY                                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     B_EXP_IS_ZERO_ALIGN_DEL                                                             |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     B_EXP_LARGEST_ALIGN_DELAY                                                           |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     B_MANT_IS_ZERO_ALIGN_DEL                                                            |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     B_SIGN_ALIGN_DEL                                                                    |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     B_SIGN_DELAY                                                                        |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     CANCELLATION_DELAY                                                                  |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     COND_DET_A_NOT_INT32.COND_DET_A                                                     |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                                                       |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                      |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                                      |    <0.001 |
|                         CARRY_ZERO_DET                                                                  |    <0.001 |
|                     COND_DET_B                                                                          |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                                                       |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                      |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                                      |    <0.001 |
|                         CARRY_ZERO_DET                                                                  |    <0.001 |
|                     FAST_EXP_LSB_DEL                                                                    |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     FLOW_RND_DELAY                                                                      |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     LRG_ALMOST_DELAY                                                                    |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     LRG_EXP_DELAY                                                                       |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     NEW_NORM_SUB.NORM_SUB                                                               |    <0.001 |
|                     NORMALIZE_DELAY                                                                     |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     NORM_EXP_DELAY                                                                      |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     PRE_NORMALIZE_DELAY                                                                 |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     SIGN_ALIGN_DELAY                                                                    |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     SIGN_OP_DELAY                                                                       |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     SIGN_SU_DELAY                                                                       |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     STATE_ALIGN_DELAY                                                                   |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     STATE_IS_NORMAL_SU_DELAY                                                            |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     STATE_MOD_DELAY                                                                     |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     STATE_SIG_UP_DELAY                                                                  |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     SUB_DELAY                                                                           |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     SUB_OP_DELAY                                                                        |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ZERO_SIGN_ALIGN_DELAY                                                               |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                   NORM                                                                                  |     0.003 |
|                     ABS_MANT_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     DEL_AMB                                                                             |    <0.001 |
|                       DEL                                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     DEL_BMA                                                                             |    <0.001 |
|                       DEL                                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     NORM                                                                                |     0.002 |
|                       ABS_MANT_DEL_2                                                                    |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       LZE                                                                               |    <0.001 |
|                         A_Z_DET                                                                         |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                         ENCODE[0].DIST_DEL                                                              |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                         ENCODE[0].MUX_0                                                                 |    <0.001 |
|                           OP_DEL                                                                        |    <0.001 |
|                             i_pipe                                                                      |    <0.001 |
|                         ENCODE[0].MUX_Z                                                                 |    <0.001 |
|                           OP_DEL                                                                        |    <0.001 |
|                             i_pipe                                                                      |    <0.001 |
|                         ENCODE[1].DIST_DEL                                                              |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                         ENCODE[1].MUX_0                                                                 |    <0.001 |
|                           OP_DEL                                                                        |    <0.001 |
|                             i_pipe                                                                      |    <0.001 |
|                         ZERO_DET_CC_1                                                                   |    <0.001 |
|                         ZERO_DET_CC_2.CC                                                                |    <0.001 |
|                       NORM_SHIFT                                                                        |    <0.001 |
|                         MUX_LOOP[0].DEL_SHIFT                                                           |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                         MUX_LOOP[1].DEL_SHIFT                                                           |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                   NORM_DIST_LSB_DEL                                                                     |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   OP                                                                                    |    <0.001 |
|                   PART_NORM_EXT_SEL_DEL                                                                 |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|                   ROUND                                                                                 |    <0.001 |
|                     EXP_ADD.ADD                                                                         |    <0.001 |
|                     EXP_IN_DELAY.EXP_IN_DEL                                                             |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     LOGIC.RND1                                                                          |    <0.001 |
|                       Q_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     LOGIC.RND2                                                                          |    <0.001 |
|                       Q_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     RND_BIT_GEN                                                                         |    <0.001 |
|                       NORM_2.RND_CHAIN                                                                  |    <0.001 |
|                   ZEROS_DEL                                                                             |    <0.001 |
|                     i_pipe                                                                              |    <0.001 |
|               i_nd_to_rdy                                                                               |    <0.001 |
|               need_combiner.use_2to1.skid_buffer_combiner                                               |     0.002 |
|         stream_average_0                                                                                |     0.012 |
|           inst                                                                                          |     0.012 |
|             buffer_r_U                                                                                  |     0.003 |
|               stream_average_bueOg_memcore_U                                                            |     0.003 |
|                 stream_average_bueOg_memcore_ram_U                                                      |     0.003 |
|             process_instream_U0                                                                         |     0.008 |
|               process_instream_Loo_U0                                                                   |     0.008 |
|                 next_buffer_U                                                                           |     0.002 |
|                   process_instream_bkb_ram_U                                                            |     0.002 |
|                 stream_average_facud_U1                                                                 |     0.002 |
|                   stream_average_ap_fadd_3_full_dsp_32_u                                                |     0.002 |
|                     U0                                                                                  |     0.002 |
|                       i_synth                                                                           |     0.002 |
|                         ADDSUB_OP.ADDSUB                                                                |     0.002 |
|                           SPEED_OP.DSP.OP                                                               |     0.002 |
|                             A_IP_DELAY                                                                  |    <0.001 |
|                               i_pipe                                                                    |    <0.001 |
|                             B_IP_DELAY                                                                  |    <0.001 |
|                               i_pipe                                                                    |    <0.001 |
|                             DSP48E1_BODY.ALIGN_ADD                                                      |    <0.001 |
|                               DSP2                                                                      |    <0.001 |
|                               ZERO_14_DET.CARRY_MUX                                                     |     0.000 |
|                               ZERO_14_DET.ZERO_DET                                                      |    <0.001 |
|                                 CARRY_ZERO_DET                                                          |    <0.001 |
|                               Z_14_LZD_DELAY                                                            |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                             DSP48E1_BODY.EXP                                                            |    <0.001 |
|                               A_EXP_DELAY                                                               |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               A_SIGN_DELAY                                                              |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               BMA_EXP_DELAY                                                             |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               B_EXP_DELAY                                                               |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               B_SIGN_DELAY                                                              |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               CANCELLATION_DELAY                                                        |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               COND_DET_A                                                                |    <0.001 |
|                                 EXP_DET_LUT.EXP_ALL_ONE_DEL                                             |    <0.001 |
|                                   i_pipe                                                                |    <0.001 |
|                                 EXP_DET_LUT.EXP_ALL_ZERO_DEL                                            |    <0.001 |
|                                   i_pipe                                                                |    <0.001 |
|                                 MANT_CARRY.MANT_ALL_ZERO_DET                                            |    <0.001 |
|                                   CARRY_ZERO_DET                                                        |    <0.001 |
|                               COND_DET_B                                                                |    <0.001 |
|                                 EXP_DET_LUT.EXP_ALL_ONE_DEL                                             |    <0.001 |
|                                   i_pipe                                                                |    <0.001 |
|                                 EXP_DET_LUT.EXP_ALL_ZERO_DEL                                            |    <0.001 |
|                                   i_pipe                                                                |    <0.001 |
|                                 MANT_CARRY.MANT_ALL_ZERO_DET                                            |    <0.001 |
|                                   CARRY_ZERO_DET                                                        |    <0.001 |
|                               DET_SIGN_DELAY                                                            |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               EXP_OFF.LRG_EXP_DELAY                                                     |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               EXP_OFF.STRUCT_ADD                                                        |    <0.001 |
|                               NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                                  |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               NUMB_CMP                                                                  |    <0.001 |
|                                 NOT_FAST.CMP                                                            |    <0.001 |
|                                   C_CHAIN                                                               |    <0.001 |
|                               STATE_DELAY                                                               |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               SUB_DELAY                                                                 |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               merged_sub_mux.STRUCT_ADD                                                 |    <0.001 |
|                             DSP48E1_BODY.NORM_RND                                                       |    <0.001 |
|                               FULL_USAGE_DSP.LOD                                                        |    <0.001 |
|                               FULL_USAGE_DSP.MSBS_DELAY                                                 |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               FULL_USAGE_DSP.ROUND_BIT_DELAY                                            |    <0.001 |
|                                 i_pipe                                                                  |    <0.001 |
|                               FULL_USAGE_DSP.SHIFT_RND                                                  |    <0.001 |
|                 stream_average_fmdEe_U2                                                                 |     0.002 |
|                   stream_average_ap_fmul_2_max_dsp_32_u                                                 |     0.002 |
|                     U0                                                                                  |     0.002 |
|                       i_synth                                                                           |     0.002 |
|                         MULT.OP                                                                         |     0.002 |
|                           EXP                                                                           |    <0.001 |
|                             COND_DET_A                                                                  |    <0.001 |
|                               MANT_CARRY.MANT_ALL_ZERO_DET                                              |    <0.001 |
|                                 CARRY_ZERO_DET                                                          |    <0.001 |
|                             EXP_ADD.C_CHAIN                                                             |    <0.001 |
|                             EXP_PRE_RND_DEL                                                             |    <0.001 |
|                               i_pipe                                                                    |    <0.001 |
|                             IP_SIGN_DELAY                                                               |    <0.001 |
|                               i_pipe                                                                    |    <0.001 |
|                             SIG_DELAY                                                                   |    <0.001 |
|                               i_pipe                                                                    |    <0.001 |
|                             STATE_DELAY                                                                 |    <0.001 |
|                               i_pipe                                                                    |    <0.001 |
|                           MULT                                                                          |    <0.001 |
|                             DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                            |    <0.001 |
|                               DSP1                                                                      |    <0.001 |
|                               DSP2                                                                      |    <0.001 |
|                           OP                                                                            |    <0.001 |
|                           R_AND_R                                                                       |    <0.001 |
|                             LAT_OPT.FULL.R_AND_R                                                        |    <0.001 |
|                               DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                            |    <0.001 |
|             process_outstream_U0                                                                        |    <0.001 |
|               process_outstream_Lo_U0                                                                   |    <0.001 |
|         xlslice_imag                                                                                    |     0.000 |
|         xlslice_real                                                                                    |     0.000 |
|       hier_mod_data_1                                                                                   |     0.004 |
|         axi_bram_ctrl_mod_read                                                                          |     0.001 |
|           U0                                                                                            |     0.001 |
|             gext_inst.abcv4_0_ext_inst                                                                  |     0.001 |
|               GEN_AXI4.I_FULL_AXI                                                                       |     0.001 |
|                 GEN_ARB.I_SNG_PORT                                                                      |    <0.001 |
|                 I_RD_CHNL                                                                               |    <0.001 |
|                   I_WRAP_BRST                                                                           |    <0.001 |
|                 I_WR_CHNL                                                                               |    <0.001 |
|                   BID_FIFO                                                                              |    <0.001 |
|                   I_WRAP_BRST                                                                           |    <0.001 |
|         axi_bram_ctrl_mod_write                                                                         |     0.001 |
|           U0                                                                                            |     0.001 |
|             gext_inst.abcv4_0_ext_inst                                                                  |     0.001 |
|               GEN_AXI4.I_FULL_AXI                                                                       |     0.001 |
|                 GEN_ARB.I_SNG_PORT                                                                      |    <0.001 |
|                 I_RD_CHNL                                                                               |    <0.001 |
|                   I_WRAP_BRST                                                                           |    <0.001 |
|                 I_WR_CHNL                                                                               |    <0.001 |
|                   BID_FIFO                                                                              |    <0.001 |
|                   I_WRAP_BRST                                                                           |    <0.001 |
|         blk_mem_gen_0                                                                                   |     0.002 |
|           U0                                                                                            |     0.002 |
|             inst_blk_mem_gen                                                                            |     0.002 |
|               gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                     |     0.002 |
|                 valid.cstr                                                                              |     0.002 |
|                   ramloop[0].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[1].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|       hier_mod_data_2                                                                                   |     0.004 |
|         axi_bram_ctrl_mod_read                                                                          |     0.001 |
|           U0                                                                                            |     0.001 |
|             gext_inst.abcv4_0_ext_inst                                                                  |     0.001 |
|               GEN_AXI4.I_FULL_AXI                                                                       |     0.001 |
|                 GEN_ARB.I_SNG_PORT                                                                      |    <0.001 |
|                 I_RD_CHNL                                                                               |    <0.001 |
|                   I_WRAP_BRST                                                                           |    <0.001 |
|                 I_WR_CHNL                                                                               |    <0.001 |
|                   BID_FIFO                                                                              |    <0.001 |
|                   I_WRAP_BRST                                                                           |    <0.001 |
|         axi_bram_ctrl_mod_write                                                                         |     0.001 |
|           U0                                                                                            |     0.001 |
|             gext_inst.abcv4_0_ext_inst                                                                  |     0.001 |
|               GEN_AXI4.I_FULL_AXI                                                                       |     0.001 |
|                 GEN_ARB.I_SNG_PORT                                                                      |    <0.001 |
|                 I_RD_CHNL                                                                               |    <0.001 |
|                   I_WRAP_BRST                                                                           |    <0.001 |
|                 I_WR_CHNL                                                                               |    <0.001 |
|                   BID_FIFO                                                                              |    <0.001 |
|                   I_WRAP_BRST                                                                           |    <0.001 |
|         blk_mem_gen_0                                                                                   |     0.002 |
|           U0                                                                                            |     0.002 |
|             inst_blk_mem_gen                                                                            |     0.002 |
|               gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                     |     0.002 |
|                 valid.cstr                                                                              |     0.002 |
|                   ramloop[0].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[1].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|       hier_preprocess_1                                                                                 |     0.002 |
|         hamming_window_0                                                                                |     0.002 |
|           inst                                                                                          |     0.002 |
|             hamming_window_mucud_U1                                                                     |    <0.001 |
|               hamming_window_mucud_DSP48_0_U                                                            |    <0.001 |
|             window_coeff_V_U                                                                            |    <0.001 |
|               hamming_window_wibkb_rom_U                                                                |    <0.001 |
|       hier_preprocess_2                                                                                 |     0.009 |
|         fir_compiler_0                                                                                  |     0.007 |
|           U0                                                                                            |     0.007 |
|             i_synth                                                                                     |     0.007 |
|               g_polyphase_decimation.i_polyphase_decimation                                             |     0.007 |
|                 g_m_data_chan_fifo.i_m_data_chan_fifo                                                   |    <0.001 |
|                   fifo0                                                                                 |    <0.001 |
|                 g_s_data_chan_fifo.i_s_data_chan_fifo                                                   |    <0.001 |
|                   fifo0                                                                                 |    <0.001 |
|                 g_semi_parallel_and_smac.g_cntrl_data_sym_addr.i_cntrl_data_sym_addr                    |    <0.001 |
|                 g_semi_parallel_and_smac.g_cntrl_signals[3].g_others.i_delay                            |    <0.001 |
|                 g_semi_parallel_and_smac.g_cntrl_signals[7].g_others.i_delay                            |    <0.001 |
|                 g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff |    <0.001 |
|                   i_bypass_phase                                                                        |    <0.001 |
|                   i_mem_allign                                                                          |    <0.001 |
|                   i_old_data_clred_dly                                                                  |    <0.001 |
|                   i_phase_mem                                                                           |    <0.001 |
|                     gen_dram.ram_reg_0_7_0_0                                                            |    <0.001 |
|                     gen_dram.ram_reg_0_7_10_10                                                          |    <0.001 |
|                     gen_dram.ram_reg_0_7_11_11                                                          |    <0.001 |
|                     gen_dram.ram_reg_0_7_12_12                                                          |    <0.001 |
|                     gen_dram.ram_reg_0_7_13_13                                                          |    <0.001 |
|                     gen_dram.ram_reg_0_7_14_14                                                          |    <0.001 |
|                     gen_dram.ram_reg_0_7_15_15                                                          |    <0.001 |
|                     gen_dram.ram_reg_0_7_1_1                                                            |    <0.001 |
|                     gen_dram.ram_reg_0_7_2_2                                                            |    <0.001 |
|                     gen_dram.ram_reg_0_7_3_3                                                            |    <0.001 |
|                     gen_dram.ram_reg_0_7_4_4                                                            |    <0.001 |
|                     gen_dram.ram_reg_0_7_5_5                                                            |    <0.001 |
|                     gen_dram.ram_reg_0_7_6_6                                                            |    <0.001 |
|                     gen_dram.ram_reg_0_7_7_7                                                            |    <0.001 |
|                     gen_dram.ram_reg_0_7_8_8                                                            |    <0.001 |
|                     gen_dram.ram_reg_0_7_9_9                                                            |    <0.001 |
|                 g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                |     0.002 |
|                   g_packed.g_true_dual_port.i_mem                                                       |     0.002 |
|                 g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                |    <0.001 |
|                   g_individual.i_mem_a                                                                  |    <0.001 |
|                 g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum                                     |     0.001 |
|                   i_addsub_mult_accum                                                                   |     0.001 |
|                 g_semi_parallel_and_smac.i_accumulate                                                   |    <0.001 |
|                 g_semi_parallel_and_smac.i_cntrl_coef_addr                                              |    <0.001 |
|                 g_semi_parallel_and_smac.i_cntrl_data_addr                                              |    <0.001 |
|                 g_semi_parallel_and_smac.i_cntrl_src                                                    |    <0.001 |
|                 g_semi_parallel_and_smac.i_cntrl_wrap_buff_re                                           |    <0.001 |
|                 g_semi_parallel_and_smac.i_cntrl_wrap_buff_we                                           |    <0.001 |
|                 g_semi_parallel_and_smac.i_data_in                                                      |    <0.001 |
|                 g_semi_parallel_and_smac.i_first_phase_dly                                              |    <0.001 |
|                 g_semi_parallel_and_smac.i_latch_op                                                     |    <0.001 |
|                 g_semi_parallel_and_smac.i_load                                                         |    <0.001 |
|         hamming_window_0                                                                                |     0.002 |
|           inst                                                                                          |     0.002 |
|             hamming_window_mucud_U1                                                                     |     0.001 |
|               hamming_window_mucud_DSP48_0_U                                                            |     0.001 |
|             window_coeff_V_U                                                                            |    <0.001 |
|               hamming_window_wibkb_rom_U                                                                |    <0.001 |
|       interrupt_concat                                                                                  |     0.000 |
|       mdm_1                                                                                             |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           MDM_Core_I1                                                                                   |    <0.001 |
|             JTAG_CONTROL_I                                                                              |    <0.001 |
|               Use_BSCAN.FDC_I                                                                           |    <0.001 |
|               Use_BSCAN.SYNC_FDRE                                                                       |    <0.001 |
|               Use_Config_SRL16E.SRL16E_1                                                                |    <0.001 |
|               Use_Config_SRL16E.SRL16E_2                                                                |    <0.001 |
|               Use_ID_SRL16E.SRL16E_ID_1                                                                 |    <0.001 |
|               Use_ID_SRL16E.SRL16E_ID_2                                                                 |    <0.001 |
|               Use_UART.RX_FIFO_I                                                                        |    <0.001 |
|                 Addr_Counters[0].FDRE_I                                                                 |    <0.001 |
|                 Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                   |    <0.001 |
|                 Addr_Counters[1].FDRE_I                                                                 |    <0.001 |
|                 Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                   |     0.000 |
|                 Addr_Counters[2].FDRE_I                                                                 |    <0.001 |
|                 Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                   |     0.000 |
|                 Addr_Counters[3].FDRE_I                                                                 |    <0.001 |
|                 Addr_Counters[3].No_MuxCY.XORCY_I                                                       |     0.000 |
|                 FIFO_RAM[0].D16.SRL16E_I                                                                |    <0.001 |
|                 FIFO_RAM[1].D16.SRL16E_I                                                                |    <0.001 |
|                 FIFO_RAM[2].D16.SRL16E_I                                                                |    <0.001 |
|                 FIFO_RAM[3].D16.SRL16E_I                                                                |    <0.001 |
|                 FIFO_RAM[4].D16.SRL16E_I                                                                |    <0.001 |
|                 FIFO_RAM[5].D16.SRL16E_I                                                                |    <0.001 |
|                 FIFO_RAM[6].D16.SRL16E_I                                                                |    <0.001 |
|                 FIFO_RAM[7].D16.SRL16E_I                                                                |    <0.001 |
|               Use_UART.TX_FIFO_I                                                                        |    <0.001 |
|                 Addr_Counters[0].FDRE_I                                                                 |    <0.001 |
|                 Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                   |    <0.001 |
|                 Addr_Counters[1].FDRE_I                                                                 |    <0.001 |
|                 Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                   |     0.000 |
|                 Addr_Counters[2].FDRE_I                                                                 |    <0.001 |
|                 Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                   |     0.000 |
|                 Addr_Counters[3].FDRE_I                                                                 |    <0.001 |
|                 Addr_Counters[3].No_MuxCY.XORCY_I                                                       |     0.000 |
|                 FIFO_RAM[0].D16.SRL16E_I                                                                |    <0.001 |
|                 FIFO_RAM[1].D16.SRL16E_I                                                                |    <0.001 |
|                 FIFO_RAM[2].D16.SRL16E_I                                                                |    <0.001 |
|                 FIFO_RAM[3].D16.SRL16E_I                                                                |    <0.001 |
|                 FIFO_RAM[4].D16.SRL16E_I                                                                |    <0.001 |
|                 FIFO_RAM[5].D16.SRL16E_I                                                                |    <0.001 |
|                 FIFO_RAM[6].D16.SRL16E_I                                                                |    <0.001 |
|                 FIFO_RAM[7].D16.SRL16E_I                                                                |    <0.001 |
|             Use_Uart.TX_Buffer_Empty_FDRE                                                               |    <0.001 |
|           No_Dbg_Reg_Access.BUFG_DRCK                                                                   |    <0.001 |
|           Use_AXI_IPIF.AXI_LITE_IPIF_I                                                                  |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|           Use_E2.BSCAN_I                                                                                |    <0.001 |
|       microblaze_0                                                                                      |     0.087 |
|         U0                                                                                              |     0.087 |
|           MicroBlaze_Core_I                                                                             |     0.087 |
|             Performance.Core                                                                            |     0.087 |
|               Data_Flow_I                                                                               |     0.012 |
|                 ALU_I                                                                                   |     0.003 |
|                   Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                     |    <0.001 |
|                     Last_Bit.I_ALU_LUT_2                                                                |    <0.001 |
|                     Last_Bit.I_ALU_LUT_V5                                                               |    <0.001 |
|                     Last_Bit.MULT_AND_I                                                                 |    <0.001 |
|                     Last_Bit.MUXCY_XOR_I                                                                |     0.000 |
|                   Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Barrel_Shifter_I                                                                        |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                     |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                     |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                     |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                     |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                     |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                     |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                     |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                     |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                     |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                     |    <0.001 |
|                 Byte_Doublet_Handle_gti_I                                                               |    <0.001 |
|                 Data_Flow_Logic_I                                                                       |    <0.001 |
|                   Gen_Bits[0].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[10].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[11].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[12].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[13].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[14].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[15].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[16].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[17].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[18].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[19].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[1].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[20].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[21].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[22].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[23].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[24].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[25].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[26].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[27].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[28].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[29].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[2].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[30].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[31].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[3].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[4].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[5].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[6].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[7].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[8].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[9].MEM_EX_Result_Inst                                                        |    <0.001 |
|                 FPU_I                                                                                   |     0.003 |
|                   Use_FPU.FPU_ADDSUB_I                                                                  |     0.001 |
|                   Use_FPU.FPU_DIV_I                                                                     |    <0.001 |
|                   Use_FPU.FPU_MUL_I                                                                     |    <0.001 |
|                     Use_DSP48E1.dsp_module_lower                                                        |    <0.001 |
|                       Using_DSP48E1.DSP48E1_I1                                                          |    <0.001 |
|                     Use_DSP48E1.dsp_module_upper                                                        |    <0.001 |
|                       Using_DSP48E1.DSP48E1_I1                                                          |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].AddSub_MULT_AND                     |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].I_ALU_LUT                           |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].MUXCY_XOR_I                         |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].I_ALU_LUT                            |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].MUXCY_XOR_I                          |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].AddSub_MULT_AND                      |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].I_ALU_LUT                            |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].MUXCY_XOR_I                          |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].AddSub_MULT_AND                      |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].I_ALU_LUT                            |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].MUXCY_XOR_I                          |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].AddSub_MULT_AND                      |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].I_ALU_LUT                            |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].MUXCY_XOR_I                          |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].AddSub_MULT_AND                      |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].I_ALU_LUT                            |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].MUXCY_XOR_I                          |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].AddSub_MULT_AND                      |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].I_ALU_LUT                            |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].MUXCY_XOR_I                          |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].AddSub_MULT_AND                      |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].I_ALU_LUT                            |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].MUXCY_XOR_I                          |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].AddSub_MULT_AND                      |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].I_ALU_LUT                            |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].MUXCY_XOR_I                          |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].AddSub_MULT_AND                      |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].I_ALU_LUT                            |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].MUXCY_XOR_I                          |     0.000 |
|                   Use_FPU.Using_FPGA_3.Gen_Bits[1].mem_fpu_norm_delay_Inst                              |    <0.001 |
|                   Use_FPU.Using_FPGA_3.Gen_Bits[2].mem_fpu_norm_delay_Inst                              |    <0.001 |
|                   Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst                              |    <0.001 |
|                   Use_FPU.Using_FPGA_3.first_mem_fpu_norm_delay_Inst                                    |    <0.001 |
|                   Use_FPU.ex_Exp_Equal_2                                                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                         |     0.000 |
|                       MUXCY_I                                                                           |     0.000 |
|                     The_Compare[1].carry_and_I1                                                         |     0.000 |
|                       MUXCY_I                                                                           |     0.000 |
|                     The_Compare[2].carry_and_I1                                                         |    <0.001 |
|                       MUXCY_I                                                                           |    <0.001 |
|                   Use_FPU.ex_Exp_Mant_Equal_2                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                         |     0.000 |
|                       MUXCY_I                                                                           |     0.000 |
|                     The_Compare[1].carry_and_I1                                                         |     0.000 |
|                       MUXCY_I                                                                           |     0.000 |
|                     The_Compare[2].carry_and_I1                                                         |    <0.001 |
|                       MUXCY_I                                                                           |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                         |     0.000 |
|                       MUXCY_I                                                                           |     0.000 |
|                     The_Compare[4].carry_and_I1                                                         |     0.000 |
|                       MUXCY_I                                                                           |     0.000 |
|                     The_Compare[5].carry_and_I1                                                         |     0.000 |
|                       MUXCY_I                                                                           |     0.000 |
|                     The_Compare[6].carry_and_I1                                                         |    <0.001 |
|                       MUXCY_I                                                                           |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                         |     0.000 |
|                       MUXCY_I                                                                           |     0.000 |
|                   Use_FPU.ex_MantA_Zero_2                                                               |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                         |    <0.001 |
|                       MUXCY_I                                                                           |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                         |    <0.001 |
|                       MUXCY_I                                                                           |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                         |     0.000 |
|                       MUXCY_I                                                                           |     0.000 |
|                     The_Compare[3].carry_and_I1                                                         |     0.000 |
|                       MUXCY_I                                                                           |     0.000 |
|                     The_Compare[4].carry_and_I1                                                         |     0.000 |
|                       MUXCY_I                                                                           |     0.000 |
|                     The_Compare[5].carry_and_I1                                                         |    <0.001 |
|                       MUXCY_I                                                                           |    <0.001 |
|                   Use_FPU.ex_MantB_Zero_2                                                               |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                         |    <0.001 |
|                       MUXCY_I                                                                           |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                         |    <0.001 |
|                       MUXCY_I                                                                           |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                         |     0.000 |
|                       MUXCY_I                                                                           |     0.000 |
|                     The_Compare[3].carry_and_I1                                                         |     0.000 |
|                       MUXCY_I                                                                           |     0.000 |
|                     The_Compare[4].carry_and_I1                                                         |     0.000 |
|                       MUXCY_I                                                                           |     0.000 |
|                     The_Compare[5].carry_and_I1                                                         |    <0.001 |
|                       MUXCY_I                                                                           |    <0.001 |
|                 MUL_Unit_I                                                                              |     0.002 |
|                   Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                           |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                            |    <0.001 |
|                   Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                           |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                            |    <0.001 |
|                   Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                    |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                            |    <0.001 |
|                 Operand_Select_I                                                                        |    <0.001 |
|                   Gen_Bit[0].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[10].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[11].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[12].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[13].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[14].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[15].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[16].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[17].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[18].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[19].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[1].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[20].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[21].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[22].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[23].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[24].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[25].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[26].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[27].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[28].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[29].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[2].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[30].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[31].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[3].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[4].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[5].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[6].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[7].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[8].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[9].MUXF7_I1                                                                   |    <0.001 |
|                 Register_File_I                                                                         |    <0.001 |
|                   Using_LUT6.All_RAM32M[0].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[10].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[11].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[12].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[13].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[14].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[15].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[1].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[2].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[3].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[4].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[5].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[6].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[7].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[8].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[9].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Shift_Logic_Module_I                                                                    |     0.000 |
|                 Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                     |    <0.001 |
|                 Using_DAXI_ALU_Carry.Post_MUXCY_I                                                       |     0.000 |
|                 Using_DAXI_ALU_Carry.direct_lut_INST                                                    |     0.000 |
|                 Using_Div_Unit.Div_unit_I1                                                              |    <0.001 |
|                   FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                                                    |     0.000 |
|                   FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                                                   |     0.000 |
|                   FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                                                   |    <0.001 |
|                   FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                                                   |     0.000 |
|                   FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                                                   |     0.000 |
|                   FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                                                   |     0.000 |
|                   FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                                                   |    <0.001 |
|                   FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                                                   |     0.000 |
|                   FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                                                   |     0.000 |
|                   FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                                                   |     0.000 |
|                   FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                                                   |    <0.001 |
|                   FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                                                    |     0.000 |
|                   FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                                                   |     0.000 |
|                   FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                                                   |     0.000 |
|                   FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                                                   |     0.000 |
|                   FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                                                   |    <0.001 |
|                   FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                                                   |     0.000 |
|                   FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                                                   |     0.000 |
|                   FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                                                   |     0.000 |
|                   FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                                                   |    <0.001 |
|                   FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                                                   |     0.000 |
|                   FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                                                   |     0.000 |
|                   FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                                                    |     0.000 |
|                   FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                                                   |     0.000 |
|                   FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                                                   |    <0.001 |
|                   FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                                                    |    <0.001 |
|                   FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                                                    |     0.000 |
|                   FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                                                    |     0.000 |
|                   FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                                                    |     0.000 |
|                   FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                                                    |    <0.001 |
|                   FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                                                    |     0.000 |
|                   FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                                                    |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                                                 |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                                               |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                                               |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                                               |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                                                |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                                                 |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                                               |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                                               |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                                                |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                                                 |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                                               |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                                                 |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                                                |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                                                 |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                                                |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                                                 |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                                                |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                                                 |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                                                |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                                                 |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                                                |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                                                 |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                                                |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                                                 |    <0.001 |
|                 Zero_Detect_I                                                                           |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                                              |    <0.001 |
|                   Zero_Detecting[2].I_Part_Of_Zero_Detect                                               |     0.000 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                                               |    <0.001 |
|                   Zero_Detecting[5].I_Part_Of_Zero_Detect                                               |    <0.001 |
|                 exception_registers_I1                                                                  |     0.001 |
|                   CarryIn_MUXCY                                                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                             |    <0.001 |
|                 msr_reg_i                                                                               |    <0.001 |
|                   MEM_MSR_Bits[24].Using_FDR.MSR_I                                                      |    <0.001 |
|                   MEM_MSR_Bits[25].Using_FDR.MSR_I                                                      |    <0.001 |
|                   MEM_MSR_Bits[26].Using_FDR.MSR_I                                                      |    <0.001 |
|                   MEM_MSR_Bits[28].Using_FDR.MSR_I                                                      |    <0.001 |
|                   MEM_MSR_Bits[29].Using_FDR.MSR_I                                                      |    <0.001 |
|                   MEM_MSR_Bits[30].Using_FDR.MSR_I                                                      |    <0.001 |
|                   OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                                 |    <0.001 |
|               Decode_I                                                                                  |     0.013 |
|                 PC_Module_I                                                                             |     0.009 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                            |     0.003 |
|                   Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                              |    <0.001 |
|                   Use_BTC_2.BTC_RAM_Module                                                              |     0.005 |
|                     Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                  |     0.005 |
|                   Use_BTC_2.PC_Predict_Mux[0].Gen_Instr_DFF                                             |    <0.001 |
|                   Use_BTC_2.PC_Predict_Mux[0].Predict_Mux_MUXF7                                         |    <0.001 |
|                   Use_BTC_2.PC_Predict_Mux[1].Gen_Instr_DFF                                             |    <0.001 |
|                   Use_BTC_2.PC_Predict_Mux[1].Predict_Mux_MUXF7                                         |    <0.001 |
|                   Use_BTC_2.PC_Predict_Mux[2].Gen_Instr_DFF                                             |    <0.001 |
|                   Use_BTC_2.PC_Predict_Mux[2].Predict_Mux_MUXF7                                         |    <0.001 |
|                   Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF                                             |    <0.001 |
|                   Use_BTC_2.PC_Predict_Mux[3].Predict_Mux_MUXF7                                         |    <0.001 |
|                   Use_BTC_2.Using_FPGA.bt_ex_pc_comparator                                              |    <0.001 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                         |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                         |     0.000 |
|                     Comp_Carry_Chain[2].MUXCY_I                                                         |     0.000 |
|                     Comp_Carry_Chain[3].MUXCY_I                                                         |    <0.001 |
|                     Comp_Carry_Chain[4].MUXCY_I                                                         |     0.000 |
|                     Comp_Carry_Chain[5].MUXCY_I                                                         |     0.000 |
|                     Comp_Carry_Chain[6].MUXCY_I                                                         |    <0.001 |
|                   Use_BTC_2.Using_FPGA.bt_hit_carry_and                                                 |    <0.001 |
|                     MUXCY_I                                                                             |    <0.001 |
|                   Use_BTC_2.Using_FPGA.bt_jump_carry_and                                                |    <0.001 |
|                     MUXCY_I                                                                             |    <0.001 |
|                   Use_BTC_2.Using_FPGA.bt_jump_carry_or                                                 |    <0.001 |
|                     MUXCY_I                                                                             |    <0.001 |
|                   Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                     |    <0.001 |
|                   Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                     |    <0.001 |
|                   Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                     |    <0.001 |
|                   Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                     |     0.000 |
|                 PreFetch_Buffer_I1                                                                      |    <0.001 |
|                   Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                       |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                   |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Last_Sel_DFF                                                                          |    <0.001 |
|                   Mux_Select_Empty_LUT6                                                                 |    <0.001 |
|                   Mux_Select_OF_Valid_LUT6                                                              |    <0.001 |
|                   OF_Valid_DFF                                                                          |    <0.001 |
|                 Use_MuxCy[10].OF_Piperun_Stage                                                          |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[11].OF_Piperun_Stage                                                          |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[1].OF_Piperun_Stage                                                           |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[2].OF_Piperun_Stage                                                           |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[3].OF_Piperun_Stage                                                           |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[4].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[5].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[6].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[7].OF_Piperun_Stage                                                           |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[8].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[9].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Using_FPGA_2.ex_byte_access_i_Inst                                                      |    <0.001 |
|                 Using_FPGA_2.ex_doublet_access_i_Inst                                                   |    <0.001 |
|                 Using_FPGA_2.ex_is_load_instr_Inst                                                      |    <0.001 |
|                 Using_FPGA_2.ex_is_lwx_instr_Inst                                                       |    <0.001 |
|                 Using_FPGA_2.ex_is_swx_instr_Inst                                                       |    <0.001 |
|                 Using_FPGA_2.ex_load_store_instr_Inst                                                   |    <0.001 |
|                 Using_FPGA_2.ex_reverse_mem_access_inst                                                 |    <0.001 |
|                 Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                |    <0.001 |
|                 Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                 |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                        |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                       |    <0.001 |
|                 Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                                |    <0.001 |
|                 Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                                     |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                                      |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                                    |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                                          |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                        |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 if_pc_incr_carry_and_0                                                                  |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 if_pc_incr_carry_and_3                                                                  |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 jump_logic_I1                                                                           |    <0.001 |
|                   MUXCY_JUMP_CARRY                                                                      |    <0.001 |
|                   MUXCY_JUMP_CARRY2                                                                     |    <0.001 |
|                   MUXCY_JUMP_CARRY3                                                                     |    <0.001 |
|                   MUXCY_JUMP_CARRY4                                                                     |     0.000 |
|                   MUXCY_JUMP_CARRY5                                                                     |     0.000 |
|                   MUXCY_JUMP_CARRY6                                                                     |    <0.001 |
|                 mem_PipeRun_carry_and                                                                   |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 mem_wait_on_ready_N_carry_or                                                            |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|               Use_DBUS.DAXI_Interface_I1                                                                |    <0.001 |
|               Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                  |    <0.001 |
|               Use_Debug_Logic.Master_Core.Debug_Perf                                                    |     0.006 |
|                 Serial_Dbg_Intf.SRL16E_1                                                                |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_2                                                                |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_3                                                                |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_4                                                                |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.Use_Extended_Features.SRL16E_9                                          |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_brk_hit                                                        |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_hit                                                            |    <0.001 |
|                   sync_bits[0].sync_bit                                                                 |    <0.001 |
|                 Serial_Dbg_Intf.sync_running_clock                                                      |    <0.001 |
|                 Serial_Dbg_Intf.sync_sample                                                             |    <0.001 |
|                   sync_bits[0].sync_bit                                                                 |    <0.001 |
|                   sync_bits[1].sync_bit                                                                 |    <0.001 |
|                   sync_bits[2].sync_bit                                                                 |    <0.001 |
|                   sync_bits[3].sync_bit                                                                 |    <0.001 |
|                   sync_bits[4].sync_bit                                                                 |    <0.001 |
|                   sync_bits[5].sync_bit                                                                 |    <0.001 |
|                   sync_bits[6].sync_bit                                                                 |    <0.001 |
|                   sync_bits[7].sync_bit                                                                 |    <0.001 |
|                   sync_bits[9].sync_bit                                                                 |    <0.001 |
|                 Serial_Dbg_Intf.sync_sleep                                                              |    <0.001 |
|                 Serial_Dbg_Intf.sync_stop_CPU                                                           |    <0.001 |
|                 Use_Statistics.Debug_Stat_I                                                             |     0.003 |
|                   Serial_Dbg_Intf.sync_sample                                                           |    <0.001 |
|                     sync_bits[0].sync_bit                                                               |    <0.001 |
|                     sync_bits[1].sync_bit                                                               |    <0.001 |
|                     sync_bits[2].sync_bit                                                               |    <0.001 |
|                     sync_bits[3].sync_bit                                                               |    <0.001 |
|                     sync_bits[4].sync_bit                                                               |    <0.001 |
|                     sync_bits[5].sync_bit                                                               |    <0.001 |
|                     sync_bits[6].sync_bit                                                               |    <0.001 |
|                     sync_bits[7].sync_bit                                                               |    <0.001 |
|                     sync_bits[8].sync_bit                                                               |    <0.001 |
|                   all_statistics_counters[0].Debug_Stat_Counter_i                                       |    <0.001 |
|                   all_statistics_counters[1].Debug_Stat_Counter_i                                       |    <0.001 |
|                   all_statistics_counters[2].Debug_Stat_Counter_i                                       |    <0.001 |
|                   all_statistics_counters[3].Debug_Stat_Counter_i                                       |    <0.001 |
|                   all_statistics_counters[4].Debug_Stat_Counter_i                                       |    <0.001 |
|                   all_statistics_counters[5].Debug_Stat_Counter_i                                       |    <0.001 |
|                     Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                 |    <0.001 |
|                       Using_DSP48E1.DSP48E1_I1                                                          |    <0.001 |
|                     Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                 |    <0.001 |
|                       Using_DSP48E1.DSP48E1_I1                                                          |    <0.001 |
|                     Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1                          |    <0.001 |
|                       Using_DSP48E1.DSP48E1_I1                                                          |    <0.001 |
|                 Use_Trace.Debug_Trace_I                                                                 |     0.002 |
|                   Embedded_Trace.Embedded_Trace_Buffer                                                  |    <0.001 |
|                     Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                  |    <0.001 |
|                     Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1                                  |    <0.001 |
|                   Embedded_Trace.Serial_Dbg_Intf.sync_sample                                            |    <0.001 |
|                   Serial_Dbg_Intf.sync_cc_overflow                                                      |    <0.001 |
|                   Serial_Dbg_Intf.sync_sample                                                           |    <0.001 |
|                     sync_bits[0].sync_bit                                                               |    <0.001 |
|                     sync_bits[1].sync_bit                                                               |    <0.001 |
|                     sync_bits[2].sync_bit                                                               |    <0.001 |
|                     sync_bits[3].sync_bit                                                               |    <0.001 |
|                     sync_bits[4].sync_bit                                                               |    <0.001 |
|                     sync_bits[5].sync_bit                                                               |    <0.001 |
|                     sync_bits[6].sync_bit                                                               |    <0.001 |
|                   Serial_Dbg_Intf.sync_started                                                          |    <0.001 |
|                 Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                    |    <0.001 |
|                   Compare[0].MUXCY_I                                                                    |    <0.001 |
|                   Compare[0].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[1].MUXCY_I                                                                    |     0.000 |
|                   Compare[1].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[2].MUXCY_I                                                                    |     0.000 |
|                   Compare[2].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[3].MUXCY_I                                                                    |     0.000 |
|                   Compare[3].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[4].MUXCY_I                                                                    |    <0.001 |
|                   Compare[4].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[5].MUXCY_I                                                                    |     0.000 |
|                   Compare[5].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[6].MUXCY_I                                                                    |     0.000 |
|                   Compare[6].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[7].MUXCY_I                                                                    |     0.000 |
|                   Compare[7].SRLC16E_I                                                                  |    <0.001 |
|                   Has_Trace.AND2B1L_Trace                                                               |    <0.001 |
|                   Has_Trace.MUXCY_Trace                                                                 |    <0.001 |
|                   The_First_BreakPoints.MUXCY_Post                                                      |    <0.001 |
|                 sync_trig_out_0                                                                         |    <0.001 |
|               Using_DCache.Using_WriteBack.DCache_wb_I1                                                 |     0.036 |
|                 Cache_Interface_I1                                                                      |     0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                     |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                      |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                     |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                      |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                     |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                      |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                     |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                      |    <0.001 |
|                   Using_AXI.Use_AXI_Write.exist_bit_FDRE                                                |    <0.001 |
|                   Using_AXI.Use_AXI_Write.exist_bit_LUT                                                 |    <0.001 |
|                 Cache_Line_WE[0].New_Data_Write_Gen[0].New_Data_Write_LUT                               |    <0.001 |
|                 Cache_Line_WE[0].New_Data_Write_Gen[1].New_Data_Write_LUT                               |    <0.001 |
|                 Cache_Line_WE[0].New_Data_Write_Gen[2].New_Data_Write_LUT                               |    <0.001 |
|                 Cache_Line_WE[0].New_Data_Write_Gen[3].New_Data_Write_LUT                               |    <0.001 |
|                 DATA_RAM_Module                                                                         |     0.029 |
|                   Not_Using_XPM.Using_B36_S4.The_BRAMs[0].RAMB36_I1                                     |     0.004 |
|                   Not_Using_XPM.Using_B36_S4.The_BRAMs[1].RAMB36_I1                                     |     0.004 |
|                   Not_Using_XPM.Using_B36_S4.The_BRAMs[2].RAMB36_I1                                     |     0.004 |
|                   Not_Using_XPM.Using_B36_S4.The_BRAMs[3].RAMB36_I1                                     |     0.004 |
|                   Not_Using_XPM.Using_B36_S4.The_BRAMs[4].RAMB36_I1                                     |     0.004 |
|                   Not_Using_XPM.Using_B36_S4.The_BRAMs[5].RAMB36_I1                                     |     0.004 |
|                   Not_Using_XPM.Using_B36_S4.The_BRAMs[6].RAMB36_I1                                     |     0.004 |
|                   Not_Using_XPM.Using_B36_S4.The_BRAMs[7].RAMB36_I1                                     |     0.004 |
|                 TAG_RAM_Module                                                                          |     0.004 |
|                   Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                    |     0.004 |
|                 Using_Victim_Cache.victim_cache_I1                                                      |    <0.001 |
|                   LRU_Module_I1                                                                         |    <0.001 |
|                 cachehit_detect_I1                                                                      |    <0.001 |
|                   Using_Perf_1.valid_data_carry                                                         |    <0.001 |
|                   Using_Perf_2.tag_hit_carry                                                            |    <0.001 |
|                   Using_Perf_3.tag_hit_comparator2_mux                                                  |    <0.001 |
|                   Using_Perf_4.mem_cache_hit_mux                                                        |    <0.001 |
|                   WriteThrough_Exists.write_through_gate                                                |    <0.001 |
|                     MUXCY_I                                                                             |    <0.001 |
|                   cache_valid_bit_detect_I1                                                             |    <0.001 |
|                     Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I   |     0.000 |
|                       MUXCY_I                                                                           |     0.000 |
|                     Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I   |     0.000 |
|                       MUXCY_I                                                                           |     0.000 |
|                     Valid_check_with_8word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I   |    <0.001 |
|                       MUXCY_I                                                                           |    <0.001 |
|                   cache_valid_bit_detect_I2                                                             |    <0.001 |
|                     Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I   |     0.000 |
|                       MUXCY_I                                                                           |     0.000 |
|                     Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I   |     0.000 |
|                       MUXCY_I                                                                           |     0.000 |
|                     Valid_check_with_8word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I   |    <0.001 |
|                       MUXCY_I                                                                           |    <0.001 |
|                   exclusive_gate                                                                        |     0.000 |
|                     MUXCY_I                                                                             |     0.000 |
|                   last_carry_chain                                                                      |    <0.001 |
|                     MUXCY_I                                                                             |    <0.001 |
|                   mem_cache_hit_block                                                                   |    <0.001 |
|                     MUXCY_I                                                                             |    <0.001 |
|                   tag_hit2_carry                                                                        |     0.000 |
|                   tag_hit_comparator                                                                    |    <0.001 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                         |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                         |     0.000 |
|                     Comp_Carry_Chain[2].MUXCY_I                                                         |     0.000 |
|                     Comp_Carry_Chain[3].MUXCY_I                                                         |    <0.001 |
|                     Comp_Carry_Chain[4].MUXCY_I                                                         |     0.000 |
|                   tag_hit_comparator2                                                                   |    <0.001 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                         |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                         |     0.000 |
|                     Comp_Carry_Chain[2].MUXCY_I                                                         |     0.000 |
|                     Comp_Carry_Chain[3].MUXCY_I                                                         |    <0.001 |
|                     Comp_Carry_Chain[4].MUXCY_I                                                         |     0.000 |
|                     Using_Extra_Carry.MUXCY_EXTRA_I                                                     |    <0.001 |
|                   tag_hit_valid_access                                                                  |    <0.001 |
|                     MUXCY_I                                                                             |    <0.001 |
|                   word_write_valid_data_carry                                                           |    <0.001 |
|               Using_Debug.Using_ICache.combined_carry_and_I2                                            |     0.000 |
|                 MUXCY_I                                                                                 |     0.000 |
|               Using_Debug.Using_ICache.combined_carry_or_I                                              |     0.000 |
|                 MUXCY_I                                                                                 |     0.000 |
|               Using_Debug.Using_ICache.debug_combinded_carry_or_I                                       |    <0.001 |
|                 MUXCY_I                                                                                 |    <0.001 |
|               Using_ICache.ICache_I1                                                                    |     0.019 |
|                 Cache_Interface_I1                                                                      |    <0.001 |
|                 Data_RAM_Module                                                                         |     0.014 |
|                   Not_Using_XPM.Using_B36_S4.The_BRAMs[0].RAMB36_I1                                     |     0.002 |
|                   Not_Using_XPM.Using_B36_S4.The_BRAMs[1].RAMB36_I1                                     |     0.002 |
|                   Not_Using_XPM.Using_B36_S4.The_BRAMs[2].RAMB36_I1                                     |     0.002 |
|                   Not_Using_XPM.Using_B36_S4.The_BRAMs[3].RAMB36_I1                                     |     0.002 |
|                   Not_Using_XPM.Using_B36_S4.The_BRAMs[4].RAMB36_I1                                     |     0.002 |
|                   Not_Using_XPM.Using_B36_S4.The_BRAMs[5].RAMB36_I1                                     |     0.002 |
|                   Not_Using_XPM.Using_B36_S4.The_BRAMs[6].RAMB36_I1                                     |     0.002 |
|                   Not_Using_XPM.Using_B36_S4.The_BRAMs[7].RAMB36_I1                                     |     0.002 |
|                 Tag_RAM_Module                                                                          |     0.002 |
|                   Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                    |     0.002 |
|                 Using_FPGA_FSL_1.tag_hit_comparator                                                     |    <0.001 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                           |     0.000 |
|                   Comp_Carry_Chain[1].MUXCY_I                                                           |     0.000 |
|                   Comp_Carry_Chain[2].MUXCY_I                                                           |     0.000 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                           |    <0.001 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                           |    <0.001 |
|                   Using_Extra_Carry.MUXCY_EXTRA_I                                                       |    <0.001 |
|                 Using_Stream.stream_cache_I1                                                            |    <0.001 |
|                   Addr_Handler[0].MUXCY_XOR_I                                                           |     0.000 |
|                   Addr_Handler[10].MUXCY_XOR_I                                                          |     0.000 |
|                   Addr_Handler[11].MUXCY_XOR_I                                                          |     0.000 |
|                   Addr_Handler[12].MUXCY_XOR_I                                                          |     0.000 |
|                   Addr_Handler[13].MUXCY_XOR_I                                                          |    <0.001 |
|                   Addr_Handler[14].MUXCY_XOR_I                                                          |     0.000 |
|                   Addr_Handler[15].MUXCY_XOR_I                                                          |     0.000 |
|                   Addr_Handler[16].MUXCY_XOR_I                                                          |     0.000 |
|                   Addr_Handler[17].MUXCY_XOR_I                                                          |    <0.001 |
|                   Addr_Handler[18].MUXCY_XOR_I                                                          |     0.000 |
|                   Addr_Handler[19].MUXCY_XOR_I                                                          |     0.000 |
|                   Addr_Handler[1].MUXCY_XOR_I                                                           |    <0.001 |
|                   Addr_Handler[20].MUXCY_XOR_I                                                          |     0.000 |
|                   Addr_Handler[21].MUXCY_XOR_I                                                          |    <0.001 |
|                   Addr_Handler[2].MUXCY_XOR_I                                                           |     0.000 |
|                   Addr_Handler[3].MUXCY_XOR_I                                                           |     0.000 |
|                   Addr_Handler[4].MUXCY_XOR_I                                                           |     0.000 |
|                   Addr_Handler[5].MUXCY_XOR_I                                                           |    <0.001 |
|                   Addr_Handler[6].MUXCY_XOR_I                                                           |     0.000 |
|                   Addr_Handler[7].MUXCY_XOR_I                                                           |     0.000 |
|                   Addr_Handler[8].MUXCY_XOR_I                                                           |     0.000 |
|                   Addr_Handler[9].MUXCY_XOR_I                                                           |    <0.001 |
|                   Next_Addr_Handler[0].MUXCY_XOR_I                                                      |     0.000 |
|                   Next_Addr_Handler[10].MUXCY_XOR_I                                                     |     0.000 |
|                   Next_Addr_Handler[11].MUXCY_XOR_I                                                     |     0.000 |
|                   Next_Addr_Handler[12].MUXCY_XOR_I                                                     |     0.000 |
|                   Next_Addr_Handler[13].MUXCY_XOR_I                                                     |    <0.001 |
|                   Next_Addr_Handler[14].MUXCY_XOR_I                                                     |     0.000 |
|                   Next_Addr_Handler[15].MUXCY_XOR_I                                                     |     0.000 |
|                   Next_Addr_Handler[16].MUXCY_XOR_I                                                     |     0.000 |
|                   Next_Addr_Handler[17].MUXCY_XOR_I                                                     |    <0.001 |
|                   Next_Addr_Handler[18].MUXCY_XOR_I                                                     |     0.000 |
|                   Next_Addr_Handler[19].MUXCY_XOR_I                                                     |     0.000 |
|                   Next_Addr_Handler[1].MUXCY_XOR_I                                                      |    <0.001 |
|                   Next_Addr_Handler[20].MUXCY_XOR_I                                                     |     0.000 |
|                   Next_Addr_Handler[21].MUXCY_XOR_I                                                     |    <0.001 |
|                   Next_Addr_Handler[2].MUXCY_XOR_I                                                      |     0.000 |
|                   Next_Addr_Handler[3].MUXCY_XOR_I                                                      |     0.000 |
|                   Next_Addr_Handler[4].MUXCY_XOR_I                                                      |     0.000 |
|                   Next_Addr_Handler[5].MUXCY_XOR_I                                                      |    <0.001 |
|                   Next_Addr_Handler[6].MUXCY_XOR_I                                                      |     0.000 |
|                   Next_Addr_Handler[7].MUXCY_XOR_I                                                      |     0.000 |
|                   Next_Addr_Handler[8].MUXCY_XOR_I                                                      |     0.000 |
|                   Next_Addr_Handler[9].MUXCY_XOR_I                                                      |    <0.001 |
|                   Read_Addr_Counter[0].FDRE_I                                                           |    <0.001 |
|                   Read_Addr_Counter[0].MUXCY_XOR_I                                                      |    <0.001 |
|                   Read_Addr_Counter[1].FDRE_I                                                           |    <0.001 |
|                   Read_Addr_Counter[1].MUXCY_XOR_I                                                      |     0.000 |
|                   Read_Addr_Counter[2].FDRE_I                                                           |    <0.001 |
|                   Read_Addr_Counter[2].MUXCY_XOR_I                                                      |     0.000 |
|                   Read_Addr_Counter[3].FDRE_I                                                           |    <0.001 |
|                   Read_Addr_Counter[3].MUXCY_XOR_I                                                      |     0.000 |
|                   Read_Addr_Counter[4].FDRE_I                                                           |    <0.001 |
|                   Read_Addr_Counter[4].MUXCY_XOR_I                                                      |    <0.001 |
|                 Using_Victim_Cache.victim_cache_I1                                                      |    <0.001 |
|                   LRU_Module_I1                                                                         |    <0.001 |
|                   RAM_reg_0_63_0_2                                                                      |    <0.001 |
|                   RAM_reg_0_63_12_14                                                                    |    <0.001 |
|                   RAM_reg_0_63_15_17                                                                    |    <0.001 |
|                   RAM_reg_0_63_18_20                                                                    |    <0.001 |
|                   RAM_reg_0_63_21_23                                                                    |    <0.001 |
|                   RAM_reg_0_63_24_26                                                                    |    <0.001 |
|                   RAM_reg_0_63_27_29                                                                    |    <0.001 |
|                   RAM_reg_0_63_30_31                                                                    |    <0.001 |
|                   RAM_reg_0_63_3_5                                                                      |    <0.001 |
|                   RAM_reg_0_63_6_8                                                                      |    <0.001 |
|                   RAM_reg_0_63_9_11                                                                     |    <0.001 |
|                 Using_XX_Access_Part2.carry_or_I1                                                       |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 cache_valid_bit_detect_I1                                                               |    <0.001 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I     |    <0.001 |
|                     MUXCY_I                                                                             |    <0.001 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I     |     0.000 |
|                     MUXCY_I                                                                             |     0.000 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I     |     0.000 |
|                     MUXCY_I                                                                             |     0.000 |
|               instr_mux_I                                                                               |    <0.001 |
|               mem_databus_ready_sel_carry_or                                                            |     0.000 |
|                 MUXCY_I                                                                                 |     0.000 |
|               read_data_mux_I                                                                           |    <0.001 |
|             Reset_DFF                                                                                   |    <0.001 |
|             Using_Async_Interrupt.Interrupt_DFF                                                         |    <0.001 |
|             Using_Async_Wakeup_0.Wakeup_DFF                                                             |    <0.001 |
|             Using_Async_Wakeup_1.Wakeup_DFF                                                             |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_0_2                                           |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_12_14                                         |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_15_17                                         |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_18_20                                         |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_21_23                                         |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_24_26                                         |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_27_29                                         |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_30_31                                         |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_3_5                                           |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_6_8                                           |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_9_11                                          |    <0.001 |
|       microblaze_0_axi_periph                                                                           |     0.001 |
|         m04_couplers                                                                                    |     0.000 |
|           auto_pc                                                                                       |     0.000 |
|             inst                                                                                        |     0.000 |
|         m05_couplers                                                                                    |     0.000 |
|           auto_pc                                                                                       |     0.000 |
|             inst                                                                                        |     0.000 |
|         xbar                                                                                            |     0.001 |
|           inst                                                                                          |     0.001 |
|             gen_sasd.crossbar_sasd_0                                                                    |     0.001 |
|               addr_arbiter_inst                                                                         |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                              |    <0.001 |
|               reg_slice_r                                                                               |    <0.001 |
|               splitter_ar                                                                               |    <0.001 |
|               splitter_aw                                                                               |    <0.001 |
|       microblaze_0_local_memory                                                                         |     0.006 |
|         dlmb_bram_if_cntlr                                                                              |    <0.001 |
|           U0                                                                                            |    <0.001 |
|         dlmb_v10                                                                                        |     0.000 |
|           U0                                                                                            |     0.000 |
|         ilmb_bram_if_cntlr                                                                              |    <0.001 |
|           U0                                                                                            |    <0.001 |
|         ilmb_v10                                                                                        |     0.000 |
|           U0                                                                                            |     0.000 |
|         lmb_bram                                                                                        |     0.006 |
|           U0                                                                                            |     0.006 |
|             inst_blk_mem_gen                                                                            |     0.006 |
|               gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                     |     0.006 |
|                 valid.cstr                                                                              |     0.006 |
|                   ramloop[0].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[10].ram.r                                                                     |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[11].ram.r                                                                     |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[12].ram.r                                                                     |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[13].ram.r                                                                     |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[14].ram.r                                                                     |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[15].ram.r                                                                     |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[1].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[2].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[3].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[4].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[5].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[6].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[7].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[8].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|                   ramloop[9].ram.r                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                     |    <0.001 |
|       mig_7series_0                                                                                     |     0.895 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5   |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|         u_design_1_mig_7series_0_0_mig                                                                  |     0.894 |
|           temp_mon_enabled.u_tempmon                                                                    |    <0.001 |
|           u_ddr2_clk_ibuf                                                                               |    <0.001 |
|           u_ddr2_infrastructure                                                                         |     0.229 |
|           u_iodelay_ctrl                                                                                |     0.002 |
|           u_memc_ui_top_axi                                                                             |     0.663 |
|             mem_intfc0                                                                                  |     0.656 |
|               ddr_phy_top0                                                                              |     0.653 |
|                 u_ddr_calib_top                                                                         |     0.010 |
|                   ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                     |     0.004 |
|                   ddr_phy_tempmon_0                                                                     |     0.001 |
|                   dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                         |    <0.001 |
|                   mb_wrlvl_off.u_phy_wrlvl_off_delay                                                    |    <0.001 |
|                   u_ddr_phy_init                                                                        |     0.004 |
|                   u_ddr_phy_wrcal                                                                       |    <0.001 |
|                 u_ddr_mc_phy_wrapper                                                                    |     0.643 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                           |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                           |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                           |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                           |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                           |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                           |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                            |     0.013 |
|                   gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.028 |
|                     IBUFDS                                                                              |     0.017 |
|                     OBUFTDS                                                                             |     0.011 |
|                   gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.028 |
|                     IBUFDS                                                                              |     0.017 |
|                     OBUFTDS                                                                             |     0.011 |
|                   u_ddr_mc_phy                                                                          |     0.210 |
|                     ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                   |     0.209 |
|                       ddr_byte_lane_A.ddr_byte_lane_A                                                   |     0.050 |
|                         ddr_byte_group_io                                                               |     0.031 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                       ddr_byte_lane_B.ddr_byte_lane_B                                                   |     0.016 |
|                         ddr_byte_group_io                                                               |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                       ddr_byte_lane_C.ddr_byte_lane_C                                                   |     0.050 |
|                         ddr_byte_group_io                                                               |     0.031 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                       ddr_byte_lane_D.ddr_byte_lane_D                                                   |     0.051 |
|                         ddr_byte_group_io                                                               |    <0.001 |
|                         ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                       |     0.034 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                           mem_reg_0_15_12_17                                                            |    <0.001 |
|                           mem_reg_0_15_18_23                                                            |    <0.001 |
|                           mem_reg_0_15_24_29                                                            |    <0.001 |
|                           mem_reg_0_15_30_35                                                            |    <0.001 |
|                           mem_reg_0_15_36_41                                                            |    <0.001 |
|                           mem_reg_0_15_42_47                                                            |    <0.001 |
|                           mem_reg_0_15_48_53                                                            |    <0.001 |
|                           mem_reg_0_15_54_59                                                            |    <0.001 |
|                           mem_reg_0_15_60_65                                                            |    <0.001 |
|                           mem_reg_0_15_66_71                                                            |    <0.001 |
|                           mem_reg_0_15_6_11                                                             |    <0.001 |
|                           mem_reg_0_15_72_77                                                            |    <0.001 |
|               mc0                                                                                       |     0.003 |
|                 bank_mach0                                                                              |     0.002 |
|                   arb_mux0                                                                              |    <0.001 |
|                     arb_row_col0                                                                        |    <0.001 |
|                       col_arb0                                                                          |    <0.001 |
|                       config_arb0                                                                       |    <0.001 |
|                       pre_4_1_1T_arb.pre_arb0                                                           |    <0.001 |
|                       row_arb0                                                                          |    <0.001 |
|                     arb_select0                                                                         |    <0.001 |
|                   bank_cntrl[0].bank0                                                                   |    <0.001 |
|                     bank_compare0                                                                       |    <0.001 |
|                     bank_queue0                                                                         |    <0.001 |
|                     bank_state0                                                                         |    <0.001 |
|                   bank_cntrl[1].bank0                                                                   |    <0.001 |
|                     bank_compare0                                                                       |    <0.001 |
|                     bank_queue0                                                                         |    <0.001 |
|                     bank_state0                                                                         |    <0.001 |
|                   bank_cntrl[2].bank0                                                                   |    <0.001 |
|                     bank_compare0                                                                       |    <0.001 |
|                     bank_queue0                                                                         |    <0.001 |
|                     bank_state0                                                                         |    <0.001 |
|                   bank_cntrl[3].bank0                                                                   |    <0.001 |
|                     bank_compare0                                                                       |    <0.001 |
|                     bank_queue0                                                                         |    <0.001 |
|                     bank_state0                                                                         |    <0.001 |
|                   bank_common0                                                                          |    <0.001 |
|                 col_mach0                                                                               |    <0.001 |
|                   read_fifo.fifo_ram[1].RAM32M0                                                         |    <0.001 |
|                 rank_mach0                                                                              |    <0.001 |
|                   rank_cntrl[0].rank_cntrl0                                                             |    <0.001 |
|                   rank_common0                                                                          |    <0.001 |
|                     maintenance_request.maint_arb0                                                      |    <0.001 |
|             u_axi_mc                                                                                    |     0.005 |
|               axi_mc_ar_channel_0                                                                       |    <0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 axi_mc_cmd_translator_0                                                                 |    <0.001 |
|                   axi_mc_incr_cmd_0                                                                     |    <0.001 |
|                   axi_mc_wrap_cmd_0                                                                     |    <0.001 |
|               axi_mc_aw_channel_0                                                                       |    <0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 axi_mc_cmd_translator_0                                                                 |    <0.001 |
|                   axi_mc_incr_cmd_0                                                                     |    <0.001 |
|                   axi_mc_wrap_cmd_0                                                                     |    <0.001 |
|               axi_mc_b_channel_0                                                                        |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|               axi_mc_cmd_arbiter_0                                                                      |    <0.001 |
|               axi_mc_r_channel_0                                                                        |    <0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               axi_mc_w_channel_0                                                                        |     0.002 |
|             u_ui_top                                                                                    |     0.003 |
|               ui_cmd0                                                                                   |    <0.001 |
|               ui_rd_data0                                                                               |    <0.001 |
|               ui_wr_data0                                                                               |     0.002 |
|                 pointer_ram.rams[0].RAM32M0                                                             |    <0.001 |
|                 pointer_ram.rams[1].RAM32M0                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[0].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[10].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[11].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[12].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[13].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[14].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[15].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[16].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[17].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[18].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[19].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[1].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[20].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[21].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[22].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[23].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[2].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[3].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[4].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[5].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[6].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[7].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[8].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[9].RAM32M0                                                   |    <0.001 |
|       rst_clk_wiz_1_100M                                                                                |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           EXT_LPF                                                                                       |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|           SEQ                                                                                           |    <0.001 |
|             SEQ_COUNTER                                                                                 |    <0.001 |
|       xadc_wiz_0                                                                                        |     0.004 |
|         inst                                                                                            |     0.004 |
|           AXI_LITE_IPIF_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|           AXI_XADC_CORE_I                                                                               |     0.004 |
|             Inst_drp_arbiter                                                                            |    <0.001 |
|             axi4_stream_inst                                                                            |     0.001 |
|           INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                                          |    <0.001 |
|           SOFT_RESET_I                                                                                  |    <0.001 |
+---------------------------------------------------------------------------------------------------------+-----------+


