
---------- Begin Simulation Statistics ----------
final_tick                                 1109328800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184653                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406828                       # Number of bytes of host memory used
host_op_rate                                   321427                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.28                       # Real time elapsed on the host
host_tick_rate                               98341315                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2082941                       # Number of instructions simulated
sim_ops                                       3625823                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001109                       # Number of seconds simulated
sim_ticks                                  1109328800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               442705                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            470494                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             240502                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          442705                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           202203                       # Number of indirect misses.
system.cpu.branchPred.lookups                  497714                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11627                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13060                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2392598                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1950003                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25467                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     348901                       # Number of branches committed
system.cpu.commit.bw_lim_events                600208                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          913560                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2082941                       # Number of instructions committed
system.cpu.commit.committedOps                3625823                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2361501                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.535389                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.721213                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1172543     49.65%     49.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       183693      7.78%     57.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       173873      7.36%     64.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       231184      9.79%     74.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       600208     25.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2361501                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      76275                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9682                       # Number of function calls committed.
system.cpu.commit.int_insts                   3568579                       # Number of committed integer instructions.
system.cpu.commit.loads                        495718                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20780      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2851981     78.66%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1637      0.05%     79.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37722      1.04%     80.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2992      0.08%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.17%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11675      0.32%     80.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12600      0.35%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7436      0.21%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1229      0.03%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          476174     13.13%     94.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         162400      4.48%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19544      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12175      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3625823                       # Class of committed instruction
system.cpu.commit.refs                         670293                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2082941                       # Number of Instructions Simulated
system.cpu.committedOps                       3625823                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.331446                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.331446                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7647                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33424                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49128                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4380                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1036948                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4766266                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   300957                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1158402                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25539                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89523                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      582131                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2002                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      195448                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           166                       # TLB misses on write requests
system.cpu.fetch.Branches                      497714                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    247933                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2246014                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4799                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2878319                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  118                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           551                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   51078                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179465                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             339141                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             252129                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.037859                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2611369                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.934694                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930581                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1241782     47.55%     47.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    75993      2.91%     50.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    60545      2.32%     52.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    77079      2.95%     55.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1155970     44.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2611369                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    127514                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    70022                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    219618400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    219618400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    219618400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    219618400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    219618400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    219618000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8658400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8657600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       594400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       594000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       593600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       593600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4771200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4711600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4819600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4893200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     79304800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     79318000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     79294400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     79349200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1673863600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          161954                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                30122                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   380049                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.505493                       # Inst execution rate
system.cpu.iew.exec_refs                       779114                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     195427                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  702426                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                615875                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                944                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               519                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               206893                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4539331                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                583687                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             36548                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4175218                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3329                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8967                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25539                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15165                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           599                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40242                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          240                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       120155                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        32317                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             85                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21831                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8291                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5830121                       # num instructions consuming a value
system.cpu.iew.wb_count                       4152060                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567860                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3310691                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.497143                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4159384                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6459315                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3583124                       # number of integer regfile writes
system.cpu.ipc                               0.751063                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.751063                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27107      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3294276     78.22%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1663      0.04%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41627      0.99%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4681      0.11%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1258      0.03%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6997      0.17%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15902      0.38%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14561      0.35%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8098      0.19%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2431      0.06%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               568625     13.50%     94.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              184580      4.38%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26193      0.62%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13770      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4211769                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   95266                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              191992                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        91465                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             141957                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4089396                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10862345                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4060595                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5310954                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4538195                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4211769                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1136                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          913497                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19433                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            394                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1354663                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2611369                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.612859                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669009                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1187718     45.48%     45.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              176796      6.77%     52.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              303921     11.64%     63.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              344605     13.20%     77.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              598329     22.91%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2611369                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.518672                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      248026                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           344                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13212                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4497                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               615875                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              206893                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1575603                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2773323                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  853290                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4960547                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              340                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46729                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   352081                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  13793                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4558                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12241083                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4687824                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6393931                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1188195                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  74581                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25539                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                172412                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1433361                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            166933                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7431142                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19852                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                883                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    206665                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            936                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6300676                       # The number of ROB reads
system.cpu.rob.rob_writes                     9329548                       # The number of ROB writes
system.cpu.timesIdled                            1587                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18429                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          425                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38134                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              425                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          677                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            678                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              106                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22997                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1109328800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12211                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1338                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8100                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1348                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1348                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12211                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       953408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       953408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  953408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13559                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13559    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13559                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11363990                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29386710                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1109328800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17619                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4106                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23840                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                978                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2088                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2088                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17619                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8367                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49470                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57837                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       184000                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1254144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1438144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10501                       # Total snoops (count)
system.l2bus.snoopTraffic                       85888                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30204                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014534                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119682                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29765     98.55%     98.55% # Request fanout histogram
system.l2bus.snoop_fanout::1                      439      1.45%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30204                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20199198                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18837321                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3450798                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1109328800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1109328800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       244334                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           244334                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       244334                       # number of overall hits
system.cpu.icache.overall_hits::total          244334                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3598                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3598                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3598                       # number of overall misses
system.cpu.icache.overall_misses::total          3598                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    178500800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    178500800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    178500800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    178500800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       247932                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       247932                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       247932                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       247932                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014512                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014512                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014512                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014512                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49611.117287                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49611.117287                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49611.117287                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49611.117287                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          184                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          723                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          723                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          723                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          723                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2875                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2875                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2875                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2875                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143098800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143098800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143098800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143098800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011596                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011596                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011596                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011596                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49773.495652                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49773.495652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49773.495652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49773.495652                       # average overall mshr miss latency
system.cpu.icache.replacements                   2619                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       244334                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          244334                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3598                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3598                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    178500800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    178500800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       247932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       247932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014512                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014512                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49611.117287                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49611.117287                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2875                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2875                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143098800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143098800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011596                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011596                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49773.495652                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49773.495652                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1109328800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1109328800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.495545                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              232398                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2619                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.735395                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.495545                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990217                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990217                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            498739                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           498739                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1109328800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1109328800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1109328800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       679960                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           679960                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       679960                       # number of overall hits
system.cpu.dcache.overall_hits::total          679960                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35431                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35431                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35431                       # number of overall misses
system.cpu.dcache.overall_misses::total         35431                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1738307600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1738307600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1738307600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1738307600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       715391                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       715391                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       715391                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       715391                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049527                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049527                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049527                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049527                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49061.770766                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49061.770766                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49061.770766                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49061.770766                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27478                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          333                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               741                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.082321                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   166.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1752                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2766                       # number of writebacks
system.cpu.dcache.writebacks::total              2766                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22759                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22759                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22759                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22759                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12672                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12672                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12672                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4160                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16832                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    585205600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    585205600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    585205600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    240638418                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    825844018                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017713                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017713                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017713                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023528                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46180.997475                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46180.997475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46180.997475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57845.773558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49063.926925                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15808                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       507492                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          507492                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33304                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33304                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1633392000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1633392000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       540796                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       540796                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061583                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061583                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49044.919529                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49044.919529                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22720                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22720                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10584                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10584                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    483181600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    483181600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019571                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019571                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45652.078609                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45652.078609                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       172468                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         172468                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2127                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2127                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104915600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104915600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       174595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       174595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012182                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012182                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49325.622943                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49325.622943                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2088                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2088                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    102024000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102024000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011959                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011959                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48862.068966                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48862.068966                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4160                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4160                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    240638418                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    240638418                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57845.773558                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57845.773558                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1109328800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1109328800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.924227                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              634754                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15808                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.153973                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   756.176090                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   221.748136                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.738453                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.216551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          214                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          810                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          463                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          290                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.208984                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1447614                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1447614                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1109328800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             919                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4941                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          841                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6701                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            919                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4941                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          841                       # number of overall hits
system.l2cache.overall_hits::total               6701                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1954                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7729                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3319                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13002                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1954                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7729                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3319                       # number of overall misses
system.l2cache.overall_misses::total            13002                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    131896800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    528203200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    231301825                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    891401825                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    131896800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    528203200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    231301825                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    891401825                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2873                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12670                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4160                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19703                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2873                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12670                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4160                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19703                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.680125                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.610024                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.797837                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.659900                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.680125                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.610024                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.797837                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.659900                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67500.921187                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68340.432139                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69690.215426                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68558.823643                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67500.921187                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68340.432139                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69690.215426                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68558.823643                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1338                       # number of writebacks
system.l2cache.writebacks::total                 1338                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             18                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            7                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            18                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1954                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7718                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3312                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12984                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1954                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7718                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3312                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          575                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13559                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116264800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    466167600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    204441831                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    786874231                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116264800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    466167600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    204441831                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34364660                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    821238891                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.680125                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.609155                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.796154                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.658986                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.680125                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.609155                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.796154                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.688169                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59500.921187                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60400.051827                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61727.605978                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60603.375770                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59500.921187                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60400.051827                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61727.605978                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59764.626087                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60567.806697                       # average overall mshr miss latency
system.l2cache.replacements                      9519                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2768                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2768                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2768                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2768                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          344                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          344                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          575                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          575                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34364660                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34364660                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59764.626087                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59764.626087                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          736                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              736                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1352                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1352                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93279600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93279600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2088                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2088                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.647510                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.647510                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68993.786982                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68993.786982                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1348                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1348                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82417600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82417600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.645594                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.645594                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61140.652819                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61140.652819                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          919                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4205                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          841                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5965                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1954                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6377                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3319                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11650                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    131896800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    434923600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    231301825                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    798122225                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2873                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10582                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4160                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17615                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.680125                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.602627                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.797837                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.661368                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67500.921187                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68201.913125                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69690.215426                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68508.345494                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1954                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6370                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3312                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11636                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116264800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    383750000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    204441831                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    704456631                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.680125                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.601966                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.796154                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.660573                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59500.921187                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60243.328100                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61727.605978                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60541.133637                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1109328800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1109328800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3717.372519                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26002                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9519                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.731589                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.042447                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   285.547927                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2386.336965                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   888.749216                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   144.695964                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002940                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.069714                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.582602                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.216980                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035326                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.907562                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1077                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3019                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          121                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          948                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          909                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2008                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.262939                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.737061                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               318583                       # Number of tag accesses
system.l2cache.tags.data_accesses              318583                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1109328800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125056                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          493952                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       211968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              867776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125056                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125056                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85632                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85632                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1954                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7718                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3312                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          575                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13559                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1338                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1338                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          112731230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          445271050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    191077704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     33173212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              782253197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     112731230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         112731230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        77192623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              77192623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        77192623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         112731230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         445271050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    191077704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     33173212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             859445820                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1118004800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               26026319                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406828                       # Number of bytes of host memory used
host_op_rate                                 45209334                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.08                       # Real time elapsed on the host
host_tick_rate                              107390395                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2100825                       # Number of instructions simulated
sim_ops                                       3651790                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000009                       # Number of seconds simulated
sim_ticks                                     8676000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1426                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               169                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1447                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                681                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1426                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              745                       # Number of indirect misses.
system.cpu.branchPred.lookups                    1550                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      49                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          121                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     53345                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    15429                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               169                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        887                       # Number of branches committed
system.cpu.commit.bw_lim_events                  2614                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3681                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                17884                       # Number of instructions committed
system.cpu.commit.committedOps                  25967                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        18815                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.380122                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.338630                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         5184     27.55%     27.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         8137     43.25%     70.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1266      6.73%     77.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1614      8.58%     86.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2614     13.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        18815                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                     25707                       # Number of committed integer instructions.
system.cpu.commit.loads                          2093                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           95      0.37%      0.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            22230     85.61%     85.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     85.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.19%     86.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.08%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.12%     86.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     86.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     86.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     86.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     86.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.10%     86.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.15%     86.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.20%     86.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.10%     86.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.10%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1971      7.59%     94.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1206      4.64%     99.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.47%     99.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.28%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             25967                       # Class of committed instruction
system.cpu.commit.refs                           3371                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       17884                       # Number of Instructions Simulated
system.cpu.committedOps                         25967                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.212816                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.212816                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  9441                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  31266                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     2317                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      5007                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    171                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2939                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        2450                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1403                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        1550                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      2152                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         16966                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    37                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          21652                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     342                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.071462                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               2738                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                730                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.998248                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              19875                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.671396                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.863794                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    10317     51.91%     51.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      785      3.95%     55.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1006      5.06%     60.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      646      3.25%     64.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     7121     35.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                19875                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1013                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      620                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      1592400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      1592400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      1592000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      1592000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      1592000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      1592400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        39200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        39600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        38800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        38800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       393600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       393200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       393200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       392400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       11342400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1815                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  213                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1045                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.306362                       # Inst execution rate
system.cpu.iew.exec_refs                         3846                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1403                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1662                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2633                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                28                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 1438                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               29648                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2443                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               220                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 28335                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    171                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    13                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              138                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          540                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          161                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          168                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             45                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     65508                       # num instructions consuming a value
system.cpu.iew.wb_count                         28229                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.366566                       # average fanout of values written-back
system.cpu.iew.wb_producers                     24013                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.301475                       # insts written-back per cycle
system.cpu.iew.wb_sent                          28260                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    57466                       # number of integer regfile reads
system.cpu.int_regfile_writes                   25166                       # number of integer regfile writes
system.cpu.ipc                               0.824527                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.824527                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               199      0.70%      0.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 23884     83.64%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    59      0.21%     84.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  60      0.21%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.11%     84.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   49      0.17%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  123      0.43%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  114      0.40%     85.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  44      0.15%     86.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 61      0.21%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2226      7.80%     94.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1335      4.68%     98.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             289      1.01%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             80      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  28555                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     856                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1722                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          766                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1740                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  27500                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              75393                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        27463                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             31591                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      29627                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     28555                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               130                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         4434                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         19875                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.436730                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.190922                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                5773     29.05%     29.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4265     21.46%     50.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                6481     32.61%     83.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2096     10.55%     93.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1260      6.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           19875                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.316505                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        2152                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               998                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              950                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2633                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1438                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    5958                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            21690                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3811                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 38622                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   4496                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     3595                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     38                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                125020                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  30747                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               44321                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      6525                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    452                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    171                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5427                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     5698                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1739                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            61194                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            346                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      8508                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        45849                       # The number of ROB reads
system.cpu.rob.rob_writes                       60361                       # The number of ROB writes
system.cpu.timesIdled                              17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           61                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            122                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           37                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            73                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      8676000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 36                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               32                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            36                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                36                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      36    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  36                       # Request fanout histogram
system.membus.reqLayer2.occupancy               37200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy              77400                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      8676000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  61                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            14                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                85                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             61                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           87                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     183                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                38                       # Total snoops (count)
system.l2bus.snoopTraffic                         320                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 99                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.020202                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.141407                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       97     97.98%     97.98% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      2.02%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   99                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               38400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                56000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               34800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         8676000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      8676000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         2117                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2117                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2117                       # number of overall hits
system.cpu.icache.overall_hits::total            2117                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           35                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             35                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           35                       # number of overall misses
system.cpu.icache.overall_misses::total            35                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1478800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1478800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1478800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1478800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2152                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2152                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2152                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2152                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016264                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016264                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016264                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016264                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42251.428571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42251.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42251.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42251.428571                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            5                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           30                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1349600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1349600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1349600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1349600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013941                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013941                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013941                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013941                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44986.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44986.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44986.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44986.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         2117                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2117                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           35                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            35                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1478800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1478800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2152                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2152                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016264                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016264                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42251.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42251.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1349600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1349600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013941                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013941                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44986.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44986.666667                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      8676000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      8676000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1653                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                29                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                    57                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4333                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4333                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      8676000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      8676000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      8676000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3530                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3530                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3530                       # number of overall hits
system.cpu.dcache.overall_hits::total            3530                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           58                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             58                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           58                       # number of overall misses
system.cpu.dcache.overall_misses::total            58                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3306800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3306800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3306800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3306800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3588                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3588                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3588                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3588                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016165                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016165                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016165                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016165                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57013.793103                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57013.793103                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57013.793103                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57013.793103                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 3                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           26                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           26                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           32                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           32                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1426400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1426400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1426400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1426400                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008919                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008919                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008919                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008919                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        44575                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        44575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        44575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        44575                       # average overall mshr miss latency
system.cpu.dcache.replacements                     32                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2252                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2252                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           58                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            58                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3306800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3306800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2310                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2310                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025108                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025108                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57013.793103                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57013.793103                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           32                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1426400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1426400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013853                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013853                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        44575                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        44575                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1278                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1278                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         1278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      8676000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      8676000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 782                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                32                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.437500                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   816.662333                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   207.337667                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.797522                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.202478                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          206                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          818                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          457                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.201172                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              7208                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             7208                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      8676000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              10                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  25                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             10                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             15                       # number of overall hits
system.l2cache.overall_hits::total                 25                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            19                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                36                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           19                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           17                       # number of overall misses
system.l2cache.overall_misses::total               36                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1230800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1262000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2492800                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1230800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1262000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2492800                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           29                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           32                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              61                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           29                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           32                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             61                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.655172                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.531250                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.590164                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.655172                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.531250                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.590164                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64778.947368                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 74235.294118                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69244.444444                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64778.947368                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 74235.294118                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69244.444444                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              5                       # number of writebacks
system.l2cache.writebacks::total                    5                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           19                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           19                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1078800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1126000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2204800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1078800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1126000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2204800                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.655172                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.531250                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.590164                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.655172                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.531250                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.590164                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56778.947368                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 66235.294118                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61244.444444                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56778.947368                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 66235.294118                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61244.444444                       # average overall mshr miss latency
system.l2cache.replacements                        38                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            9                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            9                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            9                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            9                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           25                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           19                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           36                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1230800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1262000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2492800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           61                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.655172                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.531250                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.590164                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64778.947368                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 74235.294118                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69244.444444                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           19                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           36                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1078800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1126000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2204800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.655172                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.531250                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.590164                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56778.947368                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66235.294118                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61244.444444                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      8676000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      8676000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    118                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   38                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.105263                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.804518                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1044.729507                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1944.677685                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   924.788289                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          147                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008497                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.255061                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.474775                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.225778                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035889                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1073                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3023                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          119                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          950                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          889                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2036                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.261963                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.738037                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1014                       # Number of tag accesses
system.l2cache.tags.data_accesses                1014                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      8676000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              320                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               19                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   36                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             5                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   5                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          140156754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          125403412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              265560166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     140156754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         140156754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        36883356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              36883356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        36883356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         140156754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         125403412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             302443522                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1159446800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5345459                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412972                       # Number of bytes of host memory used
host_op_rate                                  9319489                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.40                       # Real time elapsed on the host
host_tick_rate                              102731314                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2155985                       # Number of instructions simulated
sim_ops                                       3759377                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000041                       # Number of seconds simulated
sim_ticks                                    41442000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                14724                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1349                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             14266                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5685                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           14724                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9039                       # Number of indirect misses.
system.cpu.branchPred.lookups                   16416                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     948                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1104                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     65780                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    40058                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1376                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      11152                       # Number of branches committed
system.cpu.commit.bw_lim_events                 16858                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             129                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           26562                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                55160                       # Number of instructions committed
system.cpu.commit.committedOps                 107587                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        73004                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.473714                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.660056                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        34702     47.53%     47.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         8947     12.26%     59.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         6283      8.61%     68.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         6214      8.51%     76.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        16858     23.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        73004                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       5105                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  762                       # Number of function calls committed.
system.cpu.commit.int_insts                    104372                       # Number of committed integer instructions.
system.cpu.commit.loads                         14089                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          590      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            80729     75.04%     75.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             373      0.35%     75.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.21%     76.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            244      0.23%     76.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.21%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.10%     76.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             591      0.55%     77.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             672      0.62%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1100      1.02%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.11%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           12998     12.08%     91.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           7904      7.35%     98.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1091      1.01%     99.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          620      0.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            107587                       # Class of committed instruction
system.cpu.commit.refs                          22613                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       55160                       # Number of Instructions Simulated
system.cpu.committedOps                        107587                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.878263                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.878263                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           66                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          195                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          333                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            19                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 20097                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 144071                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    19863                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     37571                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1383                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1754                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       16627                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            91                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        9629                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                       16416                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     10845                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         57477                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   447                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          77428                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           170                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2766                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.158448                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              21602                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               6633                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.747338                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              80668                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.892386                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.913805                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    38091     47.22%     47.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3749      4.65%     51.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2091      2.59%     54.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2224      2.76%     57.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    34513     42.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                80668                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      7961                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4456                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      6258800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      6258400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      6258800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      6258800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      6258800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      6258800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       134400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       134000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        55200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        55600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        55200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        55200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       299600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       298400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       299200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       286000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      2701200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      2687200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      2688800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      2684400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       49986800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1692                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    12367                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.195994                       # Inst execution rate
system.cpu.iew.exec_refs                        26148                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       9605                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11676                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 17904                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                207                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                32                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                10540                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              134128                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 16543                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2144                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                123911                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     39                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   501                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1383                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   567                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1123                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3817                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2016                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1484                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            208                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    139508                       # num instructions consuming a value
system.cpu.iew.wb_count                        122928                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.616445                       # average fanout of values written-back
system.cpu.iew.wb_producers                     85999                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.186506                       # insts written-back per cycle
system.cpu.iew.wb_sent                         123304                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   182486                       # number of integer regfile reads
system.cpu.int_regfile_writes                   96885                       # number of integer regfile writes
system.cpu.ipc                               0.532407                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.532407                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1088      0.86%      0.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 93879     74.48%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  374      0.30%     75.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   297      0.24%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 317      0.25%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.19%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  141      0.11%     76.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  721      0.57%     76.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  763      0.61%     77.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1137      0.90%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                196      0.16%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                15710     12.46%     91.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                9103      7.22%     98.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1350      1.07%     99.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            740      0.59%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 126052                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    5951                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               11969                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         5779                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               7655                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 119013                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             321451                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       117149                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            153031                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     133806                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    126052                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 322                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           26551                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               645                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            193                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        33999                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         80668                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.562602                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.631743                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               36100     44.75%     44.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                7678      9.52%     54.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                9068     11.24%     65.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               11050     13.70%     79.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               16772     20.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           80668                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.216659                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       10875                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            61                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               386                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              411                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                17904                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               10540                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   52441                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           103605                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   14335                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                125091                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    433                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    21011                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    256                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    51                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                357533                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 140859                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              161631                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     38034                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2215                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1383                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3405                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    36564                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              9163                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           210360                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2500                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                147                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2977                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            161                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       190295                       # The number of ROB reads
system.cpu.rob.rob_writes                      276015                       # The number of ROB writes
system.cpu.timesIdled                             302                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          851                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           46                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1699                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               46                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           863                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     41442000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                411                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           34                       # Transaction distribution
system.membus.trans_dist::CleanEvict              385                       # Transaction distribution
system.membus.trans_dist::ReadExReq                33                       # Transaction distribution
system.membus.trans_dist::ReadExResp               33                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           411                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        30592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        30592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   30592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               444                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     444    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 444                       # Request fanout histogram
system.membus.reqLayer2.occupancy              399639                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             958661                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     41442000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 810                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           125                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1178                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 39                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                39                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            811                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1600                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          948                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2548                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        34112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        26048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    60160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               454                       # Total snoops (count)
system.l2bus.snoopTraffic                        2176                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1304                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.039110                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.193932                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1253     96.09%     96.09% # Request fanout histogram
system.l2bus.snoop_fanout::1                       51      3.91%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1304                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              379200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               767550                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              640398                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.5                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        41442000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     41442000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        10193                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            10193                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        10193                       # number of overall hits
system.cpu.icache.overall_hits::total           10193                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          652                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            652                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          652                       # number of overall misses
system.cpu.icache.overall_misses::total           652                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25789600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25789600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25789600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25789600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        10845                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        10845                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        10845                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        10845                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.060120                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.060120                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.060120                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.060120                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39554.601227                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39554.601227                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39554.601227                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39554.601227                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          119                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          119                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          533                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          533                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          533                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          533                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20291600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20291600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20291600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20291600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049147                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049147                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049147                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049147                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38070.544090                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38070.544090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38070.544090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38070.544090                       # average overall mshr miss latency
system.cpu.icache.replacements                    533                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        10193                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           10193                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          652                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           652                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25789600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25789600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        10845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        10845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.060120                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.060120                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39554.601227                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39554.601227                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          119                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          533                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          533                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20291600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20291600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049147                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049147                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38070.544090                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38070.544090                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     41442000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     41442000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               26030                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               789                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             32.991128                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             22223                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            22223                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     41442000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     41442000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     41442000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        23500                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            23500                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        23500                       # number of overall hits
system.cpu.dcache.overall_hits::total           23500                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          509                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            509                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          509                       # number of overall misses
system.cpu.dcache.overall_misses::total           509                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23047200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23047200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23047200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23047200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        24009                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        24009                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        24009                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        24009                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021200                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021200                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021200                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021200                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45279.371316                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45279.371316                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45279.371316                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45279.371316                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                38                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           91                       # number of writebacks
system.cpu.dcache.writebacks::total                91                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          238                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          238                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          271                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           45                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          316                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11599600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11599600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11599600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2685150                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14284750                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011287                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011287                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011287                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013162                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42802.952030                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42802.952030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42802.952030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45204.905063                       # average overall mshr miss latency
system.cpu.dcache.replacements                    316                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        14991                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           14991                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20624800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20624800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        15461                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        15461                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030399                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030399                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43882.553191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43882.553191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          238                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          238                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9208400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9208400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39691.379310                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39691.379310                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         8509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           8509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           39                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2422400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2422400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         8548                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         8548                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004562                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004562                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62112.820513                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62112.820513                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           39                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2391200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2391200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61312.820513                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61312.820513                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           45                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           45                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2685150                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2685150                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59670                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        59670                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     41442000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     41442000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               88634                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1340                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.144776                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   843.738131                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   180.261869                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.823963                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.176037                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          156                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          868                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          392                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.152344                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             48334                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            48334                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     41442000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             277                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             121                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 405                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            277                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            121                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            7                       # number of overall hits
system.l2cache.overall_hits::total                405                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           257                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           150                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           38                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               445                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          257                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          150                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           38                       # number of overall misses
system.l2cache.overall_misses::total              445                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17318800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     10243600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2603559                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     30165959                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17318800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     10243600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2603559                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     30165959                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          534                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          271                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           45                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             850                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          534                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          271                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           45                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            850                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.481273                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.553506                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.844444                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.523529                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.481273                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.553506                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.844444                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.523529                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67388.326848                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68290.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68514.710526                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67788.671910                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67388.326848                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68290.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68514.710526                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67788.671910                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             34                       # number of writebacks
system.l2cache.writebacks::total                   34                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          257                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          150                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           38                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          445                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          257                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          150                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           38                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          445                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15270800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      9043600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2299559                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     26613959                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15270800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      9043600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2299559                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     26613959                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.481273                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.553506                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.844444                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.523529                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.481273                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.553506                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.844444                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.523529                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59419.455253                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60290.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60514.710526                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59806.649438                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59419.455253                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60290.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60514.710526                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59806.649438                       # average overall mshr miss latency
system.l2cache.replacements                       454                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           91                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           91                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           91                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           91                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           11                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            6                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                6                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           33                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             33                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2293600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2293600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           39                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.846154                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.846154                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69503.030303                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69503.030303                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           33                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           33                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2029600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2029600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.846154                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61503.030303                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61503.030303                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          277                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          115                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          399                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          257                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          117                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           38                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          412                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17318800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7950000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2603559                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27872359                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          534                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          232                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           45                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          811                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.481273                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.504310                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.844444                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.508015                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67388.326848                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67948.717949                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68514.710526                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67651.356796                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          257                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          117                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           38                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          412                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15270800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7014000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2299559                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24584359                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.481273                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.504310                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.844444                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.508015                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59419.455253                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59948.717949                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60514.710526                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59670.774272                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     41442000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     41442000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14019                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4550                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.081099                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.783543                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1126.182272                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1903.425036                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   886.685245                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   139.923903                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009713                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.274947                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.464703                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.216476                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034161                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          955                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3141                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           96                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          851                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          761                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2172                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.233154                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.766846                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                14022                       # Number of tag accesses
system.l2cache.tags.data_accesses               14022                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     41442000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            9600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               28416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16384                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16384                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2176                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2176                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              256                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              150                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           38                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  444                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            34                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  34                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          395347715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          231649052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     58684426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              685681193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     395347715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         395347715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        52507118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              52507118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        52507118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         395347715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         231649052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     58684426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             738188311                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
