
ThermoControl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000076ac  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000548  080077bc  080077bc  000177bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d04  08007d04  000200a0  2**0
                  CONTENTS
  4 .ARM          00000000  08007d04  08007d04  000200a0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007d04  08007d04  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d04  08007d04  00017d04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007d08  08007d08  00017d08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  08007d0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003aa4  200000a0  08007dac  000200a0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20003b44  08007dac  00023b44  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d4b6  00000000  00000000  000200c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006a44  00000000  00000000  0004d57f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0001fc60  00000000  00000000  00053fc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a20  00000000  00000000  00073c28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002110  00000000  00000000  00075648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d8d2  00000000  00000000  00077758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002cc9c  00000000  00000000  0009502a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009de83  00000000  00000000  000c1cc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0015fb49  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004dd4  00000000  00000000  0015fb9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000a0 	.word	0x200000a0
 800012c:	00000000 	.word	0x00000000
 8000130:	080077a4 	.word	0x080077a4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000a4 	.word	0x200000a4
 800014c:	080077a4 	.word	0x080077a4

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2f>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008f4:	bf24      	itt	cs
 80008f6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80008fa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80008fe:	d90d      	bls.n	800091c <__aeabi_d2f+0x30>
 8000900:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000904:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000908:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800090c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000910:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000914:	bf08      	it	eq
 8000916:	f020 0001 	biceq.w	r0, r0, #1
 800091a:	4770      	bx	lr
 800091c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000920:	d121      	bne.n	8000966 <__aeabi_d2f+0x7a>
 8000922:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000926:	bfbc      	itt	lt
 8000928:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800092c:	4770      	bxlt	lr
 800092e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000932:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000936:	f1c2 0218 	rsb	r2, r2, #24
 800093a:	f1c2 0c20 	rsb	ip, r2, #32
 800093e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000942:	fa20 f002 	lsr.w	r0, r0, r2
 8000946:	bf18      	it	ne
 8000948:	f040 0001 	orrne.w	r0, r0, #1
 800094c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000950:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000954:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000958:	ea40 000c 	orr.w	r0, r0, ip
 800095c:	fa23 f302 	lsr.w	r3, r3, r2
 8000960:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000964:	e7cc      	b.n	8000900 <__aeabi_d2f+0x14>
 8000966:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800096a:	d107      	bne.n	800097c <__aeabi_d2f+0x90>
 800096c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000970:	bf1e      	ittt	ne
 8000972:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000976:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800097a:	4770      	bxne	lr
 800097c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000980:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000984:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop

0800098c <__aeabi_frsub>:
 800098c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000990:	e002      	b.n	8000998 <__addsf3>
 8000992:	bf00      	nop

08000994 <__aeabi_fsub>:
 8000994:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000998 <__addsf3>:
 8000998:	0042      	lsls	r2, r0, #1
 800099a:	bf1f      	itttt	ne
 800099c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009a0:	ea92 0f03 	teqne	r2, r3
 80009a4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009a8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009ac:	d06a      	beq.n	8000a84 <__addsf3+0xec>
 80009ae:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009b2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009b6:	bfc1      	itttt	gt
 80009b8:	18d2      	addgt	r2, r2, r3
 80009ba:	4041      	eorgt	r1, r0
 80009bc:	4048      	eorgt	r0, r1
 80009be:	4041      	eorgt	r1, r0
 80009c0:	bfb8      	it	lt
 80009c2:	425b      	neglt	r3, r3
 80009c4:	2b19      	cmp	r3, #25
 80009c6:	bf88      	it	hi
 80009c8:	4770      	bxhi	lr
 80009ca:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009ce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009d2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009d6:	bf18      	it	ne
 80009d8:	4240      	negne	r0, r0
 80009da:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009de:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009e2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009e6:	bf18      	it	ne
 80009e8:	4249      	negne	r1, r1
 80009ea:	ea92 0f03 	teq	r2, r3
 80009ee:	d03f      	beq.n	8000a70 <__addsf3+0xd8>
 80009f0:	f1a2 0201 	sub.w	r2, r2, #1
 80009f4:	fa41 fc03 	asr.w	ip, r1, r3
 80009f8:	eb10 000c 	adds.w	r0, r0, ip
 80009fc:	f1c3 0320 	rsb	r3, r3, #32
 8000a00:	fa01 f103 	lsl.w	r1, r1, r3
 8000a04:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a08:	d502      	bpl.n	8000a10 <__addsf3+0x78>
 8000a0a:	4249      	negs	r1, r1
 8000a0c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a10:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a14:	d313      	bcc.n	8000a3e <__addsf3+0xa6>
 8000a16:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a1a:	d306      	bcc.n	8000a2a <__addsf3+0x92>
 8000a1c:	0840      	lsrs	r0, r0, #1
 8000a1e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a22:	f102 0201 	add.w	r2, r2, #1
 8000a26:	2afe      	cmp	r2, #254	; 0xfe
 8000a28:	d251      	bcs.n	8000ace <__addsf3+0x136>
 8000a2a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a2e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a32:	bf08      	it	eq
 8000a34:	f020 0001 	biceq.w	r0, r0, #1
 8000a38:	ea40 0003 	orr.w	r0, r0, r3
 8000a3c:	4770      	bx	lr
 8000a3e:	0049      	lsls	r1, r1, #1
 8000a40:	eb40 0000 	adc.w	r0, r0, r0
 8000a44:	3a01      	subs	r2, #1
 8000a46:	bf28      	it	cs
 8000a48:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000a4c:	d2ed      	bcs.n	8000a2a <__addsf3+0x92>
 8000a4e:	fab0 fc80 	clz	ip, r0
 8000a52:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a56:	ebb2 020c 	subs.w	r2, r2, ip
 8000a5a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a5e:	bfaa      	itet	ge
 8000a60:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a64:	4252      	neglt	r2, r2
 8000a66:	4318      	orrge	r0, r3
 8000a68:	bfbc      	itt	lt
 8000a6a:	40d0      	lsrlt	r0, r2
 8000a6c:	4318      	orrlt	r0, r3
 8000a6e:	4770      	bx	lr
 8000a70:	f092 0f00 	teq	r2, #0
 8000a74:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a78:	bf06      	itte	eq
 8000a7a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a7e:	3201      	addeq	r2, #1
 8000a80:	3b01      	subne	r3, #1
 8000a82:	e7b5      	b.n	80009f0 <__addsf3+0x58>
 8000a84:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a88:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a8c:	bf18      	it	ne
 8000a8e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a92:	d021      	beq.n	8000ad8 <__addsf3+0x140>
 8000a94:	ea92 0f03 	teq	r2, r3
 8000a98:	d004      	beq.n	8000aa4 <__addsf3+0x10c>
 8000a9a:	f092 0f00 	teq	r2, #0
 8000a9e:	bf08      	it	eq
 8000aa0:	4608      	moveq	r0, r1
 8000aa2:	4770      	bx	lr
 8000aa4:	ea90 0f01 	teq	r0, r1
 8000aa8:	bf1c      	itt	ne
 8000aaa:	2000      	movne	r0, #0
 8000aac:	4770      	bxne	lr
 8000aae:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ab2:	d104      	bne.n	8000abe <__addsf3+0x126>
 8000ab4:	0040      	lsls	r0, r0, #1
 8000ab6:	bf28      	it	cs
 8000ab8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000abc:	4770      	bx	lr
 8000abe:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ac2:	bf3c      	itt	cc
 8000ac4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ac8:	4770      	bxcc	lr
 8000aca:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ace:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ad2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ad6:	4770      	bx	lr
 8000ad8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000adc:	bf16      	itet	ne
 8000ade:	4608      	movne	r0, r1
 8000ae0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ae4:	4601      	movne	r1, r0
 8000ae6:	0242      	lsls	r2, r0, #9
 8000ae8:	bf06      	itte	eq
 8000aea:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000aee:	ea90 0f01 	teqeq	r0, r1
 8000af2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_ui2f>:
 8000af8:	f04f 0300 	mov.w	r3, #0
 8000afc:	e004      	b.n	8000b08 <__aeabi_i2f+0x8>
 8000afe:	bf00      	nop

08000b00 <__aeabi_i2f>:
 8000b00:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	bf48      	it	mi
 8000b06:	4240      	negmi	r0, r0
 8000b08:	ea5f 0c00 	movs.w	ip, r0
 8000b0c:	bf08      	it	eq
 8000b0e:	4770      	bxeq	lr
 8000b10:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b14:	4601      	mov	r1, r0
 8000b16:	f04f 0000 	mov.w	r0, #0
 8000b1a:	e01c      	b.n	8000b56 <__aeabi_l2f+0x2a>

08000b1c <__aeabi_ul2f>:
 8000b1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b20:	bf08      	it	eq
 8000b22:	4770      	bxeq	lr
 8000b24:	f04f 0300 	mov.w	r3, #0
 8000b28:	e00a      	b.n	8000b40 <__aeabi_l2f+0x14>
 8000b2a:	bf00      	nop

08000b2c <__aeabi_l2f>:
 8000b2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b30:	bf08      	it	eq
 8000b32:	4770      	bxeq	lr
 8000b34:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b38:	d502      	bpl.n	8000b40 <__aeabi_l2f+0x14>
 8000b3a:	4240      	negs	r0, r0
 8000b3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b40:	ea5f 0c01 	movs.w	ip, r1
 8000b44:	bf02      	ittt	eq
 8000b46:	4684      	moveq	ip, r0
 8000b48:	4601      	moveq	r1, r0
 8000b4a:	2000      	moveq	r0, #0
 8000b4c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b50:	bf08      	it	eq
 8000b52:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b56:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b5a:	fabc f28c 	clz	r2, ip
 8000b5e:	3a08      	subs	r2, #8
 8000b60:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b64:	db10      	blt.n	8000b88 <__aeabi_l2f+0x5c>
 8000b66:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b6a:	4463      	add	r3, ip
 8000b6c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b70:	f1c2 0220 	rsb	r2, r2, #32
 8000b74:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b78:	fa20 f202 	lsr.w	r2, r0, r2
 8000b7c:	eb43 0002 	adc.w	r0, r3, r2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f102 0220 	add.w	r2, r2, #32
 8000b8c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b90:	f1c2 0220 	rsb	r2, r2, #32
 8000b94:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b98:	fa21 f202 	lsr.w	r2, r1, r2
 8000b9c:	eb43 0002 	adc.w	r0, r3, r2
 8000ba0:	bf08      	it	eq
 8000ba2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_fmul>:
 8000ba8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000bac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bb0:	bf1e      	ittt	ne
 8000bb2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bb6:	ea92 0f0c 	teqne	r2, ip
 8000bba:	ea93 0f0c 	teqne	r3, ip
 8000bbe:	d06f      	beq.n	8000ca0 <__aeabi_fmul+0xf8>
 8000bc0:	441a      	add	r2, r3
 8000bc2:	ea80 0c01 	eor.w	ip, r0, r1
 8000bc6:	0240      	lsls	r0, r0, #9
 8000bc8:	bf18      	it	ne
 8000bca:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bce:	d01e      	beq.n	8000c0e <__aeabi_fmul+0x66>
 8000bd0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bd4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bd8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bdc:	fba0 3101 	umull	r3, r1, r0, r1
 8000be0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000be4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000be8:	bf3e      	ittt	cc
 8000bea:	0049      	lslcc	r1, r1, #1
 8000bec:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bf0:	005b      	lslcc	r3, r3, #1
 8000bf2:	ea40 0001 	orr.w	r0, r0, r1
 8000bf6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000bfa:	2afd      	cmp	r2, #253	; 0xfd
 8000bfc:	d81d      	bhi.n	8000c3a <__aeabi_fmul+0x92>
 8000bfe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000c02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c06:	bf08      	it	eq
 8000c08:	f020 0001 	biceq.w	r0, r0, #1
 8000c0c:	4770      	bx	lr
 8000c0e:	f090 0f00 	teq	r0, #0
 8000c12:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c16:	bf08      	it	eq
 8000c18:	0249      	lsleq	r1, r1, #9
 8000c1a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c1e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c22:	3a7f      	subs	r2, #127	; 0x7f
 8000c24:	bfc2      	ittt	gt
 8000c26:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c2a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c2e:	4770      	bxgt	lr
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	3a01      	subs	r2, #1
 8000c3a:	dc5d      	bgt.n	8000cf8 <__aeabi_fmul+0x150>
 8000c3c:	f112 0f19 	cmn.w	r2, #25
 8000c40:	bfdc      	itt	le
 8000c42:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c46:	4770      	bxle	lr
 8000c48:	f1c2 0200 	rsb	r2, r2, #0
 8000c4c:	0041      	lsls	r1, r0, #1
 8000c4e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c52:	f1c2 0220 	rsb	r2, r2, #32
 8000c56:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c5a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c5e:	f140 0000 	adc.w	r0, r0, #0
 8000c62:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c66:	bf08      	it	eq
 8000c68:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c6c:	4770      	bx	lr
 8000c6e:	f092 0f00 	teq	r2, #0
 8000c72:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c76:	bf02      	ittt	eq
 8000c78:	0040      	lsleq	r0, r0, #1
 8000c7a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c7e:	3a01      	subeq	r2, #1
 8000c80:	d0f9      	beq.n	8000c76 <__aeabi_fmul+0xce>
 8000c82:	ea40 000c 	orr.w	r0, r0, ip
 8000c86:	f093 0f00 	teq	r3, #0
 8000c8a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c8e:	bf02      	ittt	eq
 8000c90:	0049      	lsleq	r1, r1, #1
 8000c92:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c96:	3b01      	subeq	r3, #1
 8000c98:	d0f9      	beq.n	8000c8e <__aeabi_fmul+0xe6>
 8000c9a:	ea41 010c 	orr.w	r1, r1, ip
 8000c9e:	e78f      	b.n	8000bc0 <__aeabi_fmul+0x18>
 8000ca0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ca4:	ea92 0f0c 	teq	r2, ip
 8000ca8:	bf18      	it	ne
 8000caa:	ea93 0f0c 	teqne	r3, ip
 8000cae:	d00a      	beq.n	8000cc6 <__aeabi_fmul+0x11e>
 8000cb0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000cb4:	bf18      	it	ne
 8000cb6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000cba:	d1d8      	bne.n	8000c6e <__aeabi_fmul+0xc6>
 8000cbc:	ea80 0001 	eor.w	r0, r0, r1
 8000cc0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cc4:	4770      	bx	lr
 8000cc6:	f090 0f00 	teq	r0, #0
 8000cca:	bf17      	itett	ne
 8000ccc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000cd0:	4608      	moveq	r0, r1
 8000cd2:	f091 0f00 	teqne	r1, #0
 8000cd6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000cda:	d014      	beq.n	8000d06 <__aeabi_fmul+0x15e>
 8000cdc:	ea92 0f0c 	teq	r2, ip
 8000ce0:	d101      	bne.n	8000ce6 <__aeabi_fmul+0x13e>
 8000ce2:	0242      	lsls	r2, r0, #9
 8000ce4:	d10f      	bne.n	8000d06 <__aeabi_fmul+0x15e>
 8000ce6:	ea93 0f0c 	teq	r3, ip
 8000cea:	d103      	bne.n	8000cf4 <__aeabi_fmul+0x14c>
 8000cec:	024b      	lsls	r3, r1, #9
 8000cee:	bf18      	it	ne
 8000cf0:	4608      	movne	r0, r1
 8000cf2:	d108      	bne.n	8000d06 <__aeabi_fmul+0x15e>
 8000cf4:	ea80 0001 	eor.w	r0, r0, r1
 8000cf8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cfc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d04:	4770      	bx	lr
 8000d06:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d0a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d0e:	4770      	bx	lr

08000d10 <__aeabi_fdiv>:
 8000d10:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d14:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d18:	bf1e      	ittt	ne
 8000d1a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d1e:	ea92 0f0c 	teqne	r2, ip
 8000d22:	ea93 0f0c 	teqne	r3, ip
 8000d26:	d069      	beq.n	8000dfc <__aeabi_fdiv+0xec>
 8000d28:	eba2 0203 	sub.w	r2, r2, r3
 8000d2c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d30:	0249      	lsls	r1, r1, #9
 8000d32:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d36:	d037      	beq.n	8000da8 <__aeabi_fdiv+0x98>
 8000d38:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d3c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d40:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d44:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	bf38      	it	cc
 8000d4c:	005b      	lslcc	r3, r3, #1
 8000d4e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d52:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d56:	428b      	cmp	r3, r1
 8000d58:	bf24      	itt	cs
 8000d5a:	1a5b      	subcs	r3, r3, r1
 8000d5c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d60:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d64:	bf24      	itt	cs
 8000d66:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d6a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d6e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d72:	bf24      	itt	cs
 8000d74:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d78:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d7c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d80:	bf24      	itt	cs
 8000d82:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d86:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d8a:	011b      	lsls	r3, r3, #4
 8000d8c:	bf18      	it	ne
 8000d8e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d92:	d1e0      	bne.n	8000d56 <__aeabi_fdiv+0x46>
 8000d94:	2afd      	cmp	r2, #253	; 0xfd
 8000d96:	f63f af50 	bhi.w	8000c3a <__aeabi_fmul+0x92>
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da0:	bf08      	it	eq
 8000da2:	f020 0001 	biceq.w	r0, r0, #1
 8000da6:	4770      	bx	lr
 8000da8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dac:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000db0:	327f      	adds	r2, #127	; 0x7f
 8000db2:	bfc2      	ittt	gt
 8000db4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dbc:	4770      	bxgt	lr
 8000dbe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc2:	f04f 0300 	mov.w	r3, #0
 8000dc6:	3a01      	subs	r2, #1
 8000dc8:	e737      	b.n	8000c3a <__aeabi_fmul+0x92>
 8000dca:	f092 0f00 	teq	r2, #0
 8000dce:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dd2:	bf02      	ittt	eq
 8000dd4:	0040      	lsleq	r0, r0, #1
 8000dd6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dda:	3a01      	subeq	r2, #1
 8000ddc:	d0f9      	beq.n	8000dd2 <__aeabi_fdiv+0xc2>
 8000dde:	ea40 000c 	orr.w	r0, r0, ip
 8000de2:	f093 0f00 	teq	r3, #0
 8000de6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dea:	bf02      	ittt	eq
 8000dec:	0049      	lsleq	r1, r1, #1
 8000dee:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000df2:	3b01      	subeq	r3, #1
 8000df4:	d0f9      	beq.n	8000dea <__aeabi_fdiv+0xda>
 8000df6:	ea41 010c 	orr.w	r1, r1, ip
 8000dfa:	e795      	b.n	8000d28 <__aeabi_fdiv+0x18>
 8000dfc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e00:	ea92 0f0c 	teq	r2, ip
 8000e04:	d108      	bne.n	8000e18 <__aeabi_fdiv+0x108>
 8000e06:	0242      	lsls	r2, r0, #9
 8000e08:	f47f af7d 	bne.w	8000d06 <__aeabi_fmul+0x15e>
 8000e0c:	ea93 0f0c 	teq	r3, ip
 8000e10:	f47f af70 	bne.w	8000cf4 <__aeabi_fmul+0x14c>
 8000e14:	4608      	mov	r0, r1
 8000e16:	e776      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e18:	ea93 0f0c 	teq	r3, ip
 8000e1c:	d104      	bne.n	8000e28 <__aeabi_fdiv+0x118>
 8000e1e:	024b      	lsls	r3, r1, #9
 8000e20:	f43f af4c 	beq.w	8000cbc <__aeabi_fmul+0x114>
 8000e24:	4608      	mov	r0, r1
 8000e26:	e76e      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e28:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e2c:	bf18      	it	ne
 8000e2e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e32:	d1ca      	bne.n	8000dca <__aeabi_fdiv+0xba>
 8000e34:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e38:	f47f af5c 	bne.w	8000cf4 <__aeabi_fmul+0x14c>
 8000e3c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e40:	f47f af3c 	bne.w	8000cbc <__aeabi_fmul+0x114>
 8000e44:	e75f      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e46:	bf00      	nop

08000e48 <__gesf2>:
 8000e48:	f04f 3cff 	mov.w	ip, #4294967295
 8000e4c:	e006      	b.n	8000e5c <__cmpsf2+0x4>
 8000e4e:	bf00      	nop

08000e50 <__lesf2>:
 8000e50:	f04f 0c01 	mov.w	ip, #1
 8000e54:	e002      	b.n	8000e5c <__cmpsf2+0x4>
 8000e56:	bf00      	nop

08000e58 <__cmpsf2>:
 8000e58:	f04f 0c01 	mov.w	ip, #1
 8000e5c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e60:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e64:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e6c:	bf18      	it	ne
 8000e6e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e72:	d011      	beq.n	8000e98 <__cmpsf2+0x40>
 8000e74:	b001      	add	sp, #4
 8000e76:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e7a:	bf18      	it	ne
 8000e7c:	ea90 0f01 	teqne	r0, r1
 8000e80:	bf58      	it	pl
 8000e82:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e86:	bf88      	it	hi
 8000e88:	17c8      	asrhi	r0, r1, #31
 8000e8a:	bf38      	it	cc
 8000e8c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e90:	bf18      	it	ne
 8000e92:	f040 0001 	orrne.w	r0, r0, #1
 8000e96:	4770      	bx	lr
 8000e98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e9c:	d102      	bne.n	8000ea4 <__cmpsf2+0x4c>
 8000e9e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000ea2:	d105      	bne.n	8000eb0 <__cmpsf2+0x58>
 8000ea4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ea8:	d1e4      	bne.n	8000e74 <__cmpsf2+0x1c>
 8000eaa:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000eae:	d0e1      	beq.n	8000e74 <__cmpsf2+0x1c>
 8000eb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <__aeabi_cfrcmple>:
 8000eb8:	4684      	mov	ip, r0
 8000eba:	4608      	mov	r0, r1
 8000ebc:	4661      	mov	r1, ip
 8000ebe:	e7ff      	b.n	8000ec0 <__aeabi_cfcmpeq>

08000ec0 <__aeabi_cfcmpeq>:
 8000ec0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ec2:	f7ff ffc9 	bl	8000e58 <__cmpsf2>
 8000ec6:	2800      	cmp	r0, #0
 8000ec8:	bf48      	it	mi
 8000eca:	f110 0f00 	cmnmi.w	r0, #0
 8000ece:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ed0 <__aeabi_fcmpeq>:
 8000ed0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ed4:	f7ff fff4 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000ed8:	bf0c      	ite	eq
 8000eda:	2001      	moveq	r0, #1
 8000edc:	2000      	movne	r0, #0
 8000ede:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_fcmplt>:
 8000ee4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee8:	f7ff ffea 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000eec:	bf34      	ite	cc
 8000eee:	2001      	movcc	r0, #1
 8000ef0:	2000      	movcs	r0, #0
 8000ef2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef6:	bf00      	nop

08000ef8 <__aeabi_fcmple>:
 8000ef8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000efc:	f7ff ffe0 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000f00:	bf94      	ite	ls
 8000f02:	2001      	movls	r0, #1
 8000f04:	2000      	movhi	r0, #0
 8000f06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f0a:	bf00      	nop

08000f0c <__aeabi_fcmpge>:
 8000f0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f10:	f7ff ffd2 	bl	8000eb8 <__aeabi_cfrcmple>
 8000f14:	bf94      	ite	ls
 8000f16:	2001      	movls	r0, #1
 8000f18:	2000      	movhi	r0, #0
 8000f1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1e:	bf00      	nop

08000f20 <__aeabi_fcmpgt>:
 8000f20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f24:	f7ff ffc8 	bl	8000eb8 <__aeabi_cfrcmple>
 8000f28:	bf34      	ite	cc
 8000f2a:	2001      	movcc	r0, #1
 8000f2c:	2000      	movcs	r0, #0
 8000f2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f32:	bf00      	nop

08000f34 <__aeabi_f2uiz>:
 8000f34:	0042      	lsls	r2, r0, #1
 8000f36:	d20e      	bcs.n	8000f56 <__aeabi_f2uiz+0x22>
 8000f38:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f3c:	d30b      	bcc.n	8000f56 <__aeabi_f2uiz+0x22>
 8000f3e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f42:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f46:	d409      	bmi.n	8000f5c <__aeabi_f2uiz+0x28>
 8000f48:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f4c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f50:	fa23 f002 	lsr.w	r0, r3, r2
 8000f54:	4770      	bx	lr
 8000f56:	f04f 0000 	mov.w	r0, #0
 8000f5a:	4770      	bx	lr
 8000f5c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f60:	d101      	bne.n	8000f66 <__aeabi_f2uiz+0x32>
 8000f62:	0242      	lsls	r2, r0, #9
 8000f64:	d102      	bne.n	8000f6c <__aeabi_f2uiz+0x38>
 8000f66:	f04f 30ff 	mov.w	r0, #4294967295
 8000f6a:	4770      	bx	lr
 8000f6c:	f04f 0000 	mov.w	r0, #0
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <fGetAinCalData>:
}
/*
 *
 */
float fGetAinCalData( AIN_NAME_t name, float raw_data)
{
 8000f74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     float out_data = 0U;
      if ( name < AIN_NUMBER )
 8000f78:	2802      	cmp	r0, #2
 8000f7a:	d833      	bhi.n	8000fe4 <fGetAinCalData+0x70>
 8000f7c:	460e      	mov	r6, r1
     {
          if ( xAinData[ name ].coof_count == 0 )
 8000f7e:	4b1c      	ldr	r3, [pc, #112]	; (8000ff0 <fGetAinCalData+0x7c>)
 8000f80:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 8000f84:	b90b      	cbnz	r3, 8000f8a <fGetAinCalData+0x16>
           {
               out_data = raw_data;
 8000f86:	460f      	mov	r7, r1
 8000f88:	e02d      	b.n	8000fe6 <fGetAinCalData+0x72>
    for (uint16_t i =  xAinData[ name ].index; i < (xAinData[ name ].index + xAinData[ name ].coof_count ); i++ )
 8000f8a:	4a19      	ldr	r2, [pc, #100]	; (8000ff0 <fGetAinCalData+0x7c>)
 8000f8c:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 8000f90:	7842      	ldrb	r2, [r0, #1]
 8000f92:	b294      	uxth	r4, r2
 8000f94:	4615      	mov	r5, r2
 8000f96:	eb03 0802 	add.w	r8, r3, r2
 8000f9a:	4542      	cmp	r2, r8
 8000f9c:	da26      	bge.n	8000fec <fGetAinCalData+0x78>
    float out_data = 0;
 8000f9e:	2700      	movs	r7, #0
        if ( (i ==  (xAinData[ name ].index + xAinData[ name ].coof_count)) || (in_data <= xKoofData[i].data ) )
 8000fa0:	f8df 9050 	ldr.w	r9, [pc, #80]	; 8000ff4 <fGetAinCalData+0x80>
 8000fa4:	e004      	b.n	8000fb0 <fGetAinCalData+0x3c>
    for (uint16_t i =  xAinData[ name ].index; i < (xAinData[ name ].index + xAinData[ name ].coof_count ); i++ )
 8000fa6:	3401      	adds	r4, #1
 8000fa8:	b2a4      	uxth	r4, r4
 8000faa:	4625      	mov	r5, r4
 8000fac:	4544      	cmp	r4, r8
 8000fae:	da1a      	bge.n	8000fe6 <fGetAinCalData+0x72>
        if ( (i ==  (xAinData[ name ].index + xAinData[ name ].coof_count)) || (in_data <= xKoofData[i].data ) )
 8000fb0:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8000fb4:	f859 1023 	ldr.w	r1, [r9, r3, lsl #2]
 8000fb8:	4630      	mov	r0, r6
 8000fba:	f7ff ff9d 	bl	8000ef8 <__aeabi_fcmple>
 8000fbe:	2800      	cmp	r0, #0
 8000fc0:	d0f1      	beq.n	8000fa6 <fGetAinCalData+0x32>
            out_data = xKoofData[i].k * in_data + xKoofData[i].b;
 8000fc2:	006f      	lsls	r7, r5, #1
 8000fc4:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8000fc8:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 8000fcc:	6859      	ldr	r1, [r3, #4]
 8000fce:	4630      	mov	r0, r6
 8000fd0:	f7ff fdea 	bl	8000ba8 <__aeabi_fmul>
 8000fd4:	442f      	add	r7, r5
 8000fd6:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8000fda:	68b9      	ldr	r1, [r7, #8]
 8000fdc:	f7ff fcdc 	bl	8000998 <__addsf3>
 8000fe0:	4607      	mov	r7, r0
 8000fe2:	e7e0      	b.n	8000fa6 <fGetAinCalData+0x32>
     float out_data = 0U;
 8000fe4:	2700      	movs	r7, #0
           {
               out_data = fConvertCalData( name, raw_data);
           }
      }
      return ( out_data );
}
 8000fe6:	4638      	mov	r0, r7
 8000fe8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    float out_data = 0;
 8000fec:	2700      	movs	r7, #0
      return ( out_data );
 8000fee:	e7fa      	b.n	8000fe6 <fGetAinCalData+0x72>
 8000ff0:	200000c0 	.word	0x200000c0
 8000ff4:	200000c8 	.word	0x200000c8

08000ff8 <eAinCalDataConfig>:

CAL_ERROR_CODE  eAinCalDataConfig(AIN_NAME_t name, uint8_t cal_point_count )
{
    CAL_ERROR_CODE res = CAL_SUCCESS;
    if (cal_point_count == 1)
 8000ff8:	2901      	cmp	r1, #1
 8000ffa:	d01e      	beq.n	800103a <eAinCalDataConfig+0x42>
 8000ffc:	4603      	mov	r3, r0
    {
        res = CAL_POINT_COUNT_ERROR;
    }
    else
    {
        if (  xAinData[ name ].coof_count == 0 )
 8000ffe:	4a11      	ldr	r2, [pc, #68]	; (8001044 <eAinCalDataConfig+0x4c>)
 8001000:	f812 0010 	ldrb.w	r0, [r2, r0, lsl #1]
 8001004:	b998      	cbnz	r0, 800102e <eAinCalDataConfig+0x36>
{
 8001006:	b410      	push	{r4}
        {
            if  ( (cal_point_count +  usCurMaxIndex) > MAX_TOTAL_CAL_POINT )
 8001008:	4a0f      	ldr	r2, [pc, #60]	; (8001048 <eAinCalDataConfig+0x50>)
 800100a:	8812      	ldrh	r2, [r2, #0]
 800100c:	188c      	adds	r4, r1, r2
 800100e:	2c3c      	cmp	r4, #60	; 0x3c
 8001010:	d815      	bhi.n	800103e <eAinCalDataConfig+0x46>
            {
                res = CAL_MEMORY_FULL;
            }
            else
            {
                xAinData[ name ].coof_count = cal_point_count - 1;
 8001012:	4c0c      	ldr	r4, [pc, #48]	; (8001044 <eAinCalDataConfig+0x4c>)
 8001014:	f101 3cff 	add.w	ip, r1, #4294967295
 8001018:	f804 c013 	strb.w	ip, [r4, r3, lsl #1]
                xAinData[ name ].index = usCurMaxIndex;
 800101c:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 8001020:	705a      	strb	r2, [r3, #1]
                usCurMaxIndex += cal_point_count - 1;
 8001022:	3a01      	subs	r2, #1
 8001024:	4411      	add	r1, r2
 8001026:	4b08      	ldr	r3, [pc, #32]	; (8001048 <eAinCalDataConfig+0x50>)
 8001028:	8019      	strh	r1, [r3, #0]
                    res = CAL_OVERWRITE_ERROR;
                }
        }
    }
    return ( res );
}
 800102a:	bc10      	pop	{r4}
 800102c:	4770      	bx	lr
                if ( xAinData[ name ].coof_count != ( cal_point_count- 1))
 800102e:	3901      	subs	r1, #1
                    res = CAL_OVERWRITE_ERROR;
 8001030:	4288      	cmp	r0, r1
 8001032:	bf14      	ite	ne
 8001034:	2002      	movne	r0, #2
 8001036:	2000      	moveq	r0, #0
 8001038:	4770      	bx	lr
        res = CAL_POINT_COUNT_ERROR;
 800103a:	2003      	movs	r0, #3
}
 800103c:	4770      	bx	lr
                res = CAL_MEMORY_FULL;
 800103e:	2001      	movs	r0, #1
 8001040:	e7f3      	b.n	800102a <eAinCalDataConfig+0x32>
 8001042:	bf00      	nop
 8001044:	200000c0 	.word	0x200000c0
 8001048:	200000bc 	.word	0x200000bc

0800104c <vABLineKoofFinde>:

/*
 *
 */
void vABLineKoofFinde(float * k, float * b,  float x1, float x2, float y1, float y2)
{
 800104c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001050:	4607      	mov	r7, r0
 8001052:	460e      	mov	r6, r1
 8001054:	4615      	mov	r5, r2
 8001056:	461c      	mov	r4, r3
 8001058:	f8dd a020 	ldr.w	sl, [sp, #32]
 800105c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
		 *k = (float)( y1 - y2 ) /(float) (x1 - x2);
 8001060:	4649      	mov	r1, r9
 8001062:	4650      	mov	r0, sl
 8001064:	f7ff fc96 	bl	8000994 <__aeabi_fsub>
 8001068:	4680      	mov	r8, r0
 800106a:	4621      	mov	r1, r4
 800106c:	4628      	mov	r0, r5
 800106e:	f7ff fc91 	bl	8000994 <__aeabi_fsub>
 8001072:	4601      	mov	r1, r0
 8001074:	4640      	mov	r0, r8
 8001076:	f7ff fe4b 	bl	8000d10 <__aeabi_fdiv>
 800107a:	6038      	str	r0, [r7, #0]
		 *b = (float)(y1*x2 - y2*x1) / (float) (x2-x1);
 800107c:	4621      	mov	r1, r4
 800107e:	4650      	mov	r0, sl
 8001080:	f7ff fd92 	bl	8000ba8 <__aeabi_fmul>
 8001084:	4607      	mov	r7, r0
 8001086:	4629      	mov	r1, r5
 8001088:	4648      	mov	r0, r9
 800108a:	f7ff fd8d 	bl	8000ba8 <__aeabi_fmul>
 800108e:	4601      	mov	r1, r0
 8001090:	4638      	mov	r0, r7
 8001092:	f7ff fc7f 	bl	8000994 <__aeabi_fsub>
 8001096:	4607      	mov	r7, r0
 8001098:	4629      	mov	r1, r5
 800109a:	4620      	mov	r0, r4
 800109c:	f7ff fc7a 	bl	8000994 <__aeabi_fsub>
 80010a0:	4601      	mov	r1, r0
 80010a2:	4638      	mov	r0, r7
 80010a4:	f7ff fe34 	bl	8000d10 <__aeabi_fdiv>
 80010a8:	6030      	str	r0, [r6, #0]
		 return;
}
 80010aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

080010b0 <eSetAinCalPoint>:
	if ( PointNumber < xAinData[ name ].coof_count)
 80010b0:	4b14      	ldr	r3, [pc, #80]	; (8001104 <eSetAinCalPoint+0x54>)
 80010b2:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d801      	bhi.n	80010be <eSetAinCalPoint+0xe>
		res = CAL_OVERWRITE_ERROR;
 80010ba:	2002      	movs	r0, #2
}
 80010bc:	4770      	bx	lr
{
 80010be:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010c0:	b083      	sub	sp, #12
 80010c2:	460d      	mov	r5, r1
		uint16_t index = PointNumber + xAinData[ name ].index;
 80010c4:	4b0f      	ldr	r3, [pc, #60]	; (8001104 <eSetAinCalPoint+0x54>)
 80010c6:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 80010ca:	7844      	ldrb	r4, [r0, #1]
 80010cc:	4422      	add	r2, r4
 80010ce:	b294      	uxth	r4, r2
		vABLineKoofFinde ( &xKoofData[index].k, &xKoofData[index].b,
 80010d0:	0067      	lsls	r7, r4, #1
 80010d2:	eb04 0044 	add.w	r0, r4, r4, lsl #1
 80010d6:	0080      	lsls	r0, r0, #2
 80010d8:	4e0b      	ldr	r6, [pc, #44]	; (8001108 <eSetAinCalPoint+0x58>)
 80010da:	f100 0108 	add.w	r1, r0, #8
 80010de:	3004      	adds	r0, #4
 80010e0:	68ab      	ldr	r3, [r5, #8]
 80010e2:	9301      	str	r3, [sp, #4]
 80010e4:	682b      	ldr	r3, [r5, #0]
 80010e6:	9300      	str	r3, [sp, #0]
 80010e8:	68eb      	ldr	r3, [r5, #12]
 80010ea:	686a      	ldr	r2, [r5, #4]
 80010ec:	4431      	add	r1, r6
 80010ee:	4430      	add	r0, r6
 80010f0:	f7ff ffac 	bl	800104c <vABLineKoofFinde>
		xKoofData[index].data = cal_point[ 1 ].X;
 80010f4:	68eb      	ldr	r3, [r5, #12]
 80010f6:	443c      	add	r4, r7
 80010f8:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
	CAL_ERROR_CODE res = CAL_SUCCESS;
 80010fc:	2000      	movs	r0, #0
}
 80010fe:	b003      	add	sp, #12
 8001100:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001102:	bf00      	nop
 8001104:	200000c0 	.word	0x200000c0
 8001108:	200000c8 	.word	0x200000c8

0800110c <eDinConfig>:
#endif
/*
 *
 */
DIN_FUNCTION_ERROR_t eDinConfig( uint8_t ucCh, DIN_INPUT_TYPE inType, uint32_t ulHFront, uint32_t ulLFront)
{
 800110c:	b570      	push	{r4, r5, r6, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	461d      	mov	r5, r3
	DIN_FUNCTION_ERROR_t eRes = DIN_WRONG_CHANNEL_NUMBER ;
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001112:	2300      	movs	r3, #0
 8001114:	9301      	str	r3, [sp, #4]
 8001116:	9303      	str	r3, [sp, #12]
	if ( ucCh < DIN_CHANNEL)
 8001118:	280b      	cmp	r0, #11
 800111a:	d827      	bhi.n	800116c <eDinConfig+0x60>
 800111c:	4604      	mov	r4, r0
 800111e:	4616      	mov	r6, r2
	{
		xDinConfig[ucCh].eInputType = inType;
 8001120:	4b13      	ldr	r3, [pc, #76]	; (8001170 <eDinConfig+0x64>)
 8001122:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8001126:	7399      	strb	r1, [r3, #14]
		xDinConfig[ucCh].ucValue 	= (xDinConfig[ucCh].eInputType == DIN_CONFIG_POSITIVE ) ? 0U : 1U;
 8001128:	1e4a      	subs	r2, r1, #1
 800112a:	bf18      	it	ne
 800112c:	2201      	movne	r2, #1
 800112e:	731a      	strb	r2, [r3, #12]
		GPIO_InitStruct.Pin 		= xDinPortConfig[ucCh].Pin;
 8001130:	4b10      	ldr	r3, [pc, #64]	; (8001174 <eDinConfig+0x68>)
 8001132:	f853 3030 	ldr.w	r3, [r3, r0, lsl #3]
 8001136:	9300      	str	r3, [sp, #0]

		if ( xDinConfig[ucCh].eInputType == RPM_CONFIG )
 8001138:	2902      	cmp	r1, #2
 800113a:	d011      	beq.n	8001160 <eDinConfig+0x54>
		{
			xDinConfig[ucCh].eInputType = DIN_CONFIG_POSITIVE;
		}
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 800113c:	2301      	movs	r3, #1
 800113e:	9302      	str	r3, [sp, #8]
		HAL_GPIO_Init(xDinPortConfig[ucCh].GPIOx,&GPIO_InitStruct);
 8001140:	4b0c      	ldr	r3, [pc, #48]	; (8001174 <eDinConfig+0x68>)
 8001142:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8001146:	4669      	mov	r1, sp
 8001148:	6858      	ldr	r0, [r3, #4]
 800114a:	f001 fdd3 	bl	8002cf4 <HAL_GPIO_Init>
		xDinConfig[ucCh].ulHighCounter = ulHFront;
 800114e:	4808      	ldr	r0, [pc, #32]	; (8001170 <eDinConfig+0x64>)
 8001150:	eb00 1404 	add.w	r4, r0, r4, lsl #4
 8001154:	60a6      	str	r6, [r4, #8]
		xDinConfig[ucCh].ulLowCounter = ulLFront;
 8001156:	6065      	str	r5, [r4, #4]
		xDinConfig[ucCh].ucTempValue = 0U;
 8001158:	2000      	movs	r0, #0
 800115a:	7360      	strb	r0, [r4, #13]
		eRes = DIN_CONFIG_OK;
	}
	return ( eRes );
}
 800115c:	b004      	add	sp, #16
 800115e:	bd70      	pop	{r4, r5, r6, pc}
			xDinConfig[ucCh].eInputType = DIN_CONFIG_POSITIVE;
 8001160:	4b03      	ldr	r3, [pc, #12]	; (8001170 <eDinConfig+0x64>)
 8001162:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8001166:	2201      	movs	r2, #1
 8001168:	739a      	strb	r2, [r3, #14]
 800116a:	e7e7      	b.n	800113c <eDinConfig+0x30>
	DIN_FUNCTION_ERROR_t eRes = DIN_WRONG_CHANNEL_NUMBER ;
 800116c:	2001      	movs	r0, #1
 800116e:	e7f5      	b.n	800115c <eDinConfig+0x50>
 8001170:	20000398 	.word	0x20000398
 8001174:	08007838 	.word	0x08007838

08001178 <vADCReady>:
	{
		 ADC_OLD_RAW[i] = 0x00;
	}
}
void vADCReady()
{
 8001178:	b510      	push	{r4, lr}
	 static portBASE_TYPE xHigherPriorityTaskWoken;
	  xHigherPriorityTaskWoken = pdFALSE;
 800117a:	4c0b      	ldr	r4, [pc, #44]	; (80011a8 <vADCReady+0x30>)
 800117c:	2300      	movs	r3, #0
 800117e:	6023      	str	r3, [r4, #0]
	   xEventGroupSetBitsFromISR(xSystemEventGroupHandle, AIN_READY, &xHigherPriorityTaskWoken );
 8001180:	4622      	mov	r2, r4
 8001182:	2102      	movs	r1, #2
 8001184:	4b09      	ldr	r3, [pc, #36]	; (80011ac <vADCReady+0x34>)
 8001186:	6818      	ldr	r0, [r3, #0]
 8001188:	f004 fc6a 	bl	8005a60 <xEventGroupSetBitsFromISR>
	   portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
 800118c:	6823      	ldr	r3, [r4, #0]
 800118e:	b14b      	cbz	r3, 80011a4 <vADCReady+0x2c>
 8001190:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001194:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001198:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800119c:	f3bf 8f4f 	dsb	sy
 80011a0:	f3bf 8f6f 	isb	sy
	   return;
}
 80011a4:	bd10      	pop	{r4, pc}
 80011a6:	bf00      	nop
 80011a8:	20000458 	.word	0x20000458
 80011ac:	2000045c 	.word	0x2000045c

080011b0 <vGetAverDataFromRAW>:
 /*
  *      Indata  ( FrameSize*BufferSize)   InIndex FrameSize ,
  *        OutData   OutIndex
  */
  void vGetAverDataFromRAW(uint16_t * InData, uint16_t *OutData, uint8_t InIndex, uint8_t OutIndex, uint8_t Size, uint16_t BufferSize)
 {
 80011b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80011b4:	b082      	sub	sp, #8
 80011b6:	f89d 5020 	ldrb.w	r5, [sp, #32]
 	volatile uint32_t temp;
 	for (uint8_t i=0; i<Size; i++ )
 80011ba:	b345      	cbz	r5, 800120e <vGetAverDataFromRAW+0x5e>
 80011bc:	eb01 0e43 	add.w	lr, r1, r3, lsl #1
 80011c0:	eb00 0042 	add.w	r0, r0, r2, lsl #1
 80011c4:	3d01      	subs	r5, #1
 80011c6:	b2ec      	uxtb	r4, r5
 80011c8:	4423      	add	r3, r4
 80011ca:	3102      	adds	r1, #2
 80011cc:	eb01 0443 	add.w	r4, r1, r3, lsl #1
 80011d0:	f8bd c024 	ldrh.w	ip, [sp, #36]	; 0x24
 80011d4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 	{
 		temp = 0;
 80011d8:	2700      	movs	r7, #0
 80011da:	f04f 0803 	mov.w	r8, #3
 		for (uint8_t j=0;j < ADC_FRAME_SIZE; j++ )
 		{
 		  temp += (InData[ InIndex + i + j * BufferSize ]);
 		}
 		OutData[ OutIndex + i ] = temp / ADC_FRAME_SIZE;
 80011de:	4d0d      	ldr	r5, [pc, #52]	; (8001214 <vGetAverDataFromRAW+0x64>)
 80011e0:	e008      	b.n	80011f4 <vGetAverDataFromRAW+0x44>
 80011e2:	9b01      	ldr	r3, [sp, #4]
 80011e4:	fba5 2303 	umull	r2, r3, r5, r3
 80011e8:	085b      	lsrs	r3, r3, #1
 80011ea:	f82e 3b02 	strh.w	r3, [lr], #2
 	for (uint8_t i=0; i<Size; i++ )
 80011ee:	3002      	adds	r0, #2
 80011f0:	45a6      	cmp	lr, r4
 80011f2:	d00c      	beq.n	800120e <vGetAverDataFromRAW+0x5e>
 		temp = 0;
 80011f4:	9701      	str	r7, [sp, #4]
 80011f6:	4601      	mov	r1, r0
 80011f8:	4643      	mov	r3, r8
 		  temp += (InData[ InIndex + i + j * BufferSize ]);
 80011fa:	9e01      	ldr	r6, [sp, #4]
 80011fc:	880a      	ldrh	r2, [r1, #0]
 80011fe:	4432      	add	r2, r6
 8001200:	9201      	str	r2, [sp, #4]
 		for (uint8_t j=0;j < ADC_FRAME_SIZE; j++ )
 8001202:	3b01      	subs	r3, #1
 8001204:	4461      	add	r1, ip
 8001206:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 800120a:	d1f6      	bne.n	80011fa <vGetAverDataFromRAW+0x4a>
 800120c:	e7e9      	b.n	80011e2 <vGetAverDataFromRAW+0x32>
 	}
 	return;
 }
 800120e:	b002      	add	sp, #8
 8001210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001214:	aaaaaaab 	.word	0xaaaaaaab

08001218 <vAinGetData>:
	*old_output = output;
	return output;
}

uint16_t vAinGetData(AIN_INPUT_NAME channel)
 {
 8001218:	b5d0      	push	{r4, r6, r7, lr}
 800121a:	b084      	sub	sp, #16
	 float temp;
	 ADC_RAW[channel] = vRCFilter(ADC_RAW[channel], &ADC_OLD_RAW[channel]);
 800121c:	4a1e      	ldr	r2, [pc, #120]	; (8001298 <vAinGetData+0x80>)
	volatile uint32_t new = input;
 800121e:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
 8001222:	9302      	str	r3, [sp, #8]
	volatile uint32_t old = *old_output;
 8001224:	491d      	ldr	r1, [pc, #116]	; (800129c <vAinGetData+0x84>)
 8001226:	f831 3010 	ldrh.w	r3, [r1, r0, lsl #1]
 800122a:	9303      	str	r3, [sp, #12]
	volatile uint16_t  output =  ( A * old + (256-A)*new )>>8;
 800122c:	9c03      	ldr	r4, [sp, #12]
 800122e:	9b02      	ldr	r3, [sp, #8]
 8001230:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	26dc      	movs	r6, #220	; 0xdc
 8001238:	fb06 3304 	mla	r3, r6, r4, r3
 800123c:	f3c3 230f 	ubfx	r3, r3, #8, #16
 8001240:	f8ad 3006 	strh.w	r3, [sp, #6]
	*old_output = output;
 8001244:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001248:	f821 3010 	strh.w	r3, [r1, r0, lsl #1]
	return output;
 800124c:	f8bd 4006 	ldrh.w	r4, [sp, #6]
 8001250:	b2a4      	uxth	r4, r4
	 ADC_RAW[channel] = vRCFilter(ADC_RAW[channel], &ADC_OLD_RAW[channel]);
 8001252:	f822 4010 	strh.w	r4, [r2, r0, lsl #1]
	 temp =  ADC_RAW[channel]*RA/(4095- ADC_RAW[channel]);
 8001256:	4620      	mov	r0, r4
 8001258:	f7ff f8cc 	bl	80003f4 <__aeabi_i2d>
 800125c:	a30c      	add	r3, pc, #48	; (adr r3, 8001290 <vAinGetData+0x78>)
 800125e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001262:	f7ff f931 	bl	80004c8 <__aeabi_dmul>
 8001266:	4606      	mov	r6, r0
 8001268:	460f      	mov	r7, r1
 800126a:	f5c4 607f 	rsb	r0, r4, #4080	; 0xff0
 800126e:	300f      	adds	r0, #15
 8001270:	f7ff f8c0 	bl	80003f4 <__aeabi_i2d>
 8001274:	4602      	mov	r2, r0
 8001276:	460b      	mov	r3, r1
 8001278:	4630      	mov	r0, r6
 800127a:	4639      	mov	r1, r7
 800127c:	f7ff fa4e 	bl	800071c <__aeabi_ddiv>
 8001280:	f7ff fb34 	bl	80008ec <__aeabi_d2f>
	 return (uint16_t)temp;
 8001284:	f7ff fe56 	bl	8000f34 <__aeabi_f2uiz>
 }
 8001288:	b280      	uxth	r0, r0
 800128a:	b004      	add	sp, #16
 800128c:	bdd0      	pop	{r4, r6, r7, pc}
 800128e:	bf00      	nop
 8001290:	00000000 	.word	0x00000000
 8001294:	40c38800 	.word	0x40c38800
 8001298:	20000390 	.word	0x20000390
 800129c:	20000388 	.word	0x20000388

080012a0 <uiGetDinMask>:
 }
 /*
  *
  */
 uint32_t uiGetDinMask()
 {
 80012a0:	b082      	sub	sp, #8
 	volatile uint32_t uiMask = 0;
 80012a2:	2300      	movs	r3, #0
 80012a4:	9301      	str	r3, [sp, #4]
 	for (int8_t i = (DIN_CHANNEL -1);  i > -1 ; i--)
 80012a6:	4a09      	ldr	r2, [pc, #36]	; (80012cc <uiGetDinMask+0x2c>)
 80012a8:	f1a2 00c0 	sub.w	r0, r2, #192	; 0xc0
 	{
 		uiMask <<=1;
 80012ac:	9b01      	ldr	r3, [sp, #4]
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	9301      	str	r3, [sp, #4]
 		uiMask |= ( xDinConfig[ i ].ucValue & 0x01 );
 80012b2:	9901      	ldr	r1, [sp, #4]
 80012b4:	f892 30bc 	ldrb.w	r3, [r2, #188]	; 0xbc
 80012b8:	f003 0301 	and.w	r3, r3, #1
 80012bc:	430b      	orrs	r3, r1
 80012be:	9301      	str	r3, [sp, #4]
 	for (int8_t i = (DIN_CHANNEL -1);  i > -1 ; i--)
 80012c0:	3a10      	subs	r2, #16
 80012c2:	4282      	cmp	r2, r0
 80012c4:	d1f2      	bne.n	80012ac <uiGetDinMask+0xc>
 	}
 	return ( uiMask );
 80012c6:	9801      	ldr	r0, [sp, #4]
 }
 80012c8:	b002      	add	sp, #8
 80012ca:	4770      	bx	lr
 80012cc:	20000398 	.word	0x20000398

080012d0 <vDTask>:
 {
 80012d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80012d4:	b08b      	sub	sp, #44	; 0x2c
	  xSystemEventGroupHandle =  xGetSystemControlEvent();
 80012d6:	f000 f9d7 	bl	8001688 <xGetSystemControlEvent>
 80012da:	4ba1      	ldr	r3, [pc, #644]	; (8001560 <vDTask+0x290>)
 80012dc:	6018      	str	r0, [r3, #0]
	eDinConfig( INPUT_1, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 80012de:	230a      	movs	r3, #10
 80012e0:	461a      	mov	r2, r3
 80012e2:	2100      	movs	r1, #0
 80012e4:	4608      	mov	r0, r1
 80012e6:	f7ff ff11 	bl	800110c <eDinConfig>
	eDinConfig( INPUT_2, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 80012ea:	230a      	movs	r3, #10
 80012ec:	461a      	mov	r2, r3
 80012ee:	2100      	movs	r1, #0
 80012f0:	2001      	movs	r0, #1
 80012f2:	f7ff ff0b 	bl	800110c <eDinConfig>
	eDinConfig( INPUT_3, DIN_CONFIG_NEGATIVE, DEF_H_FRONT, DEF_L_FRONT );
 80012f6:	230a      	movs	r3, #10
 80012f8:	461a      	mov	r2, r3
 80012fa:	2100      	movs	r1, #0
 80012fc:	2002      	movs	r0, #2
 80012fe:	f7ff ff05 	bl	800110c <eDinConfig>
	eDinConfig( INPUT_4, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 8001302:	230a      	movs	r3, #10
 8001304:	461a      	mov	r2, r3
 8001306:	2100      	movs	r1, #0
 8001308:	2003      	movs	r0, #3
 800130a:	f7ff feff 	bl	800110c <eDinConfig>
	eDinConfig( INPUT_5, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 800130e:	230a      	movs	r3, #10
 8001310:	461a      	mov	r2, r3
 8001312:	2100      	movs	r1, #0
 8001314:	2004      	movs	r0, #4
 8001316:	f7ff fef9 	bl	800110c <eDinConfig>
	eDinConfig( INPUT_6, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 800131a:	230a      	movs	r3, #10
 800131c:	461a      	mov	r2, r3
 800131e:	2100      	movs	r1, #0
 8001320:	2005      	movs	r0, #5
 8001322:	f7ff fef3 	bl	800110c <eDinConfig>
	eDinConfig( INPUT_7, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 8001326:	230a      	movs	r3, #10
 8001328:	461a      	mov	r2, r3
 800132a:	2100      	movs	r1, #0
 800132c:	2006      	movs	r0, #6
 800132e:	f7ff feed 	bl	800110c <eDinConfig>
	eDinConfig( INPUT_8, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 8001332:	230a      	movs	r3, #10
 8001334:	461a      	mov	r2, r3
 8001336:	2100      	movs	r1, #0
 8001338:	2007      	movs	r0, #7
 800133a:	f7ff fee7 	bl	800110c <eDinConfig>
	eDinConfig( INPUT_9, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 800133e:	230a      	movs	r3, #10
 8001340:	461a      	mov	r2, r3
 8001342:	2100      	movs	r1, #0
 8001344:	2008      	movs	r0, #8
 8001346:	f7ff fee1 	bl	800110c <eDinConfig>
	eDinConfig( INPUT_10, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 800134a:	230a      	movs	r3, #10
 800134c:	461a      	mov	r2, r3
 800134e:	2100      	movs	r1, #0
 8001350:	2009      	movs	r0, #9
 8001352:	f7ff fedb 	bl	800110c <eDinConfig>
	eDinConfig( INPUT_11, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 8001356:	230a      	movs	r3, #10
 8001358:	461a      	mov	r2, r3
 800135a:	2100      	movs	r1, #0
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff fed5 	bl	800110c <eDinConfig>
	eDinConfig( INPUT_12, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 8001362:	230a      	movs	r3, #10
 8001364:	461a      	mov	r2, r3
 8001366:	2100      	movs	r1, #0
 8001368:	200b      	movs	r0, #11
 800136a:	f7ff fecf 	bl	800110c <eDinConfig>
	eAinCalDataConfig(AIN_2,11);
 800136e:	210b      	movs	r1, #11
 8001370:	2001      	movs	r0, #1
 8001372:	f7ff fe41 	bl	8000ff8 <eAinCalDataConfig>
		for (int i = 0;i<11;i++)
 8001376:	4c7b      	ldr	r4, [pc, #492]	; (8001564 <vDTask+0x294>)
	eAinCalDataConfig(AIN_2,11);
 8001378:	2500      	movs	r5, #0
			eSetAinCalPoint(AIN_2,&d[0],i);
 800137a:	2601      	movs	r6, #1
			d[0].X = B57164CalPoint[i][1];
 800137c:	8860      	ldrh	r0, [r4, #2]
 800137e:	f7ff fbbb 	bl	8000af8 <__aeabi_ui2f>
 8001382:	9006      	str	r0, [sp, #24]
			d[0].Y = B57164CalPoint[i][0];
 8001384:	8820      	ldrh	r0, [r4, #0]
 8001386:	f7ff fbb7 	bl	8000af8 <__aeabi_ui2f>
 800138a:	9005      	str	r0, [sp, #20]
			d[1].X = B57164CalPoint[i+1][1];
 800138c:	88e0      	ldrh	r0, [r4, #6]
 800138e:	f7ff fbb3 	bl	8000af8 <__aeabi_ui2f>
 8001392:	9008      	str	r0, [sp, #32]
			d[1].Y = B57164CalPoint[i+1][0];
 8001394:	f834 0f04 	ldrh.w	r0, [r4, #4]!
 8001398:	f7ff fbae 	bl	8000af8 <__aeabi_ui2f>
 800139c:	9007      	str	r0, [sp, #28]
			eSetAinCalPoint(AIN_2,&d[0],i);
 800139e:	b2aa      	uxth	r2, r5
 80013a0:	a905      	add	r1, sp, #20
 80013a2:	4630      	mov	r0, r6
 80013a4:	f7ff fe84 	bl	80010b0 <eSetAinCalPoint>
		for (int i = 0;i<11;i++)
 80013a8:	3501      	adds	r5, #1
 80013aa:	2d0b      	cmp	r5, #11
 80013ac:	d1e6      	bne.n	800137c <vDTask+0xac>
		eAinCalDataConfig(AIN_3,20);
 80013ae:	2114      	movs	r1, #20
 80013b0:	2002      	movs	r0, #2
 80013b2:	f7ff fe21 	bl	8000ff8 <eAinCalDataConfig>
		for (int i = 0;i<19;i++)
 80013b6:	4c6c      	ldr	r4, [pc, #432]	; (8001568 <vDTask+0x298>)
		eAinCalDataConfig(AIN_3,20);
 80013b8:	2500      	movs	r5, #0
			eSetAinCalPoint(AIN_3,&d[0],i);
 80013ba:	2602      	movs	r6, #2
			d[0].X = CalPoint[i][1];
 80013bc:	8860      	ldrh	r0, [r4, #2]
 80013be:	f7ff fb9b 	bl	8000af8 <__aeabi_ui2f>
 80013c2:	9006      	str	r0, [sp, #24]
			d[0].Y = CalPoint[i][0];
 80013c4:	8820      	ldrh	r0, [r4, #0]
 80013c6:	f7ff fb97 	bl	8000af8 <__aeabi_ui2f>
 80013ca:	9005      	str	r0, [sp, #20]
			d[1].X = CalPoint[i+1][1];
 80013cc:	88e0      	ldrh	r0, [r4, #6]
 80013ce:	f7ff fb93 	bl	8000af8 <__aeabi_ui2f>
 80013d2:	9008      	str	r0, [sp, #32]
			d[1].Y = CalPoint[i+1][0];
 80013d4:	f834 0f04 	ldrh.w	r0, [r4, #4]!
 80013d8:	f7ff fb8e 	bl	8000af8 <__aeabi_ui2f>
 80013dc:	9007      	str	r0, [sp, #28]
			eSetAinCalPoint(AIN_3,&d[0],i);
 80013de:	b2aa      	uxth	r2, r5
 80013e0:	a905      	add	r1, sp, #20
 80013e2:	4630      	mov	r0, r6
 80013e4:	f7ff fe64 	bl	80010b0 <eSetAinCalPoint>
		for (int i = 0;i<19;i++)
 80013e8:	3501      	adds	r5, #1
 80013ea:	2d13      	cmp	r5, #19
 80013ec:	d1e6      	bne.n	80013bc <vDTask+0xec>
		 ADC_OLD_RAW[i] = 0x00;
 80013ee:	4a5f      	ldr	r2, [pc, #380]	; (800156c <vDTask+0x29c>)
 80013f0:	2300      	movs	r3, #0
 80013f2:	8013      	strh	r3, [r2, #0]
 80013f4:	8053      	strh	r3, [r2, #2]
 80013f6:	8093      	strh	r3, [r2, #4]
	  uint8_t init_timer = 0;
 80013f8:	9303      	str	r3, [sp, #12]
		    HAL_ADC_Start_DMA(&hadc1,&ADC1_DMABuffer[0], 9);
 80013fa:	f8df b174 	ldr.w	fp, [pc, #372]	; 8001570 <vDTask+0x2a0>
 80013fe:	f8df a174 	ldr.w	sl, [pc, #372]	; 8001574 <vDTask+0x2a4>
		  	vTaskDelay(1);
 8001402:	f04f 0901 	mov.w	r9, #1
									xDinConfig[i].ulCounter = 0U;
 8001406:	4698      	mov	r8, r3
}
 8001408:	e082      	b.n	8001510 <vDTask+0x240>
				   DataReadyFlag = 1;
 800140a:	4b5b      	ldr	r3, [pc, #364]	; (8001578 <vDTask+0x2a8>)
 800140c:	f883 9000 	strb.w	r9, [r3]
				   xEventGroupSetBits(xSystemEventGroupHandle, DIN_READY );
 8001410:	4649      	mov	r1, r9
 8001412:	4b53      	ldr	r3, [pc, #332]	; (8001560 <vDTask+0x290>)
 8001414:	6818      	ldr	r0, [r3, #0]
 8001416:	f004 fad5 	bl	80059c4 <xEventGroupSetBits>
 800141a:	e090      	b.n	800153e <vDTask+0x26e>
									if (xDinConfig[i].ulCounter > ( (xDinConfig[i].ucTempValue == GPIO_PIN_RESET) ? xDinConfig[i].ulHighCounter : xDinConfig[i].ulLowCounter ) )
 800141c:	6862      	ldr	r2, [r4, #4]
 800141e:	e016      	b.n	800144e <vDTask+0x17e>
									xDinConfig[i].ulCounter = 0U;
 8001420:	f8c4 8000 	str.w	r8, [r4]
			for (uint8_t i = 0U; i < DIN_CHANNEL; i++)
 8001424:	3410      	adds	r4, #16
 8001426:	3508      	adds	r5, #8
 8001428:	42bc      	cmp	r4, r7
 800142a:	d01b      	beq.n	8001464 <vDTask+0x194>
						if ( xDinConfig[i].eInputType != RPM_CONFIG )
 800142c:	4626      	mov	r6, r4
 800142e:	7ba3      	ldrb	r3, [r4, #14]
 8001430:	2b02      	cmp	r3, #2
 8001432:	d0f7      	beq.n	8001424 <vDTask+0x154>
							uint8_t uDinState = HAL_GPIO_ReadPin( xDinPortConfig[i].GPIOx, xDinPortConfig[i].Pin);
 8001434:	8829      	ldrh	r1, [r5, #0]
 8001436:	6868      	ldr	r0, [r5, #4]
 8001438:	f001 fd96 	bl	8002f68 <HAL_GPIO_ReadPin>
							if (uDinState != xDinConfig[i].ucTempValue )
 800143c:	7b62      	ldrb	r2, [r4, #13]
 800143e:	4282      	cmp	r2, r0
 8001440:	d0ee      	beq.n	8001420 <vDTask+0x150>
									xDinConfig[i].ulCounter ++ ;
 8001442:	6823      	ldr	r3, [r4, #0]
 8001444:	3301      	adds	r3, #1
 8001446:	6023      	str	r3, [r4, #0]
									if (xDinConfig[i].ulCounter > ( (xDinConfig[i].ucTempValue == GPIO_PIN_RESET) ? xDinConfig[i].ulHighCounter : xDinConfig[i].ulLowCounter ) )
 8001448:	2a00      	cmp	r2, #0
 800144a:	d1e7      	bne.n	800141c <vDTask+0x14c>
 800144c:	68a2      	ldr	r2, [r4, #8]
 800144e:	4293      	cmp	r3, r2
 8001450:	d9e8      	bls.n	8001424 <vDTask+0x154>
												xDinConfig[i].ucValue = uDinState  ^ ( (~xDinConfig[i].eInputType) & 0x1);
 8001452:	7bb3      	ldrb	r3, [r6, #14]
 8001454:	f083 0301 	eor.w	r3, r3, #1
 8001458:	f003 0301 	and.w	r3, r3, #1
 800145c:	4043      	eors	r3, r0
 800145e:	7333      	strb	r3, [r6, #12]
												xDinConfig[i].ucTempValue = uDinState ;
 8001460:	7370      	strb	r0, [r6, #13]
 8001462:	e7df      	b.n	8001424 <vDTask+0x154>
			xEventGroupWaitBits(xSystemEventGroupHandle,  AIN_READY,  pdFALSE, pdTRUE, portMAX_DELAY );
 8001464:	f04f 33ff 	mov.w	r3, #4294967295
 8001468:	9300      	str	r3, [sp, #0]
 800146a:	464b      	mov	r3, r9
 800146c:	4642      	mov	r2, r8
 800146e:	2102      	movs	r1, #2
 8001470:	483b      	ldr	r0, [pc, #236]	; (8001560 <vDTask+0x290>)
 8001472:	6800      	ldr	r0, [r0, #0]
 8001474:	f004 fa1b 	bl	80058ae <xEventGroupWaitBits>
			HAL_ADC_Stop_DMA(&hadc1);
 8001478:	4650      	mov	r0, sl
 800147a:	f001 f8d3 	bl	8002624 <HAL_ADC_Stop_DMA>
			vGetAverDataFromRAW(&ADC1_DMABuffer[0],&ADC_RAW[0],0,0,3,3);
 800147e:	4c3f      	ldr	r4, [pc, #252]	; (800157c <vDTask+0x2ac>)
 8001480:	2303      	movs	r3, #3
 8001482:	9301      	str	r3, [sp, #4]
 8001484:	9300      	str	r3, [sp, #0]
 8001486:	4643      	mov	r3, r8
 8001488:	4642      	mov	r2, r8
 800148a:	4621      	mov	r1, r4
 800148c:	4658      	mov	r0, fp
 800148e:	f7ff fe8f 	bl	80011b0 <vGetAverDataFromRAW>
			vSetReg(WORK_TEMP , ADC_RAW[0]/136 +5);
 8001492:	8821      	ldrh	r1, [r4, #0]
 8001494:	4b3a      	ldr	r3, [pc, #232]	; (8001580 <vDTask+0x2b0>)
 8001496:	fba3 3101 	umull	r3, r1, r3, r1
 800149a:	09c9      	lsrs	r1, r1, #7
 800149c:	3105      	adds	r1, #5
 800149e:	2002      	movs	r0, #2
 80014a0:	f000 fba4 	bl	8001bec <vSetReg>
			vSetReg(MODE,(uiGetDinMask() & DEVICE_TYPE_MASK)>>DEVICE_TYPE_OFFSET);
 80014a4:	f7ff fefc 	bl	80012a0 <uiGetDinMask>
 80014a8:	f3c0 2181 	ubfx	r1, r0, #10, #2
 80014ac:	4640      	mov	r0, r8
 80014ae:	f000 fb9d 	bl	8001bec <vSetReg>
			vSetReg(FAN_SPEED_CONFIG,(uiGetDinMask() & DEVICE_FAN_MASK)>>DEVICE_FAN_OFFSET);
 80014b2:	f7ff fef5 	bl	80012a0 <uiGetDinMask>
 80014b6:	f3c0 2101 	ubfx	r1, r0, #8, #2
 80014ba:	4648      	mov	r0, r9
 80014bc:	f000 fb96 	bl	8001bec <vSetReg>
			temp1 = vAinGetData(AIN_3);
 80014c0:	2002      	movs	r0, #2
 80014c2:	f7ff fea9 	bl	8001218 <vAinGetData>
 80014c6:	f7ff fb17 	bl	8000af8 <__aeabi_ui2f>
 80014ca:	9009      	str	r0, [sp, #36]	; 0x24
			if (temp1>35000)
 80014cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80014ce:	492d      	ldr	r1, [pc, #180]	; (8001584 <vDTask+0x2b4>)
 80014d0:	f7ff fd26 	bl	8000f20 <__aeabi_fcmpgt>
 80014d4:	2800      	cmp	r0, #0
 80014d6:	d037      	beq.n	8001548 <vDTask+0x278>
				temp1 = vAinGetData(AIN_2);
 80014d8:	4648      	mov	r0, r9
 80014da:	f7ff fe9d 	bl	8001218 <vAinGetData>
 80014de:	f7ff fb0b 	bl	8000af8 <__aeabi_ui2f>
 80014e2:	9009      	str	r0, [sp, #36]	; 0x24
				if (temp1 < 35000)
 80014e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80014e6:	4927      	ldr	r1, [pc, #156]	; (8001584 <vDTask+0x2b4>)
 80014e8:	f7ff fcfc 	bl	8000ee4 <__aeabi_fcmplt>
 80014ec:	b148      	cbz	r0, 8001502 <vDTask+0x232>
					vSetReg(AIR_TEMP, (uint16_t)fGetAinCalData(AIN_2,temp1));
 80014ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 80014f0:	4648      	mov	r0, r9
 80014f2:	f7ff fd3f 	bl	8000f74 <fGetAinCalData>
 80014f6:	f7ff fd1d 	bl	8000f34 <__aeabi_f2uiz>
 80014fa:	b281      	uxth	r1, r0
 80014fc:	2003      	movs	r0, #3
 80014fe:	f000 fb75 	bl	8001bec <vSetReg>
			vSetRegInput(TYPE, (uiGetDinMask() & DEVICE_MODE_MASK)>>DEVICE_MODE_OFFSET );
 8001502:	f7ff fecd 	bl	80012a0 <uiGetDinMask>
 8001506:	f3c0 1101 	ubfx	r1, r0, #4, #2
 800150a:	4640      	mov	r0, r8
 800150c:	f000 fb68 	bl	8001be0 <vSetRegInput>
		    HAL_ADC_Start_DMA(&hadc1,&ADC1_DMABuffer[0], 9);
 8001510:	2209      	movs	r2, #9
 8001512:	4659      	mov	r1, fp
 8001514:	4650      	mov	r0, sl
 8001516:	f000 ff3b 	bl	8002390 <HAL_ADC_Start_DMA>
		  	vTaskDelay(1);
 800151a:	4648      	mov	r0, r9
 800151c:	f005 f9a2 	bl	8006864 <vTaskDelay>
			HAL_GPIO_WritePin( LED_G_GPIO_Port, LED_G_Pin,GPIO_PIN_SET);
 8001520:	464a      	mov	r2, r9
 8001522:	2110      	movs	r1, #16
 8001524:	4818      	ldr	r0, [pc, #96]	; (8001588 <vDTask+0x2b8>)
 8001526:	f001 fd25 	bl	8002f74 <HAL_GPIO_WritePin>
			if (DataReadyFlag == 0)
 800152a:	4b13      	ldr	r3, [pc, #76]	; (8001578 <vDTask+0x2a8>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	b933      	cbnz	r3, 800153e <vDTask+0x26e>
			   init_timer++;
 8001530:	9b03      	ldr	r3, [sp, #12]
 8001532:	3301      	adds	r3, #1
 8001534:	b2db      	uxtb	r3, r3
 8001536:	9303      	str	r3, [sp, #12]
			   if (init_timer == 50)
 8001538:	2b32      	cmp	r3, #50	; 0x32
 800153a:	f43f af66 	beq.w	800140a <vDTask+0x13a>
			for (uint8_t i = 0U; i < DIN_CHANNEL; i++)
 800153e:	4c13      	ldr	r4, [pc, #76]	; (800158c <vDTask+0x2bc>)
 8001540:	4d13      	ldr	r5, [pc, #76]	; (8001590 <vDTask+0x2c0>)
 8001542:	f104 07c0 	add.w	r7, r4, #192	; 0xc0
 8001546:	e771      	b.n	800142c <vDTask+0x15c>
					vSetReg(AIR_TEMP, (uint16_t)fGetAinCalData(AIN_3,temp1));
 8001548:	9909      	ldr	r1, [sp, #36]	; 0x24
 800154a:	2002      	movs	r0, #2
 800154c:	f7ff fd12 	bl	8000f74 <fGetAinCalData>
 8001550:	f7ff fcf0 	bl	8000f34 <__aeabi_f2uiz>
 8001554:	b281      	uxth	r1, r0
 8001556:	2003      	movs	r0, #3
 8001558:	f000 fb48 	bl	8001bec <vSetReg>
 800155c:	e7d1      	b.n	8001502 <vDTask+0x232>
 800155e:	bf00      	nop
 8001560:	2000045c 	.word	0x2000045c
 8001564:	080077bc 	.word	0x080077bc
 8001568:	080077e8 	.word	0x080077e8
 800156c:	20000388 	.word	0x20000388
 8001570:	20000374 	.word	0x20000374
 8001574:	20001220 	.word	0x20001220
 8001578:	20000396 	.word	0x20000396
 800157c:	20000390 	.word	0x20000390
 8001580:	f0f0f0f1 	.word	0xf0f0f0f1
 8001584:	4708b800 	.word	0x4708b800
 8001588:	40010800 	.word	0x40010800
 800158c:	20000398 	.word	0x20000398
 8001590:	08007838 	.word	0x08007838

08001594 <vFDWtiteReg>:
{
	return ((void *)&SettingsREG[adr]);
}

void vFDWtiteReg(void)
{
 8001594:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001598:	b087      	sub	sp, #28
{

  HAL_StatusTypeDef flashStatus = HAL_ERROR;
  while ( flashStatus != HAL_OK )
  {
    flashStatus = HAL_FLASH_Unlock();
 800159a:	f001 fa8b 	bl	8002ab4 <HAL_FLASH_Unlock>
  while ( flashStatus != HAL_OK )
 800159e:	2800      	cmp	r0, #0
 80015a0:	d1fb      	bne.n	800159a <vFDWtiteReg+0x6>
  * @retval 0 if operation is successful, MAL_FAIL else.
  */
uint16_t MEM_If_Erase_FS()
{
  /* USER CODE BEGIN 2 */
  uint32_t               pageError = 0U;
 80015a2:	2300      	movs	r3, #0
 80015a4:	9301      	str	r3, [sp, #4]
  HAL_StatusTypeDef      status    = HAL_ERROR;
  FLASH_EraseInitTypeDef eraseInit;


    eraseInit.TypeErase    = FLASH_TYPEERASE_PAGES;
 80015a6:	9302      	str	r3, [sp, #8]
    eraseInit.Banks        = FLASH_BANK_1;
 80015a8:	2301      	movs	r3, #1
 80015aa:	9303      	str	r3, [sp, #12]
    eraseInit.PageAddress      = FLASH_DATA_ADR;
 80015ac:	4c12      	ldr	r4, [pc, #72]	; (80015f8 <vFDWtiteReg+0x64>)
 80015ae:	9404      	str	r4, [sp, #16]
    eraseInit.NbPages    = 1U;
 80015b0:	9305      	str	r3, [sp, #20]
    status = HAL_FLASHEx_Erase( &eraseInit, &pageError );
 80015b2:	a901      	add	r1, sp, #4
 80015b4:	a802      	add	r0, sp, #8
 80015b6:	f001 fb39 	bl	8002c2c <HAL_FLASHEx_Erase>
{
  /* USER CODE BEGIN 3 */
  uint32_t           i      = 0U;
  HAL_StatusTypeDef      status    = HAL_ERROR;

  for ( i=0U; i<Len; i+=4U )
 80015ba:	4d10      	ldr	r5, [pc, #64]	; (80015fc <vFDWtiteReg+0x68>)
  {
	if ( ( uint32_t )( dest + i ) > FLASH_SIZE )
 80015bc:	4f10      	ldr	r7, [pc, #64]	; (8001600 <vFDWtiteReg+0x6c>)
	{
      if ( HAL_FLASH_Program( FLASH_TYPEPROGRAM_WORD, ( uint32_t )( dest + i ), *( uint32_t* )( src + i ) ) == HAL_OK )
 80015be:	f04f 0900 	mov.w	r9, #0
  for ( i=0U; i<Len; i+=4U )
 80015c2:	f8df 8040 	ldr.w	r8, [pc, #64]	; 8001604 <vFDWtiteReg+0x70>
 80015c6:	e003      	b.n	80015d0 <vFDWtiteReg+0x3c>
 80015c8:	3404      	adds	r4, #4
 80015ca:	3504      	adds	r5, #4
 80015cc:	4544      	cmp	r4, r8
 80015ce:	d00c      	beq.n	80015ea <vFDWtiteReg+0x56>
	if ( ( uint32_t )( dest + i ) > FLASH_SIZE )
 80015d0:	42bc      	cmp	r4, r7
 80015d2:	d3f9      	bcc.n	80015c8 <vFDWtiteReg+0x34>
      if ( HAL_FLASH_Program( FLASH_TYPEPROGRAM_WORD, ( uint32_t )( dest + i ), *( uint32_t* )( src + i ) ) == HAL_OK )
 80015d4:	682a      	ldr	r2, [r5, #0]
 80015d6:	464b      	mov	r3, r9
 80015d8:	4621      	mov	r1, r4
 80015da:	2002      	movs	r0, #2
 80015dc:	f001 fac0 	bl	8002b60 <HAL_FLASH_Program>
 80015e0:	b918      	cbnz	r0, 80015ea <vFDWtiteReg+0x56>
      {
        if ( *( uint32_t* )( src + i ) != *( uint32_t* )( dest + i ) )
 80015e2:	682a      	ldr	r2, [r5, #0]
 80015e4:	6823      	ldr	r3, [r4, #0]
 80015e6:	429a      	cmp	r2, r3
 80015e8:	d0ee      	beq.n	80015c8 <vFDWtiteReg+0x34>
    flashStatus = HAL_FLASH_Lock();
 80015ea:	f001 fa79 	bl	8002ae0 <HAL_FLASH_Lock>
  while ( flashStatus != HAL_OK )
 80015ee:	2800      	cmp	r0, #0
 80015f0:	d1fb      	bne.n	80015ea <vFDWtiteReg+0x56>
}
 80015f2:	b007      	add	sp, #28
 80015f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80015f8:	0800fc00 	.word	0x0800fc00
 80015fc:	20000004 	.word	0x20000004
 8001600:	08008000 	.word	0x08008000
 8001604:	0800fc20 	.word	0x0800fc20

08001608 <vFDInit>:
{
 8001608:	b508      	push	{r3, lr}
	if (FisrtStart)
 800160a:	4b0d      	ldr	r3, [pc, #52]	; (8001640 <vFDInit+0x38>)
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	b91b      	cbnz	r3, 8001618 <vFDInit+0x10>
}
 8001610:	bd08      	pop	{r3, pc}
		   vFDWtiteReg();
 8001612:	f7ff ffbf 	bl	8001594 <vFDWtiteReg>
 8001616:	e003      	b.n	8001620 <vFDInit+0x18>
    uint32_t i    = 0U;
    uint8_t *psrc = src;

    for ( i=0U; i<Len; i++ )
    {
      dest[i] = *psrc++;
 8001618:	4b0a      	ldr	r3, [pc, #40]	; (8001644 <vFDInit+0x3c>)
	   if (buff!= VALID_CODE)
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	2b72      	cmp	r3, #114	; 0x72
 800161e:	d1f8      	bne.n	8001612 <vFDInit+0xa>
    for ( i=0U; i<Len; i++ )
 8001620:	4a09      	ldr	r2, [pc, #36]	; (8001648 <vFDInit+0x40>)
 8001622:	1e53      	subs	r3, r2, #1
 8001624:	f102 001d 	add.w	r0, r2, #29
      dest[i] = *psrc++;
 8001628:	4908      	ldr	r1, [pc, #32]	; (800164c <vFDInit+0x44>)
 800162a:	1a89      	subs	r1, r1, r2
 800162c:	5cca      	ldrb	r2, [r1, r3]
 800162e:	f803 2f01 	strb.w	r2, [r3, #1]!
    for ( i=0U; i<Len; i++ )
 8001632:	4283      	cmp	r3, r0
 8001634:	d1fa      	bne.n	800162c <vFDInit+0x24>
	   FisrtStart = 0;
 8001636:	4b02      	ldr	r3, [pc, #8]	; (8001640 <vFDInit+0x38>)
 8001638:	2200      	movs	r2, #0
 800163a:	701a      	strb	r2, [r3, #0]
}
 800163c:	e7e8      	b.n	8001610 <vFDInit+0x8>
 800163e:	bf00      	nop
 8001640:	20000000 	.word	0x20000000
 8001644:	0800fc00 	.word	0x0800fc00
 8001648:	20000004 	.word	0x20000004
 800164c:	0800fc01 	.word	0x0800fc01

08001650 <vFDSetRegState>:
{
 8001650:	b508      	push	{r3, lr}
	SettingsREG[adr+1]= state;
 8001652:	3001      	adds	r0, #1
 8001654:	4b02      	ldr	r3, [pc, #8]	; (8001660 <vFDSetRegState+0x10>)
 8001656:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
	vFDWtiteReg();
 800165a:	f7ff ff9b 	bl	8001594 <vFDWtiteReg>
}
 800165e:	bd08      	pop	{r3, pc}
 8001660:	20000004 	.word	0x20000004

08001664 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001664:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 5 */
  /* Infinite loop */

  for(;;)
  {
    osDelay(10);
 8001666:	240a      	movs	r4, #10
 8001668:	4620      	mov	r0, r4
 800166a:	f004 f88b 	bl	8005784 <osDelay>
  for(;;)
 800166e:	e7fb      	b.n	8001668 <StartDefaultTask+0x4>

08001670 <xGetOSEvent>:
}
 8001670:	4b01      	ldr	r3, [pc, #4]	; (8001678 <xGetOSEvent+0x8>)
 8001672:	6818      	ldr	r0, [r3, #0]
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	200013d4 	.word	0x200013d4

0800167c <xGetUARTEvent>:
 }
 800167c:	4b01      	ldr	r3, [pc, #4]	; (8001684 <xGetUARTEvent+0x8>)
 800167e:	6818      	ldr	r0, [r3, #0]
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	2000141c 	.word	0x2000141c

08001688 <xGetSystemControlEvent>:
 }
 8001688:	4b01      	ldr	r3, [pc, #4]	; (8001690 <xGetSystemControlEvent+0x8>)
 800168a:	6818      	ldr	r0, [r3, #0]
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	200013f8 	.word	0x200013f8

08001694 <vTimerInit>:
{
 8001694:	b508      	push	{r3, lr}
	htim2.Init.Period = timeout;
 8001696:	4b04      	ldr	r3, [pc, #16]	; (80016a8 <vTimerInit+0x14>)
 8001698:	60d8      	str	r0, [r3, #12]
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800169a:	4618      	mov	r0, r3
 800169c:	f002 fa16 	bl	8003acc <HAL_TIM_Base_Init>
 80016a0:	b900      	cbnz	r0, 80016a4 <vTimerInit+0x10>
}
 80016a2:	bd08      	pop	{r3, pc}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016a4:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016a6:	e7fe      	b.n	80016a6 <vTimerInit+0x12>
 80016a8:	20001294 	.word	0x20001294

080016ac <vStartTimer>:
{
 80016ac:	b508      	push	{r3, lr}
	HAL_TIM_Base_Start_IT(&htim2);
 80016ae:	4802      	ldr	r0, [pc, #8]	; (80016b8 <vStartTimer+0xc>)
 80016b0:	f002 f8ae 	bl	8003810 <HAL_TIM_Base_Start_IT>
}
 80016b4:	bd08      	pop	{r3, pc}
 80016b6:	bf00      	nop
 80016b8:	20001294 	.word	0x20001294

080016bc <vStopTimer>:
{
 80016bc:	b508      	push	{r3, lr}
	HAL_TIM_Base_Stop_IT(&htim2);
 80016be:	4802      	ldr	r0, [pc, #8]	; (80016c8 <vStopTimer+0xc>)
 80016c0:	f002 f8da 	bl	8003878 <HAL_TIM_Base_Stop_IT>
}
 80016c4:	bd08      	pop	{r3, pc}
 80016c6:	bf00      	nop
 80016c8:	20001294 	.word	0x20001294

080016cc <SystemClock_Config>:
{
 80016cc:	b500      	push	{lr}
 80016ce:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016d0:	2220      	movs	r2, #32
 80016d2:	2100      	movs	r1, #0
 80016d4:	a80b      	add	r0, sp, #44	; 0x2c
 80016d6:	f005 ff9f 	bl	8007618 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016da:	2300      	movs	r3, #0
 80016dc:	9305      	str	r3, [sp, #20]
 80016de:	9306      	str	r3, [sp, #24]
 80016e0:	9307      	str	r3, [sp, #28]
 80016e2:	9308      	str	r3, [sp, #32]
 80016e4:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016e6:	9301      	str	r3, [sp, #4]
 80016e8:	9302      	str	r3, [sp, #8]
 80016ea:	9303      	str	r3, [sp, #12]
 80016ec:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016ee:	2302      	movs	r3, #2
 80016f0:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016f2:	2201      	movs	r2, #1
 80016f4:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016f6:	2210      	movs	r2, #16
 80016f8:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016fa:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80016fc:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001700:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001702:	a80a      	add	r0, sp, #40	; 0x28
 8001704:	f001 fc46 	bl	8002f94 <HAL_RCC_OscConfig>
 8001708:	b9c8      	cbnz	r0, 800173e <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800170a:	230f      	movs	r3, #15
 800170c:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800170e:	2102      	movs	r1, #2
 8001710:	9106      	str	r1, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001712:	2300      	movs	r3, #0
 8001714:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001716:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800171a:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800171c:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800171e:	a805      	add	r0, sp, #20
 8001720:	f001 fe78 	bl	8003414 <HAL_RCC_ClockConfig>
 8001724:	b968      	cbnz	r0, 8001742 <SystemClock_Config+0x76>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001726:	2302      	movs	r3, #2
 8001728:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800172a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800172e:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001730:	a801      	add	r0, sp, #4
 8001732:	f001 ff65 	bl	8003600 <HAL_RCCEx_PeriphCLKConfig>
 8001736:	b930      	cbnz	r0, 8001746 <SystemClock_Config+0x7a>
}
 8001738:	b015      	add	sp, #84	; 0x54
 800173a:	f85d fb04 	ldr.w	pc, [sp], #4
 800173e:	b672      	cpsid	i
  while (1)
 8001740:	e7fe      	b.n	8001740 <SystemClock_Config+0x74>
 8001742:	b672      	cpsid	i
 8001744:	e7fe      	b.n	8001744 <SystemClock_Config+0x78>
 8001746:	b672      	cpsid	i
 8001748:	e7fe      	b.n	8001748 <SystemClock_Config+0x7c>
	...

0800174c <main>:
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b092      	sub	sp, #72	; 0x48
  HAL_Init();
 8001750:	f000 fcca 	bl	80020e8 <HAL_Init>
  SystemClock_Config();
 8001754:	f7ff ffba 	bl	80016cc <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001758:	2400      	movs	r4, #0
 800175a:	940b      	str	r4, [sp, #44]	; 0x2c
 800175c:	940c      	str	r4, [sp, #48]	; 0x30
 800175e:	940d      	str	r4, [sp, #52]	; 0x34
 8001760:	940e      	str	r4, [sp, #56]	; 0x38
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001762:	4dad      	ldr	r5, [pc, #692]	; (8001a18 <main+0x2cc>)
 8001764:	69ab      	ldr	r3, [r5, #24]
 8001766:	f043 0310 	orr.w	r3, r3, #16
 800176a:	61ab      	str	r3, [r5, #24]
 800176c:	69ab      	ldr	r3, [r5, #24]
 800176e:	f003 0310 	and.w	r3, r3, #16
 8001772:	9301      	str	r3, [sp, #4]
 8001774:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001776:	69ab      	ldr	r3, [r5, #24]
 8001778:	f043 0320 	orr.w	r3, r3, #32
 800177c:	61ab      	str	r3, [r5, #24]
 800177e:	69ab      	ldr	r3, [r5, #24]
 8001780:	f003 0320 	and.w	r3, r3, #32
 8001784:	9302      	str	r3, [sp, #8]
 8001786:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001788:	69ab      	ldr	r3, [r5, #24]
 800178a:	f043 0304 	orr.w	r3, r3, #4
 800178e:	61ab      	str	r3, [r5, #24]
 8001790:	69ab      	ldr	r3, [r5, #24]
 8001792:	f003 0304 	and.w	r3, r3, #4
 8001796:	9303      	str	r3, [sp, #12]
 8001798:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800179a:	69ab      	ldr	r3, [r5, #24]
 800179c:	f043 0308 	orr.w	r3, r3, #8
 80017a0:	61ab      	str	r3, [r5, #24]
 80017a2:	69ab      	ldr	r3, [r5, #24]
 80017a4:	f003 0308 	and.w	r3, r3, #8
 80017a8:	9304      	str	r3, [sp, #16]
 80017aa:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, LED_G_Pin|LED_R_Pin|EN_Pin, GPIO_PIN_RESET);
 80017ac:	4e9b      	ldr	r6, [pc, #620]	; (8001a1c <main+0x2d0>)
 80017ae:	4622      	mov	r2, r4
 80017b0:	f44f 7198 	mov.w	r1, #304	; 0x130
 80017b4:	4630      	mov	r0, r6
 80017b6:	f001 fbdd 	bl	8002f74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, K2_Pin|K4_Pin|K6_Pin|K8_Pin, GPIO_PIN_RESET);
 80017ba:	4f99      	ldr	r7, [pc, #612]	; (8001a20 <main+0x2d4>)
 80017bc:	4622      	mov	r2, r4
 80017be:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80017c2:	4638      	mov	r0, r7
 80017c4:	f001 fbd6 	bl	8002f74 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LED_G_Pin|LED_R_Pin|EN_Pin;
 80017c8:	f44f 7398 	mov.w	r3, #304	; 0x130
 80017cc:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ce:	f04f 0901 	mov.w	r9, #1
 80017d2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d6:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d8:	f04f 0802 	mov.w	r8, #2
 80017dc:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e0:	a90b      	add	r1, sp, #44	; 0x2c
 80017e2:	4630      	mov	r0, r6
 80017e4:	f001 fa86 	bl	8002cf4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = S1_Pin|S2_Pin|S3_Pin|S4_Pin
 80017e8:	f640 73ff 	movw	r3, #4095	; 0xfff
 80017ec:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017ee:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f0:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f2:	a90b      	add	r1, sp, #44	; 0x2c
 80017f4:	4638      	mov	r0, r7
 80017f6:	f001 fa7d 	bl	8002cf4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = K2_Pin|K4_Pin|K6_Pin|K8_Pin;
 80017fa:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80017fe:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001800:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001804:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001806:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800180a:	a90b      	add	r1, sp, #44	; 0x2c
 800180c:	4638      	mov	r0, r7
 800180e:	f001 fa71 	bl	8002cf4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SW8_Pin;
 8001812:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001816:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001818:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181a:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(SW8_GPIO_Port, &GPIO_InitStruct);
 800181c:	a90b      	add	r1, sp, #44	; 0x2c
 800181e:	4630      	mov	r0, r6
 8001820:	f001 fa68 	bl	8002cf4 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001824:	696b      	ldr	r3, [r5, #20]
 8001826:	ea43 0309 	orr.w	r3, r3, r9
 800182a:	616b      	str	r3, [r5, #20]
 800182c:	696b      	ldr	r3, [r5, #20]
 800182e:	ea03 0309 	and.w	r3, r3, r9
 8001832:	9300      	str	r3, [sp, #0]
 8001834:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001836:	4622      	mov	r2, r4
 8001838:	2105      	movs	r1, #5
 800183a:	200b      	movs	r0, #11
 800183c:	f000 ff34 	bl	80026a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001840:	200b      	movs	r0, #11
 8001842:	f000 ff67 	bl	8002714 <HAL_NVIC_EnableIRQ>
  huart1.Instance = USART1;
 8001846:	4877      	ldr	r0, [pc, #476]	; (8001a24 <main+0x2d8>)
 8001848:	4b77      	ldr	r3, [pc, #476]	; (8001a28 <main+0x2dc>)
 800184a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 800184c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001850:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8001852:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001856:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001858:	60c4      	str	r4, [r0, #12]
  huart1.Init.Parity = UART_PARITY_ODD;
 800185a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800185e:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001860:	230c      	movs	r3, #12
 8001862:	6143      	str	r3, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001864:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001866:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001868:	f002 fb90 	bl	8003f8c <HAL_UART_Init>
 800186c:	2800      	cmp	r0, #0
 800186e:	f040 813a 	bne.w	8001ae6 <main+0x39a>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001872:	2300      	movs	r3, #0
 8001874:	930b      	str	r3, [sp, #44]	; 0x2c
 8001876:	930c      	str	r3, [sp, #48]	; 0x30
 8001878:	930d      	str	r3, [sp, #52]	; 0x34
 800187a:	930e      	str	r3, [sp, #56]	; 0x38
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800187c:	9307      	str	r3, [sp, #28]
 800187e:	9308      	str	r3, [sp, #32]
  htim2.Instance = TIM2;
 8001880:	486a      	ldr	r0, [pc, #424]	; (8001a2c <main+0x2e0>)
 8001882:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001886:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 3264;
 8001888:	f44f 624c 	mov.w	r2, #3264	; 0xcc0
 800188c:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800188e:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 1000;
 8001890:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001894:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001896:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001898:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800189a:	f002 f917 	bl	8003acc <HAL_TIM_Base_Init>
 800189e:	2800      	cmp	r0, #0
 80018a0:	f040 8123 	bne.w	8001aea <main+0x39e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018a8:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018aa:	a90b      	add	r1, sp, #44	; 0x2c
 80018ac:	485f      	ldr	r0, [pc, #380]	; (8001a2c <main+0x2e0>)
 80018ae:	f002 fa0d 	bl	8003ccc <HAL_TIM_ConfigClockSource>
 80018b2:	2800      	cmp	r0, #0
 80018b4:	f040 811b 	bne.w	8001aee <main+0x3a2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80018b8:	2320      	movs	r3, #32
 80018ba:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018bc:	2300      	movs	r3, #0
 80018be:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018c0:	a907      	add	r1, sp, #28
 80018c2:	485a      	ldr	r0, [pc, #360]	; (8001a2c <main+0x2e0>)
 80018c4:	f002 fab8 	bl	8003e38 <HAL_TIMEx_MasterConfigSynchronization>
 80018c8:	2800      	cmp	r0, #0
 80018ca:	f040 8112 	bne.w	8001af2 <main+0x3a6>
  ADC_ChannelConfTypeDef sConfig = {0};
 80018ce:	2300      	movs	r3, #0
 80018d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80018d2:	930c      	str	r3, [sp, #48]	; 0x30
 80018d4:	930d      	str	r3, [sp, #52]	; 0x34
  hadc1.Instance = ADC1;
 80018d6:	4856      	ldr	r0, [pc, #344]	; (8001a30 <main+0x2e4>)
 80018d8:	4a56      	ldr	r2, [pc, #344]	; (8001a34 <main+0x2e8>)
 80018da:	6002      	str	r2, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80018dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018e0:	6082      	str	r2, [r0, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80018e2:	2201      	movs	r2, #1
 80018e4:	7302      	strb	r2, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018e6:	7503      	strb	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018e8:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80018ec:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018ee:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 3;
 80018f0:	2303      	movs	r3, #3
 80018f2:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80018f4:	f000 fe12 	bl	800251c <HAL_ADC_Init>
 80018f8:	2800      	cmp	r0, #0
 80018fa:	f040 80fc 	bne.w	8001af6 <main+0x3aa>
  sConfig.Channel = ADC_CHANNEL_0;
 80018fe:	2300      	movs	r3, #0
 8001900:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001902:	2301      	movs	r3, #1
 8001904:	930c      	str	r3, [sp, #48]	; 0x30
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8001906:	2304      	movs	r3, #4
 8001908:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800190a:	a90b      	add	r1, sp, #44	; 0x2c
 800190c:	4848      	ldr	r0, [pc, #288]	; (8001a30 <main+0x2e4>)
 800190e:	f000 fc4d 	bl	80021ac <HAL_ADC_ConfigChannel>
 8001912:	2800      	cmp	r0, #0
 8001914:	f040 80f1 	bne.w	8001afa <main+0x3ae>
  sConfig.Channel = ADC_CHANNEL_1;
 8001918:	2301      	movs	r3, #1
 800191a:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800191c:	2302      	movs	r3, #2
 800191e:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001920:	a90b      	add	r1, sp, #44	; 0x2c
 8001922:	4843      	ldr	r0, [pc, #268]	; (8001a30 <main+0x2e4>)
 8001924:	f000 fc42 	bl	80021ac <HAL_ADC_ConfigChannel>
 8001928:	2800      	cmp	r0, #0
 800192a:	f040 80e8 	bne.w	8001afe <main+0x3b2>
  sConfig.Channel = ADC_CHANNEL_2;
 800192e:	2302      	movs	r3, #2
 8001930:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001932:	2303      	movs	r3, #3
 8001934:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001936:	a90b      	add	r1, sp, #44	; 0x2c
 8001938:	483d      	ldr	r0, [pc, #244]	; (8001a30 <main+0x2e4>)
 800193a:	f000 fc37 	bl	80021ac <HAL_ADC_ConfigChannel>
 800193e:	2800      	cmp	r0, #0
 8001940:	f040 80df 	bne.w	8001b02 <main+0x3b6>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001944:	2300      	movs	r3, #0
 8001946:	9307      	str	r3, [sp, #28]
 8001948:	9308      	str	r3, [sp, #32]
 800194a:	9309      	str	r3, [sp, #36]	; 0x24
 800194c:	930a      	str	r3, [sp, #40]	; 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800194e:	9305      	str	r3, [sp, #20]
 8001950:	9306      	str	r3, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001952:	930b      	str	r3, [sp, #44]	; 0x2c
 8001954:	930c      	str	r3, [sp, #48]	; 0x30
 8001956:	930d      	str	r3, [sp, #52]	; 0x34
 8001958:	930e      	str	r3, [sp, #56]	; 0x38
 800195a:	930f      	str	r3, [sp, #60]	; 0x3c
 800195c:	9310      	str	r3, [sp, #64]	; 0x40
 800195e:	9311      	str	r3, [sp, #68]	; 0x44
  htim3.Instance = TIM3;
 8001960:	4835      	ldr	r0, [pc, #212]	; (8001a38 <main+0x2ec>)
 8001962:	4a36      	ldr	r2, [pc, #216]	; (8001a3c <main+0x2f0>)
 8001964:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 2;
 8001966:	2202      	movs	r2, #2
 8001968:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800196a:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 1000;
 800196c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001970:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001972:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001974:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001976:	f002 f8a9 	bl	8003acc <HAL_TIM_Base_Init>
 800197a:	2800      	cmp	r0, #0
 800197c:	f040 80c3 	bne.w	8001b06 <main+0x3ba>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001980:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001984:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001986:	a907      	add	r1, sp, #28
 8001988:	482b      	ldr	r0, [pc, #172]	; (8001a38 <main+0x2ec>)
 800198a:	f002 f99f 	bl	8003ccc <HAL_TIM_ConfigClockSource>
 800198e:	2800      	cmp	r0, #0
 8001990:	f040 80bb 	bne.w	8001b0a <main+0x3be>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001994:	4828      	ldr	r0, [pc, #160]	; (8001a38 <main+0x2ec>)
 8001996:	f002 f8c5 	bl	8003b24 <HAL_TIM_PWM_Init>
 800199a:	2800      	cmp	r0, #0
 800199c:	f040 80b7 	bne.w	8001b0e <main+0x3c2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019a0:	2300      	movs	r3, #0
 80019a2:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019a4:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019a6:	a905      	add	r1, sp, #20
 80019a8:	4823      	ldr	r0, [pc, #140]	; (8001a38 <main+0x2ec>)
 80019aa:	f002 fa45 	bl	8003e38 <HAL_TIMEx_MasterConfigSynchronization>
 80019ae:	2800      	cmp	r0, #0
 80019b0:	f040 80af 	bne.w	8001b12 <main+0x3c6>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019b4:	2360      	movs	r3, #96	; 0x60
 80019b6:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 80019b8:	2200      	movs	r2, #0
 80019ba:	920c      	str	r2, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019bc:	920d      	str	r2, [sp, #52]	; 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80019be:	2304      	movs	r3, #4
 80019c0:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019c2:	a90b      	add	r1, sp, #44	; 0x2c
 80019c4:	481c      	ldr	r0, [pc, #112]	; (8001a38 <main+0x2ec>)
 80019c6:	f002 f907 	bl	8003bd8 <HAL_TIM_PWM_ConfigChannel>
 80019ca:	2800      	cmp	r0, #0
 80019cc:	f040 80a3 	bne.w	8001b16 <main+0x3ca>
  sConfigOC.Pulse = 500;
 80019d0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80019d4:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019d6:	2204      	movs	r2, #4
 80019d8:	a90b      	add	r1, sp, #44	; 0x2c
 80019da:	4817      	ldr	r0, [pc, #92]	; (8001a38 <main+0x2ec>)
 80019dc:	f002 f8fc 	bl	8003bd8 <HAL_TIM_PWM_ConfigChannel>
 80019e0:	2800      	cmp	r0, #0
 80019e2:	f040 809a 	bne.w	8001b1a <main+0x3ce>
  HAL_TIM_MspPostInit(&htim3);
 80019e6:	4814      	ldr	r0, [pc, #80]	; (8001a38 <main+0x2ec>)
 80019e8:	f000 fa6e 	bl	8001ec8 <HAL_TIM_MspPostInit>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019ec:	2300      	movs	r3, #0
 80019ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80019f0:	930c      	str	r3, [sp, #48]	; 0x30
 80019f2:	930d      	str	r3, [sp, #52]	; 0x34
 80019f4:	930e      	str	r3, [sp, #56]	; 0x38
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019f6:	9307      	str	r3, [sp, #28]
 80019f8:	9308      	str	r3, [sp, #32]
  htim4.Instance = TIM4;
 80019fa:	4811      	ldr	r0, [pc, #68]	; (8001a40 <main+0x2f4>)
 80019fc:	4a11      	ldr	r2, [pc, #68]	; (8001a44 <main+0x2f8>)
 80019fe:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 32000;
 8001a00:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8001a04:	6042      	str	r2, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a06:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 2000;
 8001a08:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001a0c:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a0e:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a10:	2380      	movs	r3, #128	; 0x80
 8001a12:	6183      	str	r3, [r0, #24]
 8001a14:	e018      	b.n	8001a48 <main+0x2fc>
 8001a16:	bf00      	nop
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	40010800 	.word	0x40010800
 8001a20:	40010c00 	.word	0x40010c00
 8001a24:	2000136c 	.word	0x2000136c
 8001a28:	40013800 	.word	0x40013800
 8001a2c:	20001294 	.word	0x20001294
 8001a30:	20001220 	.word	0x20001220
 8001a34:	40012400 	.word	0x40012400
 8001a38:	200012dc 	.word	0x200012dc
 8001a3c:	40000400 	.word	0x40000400
 8001a40:	20001324 	.word	0x20001324
 8001a44:	40000800 	.word	0x40000800
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001a48:	f002 f840 	bl	8003acc <HAL_TIM_Base_Init>
 8001a4c:	2800      	cmp	r0, #0
 8001a4e:	d166      	bne.n	8001b1e <main+0x3d2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a54:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001a56:	a90b      	add	r1, sp, #44	; 0x2c
 8001a58:	4834      	ldr	r0, [pc, #208]	; (8001b2c <main+0x3e0>)
 8001a5a:	f002 f937 	bl	8003ccc <HAL_TIM_ConfigClockSource>
 8001a5e:	2800      	cmp	r0, #0
 8001a60:	d15f      	bne.n	8001b22 <main+0x3d6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a62:	2300      	movs	r3, #0
 8001a64:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a66:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a68:	a907      	add	r1, sp, #28
 8001a6a:	4830      	ldr	r0, [pc, #192]	; (8001b2c <main+0x3e0>)
 8001a6c:	f002 f9e4 	bl	8003e38 <HAL_TIMEx_MasterConfigSynchronization>
 8001a70:	2800      	cmp	r0, #0
 8001a72:	d158      	bne.n	8001b26 <main+0x3da>
  osKernelInitialize();
 8001a74:	f003 fdd4 	bl	8005620 <osKernelInitialize>
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001a78:	4a2d      	ldr	r2, [pc, #180]	; (8001b30 <main+0x3e4>)
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	482d      	ldr	r0, [pc, #180]	; (8001b34 <main+0x3e8>)
 8001a7e:	f003 fe1b 	bl	80056b8 <osThreadNew>
 8001a82:	4b2d      	ldr	r3, [pc, #180]	; (8001b38 <main+0x3ec>)
 8001a84:	6018      	str	r0, [r3, #0]
  DIN_DOUTHandle = osThreadNew(vDTask, NULL, &DIN_DOUT_attributes);
 8001a86:	4a2d      	ldr	r2, [pc, #180]	; (8001b3c <main+0x3f0>)
 8001a88:	2100      	movs	r1, #0
 8001a8a:	482d      	ldr	r0, [pc, #180]	; (8001b40 <main+0x3f4>)
 8001a8c:	f003 fe14 	bl	80056b8 <osThreadNew>
 8001a90:	4b2c      	ldr	r3, [pc, #176]	; (8001b44 <main+0x3f8>)
 8001a92:	6018      	str	r0, [r3, #0]
  UARTTaskHandle = osThreadNew(StartUARTTask, NULL, &UARTTask_attributes);
 8001a94:	4a2c      	ldr	r2, [pc, #176]	; (8001b48 <main+0x3fc>)
 8001a96:	2100      	movs	r1, #0
 8001a98:	482c      	ldr	r0, [pc, #176]	; (8001b4c <main+0x400>)
 8001a9a:	f003 fe0d 	bl	80056b8 <osThreadNew>
 8001a9e:	4b2c      	ldr	r3, [pc, #176]	; (8001b50 <main+0x404>)
 8001aa0:	6018      	str	r0, [r3, #0]
  DataTaskHandle = osThreadNew(vDATATask, NULL, &DataTask_attributes);
 8001aa2:	4a2c      	ldr	r2, [pc, #176]	; (8001b54 <main+0x408>)
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	482c      	ldr	r0, [pc, #176]	; (8001b58 <main+0x40c>)
 8001aa8:	f003 fe06 	bl	80056b8 <osThreadNew>
 8001aac:	4b2b      	ldr	r3, [pc, #172]	; (8001b5c <main+0x410>)
 8001aae:	6018      	str	r0, [r3, #0]
  MBTaskHandle = osThreadNew(vMBTask, NULL, &MBTask_attributes);
 8001ab0:	4a2b      	ldr	r2, [pc, #172]	; (8001b60 <main+0x414>)
 8001ab2:	2100      	movs	r1, #0
 8001ab4:	482b      	ldr	r0, [pc, #172]	; (8001b64 <main+0x418>)
 8001ab6:	f003 fdff 	bl	80056b8 <osThreadNew>
 8001aba:	4b2b      	ldr	r3, [pc, #172]	; (8001b68 <main+0x41c>)
 8001abc:	6018      	str	r0, [r3, #0]
  xOSEventHandle = osEventFlagsNew(&xOSEvent_attributes);
 8001abe:	482b      	ldr	r0, [pc, #172]	; (8001b6c <main+0x420>)
 8001ac0:	f003 fe82 	bl	80057c8 <osEventFlagsNew>
 8001ac4:	4b2a      	ldr	r3, [pc, #168]	; (8001b70 <main+0x424>)
 8001ac6:	6018      	str	r0, [r3, #0]
  xUARTEvnetHandle = osEventFlagsNew(&xUARTEvnet_attributes);
 8001ac8:	482a      	ldr	r0, [pc, #168]	; (8001b74 <main+0x428>)
 8001aca:	f003 fe7d 	bl	80057c8 <osEventFlagsNew>
 8001ace:	4b2a      	ldr	r3, [pc, #168]	; (8001b78 <main+0x42c>)
 8001ad0:	6018      	str	r0, [r3, #0]
  xSystemControlEventHandle = osEventFlagsNew(&xSystemControlEvent_attributes);
 8001ad2:	482a      	ldr	r0, [pc, #168]	; (8001b7c <main+0x430>)
 8001ad4:	f003 fe78 	bl	80057c8 <osEventFlagsNew>
 8001ad8:	4b29      	ldr	r3, [pc, #164]	; (8001b80 <main+0x434>)
 8001ada:	6018      	str	r0, [r3, #0]
  InitSystemEnvet(xSystemControlEventHandle);
 8001adc:	f000 f868 	bl	8001bb0 <InitSystemEnvet>
  osKernelStart();
 8001ae0:	f003 fdc2 	bl	8005668 <osKernelStart>
  while (1)
 8001ae4:	e7fe      	b.n	8001ae4 <main+0x398>
 8001ae6:	b672      	cpsid	i
  while (1)
 8001ae8:	e7fe      	b.n	8001ae8 <main+0x39c>
 8001aea:	b672      	cpsid	i
 8001aec:	e7fe      	b.n	8001aec <main+0x3a0>
 8001aee:	b672      	cpsid	i
 8001af0:	e7fe      	b.n	8001af0 <main+0x3a4>
 8001af2:	b672      	cpsid	i
 8001af4:	e7fe      	b.n	8001af4 <main+0x3a8>
 8001af6:	b672      	cpsid	i
 8001af8:	e7fe      	b.n	8001af8 <main+0x3ac>
 8001afa:	b672      	cpsid	i
 8001afc:	e7fe      	b.n	8001afc <main+0x3b0>
 8001afe:	b672      	cpsid	i
 8001b00:	e7fe      	b.n	8001b00 <main+0x3b4>
 8001b02:	b672      	cpsid	i
 8001b04:	e7fe      	b.n	8001b04 <main+0x3b8>
 8001b06:	b672      	cpsid	i
 8001b08:	e7fe      	b.n	8001b08 <main+0x3bc>
 8001b0a:	b672      	cpsid	i
 8001b0c:	e7fe      	b.n	8001b0c <main+0x3c0>
 8001b0e:	b672      	cpsid	i
 8001b10:	e7fe      	b.n	8001b10 <main+0x3c4>
 8001b12:	b672      	cpsid	i
 8001b14:	e7fe      	b.n	8001b14 <main+0x3c8>
 8001b16:	b672      	cpsid	i
 8001b18:	e7fe      	b.n	8001b18 <main+0x3cc>
 8001b1a:	b672      	cpsid	i
 8001b1c:	e7fe      	b.n	8001b1c <main+0x3d0>
 8001b1e:	b672      	cpsid	i
 8001b20:	e7fe      	b.n	8001b20 <main+0x3d4>
 8001b22:	b672      	cpsid	i
 8001b24:	e7fe      	b.n	8001b24 <main+0x3d8>
 8001b26:	b672      	cpsid	i
 8001b28:	e7fe      	b.n	8001b28 <main+0x3dc>
 8001b2a:	bf00      	nop
 8001b2c:	20001324 	.word	0x20001324
 8001b30:	0800798c 	.word	0x0800798c
 8001b34:	08001665 	.word	0x08001665
 8001b38:	2000121c 	.word	0x2000121c
 8001b3c:	080078fc 	.word	0x080078fc
 8001b40:	080012d1 	.word	0x080012d1
 8001b44:	2000071c 	.word	0x2000071c
 8001b48:	08007968 	.word	0x08007968
 8001b4c:	0800533d 	.word	0x0800533d
 8001b50:	20000f5c 	.word	0x20000f5c
 8001b54:	08007920 	.word	0x08007920
 8001b58:	08001c45 	.word	0x08001c45
 8001b5c:	200009dc 	.word	0x200009dc
 8001b60:	08007944 	.word	0x08007944
 8001b64:	08001c09 	.word	0x08001c09
 8001b68:	20000c9c 	.word	0x20000c9c
 8001b6c:	080079b0 	.word	0x080079b0
 8001b70:	200013d4 	.word	0x200013d4
 8001b74:	080079d0 	.word	0x080079d0
 8001b78:	2000141c 	.word	0x2000141c
 8001b7c:	080079c0 	.word	0x080079c0
 8001b80:	200013f8 	.word	0x200013f8

08001b84 <HAL_TIM_PeriodElapsedCallback>:
{
 8001b84:	b510      	push	{r4, lr}
 8001b86:	4604      	mov	r4, r0
	 if (htim->Instance == TIM2) {
 8001b88:	6803      	ldr	r3, [r0, #0]
 8001b8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b8e:	d004      	beq.n	8001b9a <HAL_TIM_PeriodElapsedCallback+0x16>
  if (htim->Instance == TIM1) {
 8001b90:	6822      	ldr	r2, [r4, #0]
 8001b92:	4b05      	ldr	r3, [pc, #20]	; (8001ba8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d003      	beq.n	8001ba0 <HAL_TIM_PeriodElapsedCallback+0x1c>
}
 8001b98:	bd10      	pop	{r4, pc}
	 prvvTIMERExpiredISR();
 8001b9a:	f003 fc33 	bl	8005404 <prvvTIMERExpiredISR>
 8001b9e:	e7f7      	b.n	8001b90 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8001ba0:	f000 fab4 	bl	800210c <HAL_IncTick>
}
 8001ba4:	e7f8      	b.n	8001b98 <HAL_TIM_PeriodElapsedCallback+0x14>
 8001ba6:	bf00      	nop
 8001ba8:	40012c00 	.word	0x40012c00

08001bac <Error_Handler>:
 8001bac:	b672      	cpsid	i
  while (1)
 8001bae:	e7fe      	b.n	8001bae <Error_Handler+0x2>

08001bb0 <InitSystemEnvet>:
extern TIM_HandleTypeDef htim4;
extern TIM_HandleTypeDef htim3;

void InitSystemEnvet(EventGroupHandle_t event)
{
	 xSystemEventGroupHandle = event;
 8001bb0:	4b01      	ldr	r3, [pc, #4]	; (8001bb8 <InitSystemEnvet+0x8>)
 8001bb2:	6018      	str	r0, [r3, #0]
}
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	2000144c 	.word	0x2000144c

08001bbc <waitFlag>:
void waitFlag( uint32_t flag)
{
 8001bbc:	b500      	push	{lr}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	4601      	mov	r1, r0
	xEventGroupWaitBits(xSystemEventGroupHandle,   flag ,  pdFALSE, pdTRUE, portMAX_DELAY );
 8001bc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc6:	9300      	str	r3, [sp, #0]
 8001bc8:	2301      	movs	r3, #1
 8001bca:	2200      	movs	r2, #0
 8001bcc:	4803      	ldr	r0, [pc, #12]	; (8001bdc <waitFlag+0x20>)
 8001bce:	6800      	ldr	r0, [r0, #0]
 8001bd0:	f003 fe6d 	bl	80058ae <xEventGroupWaitBits>
}
 8001bd4:	b003      	add	sp, #12
 8001bd6:	f85d fb04 	ldr.w	pc, [sp], #4
 8001bda:	bf00      	nop
 8001bdc:	2000144c 	.word	0x2000144c

08001be0 <vSetRegInput>:
		  if (input_regs[reg_addr] != data)
		  {
			  mode_restart = 1;
		  }
	  }
      input_regs[reg_addr] = data;
 8001be0:	4b01      	ldr	r3, [pc, #4]	; (8001be8 <vSetRegInput+0x8>)
 8001be2:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]

}
 8001be6:	4770      	bx	lr
 8001be8:	20001424 	.word	0x20001424

08001bec <vSetReg>:

void vSetReg(REGS_t reg_addr, uint16_t data)
{
 8001bec:	b508      	push	{r3, lr}

		  if (reg_addr>=  DEVICE_HOLDING_FLASG)
 8001bee:	2804      	cmp	r0, #4
 8001bf0:	d803      	bhi.n	8001bfa <vSetReg+0xe>
		  {
			  if (reg_addr == MODE)
			  {
				  mode_restart = 1;
			  }
			  system_regs[reg_addr] = data;
 8001bf2:	4b04      	ldr	r3, [pc, #16]	; (8001c04 <vSetReg+0x18>)
 8001bf4:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
		  }
}
 8001bf8:	bd08      	pop	{r3, pc}
			  vFDSetRegState( reg_addr - DEVICE_HOLDING_FLASG,data);
 8001bfa:	3805      	subs	r0, #5
 8001bfc:	f7ff fd28 	bl	8001650 <vFDSetRegState>
 8001c00:	e7fa      	b.n	8001bf8 <vSetReg+0xc>
 8001c02:	bf00      	nop
 8001c04:	2000143c 	.word	0x2000143c

08001c08 <vMBTask>:


 void vMBTask(void *argument)
 {
 8001c08:	b510      	push	{r4, lr}
	 uint16_t addres = 0;
	 waitFlag( DIN_READY );
 8001c0a:	2001      	movs	r0, #1
 8001c0c:	f7ff ffd6 	bl	8001bbc <waitFlag>
	 addres = (uiGetDinMask() & DEVICE_ADDR_MASK)>>DEVICE_ADDR_OFFSET;
 8001c10:	f7ff fb46 	bl	80012a0 <uiGetDinMask>

	 eMBInit(MB_RTU,addres,0,115200,MB_PAR_ODD );
	 eMBEnable(  );
#endif
#ifdef MASTER_MODE
	 eMBMasterInit(MB_RTU,0,115200,MB_PAR_ODD );
 8001c14:	2301      	movs	r3, #1
 8001c16:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c1a:	2100      	movs	r1, #0
 8001c1c:	4608      	mov	r0, r1
 8001c1e:	f002 fc91 	bl	8004544 <eMBMasterInit>
	 eMBMasterEnable();
 8001c22:	f002 fce1 	bl	80045e8 <eMBMasterEnable>
#endif
	 xEventGroupSetBits(xSystemEventGroupHandle,  MB_READY );
 8001c26:	2104      	movs	r1, #4
 8001c28:	4b05      	ldr	r3, [pc, #20]	; (8001c40 <vMBTask+0x38>)
 8001c2a:	6818      	ldr	r0, [r3, #0]
 8001c2c:	f003 feca 	bl	80059c4 <xEventGroupSetBits>
	 while (1)
	 {
		 vTaskDelay(1);
 8001c30:	2401      	movs	r4, #1
 8001c32:	4620      	mov	r0, r4
 8001c34:	f004 fe16 	bl	8006864 <vTaskDelay>
#ifdef SLAVE_MODE
		 eMBPoll();
#endif
#ifdef MASTER_MODE
	eMBMasterPoll(  );
 8001c38:	f002 fce8 	bl	800460c <eMBMasterPoll>
	 while (1)
 8001c3c:	e7f9      	b.n	8001c32 <vMBTask+0x2a>
 8001c3e:	bf00      	nop
 8001c40:	2000144c 	.word	0x2000144c

08001c44 <vDATATask>:
 }


void vDATATask(void *argument)

 {
 8001c44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c48:	b085      	sub	sp, #20
   //  
	MAIN_FSM_STATE_t InitFSM = STANDBAY_STATE;
 8001c4a:	2400      	movs	r4, #0
      input_regs[reg_addr] = data;
 8001c4c:	4e35      	ldr	r6, [pc, #212]	; (8001d24 <vDATATask+0xe0>)
 8001c4e:	4625      	mov	r5, r4
 8001c50:	4627      	mov	r7, r4
			connection = 1;
 8001c52:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 8001d28 <vDATATask+0xe4>
    	 HAL_GPIO_TogglePin( LED_R_GPIO_Port, LED_R_Pin);
 8001c56:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 8001d2c <vDATATask+0xe8>
 8001c5a:	e00c      	b.n	8001c76 <vDATATask+0x32>
		 vSetRegInput(FSM_STATUS, control_state);
		 vTaskDelay(10);
		 switch (InitFSM)
		 {
		 	 case STANDBAY_STATE:
		 		vFDInit();
 8001c5c:	f7ff fcd4 	bl	8001608 <vFDInit>
		 		for (int i = 0;i<DEVICE_HOLDING_FLASG;i++)
		 		{
		 			 vSetReg(i,0);
 8001c60:	4629      	mov	r1, r5
 8001c62:	b2e0      	uxtb	r0, r4
 8001c64:	f7ff ffc2 	bl	8001bec <vSetReg>
		 		for (int i = 0;i<DEVICE_HOLDING_FLASG;i++)
 8001c68:	3401      	adds	r4, #1
 8001c6a:	2c05      	cmp	r4, #5
 8001c6c:	d1f8      	bne.n	8001c60 <vDATATask+0x1c>
		 		}
		 		 //     
		 		 waitFlag( DIN_READY | AIN_READY | MB_READY);
 8001c6e:	2007      	movs	r0, #7
 8001c70:	f7ff ffa4 	bl	8001bbc <waitFlag>
 {
 8001c74:	2401      	movs	r4, #1
      input_regs[reg_addr] = data;
 8001c76:	80f7      	strh	r7, [r6, #6]
		 vTaskDelay(10);
 8001c78:	200a      	movs	r0, #10
 8001c7a:	f004 fdf3 	bl	8006864 <vTaskDelay>
		 switch (InitFSM)
 8001c7e:	2c00      	cmp	r4, #0
 8001c80:	d0ec      	beq.n	8001c5c <vDATATask+0x18>
	 if (usGetRegInput(DOOR_STATE) == OPEN)
 8001c82:	89b3      	ldrh	r3, [r6, #12]
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d02e      	beq.n	8001ce6 <vDATATask+0xa2>
		 			}
		 			mode_restart = 0;
		 		}
		 		vSlaveControlFSM();
#endif
		 		vTaskDelay(70);
 8001c88:	2046      	movs	r0, #70	; 0x46
 8001c8a:	f004 fdeb 	bl	8006864 <vTaskDelay>
			connection = 1;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	f888 3000 	strb.w	r3, [r8]
		usRes = system_regs[reg_addr];
 8001c94:	4b26      	ldr	r3, [pc, #152]	; (8001d30 <vDATATask+0xec>)
#endif
#ifdef MASTER_MODE
void vMasterControlFSM()
{
	uint16_t data[4];
	data[0]=usGetReg(MODE) ;
 8001c96:	881a      	ldrh	r2, [r3, #0]
 8001c98:	f8ad 2008 	strh.w	r2, [sp, #8]
	data[1]=usGetReg(FAN_SPEED_CONFIG);
 8001c9c:	885a      	ldrh	r2, [r3, #2]
 8001c9e:	f8ad 200a 	strh.w	r2, [sp, #10]
	data[2]=usGetReg(WORK_TEMP);
 8001ca2:	889a      	ldrh	r2, [r3, #4]
 8001ca4:	f8ad 200c 	strh.w	r2, [sp, #12]
	data[3]=usGetReg(AIR_TEMP);
 8001ca8:	88db      	ldrh	r3, [r3, #6]
 8001caa:	f8ad 300e 	strh.w	r3, [sp, #14]
	//errorCode = eMBMasterReqWriteHoldingRegister(0,16,usGetReg(WORK_TEMP),0);
	//vTaskDelay(40);
	//errorCode = eMBMasterReqWriteHoldingRegister(0,14,usGetReg(MODE),0);
	//vTaskDelay(40);
	///errorCode = eMBMasterReqWriteHoldingRegister(0,15,usGetReg(FAN_SPEED_CONFIG),0);
	vTaskDelay(40);
 8001cae:	2028      	movs	r0, #40	; 0x28
 8001cb0:	f004 fdd8 	bl	8006864 <vTaskDelay>
	errorCode = eMBMasterReqWriteMultipleHoldingRegister(0,14,4,&data[0],0);
 8001cb4:	9500      	str	r5, [sp, #0]
 8001cb6:	ab02      	add	r3, sp, #8
 8001cb8:	2204      	movs	r2, #4
 8001cba:	210e      	movs	r1, #14
 8001cbc:	4628      	mov	r0, r5
 8001cbe:	f002 feab 	bl	8004a18 <eMBMasterReqWriteMultipleHoldingRegister>
    usRes = input_regs[reg_addr];
 8001cc2:	8a33      	ldrh	r3, [r6, #16]
     if ((usGetRegInput(ERROR_STATUS) &  WATER_TEMP_ERROR ) || ( (usGetRegInput(ERROR_STATUS) & AIR_TEMP_ERROR) && (usGetRegInput(TYPE)==HW)))
 8001cc4:	f013 0f01 	tst.w	r3, #1
 8001cc8:	d11b      	bne.n	8001d02 <vDATATask+0xbe>
 8001cca:	f013 0f02 	tst.w	r3, #2
 8001cce:	d002      	beq.n	8001cd6 <vDATATask+0x92>
 8001cd0:	8833      	ldrh	r3, [r6, #0]
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d021      	beq.n	8001d1a <vDATATask+0xd6>
 8001cd6:	4b17      	ldr	r3, [pc, #92]	; (8001d34 <vDATATask+0xf0>)
 8001cd8:	801d      	strh	r5, [r3, #0]
    	 HAL_GPIO_WritePin( LED_R_GPIO_Port, LED_R_Pin,GPIO_PIN_RESET);
 8001cda:	462a      	mov	r2, r5
 8001cdc:	2120      	movs	r1, #32
 8001cde:	4648      	mov	r0, r9
 8001ce0:	f001 f948 	bl	8002f74 <HAL_GPIO_WritePin>
 8001ce4:	e7c6      	b.n	8001c74 <vDATATask+0x30>
		if (usGetRegInput(DOOR_STATE_TRIGGER)  == OPEN )
 8001ce6:	89f3      	ldrh	r3, [r6, #14]
 8001ce8:	2b02      	cmp	r3, #2
      input_regs[reg_addr] = data;
 8001cea:	bf0c      	ite	eq
 8001cec:	2303      	moveq	r3, #3
 8001cee:	2302      	movne	r3, #2
 8001cf0:	81f3      	strh	r3, [r6, #14]
}
 8001cf2:	e7c9      	b.n	8001c88 <vDATATask+0x44>
    	   timer =0;
 8001cf4:	4b10      	ldr	r3, [pc, #64]	; (8001d38 <vDATATask+0xf4>)
 8001cf6:	801d      	strh	r5, [r3, #0]
    	 HAL_GPIO_TogglePin( LED_R_GPIO_Port, LED_R_Pin);
 8001cf8:	2120      	movs	r1, #32
 8001cfa:	4648      	mov	r0, r9
 8001cfc:	f001 f940 	bl	8002f80 <HAL_GPIO_TogglePin>
 8001d00:	e7b8      	b.n	8001c74 <vDATATask+0x30>
 8001d02:	4b0c      	ldr	r3, [pc, #48]	; (8001d34 <vDATATask+0xf0>)
 8001d04:	2232      	movs	r2, #50	; 0x32
 8001d06:	801a      	strh	r2, [r3, #0]
       timer++;
 8001d08:	4b0b      	ldr	r3, [pc, #44]	; (8001d38 <vDATATask+0xf4>)
 8001d0a:	881b      	ldrh	r3, [r3, #0]
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	b29b      	uxth	r3, r3
       if (timer>=timeout)
 8001d10:	2b31      	cmp	r3, #49	; 0x31
 8001d12:	d8ef      	bhi.n	8001cf4 <vDATATask+0xb0>
       timer++;
 8001d14:	4a08      	ldr	r2, [pc, #32]	; (8001d38 <vDATATask+0xf4>)
 8001d16:	8013      	strh	r3, [r2, #0]
 8001d18:	e7ac      	b.n	8001c74 <vDATATask+0x30>
 8001d1a:	4b06      	ldr	r3, [pc, #24]	; (8001d34 <vDATATask+0xf0>)
 8001d1c:	2232      	movs	r2, #50	; 0x32
 8001d1e:	801a      	strh	r2, [r3, #0]
     if (timeout)
 8001d20:	e7f2      	b.n	8001d08 <vDATATask+0xc4>
 8001d22:	bf00      	nop
 8001d24:	20001424 	.word	0x20001424
 8001d28:	20001420 	.word	0x20001420
 8001d2c:	40010800 	.word	0x40010800
 8001d30:	2000143c 	.word	0x2000143c
 8001d34:	20001446 	.word	0x20001446
 8001d38:	20001448 	.word	0x20001448

08001d3c <vTimer1sInc>:
	sTimer++;
 8001d3c:	4a02      	ldr	r2, [pc, #8]	; (8001d48 <vTimer1sInc+0xc>)
 8001d3e:	6813      	ldr	r3, [r2, #0]
 8001d40:	3301      	adds	r3, #1
 8001d42:	6013      	str	r3, [r2, #0]
}
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	20001438 	.word	0x20001438

08001d4c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d4c:	b500      	push	{lr}
 8001d4e:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d50:	4b11      	ldr	r3, [pc, #68]	; (8001d98 <HAL_MspInit+0x4c>)
 8001d52:	699a      	ldr	r2, [r3, #24]
 8001d54:	f042 0201 	orr.w	r2, r2, #1
 8001d58:	619a      	str	r2, [r3, #24]
 8001d5a:	699a      	ldr	r2, [r3, #24]
 8001d5c:	f002 0201 	and.w	r2, r2, #1
 8001d60:	9200      	str	r2, [sp, #0]
 8001d62:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d64:	69da      	ldr	r2, [r3, #28]
 8001d66:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001d6a:	61da      	str	r2, [r3, #28]
 8001d6c:	69db      	ldr	r3, [r3, #28]
 8001d6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d72:	9301      	str	r3, [sp, #4]
 8001d74:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d76:	2200      	movs	r2, #0
 8001d78:	210f      	movs	r1, #15
 8001d7a:	f06f 0001 	mvn.w	r0, #1
 8001d7e:	f000 fc93 	bl	80026a8 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d82:	4a06      	ldr	r2, [pc, #24]	; (8001d9c <HAL_MspInit+0x50>)
 8001d84:	6853      	ldr	r3, [r2, #4]
 8001d86:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001d8a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d8e:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d90:	b003      	add	sp, #12
 8001d92:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d96:	bf00      	nop
 8001d98:	40021000 	.word	0x40021000
 8001d9c:	40010000 	.word	0x40010000

08001da0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001da0:	b510      	push	{r4, lr}
 8001da2:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da4:	2300      	movs	r3, #0
 8001da6:	9302      	str	r3, [sp, #8]
 8001da8:	9303      	str	r3, [sp, #12]
 8001daa:	9304      	str	r3, [sp, #16]
 8001dac:	9305      	str	r3, [sp, #20]
  if(hadc->Instance==ADC1)
 8001dae:	6802      	ldr	r2, [r0, #0]
 8001db0:	4b1d      	ldr	r3, [pc, #116]	; (8001e28 <HAL_ADC_MspInit+0x88>)
 8001db2:	429a      	cmp	r2, r3
 8001db4:	d001      	beq.n	8001dba <HAL_ADC_MspInit+0x1a>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001db6:	b006      	add	sp, #24
 8001db8:	bd10      	pop	{r4, pc}
 8001dba:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001dbc:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8001dc0:	699a      	ldr	r2, [r3, #24]
 8001dc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001dc6:	619a      	str	r2, [r3, #24]
 8001dc8:	699a      	ldr	r2, [r3, #24]
 8001dca:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001dce:	9200      	str	r2, [sp, #0]
 8001dd0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd2:	699a      	ldr	r2, [r3, #24]
 8001dd4:	f042 0204 	orr.w	r2, r2, #4
 8001dd8:	619a      	str	r2, [r3, #24]
 8001dda:	699b      	ldr	r3, [r3, #24]
 8001ddc:	f003 0304 	and.w	r3, r3, #4
 8001de0:	9301      	str	r3, [sp, #4]
 8001de2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001de4:	2307      	movs	r3, #7
 8001de6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001de8:	2303      	movs	r3, #3
 8001dea:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dec:	a902      	add	r1, sp, #8
 8001dee:	480f      	ldr	r0, [pc, #60]	; (8001e2c <HAL_ADC_MspInit+0x8c>)
 8001df0:	f000 ff80 	bl	8002cf4 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8001df4:	480e      	ldr	r0, [pc, #56]	; (8001e30 <HAL_ADC_MspInit+0x90>)
 8001df6:	4b0f      	ldr	r3, [pc, #60]	; (8001e34 <HAL_ADC_MspInit+0x94>)
 8001df8:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dfe:	6083      	str	r3, [r0, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001e00:	2280      	movs	r2, #128	; 0x80
 8001e02:	60c2      	str	r2, [r0, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e04:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e08:	6102      	str	r2, [r0, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e0e:	6142      	str	r2, [r0, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001e10:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001e12:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001e14:	f000 fc8c 	bl	8002730 <HAL_DMA_Init>
 8001e18:	b918      	cbnz	r0, 8001e22 <HAL_ADC_MspInit+0x82>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001e1a:	4b05      	ldr	r3, [pc, #20]	; (8001e30 <HAL_ADC_MspInit+0x90>)
 8001e1c:	6223      	str	r3, [r4, #32]
 8001e1e:	625c      	str	r4, [r3, #36]	; 0x24
}
 8001e20:	e7c9      	b.n	8001db6 <HAL_ADC_MspInit+0x16>
      Error_Handler();
 8001e22:	f7ff fec3 	bl	8001bac <Error_Handler>
 8001e26:	e7f8      	b.n	8001e1a <HAL_ADC_MspInit+0x7a>
 8001e28:	40012400 	.word	0x40012400
 8001e2c:	40010800 	.word	0x40010800
 8001e30:	20001250 	.word	0x20001250
 8001e34:	40020008 	.word	0x40020008

08001e38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e38:	b500      	push	{lr}
 8001e3a:	b085      	sub	sp, #20
  if(htim_base->Instance==TIM2)
 8001e3c:	6803      	ldr	r3, [r0, #0]
 8001e3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e42:	d008      	beq.n	8001e56 <HAL_TIM_Base_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8001e44:	4a1d      	ldr	r2, [pc, #116]	; (8001ebc <HAL_TIM_Base_MspInit+0x84>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d019      	beq.n	8001e7e <HAL_TIM_Base_MspInit+0x46>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8001e4a:	4a1d      	ldr	r2, [pc, #116]	; (8001ec0 <HAL_TIM_Base_MspInit+0x88>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d021      	beq.n	8001e94 <HAL_TIM_Base_MspInit+0x5c>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001e50:	b005      	add	sp, #20
 8001e52:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e56:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001e5a:	69da      	ldr	r2, [r3, #28]
 8001e5c:	f042 0201 	orr.w	r2, r2, #1
 8001e60:	61da      	str	r2, [r3, #28]
 8001e62:	69db      	ldr	r3, [r3, #28]
 8001e64:	f003 0301 	and.w	r3, r3, #1
 8001e68:	9301      	str	r3, [sp, #4]
 8001e6a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	2105      	movs	r1, #5
 8001e70:	201c      	movs	r0, #28
 8001e72:	f000 fc19 	bl	80026a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e76:	201c      	movs	r0, #28
 8001e78:	f000 fc4c 	bl	8002714 <HAL_NVIC_EnableIRQ>
 8001e7c:	e7e8      	b.n	8001e50 <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e7e:	4b11      	ldr	r3, [pc, #68]	; (8001ec4 <HAL_TIM_Base_MspInit+0x8c>)
 8001e80:	69da      	ldr	r2, [r3, #28]
 8001e82:	f042 0202 	orr.w	r2, r2, #2
 8001e86:	61da      	str	r2, [r3, #28]
 8001e88:	69db      	ldr	r3, [r3, #28]
 8001e8a:	f003 0302 	and.w	r3, r3, #2
 8001e8e:	9302      	str	r3, [sp, #8]
 8001e90:	9b02      	ldr	r3, [sp, #8]
 8001e92:	e7dd      	b.n	8001e50 <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e94:	4b0b      	ldr	r3, [pc, #44]	; (8001ec4 <HAL_TIM_Base_MspInit+0x8c>)
 8001e96:	69da      	ldr	r2, [r3, #28]
 8001e98:	f042 0204 	orr.w	r2, r2, #4
 8001e9c:	61da      	str	r2, [r3, #28]
 8001e9e:	69db      	ldr	r3, [r3, #28]
 8001ea0:	f003 0304 	and.w	r3, r3, #4
 8001ea4:	9303      	str	r3, [sp, #12]
 8001ea6:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	2105      	movs	r1, #5
 8001eac:	201e      	movs	r0, #30
 8001eae:	f000 fbfb 	bl	80026a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001eb2:	201e      	movs	r0, #30
 8001eb4:	f000 fc2e 	bl	8002714 <HAL_NVIC_EnableIRQ>
}
 8001eb8:	e7ca      	b.n	8001e50 <HAL_TIM_Base_MspInit+0x18>
 8001eba:	bf00      	nop
 8001ebc:	40000400 	.word	0x40000400
 8001ec0:	40000800 	.word	0x40000800
 8001ec4:	40021000 	.word	0x40021000

08001ec8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ec8:	b500      	push	{lr}
 8001eca:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ecc:	2300      	movs	r3, #0
 8001ece:	9302      	str	r3, [sp, #8]
 8001ed0:	9303      	str	r3, [sp, #12]
 8001ed2:	9304      	str	r3, [sp, #16]
 8001ed4:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM3)
 8001ed6:	6802      	ldr	r2, [r0, #0]
 8001ed8:	4b0d      	ldr	r3, [pc, #52]	; (8001f10 <HAL_TIM_MspPostInit+0x48>)
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d002      	beq.n	8001ee4 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001ede:	b007      	add	sp, #28
 8001ee0:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee4:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 8001ee8:	699a      	ldr	r2, [r3, #24]
 8001eea:	f042 0204 	orr.w	r2, r2, #4
 8001eee:	619a      	str	r2, [r3, #24]
 8001ef0:	699b      	ldr	r3, [r3, #24]
 8001ef2:	f003 0304 	and.w	r3, r3, #4
 8001ef6:	9301      	str	r3, [sp, #4]
 8001ef8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001efa:	23c0      	movs	r3, #192	; 0xc0
 8001efc:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efe:	2302      	movs	r3, #2
 8001f00:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f02:	2303      	movs	r3, #3
 8001f04:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f06:	a902      	add	r1, sp, #8
 8001f08:	4802      	ldr	r0, [pc, #8]	; (8001f14 <HAL_TIM_MspPostInit+0x4c>)
 8001f0a:	f000 fef3 	bl	8002cf4 <HAL_GPIO_Init>
}
 8001f0e:	e7e6      	b.n	8001ede <HAL_TIM_MspPostInit+0x16>
 8001f10:	40000400 	.word	0x40000400
 8001f14:	40010800 	.word	0x40010800

08001f18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f18:	b530      	push	{r4, r5, lr}
 8001f1a:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	9302      	str	r3, [sp, #8]
 8001f20:	9303      	str	r3, [sp, #12]
 8001f22:	9304      	str	r3, [sp, #16]
 8001f24:	9305      	str	r3, [sp, #20]
  if(huart->Instance==USART1)
 8001f26:	6802      	ldr	r2, [r0, #0]
 8001f28:	4b1b      	ldr	r3, [pc, #108]	; (8001f98 <HAL_UART_MspInit+0x80>)
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d001      	beq.n	8001f32 <HAL_UART_MspInit+0x1a>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001f2e:	b007      	add	sp, #28
 8001f30:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f32:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8001f36:	699a      	ldr	r2, [r3, #24]
 8001f38:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001f3c:	619a      	str	r2, [r3, #24]
 8001f3e:	699a      	ldr	r2, [r3, #24]
 8001f40:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001f44:	9200      	str	r2, [sp, #0]
 8001f46:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f48:	699a      	ldr	r2, [r3, #24]
 8001f4a:	f042 0204 	orr.w	r2, r2, #4
 8001f4e:	619a      	str	r2, [r3, #24]
 8001f50:	699b      	ldr	r3, [r3, #24]
 8001f52:	f003 0304 	and.w	r3, r3, #4
 8001f56:	9301      	str	r3, [sp, #4]
 8001f58:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f5a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f5e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f60:	2302      	movs	r3, #2
 8001f62:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f64:	2303      	movs	r3, #3
 8001f66:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f68:	4d0c      	ldr	r5, [pc, #48]	; (8001f9c <HAL_UART_MspInit+0x84>)
 8001f6a:	a902      	add	r1, sp, #8
 8001f6c:	4628      	mov	r0, r5
 8001f6e:	f000 fec1 	bl	8002cf4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f76:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f78:	2400      	movs	r4, #0
 8001f7a:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7c:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f7e:	a902      	add	r1, sp, #8
 8001f80:	4628      	mov	r0, r5
 8001f82:	f000 feb7 	bl	8002cf4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001f86:	4622      	mov	r2, r4
 8001f88:	2105      	movs	r1, #5
 8001f8a:	2025      	movs	r0, #37	; 0x25
 8001f8c:	f000 fb8c 	bl	80026a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f90:	2025      	movs	r0, #37	; 0x25
 8001f92:	f000 fbbf 	bl	8002714 <HAL_NVIC_EnableIRQ>
}
 8001f96:	e7ca      	b.n	8001f2e <HAL_UART_MspInit+0x16>
 8001f98:	40013800 	.word	0x40013800
 8001f9c:	40010800 	.word	0x40010800

08001fa0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fa0:	b530      	push	{r4, r5, lr}
 8001fa2:	b089      	sub	sp, #36	; 0x24
 8001fa4:	4604      	mov	r4, r0
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001fa6:	4b1e      	ldr	r3, [pc, #120]	; (8002020 <HAL_InitTick+0x80>)
 8001fa8:	699a      	ldr	r2, [r3, #24]
 8001faa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001fae:	619a      	str	r2, [r3, #24]
 8001fb0:	699b      	ldr	r3, [r3, #24]
 8001fb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001fb6:	9301      	str	r3, [sp, #4]
 8001fb8:	9b01      	ldr	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001fba:	a902      	add	r1, sp, #8
 8001fbc:	a803      	add	r0, sp, #12
 8001fbe:	f001 fb01 	bl	80035c4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001fc2:	f001 faef 	bl	80035a4 <HAL_RCC_GetPCLK2Freq>
 8001fc6:	4603      	mov	r3, r0

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001fc8:	4816      	ldr	r0, [pc, #88]	; (8002024 <HAL_InitTick+0x84>)
 8001fca:	4a17      	ldr	r2, [pc, #92]	; (8002028 <HAL_InitTick+0x88>)
 8001fcc:	6002      	str	r2, [r0, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001fce:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001fd2:	60c2      	str	r2, [r0, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001fd4:	4a15      	ldr	r2, [pc, #84]	; (800202c <HAL_InitTick+0x8c>)
 8001fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8001fda:	0c9b      	lsrs	r3, r3, #18
 8001fdc:	3b01      	subs	r3, #1
  htim1.Init.Prescaler = uwPrescalerValue;
 8001fde:	6043      	str	r3, [r0, #4]
  htim1.Init.ClockDivision = 0;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	6103      	str	r3, [r0, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fe4:	6083      	str	r3, [r0, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fe6:	6183      	str	r3, [r0, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001fe8:	f001 fd70 	bl	8003acc <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 8001fec:	4605      	mov	r5, r0
 8001fee:	b110      	cbz	r0, 8001ff6 <HAL_InitTick+0x56>
    }
  }

 /* Return function status */
  return status;
}
 8001ff0:	4628      	mov	r0, r5
 8001ff2:	b009      	add	sp, #36	; 0x24
 8001ff4:	bd30      	pop	{r4, r5, pc}
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001ff6:	480b      	ldr	r0, [pc, #44]	; (8002024 <HAL_InitTick+0x84>)
 8001ff8:	f001 fc0a 	bl	8003810 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 8001ffc:	4605      	mov	r5, r0
 8001ffe:	2800      	cmp	r0, #0
 8002000:	d1f6      	bne.n	8001ff0 <HAL_InitTick+0x50>
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002002:	2019      	movs	r0, #25
 8002004:	f000 fb86 	bl	8002714 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002008:	2c0f      	cmp	r4, #15
 800200a:	d901      	bls.n	8002010 <HAL_InitTick+0x70>
        status = HAL_ERROR;
 800200c:	2501      	movs	r5, #1
 800200e:	e7ef      	b.n	8001ff0 <HAL_InitTick+0x50>
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8002010:	2200      	movs	r2, #0
 8002012:	4621      	mov	r1, r4
 8002014:	2019      	movs	r0, #25
 8002016:	f000 fb47 	bl	80026a8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800201a:	4b05      	ldr	r3, [pc, #20]	; (8002030 <HAL_InitTick+0x90>)
 800201c:	601c      	str	r4, [r3, #0]
 800201e:	e7e7      	b.n	8001ff0 <HAL_InitTick+0x50>
 8002020:	40021000 	.word	0x40021000
 8002024:	20001450 	.word	0x20001450
 8002028:	40012c00 	.word	0x40012c00
 800202c:	431bde83 	.word	0x431bde83
 8002030:	2000002c 	.word	0x2000002c

08002034 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002034:	e7fe      	b.n	8002034 <NMI_Handler>

08002036 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002036:	e7fe      	b.n	8002036 <HardFault_Handler>

08002038 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002038:	e7fe      	b.n	8002038 <MemManage_Handler>

0800203a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800203a:	e7fe      	b.n	800203a <BusFault_Handler>

0800203c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800203c:	e7fe      	b.n	800203c <UsageFault_Handler>

0800203e <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800203e:	4770      	bx	lr

08002040 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002040:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	vADCReady();
 8002042:	f7ff f899 	bl	8001178 <vADCReady>
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002046:	4802      	ldr	r0, [pc, #8]	; (8002050 <DMA1_Channel1_IRQHandler+0x10>)
 8002048:	f000 fc66 	bl	8002918 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800204c:	bd08      	pop	{r3, pc}
 800204e:	bf00      	nop
 8002050:	20001250 	.word	0x20001250

08002054 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002054:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002056:	4802      	ldr	r0, [pc, #8]	; (8002060 <TIM1_UP_IRQHandler+0xc>)
 8002058:	f001 fc2c 	bl	80038b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800205c:	bd08      	pop	{r3, pc}
 800205e:	bf00      	nop
 8002060:	20001450 	.word	0x20001450

08002064 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002064:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002066:	4802      	ldr	r0, [pc, #8]	; (8002070 <TIM2_IRQHandler+0xc>)
 8002068:	f001 fc24 	bl	80038b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800206c:	bd08      	pop	{r3, pc}
 800206e:	bf00      	nop
 8002070:	20001294 	.word	0x20001294

08002074 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002074:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM4_IRQn 0 */
  vTimer1sInc();
 8002076:	f7ff fe61 	bl	8001d3c <vTimer1sInc>
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800207a:	4802      	ldr	r0, [pc, #8]	; (8002084 <TIM4_IRQHandler+0x10>)
 800207c:	f001 fc1a 	bl	80038b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002080:	bd08      	pop	{r3, pc}
 8002082:	bf00      	nop
 8002084:	20001324 	.word	0x20001324

08002088 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002088:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800208a:	4802      	ldr	r0, [pc, #8]	; (8002094 <USART1_IRQHandler+0xc>)
 800208c:	f002 f8ae 	bl	80041ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002090:	bd08      	pop	{r3, pc}
 8002092:	bf00      	nop
 8002094:	2000136c 	.word	0x2000136c

08002098 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002098:	4770      	bx	lr
	...

0800209c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800209c:	f7ff fffc 	bl	8002098 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020a0:	480b      	ldr	r0, [pc, #44]	; (80020d0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80020a2:	490c      	ldr	r1, [pc, #48]	; (80020d4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80020a4:	4a0c      	ldr	r2, [pc, #48]	; (80020d8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80020a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020a8:	e002      	b.n	80020b0 <LoopCopyDataInit>

080020aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020ae:	3304      	adds	r3, #4

080020b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020b4:	d3f9      	bcc.n	80020aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020b6:	4a09      	ldr	r2, [pc, #36]	; (80020dc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80020b8:	4c09      	ldr	r4, [pc, #36]	; (80020e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80020ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020bc:	e001      	b.n	80020c2 <LoopFillZerobss>

080020be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020c0:	3204      	adds	r2, #4

080020c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020c4:	d3fb      	bcc.n	80020be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020c6:	f005 fa73 	bl	80075b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80020ca:	f7ff fb3f 	bl	800174c <main>
  bx lr
 80020ce:	4770      	bx	lr
  ldr r0, =_sdata
 80020d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020d4:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 80020d8:	08007d0c 	.word	0x08007d0c
  ldr r2, =_sbss
 80020dc:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 80020e0:	20003b44 	.word	0x20003b44

080020e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80020e4:	e7fe      	b.n	80020e4 <ADC1_2_IRQHandler>
	...

080020e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020e8:	b508      	push	{r3, lr}
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020ea:	4a07      	ldr	r2, [pc, #28]	; (8002108 <HAL_Init+0x20>)
 80020ec:	6813      	ldr	r3, [r2, #0]
 80020ee:	f043 0310 	orr.w	r3, r3, #16
 80020f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020f4:	2003      	movs	r0, #3
 80020f6:	f000 fac5 	bl	8002684 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020fa:	200f      	movs	r0, #15
 80020fc:	f7ff ff50 	bl	8001fa0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002100:	f7ff fe24 	bl	8001d4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8002104:	2000      	movs	r0, #0
 8002106:	bd08      	pop	{r3, pc}
 8002108:	40022000 	.word	0x40022000

0800210c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800210c:	4a03      	ldr	r2, [pc, #12]	; (800211c <HAL_IncTick+0x10>)
 800210e:	6811      	ldr	r1, [r2, #0]
 8002110:	4b03      	ldr	r3, [pc, #12]	; (8002120 <HAL_IncTick+0x14>)
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	440b      	add	r3, r1
 8002116:	6013      	str	r3, [r2, #0]
}
 8002118:	4770      	bx	lr
 800211a:	bf00      	nop
 800211c:	20001498 	.word	0x20001498
 8002120:	20000028 	.word	0x20000028

08002124 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002124:	4b01      	ldr	r3, [pc, #4]	; (800212c <HAL_GetTick+0x8>)
 8002126:	6818      	ldr	r0, [r3, #0]
}
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	20001498 	.word	0x20001498

08002130 <HAL_ADC_ConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002130:	4770      	bx	lr

08002132 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002132:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002134:	6a43      	ldr	r3, [r0, #36]	; 0x24
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002136:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002138:	f012 0f50 	tst.w	r2, #80	; 0x50
 800213c:	d11e      	bne.n	800217c <ADC_DMAConvCplt+0x4a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800213e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002140:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002144:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	6892      	ldr	r2, [r2, #8]
 800214a:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 800214e:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8002152:	d003      	beq.n	800215c <ADC_DMAConvCplt+0x2a>
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002154:	4618      	mov	r0, r3
 8002156:	f7ff ffeb 	bl	8002130 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800215a:	bd08      	pop	{r3, pc}
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800215c:	7b1a      	ldrb	r2, [r3, #12]
 800215e:	2a00      	cmp	r2, #0
 8002160:	d1f8      	bne.n	8002154 <ADC_DMAConvCplt+0x22>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002162:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002164:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002168:	629a      	str	r2, [r3, #40]	; 0x28
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800216a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800216c:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 8002170:	d1f0      	bne.n	8002154 <ADC_DMAConvCplt+0x22>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002172:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002174:	f042 0201 	orr.w	r2, r2, #1
 8002178:	629a      	str	r2, [r3, #40]	; 0x28
 800217a:	e7eb      	b.n	8002154 <ADC_DMAConvCplt+0x22>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800217c:	6a1b      	ldr	r3, [r3, #32]
 800217e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002180:	4798      	blx	r3
}
 8002182:	e7ea      	b.n	800215a <ADC_DMAConvCplt+0x28>

08002184 <HAL_ADC_ConvHalfCpltCallback>:
}
 8002184:	4770      	bx	lr

08002186 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002186:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002188:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800218a:	f7ff fffb 	bl	8002184 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800218e:	bd08      	pop	{r3, pc}

08002190 <HAL_ADC_ErrorCallback>:
}
 8002190:	4770      	bx	lr

08002192 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002192:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002194:	6a40      	ldr	r0, [r0, #36]	; 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002196:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002198:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800219c:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800219e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80021a0:	f043 0304 	orr.w	r3, r3, #4
 80021a4:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80021a6:	f7ff fff3 	bl	8002190 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80021aa:	bd08      	pop	{r3, pc}

080021ac <HAL_ADC_ConfigChannel>:
{ 
 80021ac:	b430      	push	{r4, r5}
 80021ae:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 80021b0:	2200      	movs	r2, #0
 80021b2:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80021b4:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
 80021b8:	2a01      	cmp	r2, #1
 80021ba:	f000 8095 	beq.w	80022e8 <HAL_ADC_ConfigChannel+0x13c>
 80021be:	4603      	mov	r3, r0
 80021c0:	2201      	movs	r2, #1
 80021c2:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 80021c6:	684a      	ldr	r2, [r1, #4]
 80021c8:	2a06      	cmp	r2, #6
 80021ca:	d82d      	bhi.n	8002228 <HAL_ADC_ConfigChannel+0x7c>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80021cc:	6804      	ldr	r4, [r0, #0]
 80021ce:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80021d0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80021d4:	3a05      	subs	r2, #5
 80021d6:	f04f 0c1f 	mov.w	ip, #31
 80021da:	fa0c fc02 	lsl.w	ip, ip, r2
 80021de:	ea20 000c 	bic.w	r0, r0, ip
 80021e2:	680d      	ldr	r5, [r1, #0]
 80021e4:	fa05 f202 	lsl.w	r2, r5, r2
 80021e8:	4302      	orrs	r2, r0
 80021ea:	6362      	str	r2, [r4, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80021ec:	680a      	ldr	r2, [r1, #0]
 80021ee:	2a09      	cmp	r2, #9
 80021f0:	d93a      	bls.n	8002268 <HAL_ADC_ConfigChannel+0xbc>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80021f2:	681c      	ldr	r4, [r3, #0]
 80021f4:	68e0      	ldr	r0, [r4, #12]
 80021f6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80021fa:	3a1e      	subs	r2, #30
 80021fc:	f04f 0c07 	mov.w	ip, #7
 8002200:	fa0c fc02 	lsl.w	ip, ip, r2
 8002204:	ea20 000c 	bic.w	r0, r0, ip
 8002208:	688d      	ldr	r5, [r1, #8]
 800220a:	fa05 f202 	lsl.w	r2, r5, r2
 800220e:	4302      	orrs	r2, r0
 8002210:	60e2      	str	r2, [r4, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002212:	680a      	ldr	r2, [r1, #0]
 8002214:	3a10      	subs	r2, #16
 8002216:	2a01      	cmp	r2, #1
 8002218:	d936      	bls.n	8002288 <HAL_ADC_ConfigChannel+0xdc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800221a:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 800221c:	2200      	movs	r2, #0
 800221e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8002222:	b002      	add	sp, #8
 8002224:	bc30      	pop	{r4, r5}
 8002226:	4770      	bx	lr
  else if (sConfig->Rank < 13U)
 8002228:	2a0c      	cmp	r2, #12
 800222a:	d80e      	bhi.n	800224a <HAL_ADC_ConfigChannel+0x9e>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800222c:	6805      	ldr	r5, [r0, #0]
 800222e:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8002230:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002234:	3a23      	subs	r2, #35	; 0x23
 8002236:	241f      	movs	r4, #31
 8002238:	4094      	lsls	r4, r2
 800223a:	ea20 0004 	bic.w	r0, r0, r4
 800223e:	680c      	ldr	r4, [r1, #0]
 8002240:	fa04 f202 	lsl.w	r2, r4, r2
 8002244:	4302      	orrs	r2, r0
 8002246:	632a      	str	r2, [r5, #48]	; 0x30
 8002248:	e7d0      	b.n	80021ec <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800224a:	6805      	ldr	r5, [r0, #0]
 800224c:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 800224e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002252:	3a41      	subs	r2, #65	; 0x41
 8002254:	241f      	movs	r4, #31
 8002256:	4094      	lsls	r4, r2
 8002258:	ea20 0004 	bic.w	r0, r0, r4
 800225c:	680c      	ldr	r4, [r1, #0]
 800225e:	fa04 f202 	lsl.w	r2, r4, r2
 8002262:	4302      	orrs	r2, r0
 8002264:	62ea      	str	r2, [r5, #44]	; 0x2c
 8002266:	e7c1      	b.n	80021ec <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002268:	681c      	ldr	r4, [r3, #0]
 800226a:	6920      	ldr	r0, [r4, #16]
 800226c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002270:	f04f 0c07 	mov.w	ip, #7
 8002274:	fa0c fc02 	lsl.w	ip, ip, r2
 8002278:	ea20 000c 	bic.w	r0, r0, ip
 800227c:	688d      	ldr	r5, [r1, #8]
 800227e:	fa05 f202 	lsl.w	r2, r5, r2
 8002282:	4302      	orrs	r2, r0
 8002284:	6122      	str	r2, [r4, #16]
 8002286:	e7c4      	b.n	8002212 <HAL_ADC_ConfigChannel+0x66>
    if (hadc->Instance == ADC1)
 8002288:	6818      	ldr	r0, [r3, #0]
 800228a:	4a18      	ldr	r2, [pc, #96]	; (80022ec <HAL_ADC_ConfigChannel+0x140>)
 800228c:	4290      	cmp	r0, r2
 800228e:	d005      	beq.n	800229c <HAL_ADC_ConfigChannel+0xf0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002290:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002292:	f042 0220 	orr.w	r2, r2, #32
 8002296:	629a      	str	r2, [r3, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8002298:	2001      	movs	r0, #1
 800229a:	e7bf      	b.n	800221c <HAL_ADC_ConfigChannel+0x70>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800229c:	6892      	ldr	r2, [r2, #8]
 800229e:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
 80022a2:	d11d      	bne.n	80022e0 <HAL_ADC_ConfigChannel+0x134>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80022a4:	4811      	ldr	r0, [pc, #68]	; (80022ec <HAL_ADC_ConfigChannel+0x140>)
 80022a6:	6882      	ldr	r2, [r0, #8]
 80022a8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80022ac:	6082      	str	r2, [r0, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022ae:	680a      	ldr	r2, [r1, #0]
 80022b0:	2a10      	cmp	r2, #16
 80022b2:	d001      	beq.n	80022b8 <HAL_ADC_ConfigChannel+0x10c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022b4:	2000      	movs	r0, #0
 80022b6:	e7b1      	b.n	800221c <HAL_ADC_ConfigChannel+0x70>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80022b8:	4a0d      	ldr	r2, [pc, #52]	; (80022f0 <HAL_ADC_ConfigChannel+0x144>)
 80022ba:	6812      	ldr	r2, [r2, #0]
 80022bc:	490d      	ldr	r1, [pc, #52]	; (80022f4 <HAL_ADC_ConfigChannel+0x148>)
 80022be:	fba1 1202 	umull	r1, r2, r1, r2
 80022c2:	0c92      	lsrs	r2, r2, #18
 80022c4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80022c8:	0052      	lsls	r2, r2, #1
 80022ca:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 80022cc:	9a01      	ldr	r2, [sp, #4]
 80022ce:	b14a      	cbz	r2, 80022e4 <HAL_ADC_ConfigChannel+0x138>
            wait_loop_index--;
 80022d0:	9a01      	ldr	r2, [sp, #4]
 80022d2:	3a01      	subs	r2, #1
 80022d4:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 80022d6:	9a01      	ldr	r2, [sp, #4]
 80022d8:	2a00      	cmp	r2, #0
 80022da:	d1f9      	bne.n	80022d0 <HAL_ADC_ConfigChannel+0x124>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022dc:	2000      	movs	r0, #0
 80022de:	e79d      	b.n	800221c <HAL_ADC_ConfigChannel+0x70>
 80022e0:	2000      	movs	r0, #0
 80022e2:	e79b      	b.n	800221c <HAL_ADC_ConfigChannel+0x70>
 80022e4:	2000      	movs	r0, #0
 80022e6:	e799      	b.n	800221c <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 80022e8:	2002      	movs	r0, #2
 80022ea:	e79a      	b.n	8002222 <HAL_ADC_ConfigChannel+0x76>
 80022ec:	40012400 	.word	0x40012400
 80022f0:	20000024 	.word	0x20000024
 80022f4:	431bde83 	.word	0x431bde83

080022f8 <ADC_Enable>:
{
 80022f8:	b530      	push	{r4, r5, lr}
 80022fa:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 80022fc:	2300      	movs	r3, #0
 80022fe:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002300:	6803      	ldr	r3, [r0, #0]
 8002302:	689a      	ldr	r2, [r3, #8]
 8002304:	f012 0f01 	tst.w	r2, #1
 8002308:	d13b      	bne.n	8002382 <ADC_Enable+0x8a>
 800230a:	4604      	mov	r4, r0
    __HAL_ADC_ENABLE(hadc);
 800230c:	689a      	ldr	r2, [r3, #8]
 800230e:	f042 0201 	orr.w	r2, r2, #1
 8002312:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002314:	4b1c      	ldr	r3, [pc, #112]	; (8002388 <ADC_Enable+0x90>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a1c      	ldr	r2, [pc, #112]	; (800238c <ADC_Enable+0x94>)
 800231a:	fba2 2303 	umull	r2, r3, r2, r3
 800231e:	0c9b      	lsrs	r3, r3, #18
 8002320:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8002322:	9b01      	ldr	r3, [sp, #4]
 8002324:	b12b      	cbz	r3, 8002332 <ADC_Enable+0x3a>
      wait_loop_index--;
 8002326:	9b01      	ldr	r3, [sp, #4]
 8002328:	3b01      	subs	r3, #1
 800232a:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 800232c:	9b01      	ldr	r3, [sp, #4]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d1f9      	bne.n	8002326 <ADC_Enable+0x2e>
    tickstart = HAL_GetTick();
 8002332:	f7ff fef7 	bl	8002124 <HAL_GetTick>
 8002336:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002338:	6823      	ldr	r3, [r4, #0]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f013 0f01 	tst.w	r3, #1
 8002340:	d006      	beq.n	8002350 <ADC_Enable+0x58>
  return HAL_OK;
 8002342:	2000      	movs	r0, #0
 8002344:	e01e      	b.n	8002384 <ADC_Enable+0x8c>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002346:	6823      	ldr	r3, [r4, #0]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f013 0f01 	tst.w	r3, #1
 800234e:	d116      	bne.n	800237e <ADC_Enable+0x86>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002350:	f7ff fee8 	bl	8002124 <HAL_GetTick>
 8002354:	1b43      	subs	r3, r0, r5
 8002356:	2b02      	cmp	r3, #2
 8002358:	d9f5      	bls.n	8002346 <ADC_Enable+0x4e>
        if(ADC_IS_ENABLE(hadc) == RESET)
 800235a:	6823      	ldr	r3, [r4, #0]
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	f013 0f01 	tst.w	r3, #1
 8002362:	d1f0      	bne.n	8002346 <ADC_Enable+0x4e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002364:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002366:	f043 0310 	orr.w	r3, r3, #16
 800236a:	62a3      	str	r3, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800236c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800236e:	f043 0301 	orr.w	r3, r3, #1
 8002372:	62e3      	str	r3, [r4, #44]	; 0x2c
          __HAL_UNLOCK(hadc);
 8002374:	2300      	movs	r3, #0
 8002376:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          return HAL_ERROR;
 800237a:	2001      	movs	r0, #1
 800237c:	e002      	b.n	8002384 <ADC_Enable+0x8c>
  return HAL_OK;
 800237e:	2000      	movs	r0, #0
 8002380:	e000      	b.n	8002384 <ADC_Enable+0x8c>
 8002382:	2000      	movs	r0, #0
}
 8002384:	b003      	add	sp, #12
 8002386:	bd30      	pop	{r4, r5, pc}
 8002388:	20000024 	.word	0x20000024
 800238c:	431bde83 	.word	0x431bde83

08002390 <HAL_ADC_Start_DMA>:
{
 8002390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002392:	4604      	mov	r4, r0
 8002394:	460d      	mov	r5, r1
 8002396:	4616      	mov	r6, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002398:	6801      	ldr	r1, [r0, #0]
 800239a:	4842      	ldr	r0, [pc, #264]	; (80024a4 <HAL_ADC_Start_DMA+0x114>)
 800239c:	4281      	cmp	r1, r0
 800239e:	d05d      	beq.n	800245c <HAL_ADC_Start_DMA+0xcc>
 80023a0:	4b41      	ldr	r3, [pc, #260]	; (80024a8 <HAL_ADC_Start_DMA+0x118>)
 80023a2:	4299      	cmp	r1, r3
 80023a4:	d05a      	beq.n	800245c <HAL_ADC_Start_DMA+0xcc>
    __HAL_LOCK(hadc);
 80023a6:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d077      	beq.n	800249e <HAL_ADC_Start_DMA+0x10e>
 80023ae:	2301      	movs	r3, #1
 80023b0:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 80023b4:	4620      	mov	r0, r4
 80023b6:	f7ff ff9f 	bl	80022f8 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80023ba:	4607      	mov	r7, r0
 80023bc:	2800      	cmp	r0, #0
 80023be:	d16a      	bne.n	8002496 <HAL_ADC_Start_DMA+0x106>
      ADC_STATE_CLR_SET(hadc->State,
 80023c0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80023c2:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00
 80023c6:	f021 0101 	bic.w	r1, r1, #1
 80023ca:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80023ce:	62a1      	str	r1, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80023d0:	6822      	ldr	r2, [r4, #0]
 80023d2:	4b35      	ldr	r3, [pc, #212]	; (80024a8 <HAL_ADC_Start_DMA+0x118>)
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d048      	beq.n	800246a <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80023d8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80023da:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80023de:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80023e0:	6853      	ldr	r3, [r2, #4]
 80023e2:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80023e6:	d005      	beq.n	80023f4 <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80023e8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80023ea:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80023ee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80023f2:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023f4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80023f6:	f413 5f80 	tst.w	r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80023fa:	bf1a      	itte	ne
 80023fc:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
 80023fe:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8002402:	2300      	moveq	r3, #0
 8002404:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 8002406:	2300      	movs	r3, #0
 8002408:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800240c:	6a23      	ldr	r3, [r4, #32]
 800240e:	4a27      	ldr	r2, [pc, #156]	; (80024ac <HAL_ADC_Start_DMA+0x11c>)
 8002410:	629a      	str	r2, [r3, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002412:	6a23      	ldr	r3, [r4, #32]
 8002414:	4a26      	ldr	r2, [pc, #152]	; (80024b0 <HAL_ADC_Start_DMA+0x120>)
 8002416:	62da      	str	r2, [r3, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002418:	6a23      	ldr	r3, [r4, #32]
 800241a:	4a26      	ldr	r2, [pc, #152]	; (80024b4 <HAL_ADC_Start_DMA+0x124>)
 800241c:	631a      	str	r2, [r3, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800241e:	6823      	ldr	r3, [r4, #0]
 8002420:	f06f 0202 	mvn.w	r2, #2
 8002424:	601a      	str	r2, [r3, #0]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002426:	6822      	ldr	r2, [r4, #0]
 8002428:	6893      	ldr	r3, [r2, #8]
 800242a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800242e:	6093      	str	r3, [r2, #8]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002430:	6821      	ldr	r1, [r4, #0]
 8002432:	4633      	mov	r3, r6
 8002434:	462a      	mov	r2, r5
 8002436:	314c      	adds	r1, #76	; 0x4c
 8002438:	6a20      	ldr	r0, [r4, #32]
 800243a:	f000 f9af 	bl	800279c <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800243e:	6823      	ldr	r3, [r4, #0]
 8002440:	689a      	ldr	r2, [r3, #8]
 8002442:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8002446:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800244a:	689a      	ldr	r2, [r3, #8]
 800244c:	bf0c      	ite	eq
 800244e:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002452:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 8002456:	609a      	str	r2, [r3, #8]
}
 8002458:	4638      	mov	r0, r7
 800245a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800245c:	4b11      	ldr	r3, [pc, #68]	; (80024a4 <HAL_ADC_Start_DMA+0x114>)
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8002464:	d09f      	beq.n	80023a6 <HAL_ADC_Start_DMA+0x16>
    tmp_hal_status = HAL_ERROR;
 8002466:	2701      	movs	r7, #1
 8002468:	e7f6      	b.n	8002458 <HAL_ADC_Start_DMA+0xc8>
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800246a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8002474:	d0b0      	beq.n	80023d8 <HAL_ADC_Start_DMA+0x48>
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002476:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002478:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800247c:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800247e:	4b09      	ldr	r3, [pc, #36]	; (80024a4 <HAL_ADC_Start_DMA+0x114>)
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002486:	d0b5      	beq.n	80023f4 <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002488:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800248a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800248e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002492:	62a3      	str	r3, [r4, #40]	; 0x28
 8002494:	e7ae      	b.n	80023f4 <HAL_ADC_Start_DMA+0x64>
      __HAL_UNLOCK(hadc);
 8002496:	2300      	movs	r3, #0
 8002498:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 800249c:	e7dc      	b.n	8002458 <HAL_ADC_Start_DMA+0xc8>
    __HAL_LOCK(hadc);
 800249e:	2702      	movs	r7, #2
 80024a0:	e7da      	b.n	8002458 <HAL_ADC_Start_DMA+0xc8>
 80024a2:	bf00      	nop
 80024a4:	40012400 	.word	0x40012400
 80024a8:	40012800 	.word	0x40012800
 80024ac:	08002133 	.word	0x08002133
 80024b0:	08002187 	.word	0x08002187
 80024b4:	08002193 	.word	0x08002193

080024b8 <ADC_ConversionStop_Disable>:
{
 80024b8:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 80024ba:	6803      	ldr	r3, [r0, #0]
 80024bc:	689a      	ldr	r2, [r3, #8]
 80024be:	f012 0f01 	tst.w	r2, #1
 80024c2:	d101      	bne.n	80024c8 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 80024c4:	2000      	movs	r0, #0
}
 80024c6:	bd38      	pop	{r3, r4, r5, pc}
 80024c8:	4604      	mov	r4, r0
    __HAL_ADC_DISABLE(hadc);
 80024ca:	689a      	ldr	r2, [r3, #8]
 80024cc:	f022 0201 	bic.w	r2, r2, #1
 80024d0:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80024d2:	f7ff fe27 	bl	8002124 <HAL_GetTick>
 80024d6:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80024d8:	6823      	ldr	r3, [r4, #0]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	f013 0f01 	tst.w	r3, #1
 80024e0:	d106      	bne.n	80024f0 <ADC_ConversionStop_Disable+0x38>
  return HAL_OK;
 80024e2:	2000      	movs	r0, #0
 80024e4:	e7ef      	b.n	80024c6 <ADC_ConversionStop_Disable+0xe>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80024e6:	6823      	ldr	r3, [r4, #0]
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	f013 0f01 	tst.w	r3, #1
 80024ee:	d013      	beq.n	8002518 <ADC_ConversionStop_Disable+0x60>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80024f0:	f7ff fe18 	bl	8002124 <HAL_GetTick>
 80024f4:	1b43      	subs	r3, r0, r5
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d9f5      	bls.n	80024e6 <ADC_ConversionStop_Disable+0x2e>
        if(ADC_IS_ENABLE(hadc) != RESET)
 80024fa:	6823      	ldr	r3, [r4, #0]
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	f013 0f01 	tst.w	r3, #1
 8002502:	d0f0      	beq.n	80024e6 <ADC_ConversionStop_Disable+0x2e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002504:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002506:	f043 0310 	orr.w	r3, r3, #16
 800250a:	62a3      	str	r3, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800250c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800250e:	f043 0301 	orr.w	r3, r3, #1
 8002512:	62e3      	str	r3, [r4, #44]	; 0x2c
          return HAL_ERROR;
 8002514:	2001      	movs	r0, #1
 8002516:	e7d6      	b.n	80024c6 <ADC_ConversionStop_Disable+0xe>
  return HAL_OK;
 8002518:	2000      	movs	r0, #0
 800251a:	e7d4      	b.n	80024c6 <ADC_ConversionStop_Disable+0xe>

0800251c <HAL_ADC_Init>:
  if(hadc == NULL)
 800251c:	2800      	cmp	r0, #0
 800251e:	d07a      	beq.n	8002616 <HAL_ADC_Init+0xfa>
{
 8002520:	b570      	push	{r4, r5, r6, lr}
 8002522:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002524:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002526:	2b00      	cmp	r3, #0
 8002528:	d04f      	beq.n	80025ca <HAL_ADC_Init+0xae>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800252a:	4620      	mov	r0, r4
 800252c:	f7ff ffc4 	bl	80024b8 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002530:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002532:	f013 0310 	ands.w	r3, r3, #16
 8002536:	d168      	bne.n	800260a <HAL_ADC_Init+0xee>
 8002538:	2800      	cmp	r0, #0
 800253a:	d166      	bne.n	800260a <HAL_ADC_Init+0xee>
    ADC_STATE_CLR_SET(hadc->State,
 800253c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800253e:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8002542:	f022 0202 	bic.w	r2, r2, #2
 8002546:	f042 0202 	orr.w	r2, r2, #2
 800254a:	62a2      	str	r2, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800254c:	7b21      	ldrb	r1, [r4, #12]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800254e:	6862      	ldr	r2, [r4, #4]
 8002550:	69e5      	ldr	r5, [r4, #28]
 8002552:	432a      	orrs	r2, r5
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002554:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002558:	68a5      	ldr	r5, [r4, #8]
 800255a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800255e:	d004      	beq.n	800256a <HAL_ADC_Init+0x4e>
 8002560:	2d01      	cmp	r5, #1
 8002562:	bf14      	ite	ne
 8002564:	461d      	movne	r5, r3
 8002566:	f44f 7580 	moveq.w	r5, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800256a:	7d26      	ldrb	r6, [r4, #20]
 800256c:	2e01      	cmp	r6, #1
 800256e:	d032      	beq.n	80025d6 <HAL_ADC_Init+0xba>
      MODIFY_REG(hadc->Instance->CR1,
 8002570:	6826      	ldr	r6, [r4, #0]
 8002572:	6871      	ldr	r1, [r6, #4]
 8002574:	f421 4169 	bic.w	r1, r1, #59648	; 0xe900
 8002578:	4329      	orrs	r1, r5
 800257a:	6071      	str	r1, [r6, #4]
      MODIFY_REG(hadc->Instance->CR2,
 800257c:	6825      	ldr	r5, [r4, #0]
 800257e:	68ae      	ldr	r6, [r5, #8]
 8002580:	4926      	ldr	r1, [pc, #152]	; (800261c <HAL_ADC_Init+0x100>)
 8002582:	4031      	ands	r1, r6
 8002584:	4311      	orrs	r1, r2
 8002586:	60a9      	str	r1, [r5, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002588:	68a1      	ldr	r1, [r4, #8]
 800258a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800258e:	d001      	beq.n	8002594 <HAL_ADC_Init+0x78>
 8002590:	2901      	cmp	r1, #1
 8002592:	d102      	bne.n	800259a <HAL_ADC_Init+0x7e>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002594:	6923      	ldr	r3, [r4, #16]
 8002596:	3b01      	subs	r3, #1
 8002598:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 800259a:	6825      	ldr	r5, [r4, #0]
 800259c:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 800259e:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
 80025a2:	430b      	orrs	r3, r1
 80025a4:	62eb      	str	r3, [r5, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80025a6:	6823      	ldr	r3, [r4, #0]
 80025a8:	6899      	ldr	r1, [r3, #8]
 80025aa:	4b1d      	ldr	r3, [pc, #116]	; (8002620 <HAL_ADC_Init+0x104>)
 80025ac:	400b      	ands	r3, r1
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d022      	beq.n	80025f8 <HAL_ADC_Init+0xdc>
      ADC_STATE_CLR_SET(hadc->State,
 80025b2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80025b4:	f023 0312 	bic.w	r3, r3, #18
 80025b8:	f043 0310 	orr.w	r3, r3, #16
 80025bc:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025be:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80025c0:	f043 0301 	orr.w	r3, r3, #1
 80025c4:	62e3      	str	r3, [r4, #44]	; 0x2c
      tmp_hal_status = HAL_ERROR;
 80025c6:	2001      	movs	r0, #1
 80025c8:	e024      	b.n	8002614 <HAL_ADC_Init+0xf8>
    ADC_CLEAR_ERRORCODE(hadc);
 80025ca:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 80025cc:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 80025d0:	f7ff fbe6 	bl	8001da0 <HAL_ADC_MspInit>
 80025d4:	e7a9      	b.n	800252a <HAL_ADC_Init+0xe>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80025d6:	b931      	cbnz	r1, 80025e6 <HAL_ADC_Init+0xca>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80025d8:	69a1      	ldr	r1, [r4, #24]
 80025da:	3901      	subs	r1, #1
 80025dc:	ea45 3141 	orr.w	r1, r5, r1, lsl #13
 80025e0:	f441 6500 	orr.w	r5, r1, #2048	; 0x800
 80025e4:	e7c4      	b.n	8002570 <HAL_ADC_Init+0x54>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025e6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80025e8:	f041 0120 	orr.w	r1, r1, #32
 80025ec:	62a1      	str	r1, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025ee:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80025f0:	f041 0101 	orr.w	r1, r1, #1
 80025f4:	62e1      	str	r1, [r4, #44]	; 0x2c
 80025f6:	e7bb      	b.n	8002570 <HAL_ADC_Init+0x54>
      ADC_CLEAR_ERRORCODE(hadc);
 80025f8:	2300      	movs	r3, #0
 80025fa:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 80025fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80025fe:	f023 0303 	bic.w	r3, r3, #3
 8002602:	f043 0301 	orr.w	r3, r3, #1
 8002606:	62a3      	str	r3, [r4, #40]	; 0x28
 8002608:	e004      	b.n	8002614 <HAL_ADC_Init+0xf8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800260a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800260c:	f043 0310 	orr.w	r3, r3, #16
 8002610:	62a3      	str	r3, [r4, #40]	; 0x28
    tmp_hal_status = HAL_ERROR;
 8002612:	2001      	movs	r0, #1
}
 8002614:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002616:	2001      	movs	r0, #1
}
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	ffe1f7fd 	.word	0xffe1f7fd
 8002620:	ff1f0efe 	.word	0xff1f0efe

08002624 <HAL_ADC_Stop_DMA>:
  __HAL_LOCK(hadc);
 8002624:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8002628:	2b01      	cmp	r3, #1
 800262a:	d028      	beq.n	800267e <HAL_ADC_Stop_DMA+0x5a>
{
 800262c:	b510      	push	{r4, lr}
 800262e:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8002630:	2301      	movs	r3, #1
 8002632:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002636:	f7ff ff3f 	bl	80024b8 <ADC_ConversionStop_Disable>
  if (tmp_hal_status == HAL_OK)
 800263a:	b950      	cbnz	r0, 8002652 <HAL_ADC_Stop_DMA+0x2e>
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800263c:	6822      	ldr	r2, [r4, #0]
 800263e:	6893      	ldr	r3, [r2, #8]
 8002640:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002644:	6093      	str	r3, [r2, #8]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002646:	6a22      	ldr	r2, [r4, #32]
 8002648:	f892 3021 	ldrb.w	r3, [r2, #33]	; 0x21
 800264c:	b2db      	uxtb	r3, r3
 800264e:	2b02      	cmp	r3, #2
 8002650:	d003      	beq.n	800265a <HAL_ADC_Stop_DMA+0x36>
  __HAL_UNLOCK(hadc);
 8002652:	2300      	movs	r3, #0
 8002654:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 8002658:	bd10      	pop	{r4, pc}
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800265a:	4610      	mov	r0, r2
 800265c:	f000 f8ed 	bl	800283a <HAL_DMA_Abort>
      if (tmp_hal_status == HAL_OK)
 8002660:	b940      	cbnz	r0, 8002674 <HAL_ADC_Stop_DMA+0x50>
        ADC_STATE_CLR_SET(hadc->State,
 8002662:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002664:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002668:	f023 0301 	bic.w	r3, r3, #1
 800266c:	f043 0301 	orr.w	r3, r3, #1
 8002670:	62a3      	str	r3, [r4, #40]	; 0x28
 8002672:	e7ee      	b.n	8002652 <HAL_ADC_Stop_DMA+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002674:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002676:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800267a:	62a3      	str	r3, [r4, #40]	; 0x28
 800267c:	e7e9      	b.n	8002652 <HAL_ADC_Stop_DMA+0x2e>
  __HAL_LOCK(hadc);
 800267e:	2002      	movs	r0, #2
}
 8002680:	4770      	bx	lr
	...

08002684 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002684:	4907      	ldr	r1, [pc, #28]	; (80026a4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002686:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002688:	0203      	lsls	r3, r0, #8
 800268a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800268e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002692:	0412      	lsls	r2, r2, #16
 8002694:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002696:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002698:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800269c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80026a0:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80026a2:	4770      	bx	lr
 80026a4:	e000ed00 	.word	0xe000ed00

080026a8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026a8:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026aa:	4b18      	ldr	r3, [pc, #96]	; (800270c <HAL_NVIC_SetPriority+0x64>)
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026b2:	f1c3 0c07 	rsb	ip, r3, #7
 80026b6:	f1bc 0f04 	cmp.w	ip, #4
 80026ba:	bf28      	it	cs
 80026bc:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026c0:	f103 0e04 	add.w	lr, r3, #4
 80026c4:	f1be 0f06 	cmp.w	lr, #6
 80026c8:	bf8c      	ite	hi
 80026ca:	3b03      	subhi	r3, #3
 80026cc:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026ce:	f04f 3eff 	mov.w	lr, #4294967295
 80026d2:	fa0e fc0c 	lsl.w	ip, lr, ip
 80026d6:	ea21 010c 	bic.w	r1, r1, ip
 80026da:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026dc:	fa0e f303 	lsl.w	r3, lr, r3
 80026e0:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026e4:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 80026e6:	2800      	cmp	r0, #0
 80026e8:	db09      	blt.n	80026fe <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ea:	0109      	lsls	r1, r1, #4
 80026ec:	b2c9      	uxtb	r1, r1
 80026ee:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80026f2:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80026f6:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80026fa:	f85d fb04 	ldr.w	pc, [sp], #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026fe:	f000 000f 	and.w	r0, r0, #15
 8002702:	0109      	lsls	r1, r1, #4
 8002704:	b2c9      	uxtb	r1, r1
 8002706:	4b02      	ldr	r3, [pc, #8]	; (8002710 <HAL_NVIC_SetPriority+0x68>)
 8002708:	5419      	strb	r1, [r3, r0]
 800270a:	e7f6      	b.n	80026fa <HAL_NVIC_SetPriority+0x52>
 800270c:	e000ed00 	.word	0xe000ed00
 8002710:	e000ed14 	.word	0xe000ed14

08002714 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002714:	2800      	cmp	r0, #0
 8002716:	db08      	blt.n	800272a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002718:	0942      	lsrs	r2, r0, #5
 800271a:	f000 001f 	and.w	r0, r0, #31
 800271e:	2301      	movs	r3, #1
 8002720:	fa03 f000 	lsl.w	r0, r3, r0
 8002724:	4b01      	ldr	r3, [pc, #4]	; (800272c <HAL_NVIC_EnableIRQ+0x18>)
 8002726:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800272a:	4770      	bx	lr
 800272c:	e000e100 	.word	0xe000e100

08002730 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002730:	b360      	cbz	r0, 800278c <HAL_DMA_Init+0x5c>
{
 8002732:	b410      	push	{r4}
 8002734:	4602      	mov	r2, r0
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002736:	6801      	ldr	r1, [r0, #0]
 8002738:	4b15      	ldr	r3, [pc, #84]	; (8002790 <HAL_DMA_Init+0x60>)
 800273a:	440b      	add	r3, r1
 800273c:	4815      	ldr	r0, [pc, #84]	; (8002794 <HAL_DMA_Init+0x64>)
 800273e:	fba0 0303 	umull	r0, r3, r0, r3
 8002742:	091b      	lsrs	r3, r3, #4
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	6413      	str	r3, [r2, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002748:	4b13      	ldr	r3, [pc, #76]	; (8002798 <HAL_DMA_Init+0x68>)
 800274a:	63d3      	str	r3, [r2, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800274c:	2302      	movs	r3, #2
 800274e:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002752:	6808      	ldr	r0, [r1, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002754:	f420 507f 	bic.w	r0, r0, #16320	; 0x3fc0
 8002758:	f020 0030 	bic.w	r0, r0, #48	; 0x30
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800275c:	6853      	ldr	r3, [r2, #4]
 800275e:	6894      	ldr	r4, [r2, #8]
 8002760:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002762:	68d4      	ldr	r4, [r2, #12]
 8002764:	4323      	orrs	r3, r4
 8002766:	6914      	ldr	r4, [r2, #16]
 8002768:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800276a:	6954      	ldr	r4, [r2, #20]
 800276c:	4323      	orrs	r3, r4
 800276e:	6994      	ldr	r4, [r2, #24]
 8002770:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8002772:	69d4      	ldr	r4, [r2, #28]
 8002774:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8002776:	4303      	orrs	r3, r0

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002778:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800277a:	2000      	movs	r0, #0
 800277c:	6390      	str	r0, [r2, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800277e:	2301      	movs	r3, #1
 8002780:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002784:	f882 0020 	strb.w	r0, [r2, #32]

  return HAL_OK;
}
 8002788:	bc10      	pop	{r4}
 800278a:	4770      	bx	lr
    return HAL_ERROR;
 800278c:	2001      	movs	r0, #1
}
 800278e:	4770      	bx	lr
 8002790:	bffdfff8 	.word	0xbffdfff8
 8002794:	cccccccd 	.word	0xcccccccd
 8002798:	40020000 	.word	0x40020000

0800279c <HAL_DMA_Start_IT>:

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800279c:	f890 c020 	ldrb.w	ip, [r0, #32]
 80027a0:	f1bc 0f01 	cmp.w	ip, #1
 80027a4:	d047      	beq.n	8002836 <HAL_DMA_Start_IT+0x9a>
 80027a6:	f04f 0c01 	mov.w	ip, #1
 80027aa:	f880 c020 	strb.w	ip, [r0, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80027ae:	f890 c021 	ldrb.w	ip, [r0, #33]	; 0x21
 80027b2:	fa5f fc8c 	uxtb.w	ip, ip
 80027b6:	f1bc 0f01 	cmp.w	ip, #1
 80027ba:	d004      	beq.n	80027c6 <HAL_DMA_Start_IT+0x2a>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80027bc:	2300      	movs	r3, #0
 80027be:	f880 3020 	strb.w	r3, [r0, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80027c2:	2002      	movs	r0, #2
 80027c4:	4770      	bx	lr
{
 80027c6:	b470      	push	{r4, r5, r6}
    hdma->State = HAL_DMA_STATE_BUSY;
 80027c8:	2402      	movs	r4, #2
 80027ca:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027ce:	2400      	movs	r4, #0
 80027d0:	6384      	str	r4, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 80027d2:	6805      	ldr	r5, [r0, #0]
 80027d4:	682c      	ldr	r4, [r5, #0]
 80027d6:	f024 0401 	bic.w	r4, r4, #1
 80027da:	602c      	str	r4, [r5, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80027dc:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 80027de:	2401      	movs	r4, #1
 80027e0:	6c06      	ldr	r6, [r0, #64]	; 0x40
 80027e2:	40b4      	lsls	r4, r6
 80027e4:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80027e6:	6804      	ldr	r4, [r0, #0]
 80027e8:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80027ea:	6843      	ldr	r3, [r0, #4]
 80027ec:	2b10      	cmp	r3, #16
 80027ee:	d012      	beq.n	8002816 <HAL_DMA_Start_IT+0x7a>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80027f0:	6803      	ldr	r3, [r0, #0]
 80027f2:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80027f4:	6803      	ldr	r3, [r0, #0]
 80027f6:	60da      	str	r2, [r3, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 80027f8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80027fa:	b18b      	cbz	r3, 8002820 <HAL_DMA_Start_IT+0x84>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027fc:	6802      	ldr	r2, [r0, #0]
 80027fe:	6813      	ldr	r3, [r2, #0]
 8002800:	f043 030e 	orr.w	r3, r3, #14
 8002804:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8002806:	6802      	ldr	r2, [r0, #0]
 8002808:	6813      	ldr	r3, [r2, #0]
 800280a:	f043 0301 	orr.w	r3, r3, #1
 800280e:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002810:	2000      	movs	r0, #0
}
 8002812:	bc70      	pop	{r4, r5, r6}
 8002814:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8002816:	6803      	ldr	r3, [r0, #0]
 8002818:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 800281a:	6803      	ldr	r3, [r0, #0]
 800281c:	60d9      	str	r1, [r3, #12]
 800281e:	e7eb      	b.n	80027f8 <HAL_DMA_Start_IT+0x5c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002820:	6802      	ldr	r2, [r0, #0]
 8002822:	6813      	ldr	r3, [r2, #0]
 8002824:	f023 0304 	bic.w	r3, r3, #4
 8002828:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800282a:	6802      	ldr	r2, [r0, #0]
 800282c:	6813      	ldr	r3, [r2, #0]
 800282e:	f043 030a 	orr.w	r3, r3, #10
 8002832:	6013      	str	r3, [r2, #0]
 8002834:	e7e7      	b.n	8002806 <HAL_DMA_Start_IT+0x6a>
  __HAL_LOCK(hdma);
 8002836:	2002      	movs	r0, #2
}
 8002838:	4770      	bx	lr

0800283a <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800283a:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800283e:	b2db      	uxtb	r3, r3
 8002840:	2b02      	cmp	r3, #2
 8002842:	d006      	beq.n	8002852 <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002844:	2304      	movs	r3, #4
 8002846:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8002848:	2300      	movs	r3, #0
 800284a:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 800284e:	2001      	movs	r0, #1
 8002850:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002852:	6802      	ldr	r2, [r0, #0]
 8002854:	6813      	ldr	r3, [r2, #0]
 8002856:	f023 030e 	bic.w	r3, r3, #14
 800285a:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800285c:	6802      	ldr	r2, [r0, #0]
 800285e:	6813      	ldr	r3, [r2, #0]
 8002860:	f023 0301 	bic.w	r3, r3, #1
 8002864:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002866:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8002868:	2201      	movs	r2, #1
 800286a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800286c:	fa02 f303 	lsl.w	r3, r2, r3
 8002870:	604b      	str	r3, [r1, #4]
  hdma->State = HAL_DMA_STATE_READY;
 8002872:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  __HAL_UNLOCK(hdma);      
 8002876:	2300      	movs	r3, #0
 8002878:	f880 3020 	strb.w	r3, [r0, #32]
  return status; 
 800287c:	4618      	mov	r0, r3
}
 800287e:	4770      	bx	lr

08002880 <HAL_DMA_Abort_IT>:
{  
 8002880:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002882:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8002886:	b2db      	uxtb	r3, r3
 8002888:	2b02      	cmp	r3, #2
 800288a:	d003      	beq.n	8002894 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800288c:	2304      	movs	r3, #4
 800288e:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8002890:	2001      	movs	r0, #1
}
 8002892:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002894:	6802      	ldr	r2, [r0, #0]
 8002896:	6813      	ldr	r3, [r2, #0]
 8002898:	f023 030e 	bic.w	r3, r3, #14
 800289c:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800289e:	6802      	ldr	r2, [r0, #0]
 80028a0:	6813      	ldr	r3, [r2, #0]
 80028a2:	f023 0301 	bic.w	r3, r3, #1
 80028a6:	6013      	str	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80028a8:	6803      	ldr	r3, [r0, #0]
 80028aa:	4a19      	ldr	r2, [pc, #100]	; (8002910 <HAL_DMA_Abort_IT+0x90>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d013      	beq.n	80028d8 <HAL_DMA_Abort_IT+0x58>
 80028b0:	3214      	adds	r2, #20
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d01e      	beq.n	80028f4 <HAL_DMA_Abort_IT+0x74>
 80028b6:	3214      	adds	r2, #20
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d01d      	beq.n	80028f8 <HAL_DMA_Abort_IT+0x78>
 80028bc:	3214      	adds	r2, #20
 80028be:	4293      	cmp	r3, r2
 80028c0:	d01d      	beq.n	80028fe <HAL_DMA_Abort_IT+0x7e>
 80028c2:	3214      	adds	r2, #20
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d01d      	beq.n	8002904 <HAL_DMA_Abort_IT+0x84>
 80028c8:	3214      	adds	r2, #20
 80028ca:	4293      	cmp	r3, r2
 80028cc:	bf0c      	ite	eq
 80028ce:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 80028d2:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 80028d6:	e000      	b.n	80028da <HAL_DMA_Abort_IT+0x5a>
 80028d8:	2301      	movs	r3, #1
 80028da:	4a0e      	ldr	r2, [pc, #56]	; (8002914 <HAL_DMA_Abort_IT+0x94>)
 80028dc:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80028de:	2301      	movs	r3, #1
 80028e0:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80028e4:	2300      	movs	r3, #0
 80028e6:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80028ea:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80028ec:	b16b      	cbz	r3, 800290a <HAL_DMA_Abort_IT+0x8a>
      hdma->XferAbortCallback(hdma);
 80028ee:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80028f0:	2000      	movs	r0, #0
 80028f2:	e7ce      	b.n	8002892 <HAL_DMA_Abort_IT+0x12>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80028f4:	2310      	movs	r3, #16
 80028f6:	e7f0      	b.n	80028da <HAL_DMA_Abort_IT+0x5a>
 80028f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028fc:	e7ed      	b.n	80028da <HAL_DMA_Abort_IT+0x5a>
 80028fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002902:	e7ea      	b.n	80028da <HAL_DMA_Abort_IT+0x5a>
 8002904:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002908:	e7e7      	b.n	80028da <HAL_DMA_Abort_IT+0x5a>
  HAL_StatusTypeDef status = HAL_OK;
 800290a:	2000      	movs	r0, #0
 800290c:	e7c1      	b.n	8002892 <HAL_DMA_Abort_IT+0x12>
 800290e:	bf00      	nop
 8002910:	40020008 	.word	0x40020008
 8002914:	40020000 	.word	0x40020000

08002918 <HAL_DMA_IRQHandler>:
{
 8002918:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800291a:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800291c:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800291e:	6804      	ldr	r4, [r0, #0]
 8002920:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002922:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8002924:	2304      	movs	r3, #4
 8002926:	408b      	lsls	r3, r1
 8002928:	4213      	tst	r3, r2
 800292a:	d034      	beq.n	8002996 <HAL_DMA_IRQHandler+0x7e>
 800292c:	f015 0f04 	tst.w	r5, #4
 8002930:	d031      	beq.n	8002996 <HAL_DMA_IRQHandler+0x7e>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002932:	6823      	ldr	r3, [r4, #0]
 8002934:	f013 0f20 	tst.w	r3, #32
 8002938:	d103      	bne.n	8002942 <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800293a:	6823      	ldr	r3, [r4, #0]
 800293c:	f023 0304 	bic.w	r3, r3, #4
 8002940:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002942:	6803      	ldr	r3, [r0, #0]
 8002944:	4a42      	ldr	r2, [pc, #264]	; (8002a50 <HAL_DMA_IRQHandler+0x138>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d013      	beq.n	8002972 <HAL_DMA_IRQHandler+0x5a>
 800294a:	3214      	adds	r2, #20
 800294c:	4293      	cmp	r3, r2
 800294e:	d017      	beq.n	8002980 <HAL_DMA_IRQHandler+0x68>
 8002950:	3214      	adds	r2, #20
 8002952:	4293      	cmp	r3, r2
 8002954:	d016      	beq.n	8002984 <HAL_DMA_IRQHandler+0x6c>
 8002956:	3214      	adds	r2, #20
 8002958:	4293      	cmp	r3, r2
 800295a:	d016      	beq.n	800298a <HAL_DMA_IRQHandler+0x72>
 800295c:	3214      	adds	r2, #20
 800295e:	4293      	cmp	r3, r2
 8002960:	d016      	beq.n	8002990 <HAL_DMA_IRQHandler+0x78>
 8002962:	3214      	adds	r2, #20
 8002964:	4293      	cmp	r3, r2
 8002966:	bf0c      	ite	eq
 8002968:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 800296c:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8002970:	e000      	b.n	8002974 <HAL_DMA_IRQHandler+0x5c>
 8002972:	2304      	movs	r3, #4
 8002974:	4a37      	ldr	r2, [pc, #220]	; (8002a54 <HAL_DMA_IRQHandler+0x13c>)
 8002976:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8002978:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800297a:	b103      	cbz	r3, 800297e <HAL_DMA_IRQHandler+0x66>
      hdma->XferHalfCpltCallback(hdma);
 800297c:	4798      	blx	r3
}
 800297e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002980:	2340      	movs	r3, #64	; 0x40
 8002982:	e7f7      	b.n	8002974 <HAL_DMA_IRQHandler+0x5c>
 8002984:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002988:	e7f4      	b.n	8002974 <HAL_DMA_IRQHandler+0x5c>
 800298a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800298e:	e7f1      	b.n	8002974 <HAL_DMA_IRQHandler+0x5c>
 8002990:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002994:	e7ee      	b.n	8002974 <HAL_DMA_IRQHandler+0x5c>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002996:	2302      	movs	r3, #2
 8002998:	408b      	lsls	r3, r1
 800299a:	4213      	tst	r3, r2
 800299c:	d03b      	beq.n	8002a16 <HAL_DMA_IRQHandler+0xfe>
 800299e:	f015 0f02 	tst.w	r5, #2
 80029a2:	d038      	beq.n	8002a16 <HAL_DMA_IRQHandler+0xfe>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029a4:	6823      	ldr	r3, [r4, #0]
 80029a6:	f013 0f20 	tst.w	r3, #32
 80029aa:	d106      	bne.n	80029ba <HAL_DMA_IRQHandler+0xa2>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80029ac:	6823      	ldr	r3, [r4, #0]
 80029ae:	f023 030a 	bic.w	r3, r3, #10
 80029b2:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80029b4:	2301      	movs	r3, #1
 80029b6:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80029ba:	6803      	ldr	r3, [r0, #0]
 80029bc:	4a24      	ldr	r2, [pc, #144]	; (8002a50 <HAL_DMA_IRQHandler+0x138>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d013      	beq.n	80029ea <HAL_DMA_IRQHandler+0xd2>
 80029c2:	3214      	adds	r2, #20
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d01b      	beq.n	8002a00 <HAL_DMA_IRQHandler+0xe8>
 80029c8:	3214      	adds	r2, #20
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d01a      	beq.n	8002a04 <HAL_DMA_IRQHandler+0xec>
 80029ce:	3214      	adds	r2, #20
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d01a      	beq.n	8002a0a <HAL_DMA_IRQHandler+0xf2>
 80029d4:	3214      	adds	r2, #20
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d01a      	beq.n	8002a10 <HAL_DMA_IRQHandler+0xf8>
 80029da:	3214      	adds	r2, #20
 80029dc:	4293      	cmp	r3, r2
 80029de:	bf0c      	ite	eq
 80029e0:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 80029e4:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 80029e8:	e000      	b.n	80029ec <HAL_DMA_IRQHandler+0xd4>
 80029ea:	2302      	movs	r3, #2
 80029ec:	4a19      	ldr	r2, [pc, #100]	; (8002a54 <HAL_DMA_IRQHandler+0x13c>)
 80029ee:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 80029f0:	2300      	movs	r3, #0
 80029f2:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80029f6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d0c0      	beq.n	800297e <HAL_DMA_IRQHandler+0x66>
      hdma->XferCpltCallback(hdma);
 80029fc:	4798      	blx	r3
 80029fe:	e7be      	b.n	800297e <HAL_DMA_IRQHandler+0x66>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002a00:	2320      	movs	r3, #32
 8002a02:	e7f3      	b.n	80029ec <HAL_DMA_IRQHandler+0xd4>
 8002a04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a08:	e7f0      	b.n	80029ec <HAL_DMA_IRQHandler+0xd4>
 8002a0a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a0e:	e7ed      	b.n	80029ec <HAL_DMA_IRQHandler+0xd4>
 8002a10:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a14:	e7ea      	b.n	80029ec <HAL_DMA_IRQHandler+0xd4>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002a16:	2308      	movs	r3, #8
 8002a18:	fa03 f101 	lsl.w	r1, r3, r1
 8002a1c:	4211      	tst	r1, r2
 8002a1e:	d0ae      	beq.n	800297e <HAL_DMA_IRQHandler+0x66>
 8002a20:	f015 0f08 	tst.w	r5, #8
 8002a24:	d0ab      	beq.n	800297e <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a26:	6823      	ldr	r3, [r4, #0]
 8002a28:	f023 030e 	bic.w	r3, r3, #14
 8002a2c:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a2e:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8002a30:	2301      	movs	r3, #1
 8002a32:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8002a34:	fa03 f202 	lsl.w	r2, r3, r2
 8002a38:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a3a:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8002a3c:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8002a40:	2300      	movs	r3, #0
 8002a42:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8002a46:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d098      	beq.n	800297e <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 8002a4c:	4798      	blx	r3
  return;
 8002a4e:	e796      	b.n	800297e <HAL_DMA_IRQHandler+0x66>
 8002a50:	40020008 	.word	0x40020008
 8002a54:	40020000 	.word	0x40020000

08002a58 <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002a58:	4b14      	ldr	r3, [pc, #80]	; (8002aac <FLASH_SetErrorCode+0x54>)
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	f013 0310 	ands.w	r3, r3, #16
 8002a60:	d005      	beq.n	8002a6e <FLASH_SetErrorCode+0x16>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002a62:	4a13      	ldr	r2, [pc, #76]	; (8002ab0 <FLASH_SetErrorCode+0x58>)
 8002a64:	69d3      	ldr	r3, [r2, #28]
 8002a66:	f043 0302 	orr.w	r3, r3, #2
 8002a6a:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8002a6c:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002a6e:	4a0f      	ldr	r2, [pc, #60]	; (8002aac <FLASH_SetErrorCode+0x54>)
 8002a70:	68d2      	ldr	r2, [r2, #12]
 8002a72:	f012 0f04 	tst.w	r2, #4
 8002a76:	d006      	beq.n	8002a86 <FLASH_SetErrorCode+0x2e>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002a78:	490d      	ldr	r1, [pc, #52]	; (8002ab0 <FLASH_SetErrorCode+0x58>)
 8002a7a:	69ca      	ldr	r2, [r1, #28]
 8002a7c:	f042 0201 	orr.w	r2, r2, #1
 8002a80:	61ca      	str	r2, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002a82:	f043 0304 	orr.w	r3, r3, #4
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002a86:	4a09      	ldr	r2, [pc, #36]	; (8002aac <FLASH_SetErrorCode+0x54>)
 8002a88:	69d2      	ldr	r2, [r2, #28]
 8002a8a:	f012 0f01 	tst.w	r2, #1
 8002a8e:	d009      	beq.n	8002aa4 <FLASH_SetErrorCode+0x4c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002a90:	4907      	ldr	r1, [pc, #28]	; (8002ab0 <FLASH_SetErrorCode+0x58>)
 8002a92:	69ca      	ldr	r2, [r1, #28]
 8002a94:	f042 0204 	orr.w	r2, r2, #4
 8002a98:	61ca      	str	r2, [r1, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002a9a:	4904      	ldr	r1, [pc, #16]	; (8002aac <FLASH_SetErrorCode+0x54>)
 8002a9c:	69ca      	ldr	r2, [r1, #28]
 8002a9e:	f022 0201 	bic.w	r2, r2, #1
 8002aa2:	61ca      	str	r2, [r1, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002aa4:	4a01      	ldr	r2, [pc, #4]	; (8002aac <FLASH_SetErrorCode+0x54>)
 8002aa6:	60d3      	str	r3, [r2, #12]
}  
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	40022000 	.word	0x40022000
 8002ab0:	200014a0 	.word	0x200014a0

08002ab4 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002ab4:	4b08      	ldr	r3, [pc, #32]	; (8002ad8 <HAL_FLASH_Unlock+0x24>)
 8002ab6:	691b      	ldr	r3, [r3, #16]
 8002ab8:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002abc:	d009      	beq.n	8002ad2 <HAL_FLASH_Unlock+0x1e>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002abe:	4b06      	ldr	r3, [pc, #24]	; (8002ad8 <HAL_FLASH_Unlock+0x24>)
 8002ac0:	4a06      	ldr	r2, [pc, #24]	; (8002adc <HAL_FLASH_Unlock+0x28>)
 8002ac2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002ac4:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8002ac8:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002aca:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 8002acc:	f3c0 10c0 	ubfx	r0, r0, #7, #1
 8002ad0:	4770      	bx	lr
 8002ad2:	2000      	movs	r0, #0
}
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop
 8002ad8:	40022000 	.word	0x40022000
 8002adc:	45670123 	.word	0x45670123

08002ae0 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002ae0:	4a03      	ldr	r2, [pc, #12]	; (8002af0 <HAL_FLASH_Lock+0x10>)
 8002ae2:	6913      	ldr	r3, [r2, #16]
 8002ae4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ae8:	6113      	str	r3, [r2, #16]
}
 8002aea:	2000      	movs	r0, #0
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	40022000 	.word	0x40022000

08002af4 <FLASH_WaitForLastOperation>:
{
 8002af4:	b570      	push	{r4, r5, r6, lr}
 8002af6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002af8:	f7ff fb14 	bl	8002124 <HAL_GetTick>
 8002afc:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002afe:	4d17      	ldr	r5, [pc, #92]	; (8002b5c <FLASH_WaitForLastOperation+0x68>)
 8002b00:	68eb      	ldr	r3, [r5, #12]
 8002b02:	f013 0f01 	tst.w	r3, #1
 8002b06:	d00a      	beq.n	8002b1e <FLASH_WaitForLastOperation+0x2a>
    if (Timeout != HAL_MAX_DELAY)
 8002b08:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002b0c:	d0f8      	beq.n	8002b00 <FLASH_WaitForLastOperation+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002b0e:	b31c      	cbz	r4, 8002b58 <FLASH_WaitForLastOperation+0x64>
 8002b10:	f7ff fb08 	bl	8002124 <HAL_GetTick>
 8002b14:	1b80      	subs	r0, r0, r6
 8002b16:	42a0      	cmp	r0, r4
 8002b18:	d9f2      	bls.n	8002b00 <FLASH_WaitForLastOperation+0xc>
        return HAL_TIMEOUT;
 8002b1a:	2003      	movs	r0, #3
 8002b1c:	e01b      	b.n	8002b56 <FLASH_WaitForLastOperation+0x62>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002b1e:	4b0f      	ldr	r3, [pc, #60]	; (8002b5c <FLASH_WaitForLastOperation+0x68>)
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	f013 0f20 	tst.w	r3, #32
 8002b26:	d002      	beq.n	8002b2e <FLASH_WaitForLastOperation+0x3a>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002b28:	4b0c      	ldr	r3, [pc, #48]	; (8002b5c <FLASH_WaitForLastOperation+0x68>)
 8002b2a:	2220      	movs	r2, #32
 8002b2c:	60da      	str	r2, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002b2e:	4b0b      	ldr	r3, [pc, #44]	; (8002b5c <FLASH_WaitForLastOperation+0x68>)
 8002b30:	68db      	ldr	r3, [r3, #12]
 8002b32:	f013 0f10 	tst.w	r3, #16
 8002b36:	d10b      	bne.n	8002b50 <FLASH_WaitForLastOperation+0x5c>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002b38:	4b08      	ldr	r3, [pc, #32]	; (8002b5c <FLASH_WaitForLastOperation+0x68>)
 8002b3a:	69db      	ldr	r3, [r3, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002b3c:	f013 0f01 	tst.w	r3, #1
 8002b40:	d106      	bne.n	8002b50 <FLASH_WaitForLastOperation+0x5c>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002b42:	4b06      	ldr	r3, [pc, #24]	; (8002b5c <FLASH_WaitForLastOperation+0x68>)
 8002b44:	68db      	ldr	r3, [r3, #12]
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002b46:	f013 0f04 	tst.w	r3, #4
 8002b4a:	d101      	bne.n	8002b50 <FLASH_WaitForLastOperation+0x5c>
  return HAL_OK;
 8002b4c:	2000      	movs	r0, #0
 8002b4e:	e002      	b.n	8002b56 <FLASH_WaitForLastOperation+0x62>
    FLASH_SetErrorCode();
 8002b50:	f7ff ff82 	bl	8002a58 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002b54:	2001      	movs	r0, #1
}
 8002b56:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_TIMEOUT;
 8002b58:	2003      	movs	r0, #3
 8002b5a:	e7fc      	b.n	8002b56 <FLASH_WaitForLastOperation+0x62>
 8002b5c:	40022000 	.word	0x40022000

08002b60 <HAL_FLASH_Program>:
{
 8002b60:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b64:	461f      	mov	r7, r3
  __HAL_LOCK(&pFlash);
 8002b66:	4b26      	ldr	r3, [pc, #152]	; (8002c00 <HAL_FLASH_Program+0xa0>)
 8002b68:	7e1b      	ldrb	r3, [r3, #24]
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d045      	beq.n	8002bfa <HAL_FLASH_Program+0x9a>
 8002b6e:	4604      	mov	r4, r0
 8002b70:	460d      	mov	r5, r1
 8002b72:	4690      	mov	r8, r2
 8002b74:	4b22      	ldr	r3, [pc, #136]	; (8002c00 <HAL_FLASH_Program+0xa0>)
 8002b76:	2201      	movs	r2, #1
 8002b78:	761a      	strb	r2, [r3, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002b7a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002b7e:	f7ff ffb9 	bl	8002af4 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8002b82:	4603      	mov	r3, r0
 8002b84:	bb80      	cbnz	r0, 8002be8 <HAL_FLASH_Program+0x88>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002b86:	2c01      	cmp	r4, #1
 8002b88:	d034      	beq.n	8002bf4 <HAL_FLASH_Program+0x94>
      nbiterations = 4U;
 8002b8a:	2c02      	cmp	r4, #2
 8002b8c:	bf0c      	ite	eq
 8002b8e:	f04f 0902 	moveq.w	r9, #2
 8002b92:	f04f 0904 	movne.w	r9, #4
    for (index = 0U; index < nbiterations; index++)
 8002b96:	eb05 0949 	add.w	r9, r5, r9, lsl #1
      nbiterations = 4U;
 8002b9a:	2400      	movs	r4, #0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002b9c:	f8df b060 	ldr.w	fp, [pc, #96]	; 8002c00 <HAL_FLASH_Program+0xa0>
 8002ba0:	46a2      	mov	sl, r4
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002ba2:	4e18      	ldr	r6, [pc, #96]	; (8002c04 <HAL_FLASH_Program+0xa4>)
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002ba4:	f1c4 0120 	rsb	r1, r4, #32
 8002ba8:	f1a4 0220 	sub.w	r2, r4, #32
 8002bac:	fa28 f304 	lsr.w	r3, r8, r4
 8002bb0:	fa07 f101 	lsl.w	r1, r7, r1
 8002bb4:	430b      	orrs	r3, r1
 8002bb6:	fa27 f202 	lsr.w	r2, r7, r2
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	b29b      	uxth	r3, r3
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002bbe:	f8cb a01c 	str.w	sl, [fp, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002bc2:	6932      	ldr	r2, [r6, #16]
 8002bc4:	f042 0201 	orr.w	r2, r2, #1
 8002bc8:	6132      	str	r2, [r6, #16]
  *(__IO uint16_t*)Address = Data;
 8002bca:	802b      	strh	r3, [r5, #0]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002bcc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002bd0:	f7ff ff90 	bl	8002af4 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002bd4:	6933      	ldr	r3, [r6, #16]
 8002bd6:	f023 0301 	bic.w	r3, r3, #1
 8002bda:	6133      	str	r3, [r6, #16]
      if (status != HAL_OK)
 8002bdc:	4603      	mov	r3, r0
 8002bde:	b918      	cbnz	r0, 8002be8 <HAL_FLASH_Program+0x88>
    for (index = 0U; index < nbiterations; index++)
 8002be0:	3410      	adds	r4, #16
 8002be2:	3502      	adds	r5, #2
 8002be4:	454d      	cmp	r5, r9
 8002be6:	d1dd      	bne.n	8002ba4 <HAL_FLASH_Program+0x44>
  __HAL_UNLOCK(&pFlash);
 8002be8:	4a05      	ldr	r2, [pc, #20]	; (8002c00 <HAL_FLASH_Program+0xa0>)
 8002bea:	2100      	movs	r1, #0
 8002bec:	7611      	strb	r1, [r2, #24]
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      nbiterations = 1U;
 8002bf4:	f04f 0901 	mov.w	r9, #1
 8002bf8:	e7cd      	b.n	8002b96 <HAL_FLASH_Program+0x36>
  __HAL_LOCK(&pFlash);
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	e7f7      	b.n	8002bee <HAL_FLASH_Program+0x8e>
 8002bfe:	bf00      	nop
 8002c00:	200014a0 	.word	0x200014a0
 8002c04:	40022000 	.word	0x40022000

08002c08 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002c08:	4b06      	ldr	r3, [pc, #24]	; (8002c24 <FLASH_PageErase+0x1c>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002c0e:	4b06      	ldr	r3, [pc, #24]	; (8002c28 <FLASH_PageErase+0x20>)
 8002c10:	691a      	ldr	r2, [r3, #16]
 8002c12:	f042 0202 	orr.w	r2, r2, #2
 8002c16:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8002c18:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002c1a:	691a      	ldr	r2, [r3, #16]
 8002c1c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c20:	611a      	str	r2, [r3, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002c22:	4770      	bx	lr
 8002c24:	200014a0 	.word	0x200014a0
 8002c28:	40022000 	.word	0x40022000

08002c2c <HAL_FLASHEx_Erase>:
  __HAL_LOCK(&pFlash);
 8002c2c:	4b2f      	ldr	r3, [pc, #188]	; (8002cec <HAL_FLASHEx_Erase+0xc0>)
 8002c2e:	7e1b      	ldrb	r3, [r3, #24]
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d058      	beq.n	8002ce6 <HAL_FLASHEx_Erase+0xba>
{
 8002c34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c38:	4605      	mov	r5, r0
 8002c3a:	460f      	mov	r7, r1
  __HAL_LOCK(&pFlash);
 8002c3c:	4b2b      	ldr	r3, [pc, #172]	; (8002cec <HAL_FLASHEx_Erase+0xc0>)
 8002c3e:	2201      	movs	r2, #1
 8002c40:	761a      	strb	r2, [r3, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002c42:	6803      	ldr	r3, [r0, #0]
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d026      	beq.n	8002c96 <HAL_FLASHEx_Erase+0x6a>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002c48:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002c4c:	f7ff ff52 	bl	8002af4 <FLASH_WaitForLastOperation>
 8002c50:	2800      	cmp	r0, #0
 8002c52:	d13f      	bne.n	8002cd4 <HAL_FLASHEx_Erase+0xa8>
        *PageError = 0xFFFFFFFFU;
 8002c54:	f04f 33ff 	mov.w	r3, #4294967295
 8002c58:	603b      	str	r3, [r7, #0]
        for(address = pEraseInit->PageAddress;
 8002c5a:	68ac      	ldr	r4, [r5, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8002c5c:	68eb      	ldr	r3, [r5, #12]
 8002c5e:	eb04 2383 	add.w	r3, r4, r3, lsl #10
        for(address = pEraseInit->PageAddress;
 8002c62:	429c      	cmp	r4, r3
 8002c64:	d23d      	bcs.n	8002ce2 <HAL_FLASHEx_Erase+0xb6>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002c66:	f24c 3850 	movw	r8, #50000	; 0xc350
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002c6a:	4e21      	ldr	r6, [pc, #132]	; (8002cf0 <HAL_FLASHEx_Erase+0xc4>)
          FLASH_PageErase(address);
 8002c6c:	4620      	mov	r0, r4
 8002c6e:	f7ff ffcb 	bl	8002c08 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002c72:	4640      	mov	r0, r8
 8002c74:	f7ff ff3e 	bl	8002af4 <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002c78:	6933      	ldr	r3, [r6, #16]
 8002c7a:	f023 0302 	bic.w	r3, r3, #2
 8002c7e:	6133      	str	r3, [r6, #16]
          if (status != HAL_OK)
 8002c80:	4601      	mov	r1, r0
 8002c82:	bb28      	cbnz	r0, 8002cd0 <HAL_FLASHEx_Erase+0xa4>
            address += FLASH_PAGE_SIZE)
 8002c84:	f504 6480 	add.w	r4, r4, #1024	; 0x400
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8002c88:	68ea      	ldr	r2, [r5, #12]
 8002c8a:	68ab      	ldr	r3, [r5, #8]
 8002c8c:	eb03 2382 	add.w	r3, r3, r2, lsl #10
        for(address = pEraseInit->PageAddress;
 8002c90:	42a3      	cmp	r3, r4
 8002c92:	d8eb      	bhi.n	8002c6c <HAL_FLASHEx_Erase+0x40>
 8002c94:	e01f      	b.n	8002cd6 <HAL_FLASHEx_Erase+0xaa>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002c96:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002c9a:	f7ff ff2b 	bl	8002af4 <FLASH_WaitForLastOperation>
 8002c9e:	b108      	cbz	r0, 8002ca4 <HAL_FLASHEx_Erase+0x78>
  HAL_StatusTypeDef status = HAL_ERROR;
 8002ca0:	2101      	movs	r1, #1
 8002ca2:	e018      	b.n	8002cd6 <HAL_FLASHEx_Erase+0xaa>
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002ca4:	4b11      	ldr	r3, [pc, #68]	; (8002cec <HAL_FLASHEx_Erase+0xc0>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8002caa:	4c11      	ldr	r4, [pc, #68]	; (8002cf0 <HAL_FLASHEx_Erase+0xc4>)
 8002cac:	6923      	ldr	r3, [r4, #16]
 8002cae:	f043 0304 	orr.w	r3, r3, #4
 8002cb2:	6123      	str	r3, [r4, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002cb4:	6923      	ldr	r3, [r4, #16]
 8002cb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002cba:	6123      	str	r3, [r4, #16]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002cbc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002cc0:	f7ff ff18 	bl	8002af4 <FLASH_WaitForLastOperation>
 8002cc4:	4601      	mov	r1, r0
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002cc6:	6923      	ldr	r3, [r4, #16]
 8002cc8:	f023 0304 	bic.w	r3, r3, #4
 8002ccc:	6123      	str	r3, [r4, #16]
 8002cce:	e002      	b.n	8002cd6 <HAL_FLASHEx_Erase+0xaa>
            *PageError = address;
 8002cd0:	603c      	str	r4, [r7, #0]
            break;
 8002cd2:	e000      	b.n	8002cd6 <HAL_FLASHEx_Erase+0xaa>
  HAL_StatusTypeDef status = HAL_ERROR;
 8002cd4:	2101      	movs	r1, #1
  __HAL_UNLOCK(&pFlash);
 8002cd6:	4b05      	ldr	r3, [pc, #20]	; (8002cec <HAL_FLASHEx_Erase+0xc0>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	761a      	strb	r2, [r3, #24]
}
 8002cdc:	4608      	mov	r0, r1
 8002cde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  HAL_StatusTypeDef status = HAL_ERROR;
 8002ce2:	2101      	movs	r1, #1
 8002ce4:	e7f7      	b.n	8002cd6 <HAL_FLASHEx_Erase+0xaa>
  __HAL_LOCK(&pFlash);
 8002ce6:	2102      	movs	r1, #2
}
 8002ce8:	4608      	mov	r0, r1
 8002cea:	4770      	bx	lr
 8002cec:	200014a0 	.word	0x200014a0
 8002cf0:	40022000 	.word	0x40022000

08002cf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002cf8:	b083      	sub	sp, #12
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cfa:	f8d1 9000 	ldr.w	r9, [r1]
 8002cfe:	f1b9 0f00 	cmp.w	r9, #0
 8002d02:	f000 811f 	beq.w	8002f44 <HAL_GPIO_Init+0x250>
 8002d06:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 8002d08:	4613      	mov	r3, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002d0a:	4e90      	ldr	r6, [pc, #576]	; (8002f4c <HAL_GPIO_Init+0x258>)
        {
          SET_BIT(EXTI->IMR, iocurrent);
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002d0c:	4c90      	ldr	r4, [pc, #576]	; (8002f50 <HAL_GPIO_Init+0x25c>)
      switch (GPIO_Init->Mode)
 8002d0e:	4d91      	ldr	r5, [pc, #580]	; (8002f54 <HAL_GPIO_Init+0x260>)
 8002d10:	f8df e244 	ldr.w	lr, [pc, #580]	; 8002f58 <HAL_GPIO_Init+0x264>
 8002d14:	4694      	mov	ip, r2
 8002d16:	e0ba      	b.n	8002e8e <HAL_GPIO_Init+0x19a>
 8002d18:	f04f 0c00 	mov.w	ip, #0
 8002d1c:	e025      	b.n	8002d6a <HAL_GPIO_Init+0x76>
 8002d1e:	45a9      	cmp	r9, r5
 8002d20:	d00f      	beq.n	8002d42 <HAL_GPIO_Init+0x4e>
 8002d22:	d906      	bls.n	8002d32 <HAL_GPIO_Init+0x3e>
 8002d24:	45f1      	cmp	r9, lr
 8002d26:	d00c      	beq.n	8002d42 <HAL_GPIO_Init+0x4e>
 8002d28:	f8df a230 	ldr.w	sl, [pc, #560]	; 8002f5c <HAL_GPIO_Init+0x268>
 8002d2c:	45d1      	cmp	r9, sl
 8002d2e:	d008      	beq.n	8002d42 <HAL_GPIO_Init+0x4e>
 8002d30:	e01b      	b.n	8002d6a <HAL_GPIO_Init+0x76>
 8002d32:	f8df a22c 	ldr.w	sl, [pc, #556]	; 8002f60 <HAL_GPIO_Init+0x26c>
 8002d36:	45d1      	cmp	r9, sl
 8002d38:	d003      	beq.n	8002d42 <HAL_GPIO_Init+0x4e>
 8002d3a:	f50a 2a70 	add.w	sl, sl, #983040	; 0xf0000
 8002d3e:	45d1      	cmp	r9, sl
 8002d40:	d10f      	bne.n	8002d62 <HAL_GPIO_Init+0x6e>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002d42:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8002d46:	f1bc 0f00 	cmp.w	ip, #0
 8002d4a:	f000 80ef 	beq.w	8002f2c <HAL_GPIO_Init+0x238>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002d4e:	f1bc 0f01 	cmp.w	ip, #1
            GPIOx->BSRR = ioposition;
 8002d52:	bf0c      	ite	eq
 8002d54:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8002d58:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d5c:	f04f 0c08 	mov.w	ip, #8
 8002d60:	e003      	b.n	8002d6a <HAL_GPIO_Init+0x76>
      switch (GPIO_Init->Mode)
 8002d62:	f5aa 1a80 	sub.w	sl, sl, #1048576	; 0x100000
 8002d66:	45d1      	cmp	r9, sl
 8002d68:	d0eb      	beq.n	8002d42 <HAL_GPIO_Init+0x4e>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002d6a:	2fff      	cmp	r7, #255	; 0xff
 8002d6c:	bf99      	ittee	ls
 8002d6e:	4681      	movls	r9, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002d70:	4692      	movls	sl, r2
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002d72:	f100 0904 	addhi.w	r9, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002d76:	f1a2 0a20 	subhi.w	sl, r2, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002d7a:	f8d9 8000 	ldr.w	r8, [r9]
 8002d7e:	f04f 0b0f 	mov.w	fp, #15
 8002d82:	fa0b fb0a 	lsl.w	fp, fp, sl
 8002d86:	ea28 080b 	bic.w	r8, r8, fp
 8002d8a:	fa0c fa0a 	lsl.w	sl, ip, sl
 8002d8e:	ea48 080a 	orr.w	r8, r8, sl
 8002d92:	f8c9 8000 	str.w	r8, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d96:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8002d9a:	f018 5f80 	tst.w	r8, #268435456	; 0x10000000
 8002d9e:	d06f      	beq.n	8002e80 <HAL_GPIO_Init+0x18c>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002da0:	f8d6 8018 	ldr.w	r8, [r6, #24]
 8002da4:	f048 0801 	orr.w	r8, r8, #1
 8002da8:	f8c6 8018 	str.w	r8, [r6, #24]
 8002dac:	f8d6 8018 	ldr.w	r8, [r6, #24]
 8002db0:	f008 0801 	and.w	r8, r8, #1
 8002db4:	f8cd 8004 	str.w	r8, [sp, #4]
 8002db8:	f8dd 8004 	ldr.w	r8, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 8002dbc:	f023 0803 	bic.w	r8, r3, #3
 8002dc0:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8002dc4:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 8002dc8:	f8d8 a008 	ldr.w	sl, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002dcc:	f003 0903 	and.w	r9, r3, #3
 8002dd0:	ea4f 0b89 	mov.w	fp, r9, lsl #2
 8002dd4:	f04f 090f 	mov.w	r9, #15
 8002dd8:	fa09 f90b 	lsl.w	r9, r9, fp
 8002ddc:	ea2a 0a09 	bic.w	sl, sl, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002de0:	f8df 9180 	ldr.w	r9, [pc, #384]	; 8002f64 <HAL_GPIO_Init+0x270>
 8002de4:	4548      	cmp	r0, r9
 8002de6:	f000 80a4 	beq.w	8002f32 <HAL_GPIO_Init+0x23e>
 8002dea:	f509 6980 	add.w	r9, r9, #1024	; 0x400
 8002dee:	4548      	cmp	r0, r9
 8002df0:	f000 80a2 	beq.w	8002f38 <HAL_GPIO_Init+0x244>
 8002df4:	f509 6980 	add.w	r9, r9, #1024	; 0x400
 8002df8:	4548      	cmp	r0, r9
 8002dfa:	f000 80a0 	beq.w	8002f3e <HAL_GPIO_Init+0x24a>
 8002dfe:	f509 6980 	add.w	r9, r9, #1024	; 0x400
 8002e02:	4548      	cmp	r0, r9
 8002e04:	bf0c      	ite	eq
 8002e06:	f04f 0903 	moveq.w	r9, #3
 8002e0a:	f04f 0904 	movne.w	r9, #4
 8002e0e:	fa09 f90b 	lsl.w	r9, r9, fp
 8002e12:	ea49 090a 	orr.w	r9, r9, sl
        AFIO->EXTICR[position >> 2u] = temp;
 8002e16:	f8c8 9008 	str.w	r9, [r8, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e1a:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8002e1e:	f418 1f80 	tst.w	r8, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8002e22:	f8d4 8008 	ldr.w	r8, [r4, #8]
 8002e26:	bf14      	ite	ne
 8002e28:	ea48 0807 	orrne.w	r8, r8, r7
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002e2c:	ea28 0807 	biceq.w	r8, r8, r7
 8002e30:	f8c4 8008 	str.w	r8, [r4, #8]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e34:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8002e38:	f418 1f00 	tst.w	r8, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8002e3c:	f8d4 800c 	ldr.w	r8, [r4, #12]
 8002e40:	bf14      	ite	ne
 8002e42:	ea48 0807 	orrne.w	r8, r8, r7
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002e46:	ea28 0807 	biceq.w	r8, r8, r7
 8002e4a:	f8c4 800c 	str.w	r8, [r4, #12]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e4e:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8002e52:	f418 3f00 	tst.w	r8, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8002e56:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8002e5a:	bf14      	ite	ne
 8002e5c:	ea48 0807 	orrne.w	r8, r8, r7
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002e60:	ea28 0807 	biceq.w	r8, r8, r7
 8002e64:	f8c4 8004 	str.w	r8, [r4, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e68:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8002e6c:	f418 3f80 	tst.w	r8, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8002e70:	f8d4 8000 	ldr.w	r8, [r4]
 8002e74:	bf14      	ite	ne
 8002e76:	ea48 0707 	orrne.w	r7, r8, r7
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e7a:	ea28 0707 	biceq.w	r7, r8, r7
 8002e7e:	6027      	str	r7, [r4, #0]
        }
      }
    }

	position++;
 8002e80:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e82:	f8d1 9000 	ldr.w	r9, [r1]
 8002e86:	3204      	adds	r2, #4
 8002e88:	fa39 f703 	lsrs.w	r7, r9, r3
 8002e8c:	d05a      	beq.n	8002f44 <HAL_GPIO_Init+0x250>
    ioposition = (0x01uL << position);
 8002e8e:	f04f 0801 	mov.w	r8, #1
 8002e92:	fa08 f803 	lsl.w	r8, r8, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e96:	ea08 0709 	and.w	r7, r8, r9
    if (iocurrent == ioposition)
 8002e9a:	ea38 0909 	bics.w	r9, r8, r9
 8002e9e:	d1ef      	bne.n	8002e80 <HAL_GPIO_Init+0x18c>
      switch (GPIO_Init->Mode)
 8002ea0:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8002ea4:	f1b9 0f12 	cmp.w	r9, #18
 8002ea8:	f63f af39 	bhi.w	8002d1e <HAL_GPIO_Init+0x2a>
 8002eac:	f1b9 0f12 	cmp.w	r9, #18
 8002eb0:	f63f af5b 	bhi.w	8002d6a <HAL_GPIO_Init+0x76>
 8002eb4:	f20f 0a04 	addw	sl, pc, #4
 8002eb8:	f85a f029 	ldr.w	pc, [sl, r9, lsl #2]
 8002ebc:	08002d43 	.word	0x08002d43
 8002ec0:	08002f09 	.word	0x08002f09
 8002ec4:	08002f19 	.word	0x08002f19
 8002ec8:	08002d19 	.word	0x08002d19
 8002ecc:	08002d6b 	.word	0x08002d6b
 8002ed0:	08002d6b 	.word	0x08002d6b
 8002ed4:	08002d6b 	.word	0x08002d6b
 8002ed8:	08002d6b 	.word	0x08002d6b
 8002edc:	08002d6b 	.word	0x08002d6b
 8002ee0:	08002d6b 	.word	0x08002d6b
 8002ee4:	08002d6b 	.word	0x08002d6b
 8002ee8:	08002d6b 	.word	0x08002d6b
 8002eec:	08002d6b 	.word	0x08002d6b
 8002ef0:	08002d6b 	.word	0x08002d6b
 8002ef4:	08002d6b 	.word	0x08002d6b
 8002ef8:	08002d6b 	.word	0x08002d6b
 8002efc:	08002d6b 	.word	0x08002d6b
 8002f00:	08002f0f 	.word	0x08002f0f
 8002f04:	08002f23 	.word	0x08002f23
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f08:	f8d1 c00c 	ldr.w	ip, [r1, #12]
          break;
 8002f0c:	e72d      	b.n	8002d6a <HAL_GPIO_Init+0x76>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f0e:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8002f12:	f10c 0c04 	add.w	ip, ip, #4
          break;
 8002f16:	e728      	b.n	8002d6a <HAL_GPIO_Init+0x76>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f18:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8002f1c:	f10c 0c08 	add.w	ip, ip, #8
          break;
 8002f20:	e723      	b.n	8002d6a <HAL_GPIO_Init+0x76>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f22:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8002f26:	f10c 0c0c 	add.w	ip, ip, #12
          break;
 8002f2a:	e71e      	b.n	8002d6a <HAL_GPIO_Init+0x76>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f2c:	f04f 0c04 	mov.w	ip, #4
 8002f30:	e71b      	b.n	8002d6a <HAL_GPIO_Init+0x76>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002f32:	f04f 0900 	mov.w	r9, #0
 8002f36:	e76a      	b.n	8002e0e <HAL_GPIO_Init+0x11a>
 8002f38:	f04f 0901 	mov.w	r9, #1
 8002f3c:	e767      	b.n	8002e0e <HAL_GPIO_Init+0x11a>
 8002f3e:	f04f 0902 	mov.w	r9, #2
 8002f42:	e764      	b.n	8002e0e <HAL_GPIO_Init+0x11a>
  }
}
 8002f44:	b003      	add	sp, #12
 8002f46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f4a:	bf00      	nop
 8002f4c:	40021000 	.word	0x40021000
 8002f50:	40010400 	.word	0x40010400
 8002f54:	10220000 	.word	0x10220000
 8002f58:	10310000 	.word	0x10310000
 8002f5c:	10320000 	.word	0x10320000
 8002f60:	10120000 	.word	0x10120000
 8002f64:	40010800 	.word	0x40010800

08002f68 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f68:	6883      	ldr	r3, [r0, #8]
 8002f6a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8002f6c:	bf14      	ite	ne
 8002f6e:	2001      	movne	r0, #1
 8002f70:	2000      	moveq	r0, #0
 8002f72:	4770      	bx	lr

08002f74 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f74:	b10a      	cbz	r2, 8002f7a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f76:	6101      	str	r1, [r0, #16]
 8002f78:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002f7a:	0409      	lsls	r1, r1, #16
 8002f7c:	6101      	str	r1, [r0, #16]
  }
}
 8002f7e:	4770      	bx	lr

08002f80 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002f80:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002f82:	ea01 0203 	and.w	r2, r1, r3
 8002f86:	ea21 0103 	bic.w	r1, r1, r3
 8002f8a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002f8e:	6101      	str	r1, [r0, #16]
}
 8002f90:	4770      	bx	lr
	...

08002f94 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f94:	2800      	cmp	r0, #0
 8002f96:	f000 8201 	beq.w	800339c <HAL_RCC_OscConfig+0x408>
{
 8002f9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f9e:	b082      	sub	sp, #8
 8002fa0:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fa2:	6803      	ldr	r3, [r0, #0]
 8002fa4:	f013 0f01 	tst.w	r3, #1
 8002fa8:	d02c      	beq.n	8003004 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002faa:	4b9f      	ldr	r3, [pc, #636]	; (8003228 <HAL_RCC_OscConfig+0x294>)
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f003 030c 	and.w	r3, r3, #12
 8002fb2:	2b04      	cmp	r3, #4
 8002fb4:	d01d      	beq.n	8002ff2 <HAL_RCC_OscConfig+0x5e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002fb6:	4b9c      	ldr	r3, [pc, #624]	; (8003228 <HAL_RCC_OscConfig+0x294>)
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	f003 030c 	and.w	r3, r3, #12
 8002fbe:	2b08      	cmp	r3, #8
 8002fc0:	d012      	beq.n	8002fe8 <HAL_RCC_OscConfig+0x54>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fc2:	6863      	ldr	r3, [r4, #4]
 8002fc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fc8:	d041      	beq.n	800304e <HAL_RCC_OscConfig+0xba>
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d155      	bne.n	800307a <HAL_RCC_OscConfig+0xe6>
 8002fce:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002fd2:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002fdc:	601a      	str	r2, [r3, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002fe4:	601a      	str	r2, [r3, #0]
 8002fe6:	e037      	b.n	8003058 <HAL_RCC_OscConfig+0xc4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002fe8:	4b8f      	ldr	r3, [pc, #572]	; (8003228 <HAL_RCC_OscConfig+0x294>)
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002ff0:	d0e7      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ff2:	4b8d      	ldr	r3, [pc, #564]	; (8003228 <HAL_RCC_OscConfig+0x294>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002ffa:	d003      	beq.n	8003004 <HAL_RCC_OscConfig+0x70>
 8002ffc:	6863      	ldr	r3, [r4, #4]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	f000 81ce 	beq.w	80033a0 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003004:	6823      	ldr	r3, [r4, #0]
 8003006:	f013 0f02 	tst.w	r3, #2
 800300a:	d075      	beq.n	80030f8 <HAL_RCC_OscConfig+0x164>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800300c:	4b86      	ldr	r3, [pc, #536]	; (8003228 <HAL_RCC_OscConfig+0x294>)
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f013 0f0c 	tst.w	r3, #12
 8003014:	d05f      	beq.n	80030d6 <HAL_RCC_OscConfig+0x142>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003016:	4b84      	ldr	r3, [pc, #528]	; (8003228 <HAL_RCC_OscConfig+0x294>)
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f003 030c 	and.w	r3, r3, #12
 800301e:	2b08      	cmp	r3, #8
 8003020:	d054      	beq.n	80030cc <HAL_RCC_OscConfig+0x138>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003022:	6923      	ldr	r3, [r4, #16]
 8003024:	2b00      	cmp	r3, #0
 8003026:	f000 808a 	beq.w	800313e <HAL_RCC_OscConfig+0x1aa>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800302a:	4b80      	ldr	r3, [pc, #512]	; (800322c <HAL_RCC_OscConfig+0x298>)
 800302c:	2201      	movs	r2, #1
 800302e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003030:	f7ff f878 	bl	8002124 <HAL_GetTick>
 8003034:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003036:	4e7c      	ldr	r6, [pc, #496]	; (8003228 <HAL_RCC_OscConfig+0x294>)
 8003038:	6833      	ldr	r3, [r6, #0]
 800303a:	f013 0f02 	tst.w	r3, #2
 800303e:	d175      	bne.n	800312c <HAL_RCC_OscConfig+0x198>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003040:	f7ff f870 	bl	8002124 <HAL_GetTick>
 8003044:	1b40      	subs	r0, r0, r5
 8003046:	2802      	cmp	r0, #2
 8003048:	d9f6      	bls.n	8003038 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_TIMEOUT;
 800304a:	2003      	movs	r0, #3
 800304c:	e1ad      	b.n	80033aa <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800304e:	4a76      	ldr	r2, [pc, #472]	; (8003228 <HAL_RCC_OscConfig+0x294>)
 8003050:	6813      	ldr	r3, [r2, #0]
 8003052:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003056:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003058:	6863      	ldr	r3, [r4, #4]
 800305a:	b343      	cbz	r3, 80030ae <HAL_RCC_OscConfig+0x11a>
        tickstart = HAL_GetTick();
 800305c:	f7ff f862 	bl	8002124 <HAL_GetTick>
 8003060:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003062:	4e71      	ldr	r6, [pc, #452]	; (8003228 <HAL_RCC_OscConfig+0x294>)
 8003064:	6833      	ldr	r3, [r6, #0]
 8003066:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800306a:	d1cb      	bne.n	8003004 <HAL_RCC_OscConfig+0x70>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800306c:	f7ff f85a 	bl	8002124 <HAL_GetTick>
 8003070:	1b40      	subs	r0, r0, r5
 8003072:	2864      	cmp	r0, #100	; 0x64
 8003074:	d9f6      	bls.n	8003064 <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
 8003076:	2003      	movs	r0, #3
 8003078:	e197      	b.n	80033aa <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800307a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800307e:	d009      	beq.n	8003094 <HAL_RCC_OscConfig+0x100>
 8003080:	4b69      	ldr	r3, [pc, #420]	; (8003228 <HAL_RCC_OscConfig+0x294>)
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003088:	601a      	str	r2, [r3, #0]
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003090:	601a      	str	r2, [r3, #0]
 8003092:	e7e1      	b.n	8003058 <HAL_RCC_OscConfig+0xc4>
 8003094:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003098:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80030a2:	601a      	str	r2, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80030aa:	601a      	str	r2, [r3, #0]
 80030ac:	e7d4      	b.n	8003058 <HAL_RCC_OscConfig+0xc4>
        tickstart = HAL_GetTick();
 80030ae:	f7ff f839 	bl	8002124 <HAL_GetTick>
 80030b2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030b4:	4e5c      	ldr	r6, [pc, #368]	; (8003228 <HAL_RCC_OscConfig+0x294>)
 80030b6:	6833      	ldr	r3, [r6, #0]
 80030b8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80030bc:	d0a2      	beq.n	8003004 <HAL_RCC_OscConfig+0x70>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030be:	f7ff f831 	bl	8002124 <HAL_GetTick>
 80030c2:	1b40      	subs	r0, r0, r5
 80030c4:	2864      	cmp	r0, #100	; 0x64
 80030c6:	d9f6      	bls.n	80030b6 <HAL_RCC_OscConfig+0x122>
            return HAL_TIMEOUT;
 80030c8:	2003      	movs	r0, #3
 80030ca:	e16e      	b.n	80033aa <HAL_RCC_OscConfig+0x416>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80030cc:	4b56      	ldr	r3, [pc, #344]	; (8003228 <HAL_RCC_OscConfig+0x294>)
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80030d4:	d1a5      	bne.n	8003022 <HAL_RCC_OscConfig+0x8e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030d6:	4b54      	ldr	r3, [pc, #336]	; (8003228 <HAL_RCC_OscConfig+0x294>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f013 0f02 	tst.w	r3, #2
 80030de:	d003      	beq.n	80030e8 <HAL_RCC_OscConfig+0x154>
 80030e0:	6923      	ldr	r3, [r4, #16]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	f040 815e 	bne.w	80033a4 <HAL_RCC_OscConfig+0x410>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030e8:	4a4f      	ldr	r2, [pc, #316]	; (8003228 <HAL_RCC_OscConfig+0x294>)
 80030ea:	6813      	ldr	r3, [r2, #0]
 80030ec:	6961      	ldr	r1, [r4, #20]
 80030ee:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80030f2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80030f6:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030f8:	6823      	ldr	r3, [r4, #0]
 80030fa:	f013 0f08 	tst.w	r3, #8
 80030fe:	d03d      	beq.n	800317c <HAL_RCC_OscConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003100:	69a3      	ldr	r3, [r4, #24]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d066      	beq.n	80031d4 <HAL_RCC_OscConfig+0x240>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003106:	4b49      	ldr	r3, [pc, #292]	; (800322c <HAL_RCC_OscConfig+0x298>)
 8003108:	2201      	movs	r2, #1
 800310a:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800310e:	f7ff f809 	bl	8002124 <HAL_GetTick>
 8003112:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003114:	4e44      	ldr	r6, [pc, #272]	; (8003228 <HAL_RCC_OscConfig+0x294>)
 8003116:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8003118:	f013 0f02 	tst.w	r3, #2
 800311c:	d121      	bne.n	8003162 <HAL_RCC_OscConfig+0x1ce>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800311e:	f7ff f801 	bl	8002124 <HAL_GetTick>
 8003122:	1b40      	subs	r0, r0, r5
 8003124:	2802      	cmp	r0, #2
 8003126:	d9f6      	bls.n	8003116 <HAL_RCC_OscConfig+0x182>
        {
          return HAL_TIMEOUT;
 8003128:	2003      	movs	r0, #3
 800312a:	e13e      	b.n	80033aa <HAL_RCC_OscConfig+0x416>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800312c:	4a3e      	ldr	r2, [pc, #248]	; (8003228 <HAL_RCC_OscConfig+0x294>)
 800312e:	6813      	ldr	r3, [r2, #0]
 8003130:	6961      	ldr	r1, [r4, #20]
 8003132:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003136:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800313a:	6013      	str	r3, [r2, #0]
 800313c:	e7dc      	b.n	80030f8 <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_HSI_DISABLE();
 800313e:	4b3b      	ldr	r3, [pc, #236]	; (800322c <HAL_RCC_OscConfig+0x298>)
 8003140:	2200      	movs	r2, #0
 8003142:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003144:	f7fe ffee 	bl	8002124 <HAL_GetTick>
 8003148:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800314a:	4e37      	ldr	r6, [pc, #220]	; (8003228 <HAL_RCC_OscConfig+0x294>)
 800314c:	6833      	ldr	r3, [r6, #0]
 800314e:	f013 0f02 	tst.w	r3, #2
 8003152:	d0d1      	beq.n	80030f8 <HAL_RCC_OscConfig+0x164>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003154:	f7fe ffe6 	bl	8002124 <HAL_GetTick>
 8003158:	1b40      	subs	r0, r0, r5
 800315a:	2802      	cmp	r0, #2
 800315c:	d9f6      	bls.n	800314c <HAL_RCC_OscConfig+0x1b8>
            return HAL_TIMEOUT;
 800315e:	2003      	movs	r0, #3
 8003160:	e123      	b.n	80033aa <HAL_RCC_OscConfig+0x416>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003162:	4b33      	ldr	r3, [pc, #204]	; (8003230 <HAL_RCC_OscConfig+0x29c>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a33      	ldr	r2, [pc, #204]	; (8003234 <HAL_RCC_OscConfig+0x2a0>)
 8003168:	fba2 2303 	umull	r2, r3, r2, r3
 800316c:	0a5b      	lsrs	r3, r3, #9
 800316e:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8003170:	bf00      	nop
  }
  while (Delay --);
 8003172:	9b01      	ldr	r3, [sp, #4]
 8003174:	1e5a      	subs	r2, r3, #1
 8003176:	9201      	str	r2, [sp, #4]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d1f9      	bne.n	8003170 <HAL_RCC_OscConfig+0x1dc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800317c:	6823      	ldr	r3, [r4, #0]
 800317e:	f013 0f04 	tst.w	r3, #4
 8003182:	f000 809b 	beq.w	80032bc <HAL_RCC_OscConfig+0x328>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003186:	4b28      	ldr	r3, [pc, #160]	; (8003228 <HAL_RCC_OscConfig+0x294>)
 8003188:	69db      	ldr	r3, [r3, #28]
 800318a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800318e:	d134      	bne.n	80031fa <HAL_RCC_OscConfig+0x266>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003190:	4b25      	ldr	r3, [pc, #148]	; (8003228 <HAL_RCC_OscConfig+0x294>)
 8003192:	69da      	ldr	r2, [r3, #28]
 8003194:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003198:	61da      	str	r2, [r3, #28]
 800319a:	69db      	ldr	r3, [r3, #28]
 800319c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031a0:	9300      	str	r3, [sp, #0]
 80031a2:	9b00      	ldr	r3, [sp, #0]
      pwrclkchanged = SET;
 80031a4:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031a6:	4b24      	ldr	r3, [pc, #144]	; (8003238 <HAL_RCC_OscConfig+0x2a4>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f413 7f80 	tst.w	r3, #256	; 0x100
 80031ae:	d026      	beq.n	80031fe <HAL_RCC_OscConfig+0x26a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031b0:	68e3      	ldr	r3, [r4, #12]
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d042      	beq.n	800323c <HAL_RCC_OscConfig+0x2a8>
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d158      	bne.n	800326c <HAL_RCC_OscConfig+0x2d8>
 80031ba:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80031be:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80031c2:	6a1a      	ldr	r2, [r3, #32]
 80031c4:	f022 0201 	bic.w	r2, r2, #1
 80031c8:	621a      	str	r2, [r3, #32]
 80031ca:	6a1a      	ldr	r2, [r3, #32]
 80031cc:	f022 0204 	bic.w	r2, r2, #4
 80031d0:	621a      	str	r2, [r3, #32]
 80031d2:	e038      	b.n	8003246 <HAL_RCC_OscConfig+0x2b2>
      __HAL_RCC_LSI_DISABLE();
 80031d4:	4b15      	ldr	r3, [pc, #84]	; (800322c <HAL_RCC_OscConfig+0x298>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 80031dc:	f7fe ffa2 	bl	8002124 <HAL_GetTick>
 80031e0:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031e2:	4e11      	ldr	r6, [pc, #68]	; (8003228 <HAL_RCC_OscConfig+0x294>)
 80031e4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80031e6:	f013 0f02 	tst.w	r3, #2
 80031ea:	d0c7      	beq.n	800317c <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031ec:	f7fe ff9a 	bl	8002124 <HAL_GetTick>
 80031f0:	1b40      	subs	r0, r0, r5
 80031f2:	2802      	cmp	r0, #2
 80031f4:	d9f6      	bls.n	80031e4 <HAL_RCC_OscConfig+0x250>
          return HAL_TIMEOUT;
 80031f6:	2003      	movs	r0, #3
 80031f8:	e0d7      	b.n	80033aa <HAL_RCC_OscConfig+0x416>
    FlagStatus       pwrclkchanged = RESET;
 80031fa:	2500      	movs	r5, #0
 80031fc:	e7d3      	b.n	80031a6 <HAL_RCC_OscConfig+0x212>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031fe:	4a0e      	ldr	r2, [pc, #56]	; (8003238 <HAL_RCC_OscConfig+0x2a4>)
 8003200:	6813      	ldr	r3, [r2, #0]
 8003202:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003206:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8003208:	f7fe ff8c 	bl	8002124 <HAL_GetTick>
 800320c:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800320e:	4f0a      	ldr	r7, [pc, #40]	; (8003238 <HAL_RCC_OscConfig+0x2a4>)
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003216:	d1cb      	bne.n	80031b0 <HAL_RCC_OscConfig+0x21c>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003218:	f7fe ff84 	bl	8002124 <HAL_GetTick>
 800321c:	1b80      	subs	r0, r0, r6
 800321e:	2864      	cmp	r0, #100	; 0x64
 8003220:	d9f6      	bls.n	8003210 <HAL_RCC_OscConfig+0x27c>
          return HAL_TIMEOUT;
 8003222:	2003      	movs	r0, #3
 8003224:	e0c1      	b.n	80033aa <HAL_RCC_OscConfig+0x416>
 8003226:	bf00      	nop
 8003228:	40021000 	.word	0x40021000
 800322c:	42420000 	.word	0x42420000
 8003230:	20000024 	.word	0x20000024
 8003234:	10624dd3 	.word	0x10624dd3
 8003238:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800323c:	4a5e      	ldr	r2, [pc, #376]	; (80033b8 <HAL_RCC_OscConfig+0x424>)
 800323e:	6a13      	ldr	r3, [r2, #32]
 8003240:	f043 0301 	orr.w	r3, r3, #1
 8003244:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003246:	68e3      	ldr	r3, [r4, #12]
 8003248:	b333      	cbz	r3, 8003298 <HAL_RCC_OscConfig+0x304>
      tickstart = HAL_GetTick();
 800324a:	f7fe ff6b 	bl	8002124 <HAL_GetTick>
 800324e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003250:	4f59      	ldr	r7, [pc, #356]	; (80033b8 <HAL_RCC_OscConfig+0x424>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003252:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003256:	6a3b      	ldr	r3, [r7, #32]
 8003258:	f013 0f02 	tst.w	r3, #2
 800325c:	d12d      	bne.n	80032ba <HAL_RCC_OscConfig+0x326>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800325e:	f7fe ff61 	bl	8002124 <HAL_GetTick>
 8003262:	1b80      	subs	r0, r0, r6
 8003264:	4540      	cmp	r0, r8
 8003266:	d9f6      	bls.n	8003256 <HAL_RCC_OscConfig+0x2c2>
          return HAL_TIMEOUT;
 8003268:	2003      	movs	r0, #3
 800326a:	e09e      	b.n	80033aa <HAL_RCC_OscConfig+0x416>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800326c:	2b05      	cmp	r3, #5
 800326e:	d009      	beq.n	8003284 <HAL_RCC_OscConfig+0x2f0>
 8003270:	4b51      	ldr	r3, [pc, #324]	; (80033b8 <HAL_RCC_OscConfig+0x424>)
 8003272:	6a1a      	ldr	r2, [r3, #32]
 8003274:	f022 0201 	bic.w	r2, r2, #1
 8003278:	621a      	str	r2, [r3, #32]
 800327a:	6a1a      	ldr	r2, [r3, #32]
 800327c:	f022 0204 	bic.w	r2, r2, #4
 8003280:	621a      	str	r2, [r3, #32]
 8003282:	e7e0      	b.n	8003246 <HAL_RCC_OscConfig+0x2b2>
 8003284:	4b4c      	ldr	r3, [pc, #304]	; (80033b8 <HAL_RCC_OscConfig+0x424>)
 8003286:	6a1a      	ldr	r2, [r3, #32]
 8003288:	f042 0204 	orr.w	r2, r2, #4
 800328c:	621a      	str	r2, [r3, #32]
 800328e:	6a1a      	ldr	r2, [r3, #32]
 8003290:	f042 0201 	orr.w	r2, r2, #1
 8003294:	621a      	str	r2, [r3, #32]
 8003296:	e7d6      	b.n	8003246 <HAL_RCC_OscConfig+0x2b2>
      tickstart = HAL_GetTick();
 8003298:	f7fe ff44 	bl	8002124 <HAL_GetTick>
 800329c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800329e:	4f46      	ldr	r7, [pc, #280]	; (80033b8 <HAL_RCC_OscConfig+0x424>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032a0:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032a4:	6a3b      	ldr	r3, [r7, #32]
 80032a6:	f013 0f02 	tst.w	r3, #2
 80032aa:	d006      	beq.n	80032ba <HAL_RCC_OscConfig+0x326>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032ac:	f7fe ff3a 	bl	8002124 <HAL_GetTick>
 80032b0:	1b80      	subs	r0, r0, r6
 80032b2:	4540      	cmp	r0, r8
 80032b4:	d9f6      	bls.n	80032a4 <HAL_RCC_OscConfig+0x310>
          return HAL_TIMEOUT;
 80032b6:	2003      	movs	r0, #3
 80032b8:	e077      	b.n	80033aa <HAL_RCC_OscConfig+0x416>
    if (pwrclkchanged == SET)
 80032ba:	b9e5      	cbnz	r5, 80032f6 <HAL_RCC_OscConfig+0x362>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032bc:	69e3      	ldr	r3, [r4, #28]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d072      	beq.n	80033a8 <HAL_RCC_OscConfig+0x414>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032c2:	4a3d      	ldr	r2, [pc, #244]	; (80033b8 <HAL_RCC_OscConfig+0x424>)
 80032c4:	6852      	ldr	r2, [r2, #4]
 80032c6:	f002 020c 	and.w	r2, r2, #12
 80032ca:	2a08      	cmp	r2, #8
 80032cc:	d056      	beq.n	800337c <HAL_RCC_OscConfig+0x3e8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d017      	beq.n	8003302 <HAL_RCC_OscConfig+0x36e>
        __HAL_RCC_PLL_DISABLE();
 80032d2:	4b3a      	ldr	r3, [pc, #232]	; (80033bc <HAL_RCC_OscConfig+0x428>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 80032d8:	f7fe ff24 	bl	8002124 <HAL_GetTick>
 80032dc:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032de:	4d36      	ldr	r5, [pc, #216]	; (80033b8 <HAL_RCC_OscConfig+0x424>)
 80032e0:	682b      	ldr	r3, [r5, #0]
 80032e2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80032e6:	d047      	beq.n	8003378 <HAL_RCC_OscConfig+0x3e4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032e8:	f7fe ff1c 	bl	8002124 <HAL_GetTick>
 80032ec:	1b00      	subs	r0, r0, r4
 80032ee:	2802      	cmp	r0, #2
 80032f0:	d9f6      	bls.n	80032e0 <HAL_RCC_OscConfig+0x34c>
            return HAL_TIMEOUT;
 80032f2:	2003      	movs	r0, #3
 80032f4:	e059      	b.n	80033aa <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_PWR_CLK_DISABLE();
 80032f6:	4a30      	ldr	r2, [pc, #192]	; (80033b8 <HAL_RCC_OscConfig+0x424>)
 80032f8:	69d3      	ldr	r3, [r2, #28]
 80032fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032fe:	61d3      	str	r3, [r2, #28]
 8003300:	e7dc      	b.n	80032bc <HAL_RCC_OscConfig+0x328>
        __HAL_RCC_PLL_DISABLE();
 8003302:	4b2e      	ldr	r3, [pc, #184]	; (80033bc <HAL_RCC_OscConfig+0x428>)
 8003304:	2200      	movs	r2, #0
 8003306:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8003308:	f7fe ff0c 	bl	8002124 <HAL_GetTick>
 800330c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800330e:	4e2a      	ldr	r6, [pc, #168]	; (80033b8 <HAL_RCC_OscConfig+0x424>)
 8003310:	6833      	ldr	r3, [r6, #0]
 8003312:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003316:	d006      	beq.n	8003326 <HAL_RCC_OscConfig+0x392>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003318:	f7fe ff04 	bl	8002124 <HAL_GetTick>
 800331c:	1b40      	subs	r0, r0, r5
 800331e:	2802      	cmp	r0, #2
 8003320:	d9f6      	bls.n	8003310 <HAL_RCC_OscConfig+0x37c>
            return HAL_TIMEOUT;
 8003322:	2003      	movs	r0, #3
 8003324:	e041      	b.n	80033aa <HAL_RCC_OscConfig+0x416>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003326:	6a23      	ldr	r3, [r4, #32]
 8003328:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800332c:	d01a      	beq.n	8003364 <HAL_RCC_OscConfig+0x3d0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800332e:	4922      	ldr	r1, [pc, #136]	; (80033b8 <HAL_RCC_OscConfig+0x424>)
 8003330:	684a      	ldr	r2, [r1, #4]
 8003332:	6a23      	ldr	r3, [r4, #32]
 8003334:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003336:	4303      	orrs	r3, r0
 8003338:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800333c:	4313      	orrs	r3, r2
 800333e:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8003340:	4b1e      	ldr	r3, [pc, #120]	; (80033bc <HAL_RCC_OscConfig+0x428>)
 8003342:	2201      	movs	r2, #1
 8003344:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8003346:	f7fe feed 	bl	8002124 <HAL_GetTick>
 800334a:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800334c:	4d1a      	ldr	r5, [pc, #104]	; (80033b8 <HAL_RCC_OscConfig+0x424>)
 800334e:	682b      	ldr	r3, [r5, #0]
 8003350:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003354:	d10e      	bne.n	8003374 <HAL_RCC_OscConfig+0x3e0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003356:	f7fe fee5 	bl	8002124 <HAL_GetTick>
 800335a:	1b00      	subs	r0, r0, r4
 800335c:	2802      	cmp	r0, #2
 800335e:	d9f6      	bls.n	800334e <HAL_RCC_OscConfig+0x3ba>
            return HAL_TIMEOUT;
 8003360:	2003      	movs	r0, #3
 8003362:	e022      	b.n	80033aa <HAL_RCC_OscConfig+0x416>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003364:	4a14      	ldr	r2, [pc, #80]	; (80033b8 <HAL_RCC_OscConfig+0x424>)
 8003366:	6853      	ldr	r3, [r2, #4]
 8003368:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800336c:	68a1      	ldr	r1, [r4, #8]
 800336e:	430b      	orrs	r3, r1
 8003370:	6053      	str	r3, [r2, #4]
 8003372:	e7dc      	b.n	800332e <HAL_RCC_OscConfig+0x39a>
  return HAL_OK;
 8003374:	2000      	movs	r0, #0
 8003376:	e018      	b.n	80033aa <HAL_RCC_OscConfig+0x416>
 8003378:	2000      	movs	r0, #0
 800337a:	e016      	b.n	80033aa <HAL_RCC_OscConfig+0x416>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800337c:	2b01      	cmp	r3, #1
 800337e:	d017      	beq.n	80033b0 <HAL_RCC_OscConfig+0x41c>
        pll_config = RCC->CFGR;
 8003380:	4b0d      	ldr	r3, [pc, #52]	; (80033b8 <HAL_RCC_OscConfig+0x424>)
 8003382:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003384:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8003388:	6a22      	ldr	r2, [r4, #32]
 800338a:	4291      	cmp	r1, r2
 800338c:	d112      	bne.n	80033b4 <HAL_RCC_OscConfig+0x420>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800338e:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003392:	6a60      	ldr	r0, [r4, #36]	; 0x24
        return HAL_ERROR;
 8003394:	1a18      	subs	r0, r3, r0
 8003396:	bf18      	it	ne
 8003398:	2001      	movne	r0, #1
 800339a:	e006      	b.n	80033aa <HAL_RCC_OscConfig+0x416>
    return HAL_ERROR;
 800339c:	2001      	movs	r0, #1
}
 800339e:	4770      	bx	lr
        return HAL_ERROR;
 80033a0:	2001      	movs	r0, #1
 80033a2:	e002      	b.n	80033aa <HAL_RCC_OscConfig+0x416>
        return HAL_ERROR;
 80033a4:	2001      	movs	r0, #1
 80033a6:	e000      	b.n	80033aa <HAL_RCC_OscConfig+0x416>
  return HAL_OK;
 80033a8:	2000      	movs	r0, #0
}
 80033aa:	b002      	add	sp, #8
 80033ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_ERROR;
 80033b0:	2001      	movs	r0, #1
 80033b2:	e7fa      	b.n	80033aa <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
 80033b4:	2001      	movs	r0, #1
 80033b6:	e7f8      	b.n	80033aa <HAL_RCC_OscConfig+0x416>
 80033b8:	40021000 	.word	0x40021000
 80033bc:	42420000 	.word	0x42420000

080033c0 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 80033c0:	4b0f      	ldr	r3, [pc, #60]	; (8003400 <HAL_RCC_GetSysClockFreq+0x40>)
 80033c2:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80033c4:	f003 020c 	and.w	r2, r3, #12
 80033c8:	2a08      	cmp	r2, #8
 80033ca:	d001      	beq.n	80033d0 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 80033cc:	480d      	ldr	r0, [pc, #52]	; (8003404 <HAL_RCC_GetSysClockFreq+0x44>)
}
 80033ce:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80033d0:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80033d4:	490c      	ldr	r1, [pc, #48]	; (8003408 <HAL_RCC_GetSysClockFreq+0x48>)
 80033d6:	5c88      	ldrb	r0, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80033d8:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80033dc:	d00b      	beq.n	80033f6 <HAL_RCC_GetSysClockFreq+0x36>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80033de:	4b08      	ldr	r3, [pc, #32]	; (8003400 <HAL_RCC_GetSysClockFreq+0x40>)
 80033e0:	685b      	ldr	r3, [r3, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80033e2:	4a08      	ldr	r2, [pc, #32]	; (8003404 <HAL_RCC_GetSysClockFreq+0x44>)
 80033e4:	fb02 f000 	mul.w	r0, r2, r0
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80033e8:	f3c3 4340 	ubfx	r3, r3, #17, #1
 80033ec:	4a07      	ldr	r2, [pc, #28]	; (800340c <HAL_RCC_GetSysClockFreq+0x4c>)
 80033ee:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80033f0:	fbb0 f0f3 	udiv	r0, r0, r3
 80033f4:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80033f6:	4b06      	ldr	r3, [pc, #24]	; (8003410 <HAL_RCC_GetSysClockFreq+0x50>)
 80033f8:	fb03 f000 	mul.w	r0, r3, r0
 80033fc:	4770      	bx	lr
 80033fe:	bf00      	nop
 8003400:	40021000 	.word	0x40021000
 8003404:	007a1200 	.word	0x007a1200
 8003408:	080079f8 	.word	0x080079f8
 800340c:	08007a08 	.word	0x08007a08
 8003410:	003d0900 	.word	0x003d0900

08003414 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8003414:	2800      	cmp	r0, #0
 8003416:	f000 80a2 	beq.w	800355e <HAL_RCC_ClockConfig+0x14a>
{
 800341a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800341e:	460d      	mov	r5, r1
 8003420:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003422:	4b53      	ldr	r3, [pc, #332]	; (8003570 <HAL_RCC_ClockConfig+0x15c>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0307 	and.w	r3, r3, #7
 800342a:	428b      	cmp	r3, r1
 800342c:	d20b      	bcs.n	8003446 <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800342e:	4a50      	ldr	r2, [pc, #320]	; (8003570 <HAL_RCC_ClockConfig+0x15c>)
 8003430:	6813      	ldr	r3, [r2, #0]
 8003432:	f023 0307 	bic.w	r3, r3, #7
 8003436:	430b      	orrs	r3, r1
 8003438:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800343a:	6813      	ldr	r3, [r2, #0]
 800343c:	f003 0307 	and.w	r3, r3, #7
 8003440:	428b      	cmp	r3, r1
 8003442:	f040 808e 	bne.w	8003562 <HAL_RCC_ClockConfig+0x14e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003446:	6823      	ldr	r3, [r4, #0]
 8003448:	f013 0f02 	tst.w	r3, #2
 800344c:	d017      	beq.n	800347e <HAL_RCC_ClockConfig+0x6a>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800344e:	f013 0f04 	tst.w	r3, #4
 8003452:	d004      	beq.n	800345e <HAL_RCC_ClockConfig+0x4a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003454:	4a47      	ldr	r2, [pc, #284]	; (8003574 <HAL_RCC_ClockConfig+0x160>)
 8003456:	6853      	ldr	r3, [r2, #4]
 8003458:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800345c:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800345e:	6823      	ldr	r3, [r4, #0]
 8003460:	f013 0f08 	tst.w	r3, #8
 8003464:	d004      	beq.n	8003470 <HAL_RCC_ClockConfig+0x5c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003466:	4a43      	ldr	r2, [pc, #268]	; (8003574 <HAL_RCC_ClockConfig+0x160>)
 8003468:	6853      	ldr	r3, [r2, #4]
 800346a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800346e:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003470:	4a40      	ldr	r2, [pc, #256]	; (8003574 <HAL_RCC_ClockConfig+0x160>)
 8003472:	6853      	ldr	r3, [r2, #4]
 8003474:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003478:	68a1      	ldr	r1, [r4, #8]
 800347a:	430b      	orrs	r3, r1
 800347c:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800347e:	6823      	ldr	r3, [r4, #0]
 8003480:	f013 0f01 	tst.w	r3, #1
 8003484:	d031      	beq.n	80034ea <HAL_RCC_ClockConfig+0xd6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003486:	6862      	ldr	r2, [r4, #4]
 8003488:	2a01      	cmp	r2, #1
 800348a:	d020      	beq.n	80034ce <HAL_RCC_ClockConfig+0xba>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800348c:	2a02      	cmp	r2, #2
 800348e:	d025      	beq.n	80034dc <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003490:	4b38      	ldr	r3, [pc, #224]	; (8003574 <HAL_RCC_ClockConfig+0x160>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f013 0f02 	tst.w	r3, #2
 8003498:	d065      	beq.n	8003566 <HAL_RCC_ClockConfig+0x152>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800349a:	4936      	ldr	r1, [pc, #216]	; (8003574 <HAL_RCC_ClockConfig+0x160>)
 800349c:	684b      	ldr	r3, [r1, #4]
 800349e:	f023 0303 	bic.w	r3, r3, #3
 80034a2:	4313      	orrs	r3, r2
 80034a4:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 80034a6:	f7fe fe3d 	bl	8002124 <HAL_GetTick>
 80034aa:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ac:	4f31      	ldr	r7, [pc, #196]	; (8003574 <HAL_RCC_ClockConfig+0x160>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034ae:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f003 030c 	and.w	r3, r3, #12
 80034b8:	6862      	ldr	r2, [r4, #4]
 80034ba:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80034be:	d014      	beq.n	80034ea <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034c0:	f7fe fe30 	bl	8002124 <HAL_GetTick>
 80034c4:	1b80      	subs	r0, r0, r6
 80034c6:	4540      	cmp	r0, r8
 80034c8:	d9f3      	bls.n	80034b2 <HAL_RCC_ClockConfig+0x9e>
        return HAL_TIMEOUT;
 80034ca:	2003      	movs	r0, #3
 80034cc:	e045      	b.n	800355a <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ce:	4b29      	ldr	r3, [pc, #164]	; (8003574 <HAL_RCC_ClockConfig+0x160>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80034d6:	d1e0      	bne.n	800349a <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 80034d8:	2001      	movs	r0, #1
 80034da:	e03e      	b.n	800355a <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034dc:	4b25      	ldr	r3, [pc, #148]	; (8003574 <HAL_RCC_ClockConfig+0x160>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80034e4:	d1d9      	bne.n	800349a <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 80034e6:	2001      	movs	r0, #1
 80034e8:	e037      	b.n	800355a <HAL_RCC_ClockConfig+0x146>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034ea:	4b21      	ldr	r3, [pc, #132]	; (8003570 <HAL_RCC_ClockConfig+0x15c>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0307 	and.w	r3, r3, #7
 80034f2:	42ab      	cmp	r3, r5
 80034f4:	d90a      	bls.n	800350c <HAL_RCC_ClockConfig+0xf8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034f6:	4a1e      	ldr	r2, [pc, #120]	; (8003570 <HAL_RCC_ClockConfig+0x15c>)
 80034f8:	6813      	ldr	r3, [r2, #0]
 80034fa:	f023 0307 	bic.w	r3, r3, #7
 80034fe:	432b      	orrs	r3, r5
 8003500:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003502:	6813      	ldr	r3, [r2, #0]
 8003504:	f003 0307 	and.w	r3, r3, #7
 8003508:	42ab      	cmp	r3, r5
 800350a:	d12e      	bne.n	800356a <HAL_RCC_ClockConfig+0x156>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800350c:	6823      	ldr	r3, [r4, #0]
 800350e:	f013 0f04 	tst.w	r3, #4
 8003512:	d006      	beq.n	8003522 <HAL_RCC_ClockConfig+0x10e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003514:	4a17      	ldr	r2, [pc, #92]	; (8003574 <HAL_RCC_ClockConfig+0x160>)
 8003516:	6853      	ldr	r3, [r2, #4]
 8003518:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800351c:	68e1      	ldr	r1, [r4, #12]
 800351e:	430b      	orrs	r3, r1
 8003520:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003522:	6823      	ldr	r3, [r4, #0]
 8003524:	f013 0f08 	tst.w	r3, #8
 8003528:	d007      	beq.n	800353a <HAL_RCC_ClockConfig+0x126>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800352a:	4a12      	ldr	r2, [pc, #72]	; (8003574 <HAL_RCC_ClockConfig+0x160>)
 800352c:	6853      	ldr	r3, [r2, #4]
 800352e:	6921      	ldr	r1, [r4, #16]
 8003530:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8003534:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003538:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800353a:	f7ff ff41 	bl	80033c0 <HAL_RCC_GetSysClockFreq>
 800353e:	4b0d      	ldr	r3, [pc, #52]	; (8003574 <HAL_RCC_ClockConfig+0x160>)
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003546:	4a0c      	ldr	r2, [pc, #48]	; (8003578 <HAL_RCC_ClockConfig+0x164>)
 8003548:	5cd3      	ldrb	r3, [r2, r3]
 800354a:	40d8      	lsrs	r0, r3
 800354c:	4b0b      	ldr	r3, [pc, #44]	; (800357c <HAL_RCC_ClockConfig+0x168>)
 800354e:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8003550:	4b0b      	ldr	r3, [pc, #44]	; (8003580 <HAL_RCC_ClockConfig+0x16c>)
 8003552:	6818      	ldr	r0, [r3, #0]
 8003554:	f7fe fd24 	bl	8001fa0 <HAL_InitTick>
  return HAL_OK;
 8003558:	2000      	movs	r0, #0
}
 800355a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 800355e:	2001      	movs	r0, #1
}
 8003560:	4770      	bx	lr
    return HAL_ERROR;
 8003562:	2001      	movs	r0, #1
 8003564:	e7f9      	b.n	800355a <HAL_RCC_ClockConfig+0x146>
        return HAL_ERROR;
 8003566:	2001      	movs	r0, #1
 8003568:	e7f7      	b.n	800355a <HAL_RCC_ClockConfig+0x146>
    return HAL_ERROR;
 800356a:	2001      	movs	r0, #1
 800356c:	e7f5      	b.n	800355a <HAL_RCC_ClockConfig+0x146>
 800356e:	bf00      	nop
 8003570:	40022000 	.word	0x40022000
 8003574:	40021000 	.word	0x40021000
 8003578:	080079e0 	.word	0x080079e0
 800357c:	20000024 	.word	0x20000024
 8003580:	2000002c 	.word	0x2000002c

08003584 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003584:	4b04      	ldr	r3, [pc, #16]	; (8003598 <HAL_RCC_GetPCLK1Freq+0x14>)
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800358c:	4a03      	ldr	r2, [pc, #12]	; (800359c <HAL_RCC_GetPCLK1Freq+0x18>)
 800358e:	5cd3      	ldrb	r3, [r2, r3]
 8003590:	4a03      	ldr	r2, [pc, #12]	; (80035a0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003592:	6810      	ldr	r0, [r2, #0]
}
 8003594:	40d8      	lsrs	r0, r3
 8003596:	4770      	bx	lr
 8003598:	40021000 	.word	0x40021000
 800359c:	080079f0 	.word	0x080079f0
 80035a0:	20000024 	.word	0x20000024

080035a4 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80035a4:	4b04      	ldr	r3, [pc, #16]	; (80035b8 <HAL_RCC_GetPCLK2Freq+0x14>)
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80035ac:	4a03      	ldr	r2, [pc, #12]	; (80035bc <HAL_RCC_GetPCLK2Freq+0x18>)
 80035ae:	5cd3      	ldrb	r3, [r2, r3]
 80035b0:	4a03      	ldr	r2, [pc, #12]	; (80035c0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80035b2:	6810      	ldr	r0, [r2, #0]
}
 80035b4:	40d8      	lsrs	r0, r3
 80035b6:	4770      	bx	lr
 80035b8:	40021000 	.word	0x40021000
 80035bc:	080079f0 	.word	0x080079f0
 80035c0:	20000024 	.word	0x20000024

080035c4 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80035c4:	230f      	movs	r3, #15
 80035c6:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80035c8:	4b0b      	ldr	r3, [pc, #44]	; (80035f8 <HAL_RCC_GetClockConfig+0x34>)
 80035ca:	685a      	ldr	r2, [r3, #4]
 80035cc:	f002 0203 	and.w	r2, r2, #3
 80035d0:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80035d2:	685a      	ldr	r2, [r3, #4]
 80035d4:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 80035d8:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80035da:	685a      	ldr	r2, [r3, #4]
 80035dc:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80035e0:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	08db      	lsrs	r3, r3, #3
 80035e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80035ea:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80035ec:	4b03      	ldr	r3, [pc, #12]	; (80035fc <HAL_RCC_GetClockConfig+0x38>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0307 	and.w	r3, r3, #7
 80035f4:	600b      	str	r3, [r1, #0]
}
 80035f6:	4770      	bx	lr
 80035f8:	40021000 	.word	0x40021000
 80035fc:	40022000 	.word	0x40022000

08003600 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003600:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003604:	b082      	sub	sp, #8
 8003606:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003608:	6803      	ldr	r3, [r0, #0]
 800360a:	f013 0f01 	tst.w	r3, #1
 800360e:	d036      	beq.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003610:	4b3f      	ldr	r3, [pc, #252]	; (8003710 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8003612:	69db      	ldr	r3, [r3, #28]
 8003614:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8003618:	d149      	bne.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0xae>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800361a:	4b3d      	ldr	r3, [pc, #244]	; (8003710 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 800361c:	69da      	ldr	r2, [r3, #28]
 800361e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003622:	61da      	str	r2, [r3, #28]
 8003624:	69db      	ldr	r3, [r3, #28]
 8003626:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800362a:	9301      	str	r3, [sp, #4]
 800362c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800362e:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003630:	4b38      	ldr	r3, [pc, #224]	; (8003714 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003638:	d03b      	beq.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800363a:	4b35      	ldr	r3, [pc, #212]	; (8003710 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 800363c:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800363e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003642:	d013      	beq.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8003644:	6862      	ldr	r2, [r4, #4]
 8003646:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800364a:	429a      	cmp	r2, r3
 800364c:	d00e      	beq.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x6c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800364e:	4a30      	ldr	r2, [pc, #192]	; (8003710 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8003650:	6a13      	ldr	r3, [r2, #32]
 8003652:	f423 7040 	bic.w	r0, r3, #768	; 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003656:	4930      	ldr	r1, [pc, #192]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8003658:	2601      	movs	r6, #1
 800365a:	f8c1 6440 	str.w	r6, [r1, #1088]	; 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 800365e:	2600      	movs	r6, #0
 8003660:	f8c1 6440 	str.w	r6, [r1, #1088]	; 0x440
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003664:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003666:	f013 0f01 	tst.w	r3, #1
 800366a:	d136      	bne.n	80036da <HAL_RCCEx_PeriphCLKConfig+0xda>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800366c:	4a28      	ldr	r2, [pc, #160]	; (8003710 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 800366e:	6a13      	ldr	r3, [r2, #32]
 8003670:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003674:	6861      	ldr	r1, [r4, #4]
 8003676:	430b      	orrs	r3, r1
 8003678:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800367a:	2d00      	cmp	r5, #0
 800367c:	d13e      	bne.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0xfc>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800367e:	6823      	ldr	r3, [r4, #0]
 8003680:	f013 0f02 	tst.w	r3, #2
 8003684:	d006      	beq.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x94>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003686:	4a22      	ldr	r2, [pc, #136]	; (8003710 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8003688:	6853      	ldr	r3, [r2, #4]
 800368a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800368e:	68a1      	ldr	r1, [r4, #8]
 8003690:	430b      	orrs	r3, r1
 8003692:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003694:	6823      	ldr	r3, [r4, #0]
 8003696:	f013 0f10 	tst.w	r3, #16
 800369a:	d034      	beq.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x106>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800369c:	4a1c      	ldr	r2, [pc, #112]	; (8003710 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 800369e:	6853      	ldr	r3, [r2, #4]
 80036a0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80036a4:	68e1      	ldr	r1, [r4, #12]
 80036a6:	430b      	orrs	r3, r1
 80036a8:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80036aa:	2000      	movs	r0, #0
 80036ac:	e02c      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x108>
    FlagStatus pwrclkchanged = RESET;
 80036ae:	2500      	movs	r5, #0
 80036b0:	e7be      	b.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x30>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036b2:	4a18      	ldr	r2, [pc, #96]	; (8003714 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 80036b4:	6813      	ldr	r3, [r2, #0]
 80036b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036ba:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80036bc:	f7fe fd32 	bl	8002124 <HAL_GetTick>
 80036c0:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036c2:	4f14      	ldr	r7, [pc, #80]	; (8003714 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	f413 7f80 	tst.w	r3, #256	; 0x100
 80036ca:	d1b6      	bne.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036cc:	f7fe fd2a 	bl	8002124 <HAL_GetTick>
 80036d0:	1b80      	subs	r0, r0, r6
 80036d2:	2864      	cmp	r0, #100	; 0x64
 80036d4:	d9f6      	bls.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
          return HAL_TIMEOUT;
 80036d6:	2003      	movs	r0, #3
 80036d8:	e016      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x108>
        tickstart = HAL_GetTick();
 80036da:	f7fe fd23 	bl	8002124 <HAL_GetTick>
 80036de:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036e0:	4f0b      	ldr	r7, [pc, #44]	; (8003710 <HAL_RCCEx_PeriphCLKConfig+0x110>)
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036e2:	f241 3888 	movw	r8, #5000	; 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036e6:	6a3b      	ldr	r3, [r7, #32]
 80036e8:	f013 0f02 	tst.w	r3, #2
 80036ec:	d1be      	bne.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x6c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036ee:	f7fe fd19 	bl	8002124 <HAL_GetTick>
 80036f2:	1b80      	subs	r0, r0, r6
 80036f4:	4540      	cmp	r0, r8
 80036f6:	d9f6      	bls.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
            return HAL_TIMEOUT;
 80036f8:	2003      	movs	r0, #3
 80036fa:	e005      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x108>
      __HAL_RCC_PWR_CLK_DISABLE();
 80036fc:	69d3      	ldr	r3, [r2, #28]
 80036fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003702:	61d3      	str	r3, [r2, #28]
 8003704:	e7bb      	b.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x7e>
  return HAL_OK;
 8003706:	2000      	movs	r0, #0
}
 8003708:	b002      	add	sp, #8
 800370a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800370e:	bf00      	nop
 8003710:	40021000 	.word	0x40021000
 8003714:	40007000 	.word	0x40007000
 8003718:	42420000 	.word	0x42420000

0800371c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800371c:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800371e:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003720:	6a02      	ldr	r2, [r0, #32]
 8003722:	f022 0201 	bic.w	r2, r2, #1
 8003726:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003728:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800372a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800372c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003730:	680d      	ldr	r5, [r1, #0]
 8003732:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003734:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003738:	688d      	ldr	r5, [r1, #8]
 800373a:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800373c:	4d0b      	ldr	r5, [pc, #44]	; (800376c <TIM_OC1_SetConfig+0x50>)
 800373e:	42a8      	cmp	r0, r5
 8003740:	d006      	beq.n	8003750 <TIM_OC1_SetConfig+0x34>
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003742:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003744:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003746:	684a      	ldr	r2, [r1, #4]
 8003748:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800374a:	6203      	str	r3, [r0, #32]
}
 800374c:	bc70      	pop	{r4, r5, r6}
 800374e:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 8003750:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003754:	68cd      	ldr	r5, [r1, #12]
 8003756:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8003758:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800375c:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8003760:	694d      	ldr	r5, [r1, #20]
 8003762:	698e      	ldr	r6, [r1, #24]
 8003764:	4335      	orrs	r5, r6
 8003766:	432c      	orrs	r4, r5
 8003768:	e7eb      	b.n	8003742 <TIM_OC1_SetConfig+0x26>
 800376a:	bf00      	nop
 800376c:	40012c00 	.word	0x40012c00

08003770 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003770:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003772:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003774:	6a02      	ldr	r2, [r0, #32]
 8003776:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800377a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800377c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800377e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003780:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003784:	680d      	ldr	r5, [r1, #0]
 8003786:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003788:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800378c:	688d      	ldr	r5, [r1, #8]
 800378e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003792:	4d0c      	ldr	r5, [pc, #48]	; (80037c4 <TIM_OC3_SetConfig+0x54>)
 8003794:	42a8      	cmp	r0, r5
 8003796:	d006      	beq.n	80037a6 <TIM_OC3_SetConfig+0x36>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003798:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800379a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800379c:	684a      	ldr	r2, [r1, #4]
 800379e:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037a0:	6203      	str	r3, [r0, #32]
}
 80037a2:	bc70      	pop	{r4, r5, r6}
 80037a4:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 80037a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80037aa:	68cd      	ldr	r5, [r1, #12]
 80037ac:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 80037b0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80037b4:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80037b8:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80037ba:	698e      	ldr	r6, [r1, #24]
 80037bc:	4335      	orrs	r5, r6
 80037be:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 80037c2:	e7e9      	b.n	8003798 <TIM_OC3_SetConfig+0x28>
 80037c4:	40012c00 	.word	0x40012c00

080037c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80037c8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037ca:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80037cc:	6a02      	ldr	r2, [r0, #32]
 80037ce:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80037d2:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037d4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80037d6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80037d8:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037dc:	680d      	ldr	r5, [r1, #0]
 80037de:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80037e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80037e6:	688d      	ldr	r5, [r1, #8]
 80037e8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037ec:	4d07      	ldr	r5, [pc, #28]	; (800380c <TIM_OC4_SetConfig+0x44>)
 80037ee:	42a8      	cmp	r0, r5
 80037f0:	d006      	beq.n	8003800 <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037f2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80037f4:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80037f6:	684a      	ldr	r2, [r1, #4]
 80037f8:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037fa:	6203      	str	r3, [r0, #32]
}
 80037fc:	bc30      	pop	{r4, r5}
 80037fe:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003800:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003804:	694d      	ldr	r5, [r1, #20]
 8003806:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 800380a:	e7f2      	b.n	80037f2 <TIM_OC4_SetConfig+0x2a>
 800380c:	40012c00 	.word	0x40012c00

08003810 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003810:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003814:	b2db      	uxtb	r3, r3
 8003816:	2b01      	cmp	r3, #1
 8003818:	d127      	bne.n	800386a <HAL_TIM_Base_Start_IT+0x5a>
  htim->State = HAL_TIM_STATE_BUSY;
 800381a:	2302      	movs	r3, #2
 800381c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003820:	6802      	ldr	r2, [r0, #0]
 8003822:	68d3      	ldr	r3, [r2, #12]
 8003824:	f043 0301 	orr.w	r3, r3, #1
 8003828:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800382a:	6803      	ldr	r3, [r0, #0]
 800382c:	4a11      	ldr	r2, [pc, #68]	; (8003874 <HAL_TIM_Base_Start_IT+0x64>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d010      	beq.n	8003854 <HAL_TIM_Base_Start_IT+0x44>
 8003832:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003836:	d00d      	beq.n	8003854 <HAL_TIM_Base_Start_IT+0x44>
 8003838:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800383c:	4293      	cmp	r3, r2
 800383e:	d009      	beq.n	8003854 <HAL_TIM_Base_Start_IT+0x44>
 8003840:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003844:	4293      	cmp	r3, r2
 8003846:	d005      	beq.n	8003854 <HAL_TIM_Base_Start_IT+0x44>
    __HAL_TIM_ENABLE(htim);
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	f042 0201 	orr.w	r2, r2, #1
 800384e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003850:	2000      	movs	r0, #0
 8003852:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003854:	689a      	ldr	r2, [r3, #8]
 8003856:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800385a:	2a06      	cmp	r2, #6
 800385c:	d007      	beq.n	800386e <HAL_TIM_Base_Start_IT+0x5e>
      __HAL_TIM_ENABLE(htim);
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	f042 0201 	orr.w	r2, r2, #1
 8003864:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003866:	2000      	movs	r0, #0
 8003868:	4770      	bx	lr
    return HAL_ERROR;
 800386a:	2001      	movs	r0, #1
 800386c:	4770      	bx	lr
  return HAL_OK;
 800386e:	2000      	movs	r0, #0
}
 8003870:	4770      	bx	lr
 8003872:	bf00      	nop
 8003874:	40012c00 	.word	0x40012c00

08003878 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003878:	6802      	ldr	r2, [r0, #0]
 800387a:	68d3      	ldr	r3, [r2, #12]
 800387c:	f023 0301 	bic.w	r3, r3, #1
 8003880:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 8003882:	6803      	ldr	r3, [r0, #0]
 8003884:	6a19      	ldr	r1, [r3, #32]
 8003886:	f241 1211 	movw	r2, #4369	; 0x1111
 800388a:	4211      	tst	r1, r2
 800388c:	d108      	bne.n	80038a0 <HAL_TIM_Base_Stop_IT+0x28>
 800388e:	6a19      	ldr	r1, [r3, #32]
 8003890:	f240 4244 	movw	r2, #1092	; 0x444
 8003894:	4211      	tst	r1, r2
 8003896:	d103      	bne.n	80038a0 <HAL_TIM_Base_Stop_IT+0x28>
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	f022 0201 	bic.w	r2, r2, #1
 800389e:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80038a0:	2301      	movs	r3, #1
 80038a2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 80038a6:	2000      	movs	r0, #0
 80038a8:	4770      	bx	lr

080038aa <HAL_TIM_PWM_MspInit>:
}
 80038aa:	4770      	bx	lr

080038ac <HAL_TIM_OC_DelayElapsedCallback>:
}
 80038ac:	4770      	bx	lr

080038ae <HAL_TIM_IC_CaptureCallback>:
}
 80038ae:	4770      	bx	lr

080038b0 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 80038b0:	4770      	bx	lr

080038b2 <HAL_TIM_TriggerCallback>:
}
 80038b2:	4770      	bx	lr

080038b4 <HAL_TIM_IRQHandler>:
{
 80038b4:	b510      	push	{r4, lr}
 80038b6:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80038b8:	6803      	ldr	r3, [r0, #0]
 80038ba:	691a      	ldr	r2, [r3, #16]
 80038bc:	f012 0f02 	tst.w	r2, #2
 80038c0:	d011      	beq.n	80038e6 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80038c2:	68da      	ldr	r2, [r3, #12]
 80038c4:	f012 0f02 	tst.w	r2, #2
 80038c8:	d00d      	beq.n	80038e6 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80038ca:	f06f 0202 	mvn.w	r2, #2
 80038ce:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80038d0:	2301      	movs	r3, #1
 80038d2:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80038d4:	6803      	ldr	r3, [r0, #0]
 80038d6:	699b      	ldr	r3, [r3, #24]
 80038d8:	f013 0f03 	tst.w	r3, #3
 80038dc:	d070      	beq.n	80039c0 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 80038de:	f7ff ffe6 	bl	80038ae <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038e2:	2300      	movs	r3, #0
 80038e4:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80038e6:	6823      	ldr	r3, [r4, #0]
 80038e8:	691a      	ldr	r2, [r3, #16]
 80038ea:	f012 0f04 	tst.w	r2, #4
 80038ee:	d012      	beq.n	8003916 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80038f0:	68da      	ldr	r2, [r3, #12]
 80038f2:	f012 0f04 	tst.w	r2, #4
 80038f6:	d00e      	beq.n	8003916 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80038f8:	f06f 0204 	mvn.w	r2, #4
 80038fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80038fe:	2302      	movs	r3, #2
 8003900:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003902:	6823      	ldr	r3, [r4, #0]
 8003904:	699b      	ldr	r3, [r3, #24]
 8003906:	f413 7f40 	tst.w	r3, #768	; 0x300
 800390a:	d05f      	beq.n	80039cc <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 800390c:	4620      	mov	r0, r4
 800390e:	f7ff ffce 	bl	80038ae <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003912:	2300      	movs	r3, #0
 8003914:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003916:	6823      	ldr	r3, [r4, #0]
 8003918:	691a      	ldr	r2, [r3, #16]
 800391a:	f012 0f08 	tst.w	r2, #8
 800391e:	d012      	beq.n	8003946 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003920:	68da      	ldr	r2, [r3, #12]
 8003922:	f012 0f08 	tst.w	r2, #8
 8003926:	d00e      	beq.n	8003946 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003928:	f06f 0208 	mvn.w	r2, #8
 800392c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800392e:	2304      	movs	r3, #4
 8003930:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003932:	6823      	ldr	r3, [r4, #0]
 8003934:	69db      	ldr	r3, [r3, #28]
 8003936:	f013 0f03 	tst.w	r3, #3
 800393a:	d04e      	beq.n	80039da <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 800393c:	4620      	mov	r0, r4
 800393e:	f7ff ffb6 	bl	80038ae <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003942:	2300      	movs	r3, #0
 8003944:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003946:	6823      	ldr	r3, [r4, #0]
 8003948:	691a      	ldr	r2, [r3, #16]
 800394a:	f012 0f10 	tst.w	r2, #16
 800394e:	d012      	beq.n	8003976 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003950:	68da      	ldr	r2, [r3, #12]
 8003952:	f012 0f10 	tst.w	r2, #16
 8003956:	d00e      	beq.n	8003976 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003958:	f06f 0210 	mvn.w	r2, #16
 800395c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800395e:	2308      	movs	r3, #8
 8003960:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003962:	6823      	ldr	r3, [r4, #0]
 8003964:	69db      	ldr	r3, [r3, #28]
 8003966:	f413 7f40 	tst.w	r3, #768	; 0x300
 800396a:	d03d      	beq.n	80039e8 <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 800396c:	4620      	mov	r0, r4
 800396e:	f7ff ff9e 	bl	80038ae <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003972:	2300      	movs	r3, #0
 8003974:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003976:	6823      	ldr	r3, [r4, #0]
 8003978:	691a      	ldr	r2, [r3, #16]
 800397a:	f012 0f01 	tst.w	r2, #1
 800397e:	d003      	beq.n	8003988 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003980:	68da      	ldr	r2, [r3, #12]
 8003982:	f012 0f01 	tst.w	r2, #1
 8003986:	d136      	bne.n	80039f6 <HAL_TIM_IRQHandler+0x142>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003988:	6823      	ldr	r3, [r4, #0]
 800398a:	691a      	ldr	r2, [r3, #16]
 800398c:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003990:	d003      	beq.n	800399a <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003992:	68da      	ldr	r2, [r3, #12]
 8003994:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003998:	d134      	bne.n	8003a04 <HAL_TIM_IRQHandler+0x150>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800399a:	6823      	ldr	r3, [r4, #0]
 800399c:	691a      	ldr	r2, [r3, #16]
 800399e:	f012 0f40 	tst.w	r2, #64	; 0x40
 80039a2:	d003      	beq.n	80039ac <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80039a4:	68da      	ldr	r2, [r3, #12]
 80039a6:	f012 0f40 	tst.w	r2, #64	; 0x40
 80039aa:	d132      	bne.n	8003a12 <HAL_TIM_IRQHandler+0x15e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80039ac:	6823      	ldr	r3, [r4, #0]
 80039ae:	691a      	ldr	r2, [r3, #16]
 80039b0:	f012 0f20 	tst.w	r2, #32
 80039b4:	d003      	beq.n	80039be <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80039b6:	68da      	ldr	r2, [r3, #12]
 80039b8:	f012 0f20 	tst.w	r2, #32
 80039bc:	d130      	bne.n	8003a20 <HAL_TIM_IRQHandler+0x16c>
}
 80039be:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80039c0:	f7ff ff74 	bl	80038ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039c4:	4620      	mov	r0, r4
 80039c6:	f7ff ff73 	bl	80038b0 <HAL_TIM_PWM_PulseFinishedCallback>
 80039ca:	e78a      	b.n	80038e2 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039cc:	4620      	mov	r0, r4
 80039ce:	f7ff ff6d 	bl	80038ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039d2:	4620      	mov	r0, r4
 80039d4:	f7ff ff6c 	bl	80038b0 <HAL_TIM_PWM_PulseFinishedCallback>
 80039d8:	e79b      	b.n	8003912 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039da:	4620      	mov	r0, r4
 80039dc:	f7ff ff66 	bl	80038ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039e0:	4620      	mov	r0, r4
 80039e2:	f7ff ff65 	bl	80038b0 <HAL_TIM_PWM_PulseFinishedCallback>
 80039e6:	e7ac      	b.n	8003942 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039e8:	4620      	mov	r0, r4
 80039ea:	f7ff ff5f 	bl	80038ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039ee:	4620      	mov	r0, r4
 80039f0:	f7ff ff5e 	bl	80038b0 <HAL_TIM_PWM_PulseFinishedCallback>
 80039f4:	e7bd      	b.n	8003972 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80039f6:	f06f 0201 	mvn.w	r2, #1
 80039fa:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80039fc:	4620      	mov	r0, r4
 80039fe:	f7fe f8c1 	bl	8001b84 <HAL_TIM_PeriodElapsedCallback>
 8003a02:	e7c1      	b.n	8003988 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003a04:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003a08:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003a0a:	4620      	mov	r0, r4
 8003a0c:	f000 fa49 	bl	8003ea2 <HAL_TIMEx_BreakCallback>
 8003a10:	e7c3      	b.n	800399a <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003a12:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003a16:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003a18:	4620      	mov	r0, r4
 8003a1a:	f7ff ff4a 	bl	80038b2 <HAL_TIM_TriggerCallback>
 8003a1e:	e7c5      	b.n	80039ac <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003a20:	f06f 0220 	mvn.w	r2, #32
 8003a24:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8003a26:	4620      	mov	r0, r4
 8003a28:	f000 fa3a 	bl	8003ea0 <HAL_TIMEx_CommutCallback>
}
 8003a2c:	e7c7      	b.n	80039be <HAL_TIM_IRQHandler+0x10a>
	...

08003a30 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8003a30:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a32:	4a25      	ldr	r2, [pc, #148]	; (8003ac8 <TIM_Base_SetConfig+0x98>)
 8003a34:	4290      	cmp	r0, r2
 8003a36:	d014      	beq.n	8003a62 <TIM_Base_SetConfig+0x32>
 8003a38:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003a3c:	d02b      	beq.n	8003a96 <TIM_Base_SetConfig+0x66>
 8003a3e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003a42:	4290      	cmp	r0, r2
 8003a44:	d022      	beq.n	8003a8c <TIM_Base_SetConfig+0x5c>
 8003a46:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003a4a:	4290      	cmp	r0, r2
 8003a4c:	d037      	beq.n	8003abe <TIM_Base_SetConfig+0x8e>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a4e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a52:	694a      	ldr	r2, [r1, #20]
 8003a54:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003a56:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a58:	688b      	ldr	r3, [r1, #8]
 8003a5a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003a5c:	680b      	ldr	r3, [r1, #0]
 8003a5e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a60:	e02a      	b.n	8003ab8 <TIM_Base_SetConfig+0x88>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003a66:	684a      	ldr	r2, [r1, #4]
 8003a68:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a6e:	68ca      	ldr	r2, [r1, #12]
 8003a70:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a76:	694a      	ldr	r2, [r1, #20]
 8003a78:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003a7a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a7c:	688b      	ldr	r3, [r1, #8]
 8003a7e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003a80:	680b      	ldr	r3, [r1, #0]
 8003a82:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003a84:	690a      	ldr	r2, [r1, #16]
 8003a86:	4b10      	ldr	r3, [pc, #64]	; (8003ac8 <TIM_Base_SetConfig+0x98>)
 8003a88:	631a      	str	r2, [r3, #48]	; 0x30
 8003a8a:	e015      	b.n	8003ab8 <TIM_Base_SetConfig+0x88>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003a90:	684a      	ldr	r2, [r1, #4]
 8003a92:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a94:	e003      	b.n	8003a9e <TIM_Base_SetConfig+0x6e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003a9a:	684a      	ldr	r2, [r1, #4]
 8003a9c:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003aa2:	68ca      	ldr	r2, [r1, #12]
 8003aa4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003aa6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003aaa:	694a      	ldr	r2, [r1, #20]
 8003aac:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003aae:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ab0:	688b      	ldr	r3, [r1, #8]
 8003ab2:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003ab4:	680b      	ldr	r3, [r1, #0]
 8003ab6:	6283      	str	r3, [r0, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	6143      	str	r3, [r0, #20]
}
 8003abc:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003abe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003ac2:	684a      	ldr	r2, [r1, #4]
 8003ac4:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ac6:	e7ea      	b.n	8003a9e <TIM_Base_SetConfig+0x6e>
 8003ac8:	40012c00 	.word	0x40012c00

08003acc <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8003acc:	b340      	cbz	r0, 8003b20 <HAL_TIM_Base_Init+0x54>
{
 8003ace:	b510      	push	{r4, lr}
 8003ad0:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003ad2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003ad6:	b1f3      	cbz	r3, 8003b16 <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8003ad8:	2302      	movs	r3, #2
 8003ada:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ade:	4621      	mov	r1, r4
 8003ae0:	f851 0b04 	ldr.w	r0, [r1], #4
 8003ae4:	f7ff ffa4 	bl	8003a30 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003aee:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003af2:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003af6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003afa:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003afe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003b02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b06:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003b0a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003b0e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003b12:	2000      	movs	r0, #0
}
 8003b14:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003b16:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003b1a:	f7fe f98d 	bl	8001e38 <HAL_TIM_Base_MspInit>
 8003b1e:	e7db      	b.n	8003ad8 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8003b20:	2001      	movs	r0, #1
}
 8003b22:	4770      	bx	lr

08003b24 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8003b24:	b340      	cbz	r0, 8003b78 <HAL_TIM_PWM_Init+0x54>
{
 8003b26:	b510      	push	{r4, lr}
 8003b28:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003b2a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003b2e:	b1f3      	cbz	r3, 8003b6e <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8003b30:	2302      	movs	r3, #2
 8003b32:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b36:	4621      	mov	r1, r4
 8003b38:	f851 0b04 	ldr.w	r0, [r1], #4
 8003b3c:	f7ff ff78 	bl	8003a30 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b40:	2301      	movs	r3, #1
 8003b42:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b46:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003b4a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003b4e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003b52:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b56:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003b5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b5e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003b62:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003b66:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003b6a:	2000      	movs	r0, #0
}
 8003b6c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003b6e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003b72:	f7ff fe9a 	bl	80038aa <HAL_TIM_PWM_MspInit>
 8003b76:	e7db      	b.n	8003b30 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8003b78:	2001      	movs	r0, #1
}
 8003b7a:	4770      	bx	lr

08003b7c <TIM_OC2_SetConfig>:
{
 8003b7c:	b470      	push	{r4, r5, r6}
  tmpccer = TIMx->CCER;
 8003b7e:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b80:	6a02      	ldr	r2, [r0, #32]
 8003b82:	f022 0210 	bic.w	r2, r2, #16
 8003b86:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003b88:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003b8a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b8c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b90:	680d      	ldr	r5, [r1, #0]
 8003b92:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8003b96:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b9a:	688d      	ldr	r5, [r1, #8]
 8003b9c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ba0:	4d0c      	ldr	r5, [pc, #48]	; (8003bd4 <TIM_OC2_SetConfig+0x58>)
 8003ba2:	42a8      	cmp	r0, r5
 8003ba4:	d006      	beq.n	8003bb4 <TIM_OC2_SetConfig+0x38>
  TIMx->CR2 = tmpcr2;
 8003ba6:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003ba8:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003baa:	684a      	ldr	r2, [r1, #4]
 8003bac:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8003bae:	6203      	str	r3, [r0, #32]
}
 8003bb0:	bc70      	pop	{r4, r5, r6}
 8003bb2:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 8003bb4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003bb8:	68cd      	ldr	r5, [r1, #12]
 8003bba:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8003bbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003bc2:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003bc6:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003bc8:	698e      	ldr	r6, [r1, #24]
 8003bca:	4335      	orrs	r5, r6
 8003bcc:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8003bd0:	e7e9      	b.n	8003ba6 <TIM_OC2_SetConfig+0x2a>
 8003bd2:	bf00      	nop
 8003bd4:	40012c00 	.word	0x40012c00

08003bd8 <HAL_TIM_PWM_ConfigChannel>:
{
 8003bd8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003bda:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	d066      	beq.n	8003cb0 <HAL_TIM_PWM_ConfigChannel+0xd8>
 8003be2:	4604      	mov	r4, r0
 8003be4:	460d      	mov	r5, r1
 8003be6:	2301      	movs	r3, #1
 8003be8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8003bec:	2a0c      	cmp	r2, #12
 8003bee:	d85a      	bhi.n	8003ca6 <HAL_TIM_PWM_ConfigChannel+0xce>
 8003bf0:	e8df f002 	tbb	[pc, r2]
 8003bf4:	59595907 	.word	0x59595907
 8003bf8:	5959591b 	.word	0x5959591b
 8003bfc:	59595930 	.word	0x59595930
 8003c00:	44          	.byte	0x44
 8003c01:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c02:	6800      	ldr	r0, [r0, #0]
 8003c04:	f7ff fd8a 	bl	800371c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c08:	6822      	ldr	r2, [r4, #0]
 8003c0a:	6993      	ldr	r3, [r2, #24]
 8003c0c:	f043 0308 	orr.w	r3, r3, #8
 8003c10:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c12:	6822      	ldr	r2, [r4, #0]
 8003c14:	6993      	ldr	r3, [r2, #24]
 8003c16:	f023 0304 	bic.w	r3, r3, #4
 8003c1a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c1c:	6822      	ldr	r2, [r4, #0]
 8003c1e:	6993      	ldr	r3, [r2, #24]
 8003c20:	6929      	ldr	r1, [r5, #16]
 8003c22:	430b      	orrs	r3, r1
 8003c24:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003c26:	2000      	movs	r0, #0
      break;
 8003c28:	e03e      	b.n	8003ca8 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c2a:	6800      	ldr	r0, [r0, #0]
 8003c2c:	f7ff ffa6 	bl	8003b7c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c30:	6822      	ldr	r2, [r4, #0]
 8003c32:	6993      	ldr	r3, [r2, #24]
 8003c34:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003c38:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c3a:	6822      	ldr	r2, [r4, #0]
 8003c3c:	6993      	ldr	r3, [r2, #24]
 8003c3e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c42:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c44:	6822      	ldr	r2, [r4, #0]
 8003c46:	6993      	ldr	r3, [r2, #24]
 8003c48:	6929      	ldr	r1, [r5, #16]
 8003c4a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003c4e:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003c50:	2000      	movs	r0, #0
      break;
 8003c52:	e029      	b.n	8003ca8 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003c54:	6800      	ldr	r0, [r0, #0]
 8003c56:	f7ff fd8b 	bl	8003770 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003c5a:	6822      	ldr	r2, [r4, #0]
 8003c5c:	69d3      	ldr	r3, [r2, #28]
 8003c5e:	f043 0308 	orr.w	r3, r3, #8
 8003c62:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003c64:	6822      	ldr	r2, [r4, #0]
 8003c66:	69d3      	ldr	r3, [r2, #28]
 8003c68:	f023 0304 	bic.w	r3, r3, #4
 8003c6c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003c6e:	6822      	ldr	r2, [r4, #0]
 8003c70:	69d3      	ldr	r3, [r2, #28]
 8003c72:	6929      	ldr	r1, [r5, #16]
 8003c74:	430b      	orrs	r3, r1
 8003c76:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003c78:	2000      	movs	r0, #0
      break;
 8003c7a:	e015      	b.n	8003ca8 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003c7c:	6800      	ldr	r0, [r0, #0]
 8003c7e:	f7ff fda3 	bl	80037c8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c82:	6822      	ldr	r2, [r4, #0]
 8003c84:	69d3      	ldr	r3, [r2, #28]
 8003c86:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003c8a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003c8c:	6822      	ldr	r2, [r4, #0]
 8003c8e:	69d3      	ldr	r3, [r2, #28]
 8003c90:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c94:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c96:	6822      	ldr	r2, [r4, #0]
 8003c98:	69d3      	ldr	r3, [r2, #28]
 8003c9a:	6929      	ldr	r1, [r5, #16]
 8003c9c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003ca0:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003ca2:	2000      	movs	r0, #0
      break;
 8003ca4:	e000      	b.n	8003ca8 <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 8003ca6:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8003ca8:	2300      	movs	r3, #0
 8003caa:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8003cae:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8003cb0:	2002      	movs	r0, #2
 8003cb2:	e7fc      	b.n	8003cae <HAL_TIM_PWM_ConfigChannel+0xd6>

08003cb4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003cb4:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003cb6:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cb8:	f424 4c7f 	bic.w	ip, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003cbc:	430a      	orrs	r2, r1
 8003cbe:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8003cc2:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cc6:	6082      	str	r2, [r0, #8]
}
 8003cc8:	bc10      	pop	{r4}
 8003cca:	4770      	bx	lr

08003ccc <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8003ccc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	f000 80ae 	beq.w	8003e32 <HAL_TIM_ConfigClockSource+0x166>
{
 8003cd6:	b570      	push	{r4, r5, r6, lr}
 8003cd8:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8003cda:	2301      	movs	r3, #1
 8003cdc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8003ce0:	2302      	movs	r3, #2
 8003ce2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8003ce6:	6802      	ldr	r2, [r0, #0]
 8003ce8:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003cee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8003cf2:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8003cf4:	680b      	ldr	r3, [r1, #0]
 8003cf6:	2b60      	cmp	r3, #96	; 0x60
 8003cf8:	d060      	beq.n	8003dbc <HAL_TIM_ConfigClockSource+0xf0>
 8003cfa:	d83d      	bhi.n	8003d78 <HAL_TIM_ConfigClockSource+0xac>
 8003cfc:	2b40      	cmp	r3, #64	; 0x40
 8003cfe:	d079      	beq.n	8003df4 <HAL_TIM_ConfigClockSource+0x128>
 8003d00:	d91c      	bls.n	8003d3c <HAL_TIM_ConfigClockSource+0x70>
 8003d02:	2b50      	cmp	r3, #80	; 0x50
 8003d04:	d136      	bne.n	8003d74 <HAL_TIM_ConfigClockSource+0xa8>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d06:	6803      	ldr	r3, [r0, #0]
 8003d08:	6848      	ldr	r0, [r1, #4]
 8003d0a:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8003d0c:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d0e:	6a1a      	ldr	r2, [r3, #32]
 8003d10:	f022 0201 	bic.w	r2, r2, #1
 8003d14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d16:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d18:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d1c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d20:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8003d24:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8003d26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d28:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d2a:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8003d2c:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d32:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8003d36:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003d38:	2000      	movs	r0, #0
}
 8003d3a:	e012      	b.n	8003d62 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 8003d3c:	2b20      	cmp	r3, #32
 8003d3e:	d002      	beq.n	8003d46 <HAL_TIM_ConfigClockSource+0x7a>
 8003d40:	d90b      	bls.n	8003d5a <HAL_TIM_ConfigClockSource+0x8e>
 8003d42:	2b30      	cmp	r3, #48	; 0x30
 8003d44:	d114      	bne.n	8003d70 <HAL_TIM_ConfigClockSource+0xa4>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d46:	6821      	ldr	r1, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8003d48:	688a      	ldr	r2, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d4a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8003d54:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003d56:	2000      	movs	r0, #0
}
 8003d58:	e003      	b.n	8003d62 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 8003d5a:	f033 0210 	bics.w	r2, r3, #16
 8003d5e:	d0f2      	beq.n	8003d46 <HAL_TIM_ConfigClockSource+0x7a>
 8003d60:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8003d62:	2301      	movs	r3, #1
 8003d64:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003d68:	2300      	movs	r3, #0
 8003d6a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8003d6e:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8003d70:	2001      	movs	r0, #1
 8003d72:	e7f6      	b.n	8003d62 <HAL_TIM_ConfigClockSource+0x96>
 8003d74:	2001      	movs	r0, #1
 8003d76:	e7f4      	b.n	8003d62 <HAL_TIM_ConfigClockSource+0x96>
 8003d78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d7c:	d055      	beq.n	8003e2a <HAL_TIM_ConfigClockSource+0x15e>
 8003d7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d82:	d10c      	bne.n	8003d9e <HAL_TIM_ConfigClockSource+0xd2>
      TIM_ETR_SetConfig(htim->Instance,
 8003d84:	68cb      	ldr	r3, [r1, #12]
 8003d86:	684a      	ldr	r2, [r1, #4]
 8003d88:	6889      	ldr	r1, [r1, #8]
 8003d8a:	6800      	ldr	r0, [r0, #0]
 8003d8c:	f7ff ff92 	bl	8003cb4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d90:	6822      	ldr	r2, [r4, #0]
 8003d92:	6893      	ldr	r3, [r2, #8]
 8003d94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d98:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003d9a:	2000      	movs	r0, #0
      break;
 8003d9c:	e7e1      	b.n	8003d62 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 8003d9e:	2b70      	cmp	r3, #112	; 0x70
 8003da0:	d145      	bne.n	8003e2e <HAL_TIM_ConfigClockSource+0x162>
      TIM_ETR_SetConfig(htim->Instance,
 8003da2:	68cb      	ldr	r3, [r1, #12]
 8003da4:	684a      	ldr	r2, [r1, #4]
 8003da6:	6889      	ldr	r1, [r1, #8]
 8003da8:	6800      	ldr	r0, [r0, #0]
 8003daa:	f7ff ff83 	bl	8003cb4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003dae:	6822      	ldr	r2, [r4, #0]
 8003db0:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003db2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8003db6:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003db8:	2000      	movs	r0, #0
      break;
 8003dba:	e7d2      	b.n	8003d62 <HAL_TIM_ConfigClockSource+0x96>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003dbc:	6803      	ldr	r3, [r0, #0]
 8003dbe:	684d      	ldr	r5, [r1, #4]
 8003dc0:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8003dc2:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003dc4:	6a18      	ldr	r0, [r3, #32]
 8003dc6:	f020 0010 	bic.w	r0, r0, #16
 8003dca:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003dcc:	6999      	ldr	r1, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003dce:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003dd2:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003dd6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003dda:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8003dde:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8003de0:	621a      	str	r2, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003de2:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8003de4:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003de6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003dea:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8003dee:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003df0:	2000      	movs	r0, #0
}
 8003df2:	e7b6      	b.n	8003d62 <HAL_TIM_ConfigClockSource+0x96>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003df4:	6803      	ldr	r3, [r0, #0]
 8003df6:	6848      	ldr	r0, [r1, #4]
 8003df8:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8003dfa:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dfc:	6a1a      	ldr	r2, [r3, #32]
 8003dfe:	f022 0201 	bic.w	r2, r2, #1
 8003e02:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e04:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e06:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e0a:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e0e:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8003e12:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8003e14:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e16:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e18:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8003e1a:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e20:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8003e24:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003e26:	2000      	movs	r0, #0
}
 8003e28:	e79b      	b.n	8003d62 <HAL_TIM_ConfigClockSource+0x96>
  HAL_StatusTypeDef status = HAL_OK;
 8003e2a:	2000      	movs	r0, #0
 8003e2c:	e799      	b.n	8003d62 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 8003e2e:	2001      	movs	r0, #1
 8003e30:	e797      	b.n	8003d62 <HAL_TIM_ConfigClockSource+0x96>
  __HAL_LOCK(htim);
 8003e32:	2002      	movs	r0, #2
}
 8003e34:	4770      	bx	lr
	...

08003e38 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e38:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d02b      	beq.n	8003e98 <HAL_TIMEx_MasterConfigSynchronization+0x60>
{
 8003e40:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8003e42:	2301      	movs	r3, #1
 8003e44:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e48:	2302      	movs	r3, #2
 8003e4a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e4e:	6804      	ldr	r4, [r0, #0]
 8003e50:	6863      	ldr	r3, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e52:	68a2      	ldr	r2, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e58:	680d      	ldr	r5, [r1, #0]
 8003e5a:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e5c:	6063      	str	r3, [r4, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e5e:	6803      	ldr	r3, [r0, #0]
 8003e60:	4c0e      	ldr	r4, [pc, #56]	; (8003e9c <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8003e62:	42a3      	cmp	r3, r4
 8003e64:	d00a      	beq.n	8003e7c <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8003e66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e6a:	d007      	beq.n	8003e7c <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8003e6c:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 8003e70:	42a3      	cmp	r3, r4
 8003e72:	d003      	beq.n	8003e7c <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8003e74:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003e78:	42a3      	cmp	r3, r4
 8003e7a:	d104      	bne.n	8003e86 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003e7c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003e80:	6849      	ldr	r1, [r1, #4]
 8003e82:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003e84:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e86:	2301      	movs	r3, #1
 8003e88:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8003e92:	4618      	mov	r0, r3
}
 8003e94:	bc30      	pop	{r4, r5}
 8003e96:	4770      	bx	lr
  __HAL_LOCK(htim);
 8003e98:	2002      	movs	r0, #2
}
 8003e9a:	4770      	bx	lr
 8003e9c:	40012c00 	.word	0x40012c00

08003ea0 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ea0:	4770      	bx	lr

08003ea2 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ea2:	4770      	bx	lr

08003ea4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ea4:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ea6:	f102 030c 	add.w	r3, r2, #12
 8003eaa:	e853 3f00 	ldrex	r3, [r3]
 8003eae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eb2:	320c      	adds	r2, #12
 8003eb4:	e842 3100 	strex	r1, r3, [r2]
 8003eb8:	2900      	cmp	r1, #0
 8003eba:	d1f3      	bne.n	8003ea4 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ebc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ebe:	f102 0314 	add.w	r3, r2, #20
 8003ec2:	e853 3f00 	ldrex	r3, [r3]
 8003ec6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eca:	3214      	adds	r2, #20
 8003ecc:	e842 3100 	strex	r1, r3, [r2]
 8003ed0:	2900      	cmp	r1, #0
 8003ed2:	d1f3      	bne.n	8003ebc <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ed4:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d005      	beq.n	8003ee6 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003eda:	2320      	movs	r3, #32
 8003edc:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	6303      	str	r3, [r0, #48]	; 0x30
}
 8003ee4:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ee6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee8:	f102 030c 	add.w	r3, r2, #12
 8003eec:	e853 3f00 	ldrex	r3, [r3]
 8003ef0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ef4:	320c      	adds	r2, #12
 8003ef6:	e842 3100 	strex	r1, r3, [r2]
 8003efa:	2900      	cmp	r1, #0
 8003efc:	d1f3      	bne.n	8003ee6 <UART_EndRxTransfer+0x42>
 8003efe:	e7ec      	b.n	8003eda <UART_EndRxTransfer+0x36>

08003f00 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f00:	b510      	push	{r4, lr}
 8003f02:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f04:	6802      	ldr	r2, [r0, #0]
 8003f06:	6913      	ldr	r3, [r2, #16]
 8003f08:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003f0c:	68c1      	ldr	r1, [r0, #12]
 8003f0e:	430b      	orrs	r3, r1
 8003f10:	6113      	str	r3, [r2, #16]
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
  MODIFY_REG(huart->Instance->CR1,
 8003f12:	6801      	ldr	r1, [r0, #0]
 8003f14:	68ca      	ldr	r2, [r1, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003f16:	6883      	ldr	r3, [r0, #8]
 8003f18:	6900      	ldr	r0, [r0, #16]
 8003f1a:	4303      	orrs	r3, r0
 8003f1c:	6960      	ldr	r0, [r4, #20]
 8003f1e:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8003f20:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8003f24:	f022 020c 	bic.w	r2, r2, #12
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f2c:	6822      	ldr	r2, [r4, #0]
 8003f2e:	6953      	ldr	r3, [r2, #20]
 8003f30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f34:	69a1      	ldr	r1, [r4, #24]
 8003f36:	430b      	orrs	r3, r1
 8003f38:	6153      	str	r3, [r2, #20]


  if(huart->Instance == USART1)
 8003f3a:	6822      	ldr	r2, [r4, #0]
 8003f3c:	4b11      	ldr	r3, [pc, #68]	; (8003f84 <UART_SetConfig+0x84>)
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d01b      	beq.n	8003f7a <UART_SetConfig+0x7a>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003f42:	f7ff fb1f 	bl	8003584 <HAL_RCC_GetPCLK1Freq>
 8003f46:	4603      	mov	r3, r0
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f48:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003f4c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003f50:	6862      	ldr	r2, [r4, #4]
 8003f52:	0092      	lsls	r2, r2, #2
 8003f54:	fbb3 f3f2 	udiv	r3, r3, r2
 8003f58:	6820      	ldr	r0, [r4, #0]
 8003f5a:	490b      	ldr	r1, [pc, #44]	; (8003f88 <UART_SetConfig+0x88>)
 8003f5c:	fba1 4203 	umull	r4, r2, r1, r3
 8003f60:	0952      	lsrs	r2, r2, #5
 8003f62:	2464      	movs	r4, #100	; 0x64
 8003f64:	fb04 3312 	mls	r3, r4, r2, r3
 8003f68:	011b      	lsls	r3, r3, #4
 8003f6a:	3332      	adds	r3, #50	; 0x32
 8003f6c:	fba1 1303 	umull	r1, r3, r1, r3
 8003f70:	0112      	lsls	r2, r2, #4
 8003f72:	eb02 1353 	add.w	r3, r2, r3, lsr #5
 8003f76:	6083      	str	r3, [r0, #8]
#endif /* USART_CR1_OVER8 */
}
 8003f78:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 8003f7a:	f7ff fb13 	bl	80035a4 <HAL_RCC_GetPCLK2Freq>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	e7e2      	b.n	8003f48 <UART_SetConfig+0x48>
 8003f82:	bf00      	nop
 8003f84:	40013800 	.word	0x40013800
 8003f88:	51eb851f 	.word	0x51eb851f

08003f8c <HAL_UART_Init>:
  if (huart == NULL)
 8003f8c:	b360      	cbz	r0, 8003fe8 <HAL_UART_Init+0x5c>
{
 8003f8e:	b510      	push	{r4, lr}
 8003f90:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8003f92:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003f96:	b313      	cbz	r3, 8003fde <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 8003f98:	2324      	movs	r3, #36	; 0x24
 8003f9a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UART_DISABLE(huart);
 8003f9e:	6822      	ldr	r2, [r4, #0]
 8003fa0:	68d3      	ldr	r3, [r2, #12]
 8003fa2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003fa6:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003fa8:	4620      	mov	r0, r4
 8003faa:	f7ff ffa9 	bl	8003f00 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fae:	6822      	ldr	r2, [r4, #0]
 8003fb0:	6913      	ldr	r3, [r2, #16]
 8003fb2:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8003fb6:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fb8:	6822      	ldr	r2, [r4, #0]
 8003fba:	6953      	ldr	r3, [r2, #20]
 8003fbc:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8003fc0:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8003fc2:	6822      	ldr	r2, [r4, #0]
 8003fc4:	68d3      	ldr	r3, [r2, #12]
 8003fc6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003fca:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fcc:	2000      	movs	r0, #0
 8003fce:	6460      	str	r0, [r4, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003fd0:	2320      	movs	r3, #32
 8003fd2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003fd6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003fda:	6360      	str	r0, [r4, #52]	; 0x34
}
 8003fdc:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003fde:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_UART_MspInit(huart);
 8003fe2:	f7fd ff99 	bl	8001f18 <HAL_UART_MspInit>
 8003fe6:	e7d7      	b.n	8003f98 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8003fe8:	2001      	movs	r0, #1
}
 8003fea:	4770      	bx	lr

08003fec <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 8003fec:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	2b20      	cmp	r3, #32
 8003ff4:	d110      	bne.n	8004018 <HAL_UART_Transmit_IT+0x2c>
    if ((pData == NULL) || (Size == 0U))
 8003ff6:	b189      	cbz	r1, 800401c <HAL_UART_Transmit_IT+0x30>
 8003ff8:	b192      	cbz	r2, 8004020 <HAL_UART_Transmit_IT+0x34>
    huart->pTxBuffPtr = pData;
 8003ffa:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 8003ffc:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->TxXferCount = Size;
 8003ffe:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004000:	2300      	movs	r3, #0
 8004002:	6443      	str	r3, [r0, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004004:	2221      	movs	r2, #33	; 0x21
 8004006:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800400a:	6801      	ldr	r1, [r0, #0]
 800400c:	68ca      	ldr	r2, [r1, #12]
 800400e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004012:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 8004014:	4618      	mov	r0, r3
 8004016:	4770      	bx	lr
    return HAL_BUSY;
 8004018:	2002      	movs	r0, #2
 800401a:	4770      	bx	lr
      return HAL_ERROR;
 800401c:	2001      	movs	r0, #1
 800401e:	4770      	bx	lr
 8004020:	2001      	movs	r0, #1
}
 8004022:	4770      	bx	lr

08004024 <HAL_UART_ErrorCallback>:
}
 8004024:	4770      	bx	lr

08004026 <UART_DMAAbortOnError>:
{
 8004026:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004028:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 800402a:	2300      	movs	r3, #0
 800402c:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800402e:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8004030:	f7ff fff8 	bl	8004024 <HAL_UART_ErrorCallback>
}
 8004034:	bd08      	pop	{r3, pc}

08004036 <HAL_UART_AbortReceiveCpltCallback>:
}
 8004036:	4770      	bx	lr

08004038 <HAL_UART_AbortReceive_IT>:
{
 8004038:	b510      	push	{r4, lr}
 800403a:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800403c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800403e:	f102 030c 	add.w	r3, r2, #12
 8004042:	e853 3f00 	ldrex	r3, [r3]
 8004046:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800404a:	320c      	adds	r2, #12
 800404c:	e842 3100 	strex	r1, r3, [r2]
 8004050:	2900      	cmp	r1, #0
 8004052:	d1f3      	bne.n	800403c <HAL_UART_AbortReceive_IT+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004054:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004056:	f102 0314 	add.w	r3, r2, #20
 800405a:	e853 3f00 	ldrex	r3, [r3]
 800405e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004062:	3214      	adds	r2, #20
 8004064:	e842 3100 	strex	r1, r3, [r2]
 8004068:	2900      	cmp	r1, #0
 800406a:	d1f3      	bne.n	8004054 <HAL_UART_AbortReceive_IT+0x1c>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800406c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800406e:	2b01      	cmp	r3, #1
 8004070:	d01c      	beq.n	80040ac <HAL_UART_AbortReceive_IT+0x74>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004072:	6823      	ldr	r3, [r4, #0]
 8004074:	695b      	ldr	r3, [r3, #20]
 8004076:	f013 0f40 	tst.w	r3, #64	; 0x40
 800407a:	d02e      	beq.n	80040da <HAL_UART_AbortReceive_IT+0xa2>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800407c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800407e:	f102 0314 	add.w	r3, r2, #20
 8004082:	e853 3f00 	ldrex	r3, [r3]
 8004086:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800408a:	3214      	adds	r2, #20
 800408c:	e842 3100 	strex	r1, r3, [r2]
 8004090:	2900      	cmp	r1, #0
 8004092:	d1f3      	bne.n	800407c <HAL_UART_AbortReceive_IT+0x44>
    if (huart->hdmarx != NULL)
 8004094:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004096:	b1b3      	cbz	r3, 80040c6 <HAL_UART_AbortReceive_IT+0x8e>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8004098:	4a15      	ldr	r2, [pc, #84]	; (80040f0 <HAL_UART_AbortReceive_IT+0xb8>)
 800409a:	635a      	str	r2, [r3, #52]	; 0x34
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800409c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800409e:	f7fe fbef 	bl	8002880 <HAL_DMA_Abort_IT>
 80040a2:	b318      	cbz	r0, 80040ec <HAL_UART_AbortReceive_IT+0xb4>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80040a4:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80040a6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80040a8:	4798      	blx	r3
 80040aa:	e01f      	b.n	80040ec <HAL_UART_AbortReceive_IT+0xb4>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80040ac:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ae:	f102 030c 	add.w	r3, r2, #12
 80040b2:	e853 3f00 	ldrex	r3, [r3]
 80040b6:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ba:	320c      	adds	r2, #12
 80040bc:	e842 3100 	strex	r1, r3, [r2]
 80040c0:	2900      	cmp	r1, #0
 80040c2:	d1f3      	bne.n	80040ac <HAL_UART_AbortReceive_IT+0x74>
 80040c4:	e7d5      	b.n	8004072 <HAL_UART_AbortReceive_IT+0x3a>
      huart->RxXferCount = 0x00U;
 80040c6:	2300      	movs	r3, #0
 80040c8:	85e3      	strh	r3, [r4, #46]	; 0x2e
      huart->RxState = HAL_UART_STATE_READY;
 80040ca:	2220      	movs	r2, #32
 80040cc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040d0:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_UART_AbortReceiveCpltCallback(huart);
 80040d2:	4620      	mov	r0, r4
 80040d4:	f7ff ffaf 	bl	8004036 <HAL_UART_AbortReceiveCpltCallback>
 80040d8:	e008      	b.n	80040ec <HAL_UART_AbortReceive_IT+0xb4>
    huart->RxXferCount = 0x00U;
 80040da:	2300      	movs	r3, #0
 80040dc:	85e3      	strh	r3, [r4, #46]	; 0x2e
    huart->RxState = HAL_UART_STATE_READY;
 80040de:	2220      	movs	r2, #32
 80040e0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040e4:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_UART_AbortReceiveCpltCallback(huart);
 80040e6:	4620      	mov	r0, r4
 80040e8:	f7ff ffa5 	bl	8004036 <HAL_UART_AbortReceiveCpltCallback>
}
 80040ec:	2000      	movs	r0, #0
 80040ee:	bd10      	pop	{r4, pc}
 80040f0:	080040f5 	.word	0x080040f5

080040f4 <UART_DMARxOnlyAbortCallback>:
{
 80040f4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040f6:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 80040f8:	2300      	movs	r3, #0
 80040fa:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->RxState = HAL_UART_STATE_READY;
 80040fc:	2220      	movs	r2, #32
 80040fe:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004102:	6303      	str	r3, [r0, #48]	; 0x30
  HAL_UART_AbortReceiveCpltCallback(huart);
 8004104:	f7ff ff97 	bl	8004036 <HAL_UART_AbortReceiveCpltCallback>
}
 8004108:	bd08      	pop	{r3, pc}

0800410a <HAL_UARTEx_RxEventCallback>:
}
 800410a:	4770      	bx	lr

0800410c <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800410c:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8004110:	b2db      	uxtb	r3, r3
 8004112:	2b22      	cmp	r3, #34	; 0x22
 8004114:	d11e      	bne.n	8004154 <UART_Receive_IT+0x48>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004116:	6883      	ldr	r3, [r0, #8]
 8004118:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800411c:	d006      	beq.n	800412c <UART_Receive_IT+0x20>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800411e:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004120:	b183      	cbz	r3, 8004144 <UART_Receive_IT+0x38>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004122:	6803      	ldr	r3, [r0, #0]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800412a:	e01b      	b.n	8004164 <UART_Receive_IT+0x58>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800412c:	6903      	ldr	r3, [r0, #16]
 800412e:	b9ab      	cbnz	r3, 800415c <UART_Receive_IT+0x50>
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004130:	6a82      	ldr	r2, [r0, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004132:	6803      	ldr	r3, [r0, #0]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800413a:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 800413c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800413e:	3302      	adds	r3, #2
 8004140:	6283      	str	r3, [r0, #40]	; 0x28
 8004142:	e013      	b.n	800416c <UART_Receive_IT+0x60>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004144:	6903      	ldr	r3, [r0, #16]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d1eb      	bne.n	8004122 <UART_Receive_IT+0x16>
 800414a:	e008      	b.n	800415e <UART_Receive_IT+0x52>
        HAL_UART_RxCpltCallback(huart);
 800414c:	f001 f912 	bl	8005374 <HAL_UART_RxCpltCallback>
      return HAL_OK;
 8004150:	2000      	movs	r0, #0
 8004152:	e048      	b.n	80041e6 <UART_Receive_IT+0xda>
    return HAL_BUSY;
 8004154:	2002      	movs	r0, #2
 8004156:	4770      	bx	lr
    return HAL_OK;
 8004158:	2000      	movs	r0, #0
}
 800415a:	4770      	bx	lr
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800415c:	6a82      	ldr	r2, [r0, #40]	; 0x28
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800415e:	6803      	ldr	r3, [r0, #0]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	b2db      	uxtb	r3, r3
 8004164:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 8004166:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004168:	3301      	adds	r3, #1
 800416a:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 800416c:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 800416e:	3b01      	subs	r3, #1
 8004170:	b29b      	uxth	r3, r3
 8004172:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8004174:	2b00      	cmp	r3, #0
 8004176:	d1ef      	bne.n	8004158 <UART_Receive_IT+0x4c>
{
 8004178:	b500      	push	{lr}
 800417a:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800417c:	6802      	ldr	r2, [r0, #0]
 800417e:	68d3      	ldr	r3, [r2, #12]
 8004180:	f023 0320 	bic.w	r3, r3, #32
 8004184:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004186:	6802      	ldr	r2, [r0, #0]
 8004188:	68d3      	ldr	r3, [r2, #12]
 800418a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800418e:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004190:	6802      	ldr	r2, [r0, #0]
 8004192:	6953      	ldr	r3, [r2, #20]
 8004194:	f023 0301 	bic.w	r3, r3, #1
 8004198:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800419a:	2320      	movs	r3, #32
 800419c:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041a0:	2300      	movs	r3, #0
 80041a2:	6343      	str	r3, [r0, #52]	; 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041a4:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d1d0      	bne.n	800414c <UART_Receive_IT+0x40>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041aa:	2300      	movs	r3, #0
 80041ac:	6303      	str	r3, [r0, #48]	; 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041ae:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041b0:	f102 030c 	add.w	r3, r2, #12
 80041b4:	e853 3f00 	ldrex	r3, [r3]
 80041b8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041bc:	320c      	adds	r2, #12
 80041be:	e842 3100 	strex	r1, r3, [r2]
 80041c2:	2900      	cmp	r1, #0
 80041c4:	d1f3      	bne.n	80041ae <UART_Receive_IT+0xa2>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80041c6:	6803      	ldr	r3, [r0, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	f012 0f10 	tst.w	r2, #16
 80041ce:	d006      	beq.n	80041de <UART_Receive_IT+0xd2>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80041d0:	2200      	movs	r2, #0
 80041d2:	9201      	str	r2, [sp, #4]
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	9201      	str	r2, [sp, #4]
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	9301      	str	r3, [sp, #4]
 80041dc:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80041de:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 80041e0:	f7ff ff93 	bl	800410a <HAL_UARTEx_RxEventCallback>
      return HAL_OK;
 80041e4:	2000      	movs	r0, #0
}
 80041e6:	b003      	add	sp, #12
 80041e8:	f85d fb04 	ldr.w	pc, [sp], #4

080041ec <HAL_UART_IRQHandler>:
{
 80041ec:	b510      	push	{r4, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80041f2:	6802      	ldr	r2, [r0, #0]
 80041f4:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80041f6:	68d1      	ldr	r1, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80041f8:	6950      	ldr	r0, [r2, #20]
  if (errorflags == RESET)
 80041fa:	f013 0f0f 	tst.w	r3, #15
 80041fe:	d109      	bne.n	8004214 <HAL_UART_IRQHandler+0x28>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004200:	f013 0f20 	tst.w	r3, #32
 8004204:	d00d      	beq.n	8004222 <HAL_UART_IRQHandler+0x36>
 8004206:	f011 0f20 	tst.w	r1, #32
 800420a:	d00a      	beq.n	8004222 <HAL_UART_IRQHandler+0x36>
      UART_Receive_IT(huart);
 800420c:	4620      	mov	r0, r4
 800420e:	f7ff ff7d 	bl	800410c <UART_Receive_IT>
      return;
 8004212:	e017      	b.n	8004244 <HAL_UART_IRQHandler+0x58>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004214:	f000 0001 	and.w	r0, r0, #1
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004218:	f401 7c90 	and.w	ip, r1, #288	; 0x120
 800421c:	ea5c 0c00 	orrs.w	ip, ip, r0
 8004220:	d112      	bne.n	8004248 <HAL_UART_IRQHandler+0x5c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004222:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8004224:	2801      	cmp	r0, #1
 8004226:	d07f      	beq.n	8004328 <HAL_UART_IRQHandler+0x13c>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004228:	f013 0f80 	tst.w	r3, #128	; 0x80
 800422c:	d003      	beq.n	8004236 <HAL_UART_IRQHandler+0x4a>
 800422e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004232:	f040 8119 	bne.w	8004468 <HAL_UART_IRQHandler+0x27c>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004236:	f013 0f40 	tst.w	r3, #64	; 0x40
 800423a:	d003      	beq.n	8004244 <HAL_UART_IRQHandler+0x58>
 800423c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004240:	f040 813f 	bne.w	80044c2 <HAL_UART_IRQHandler+0x2d6>
}
 8004244:	b002      	add	sp, #8
 8004246:	bd10      	pop	{r4, pc}
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004248:	f013 0f01 	tst.w	r3, #1
 800424c:	d006      	beq.n	800425c <HAL_UART_IRQHandler+0x70>
 800424e:	f411 7f80 	tst.w	r1, #256	; 0x100
 8004252:	d003      	beq.n	800425c <HAL_UART_IRQHandler+0x70>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004254:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004256:	f042 0201 	orr.w	r2, r2, #1
 800425a:	6462      	str	r2, [r4, #68]	; 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800425c:	f013 0f04 	tst.w	r3, #4
 8004260:	d02f      	beq.n	80042c2 <HAL_UART_IRQHandler+0xd6>
 8004262:	b158      	cbz	r0, 800427c <HAL_UART_IRQHandler+0x90>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004264:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004266:	f042 0202 	orr.w	r2, r2, #2
 800426a:	6462      	str	r2, [r4, #68]	; 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800426c:	f013 0f02 	tst.w	r3, #2
 8004270:	f000 8132 	beq.w	80044d8 <HAL_UART_IRQHandler+0x2ec>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004274:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004276:	f042 0204 	orr.w	r2, r2, #4
 800427a:	6462      	str	r2, [r4, #68]	; 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800427c:	f013 0f08 	tst.w	r3, #8
 8004280:	d007      	beq.n	8004292 <HAL_UART_IRQHandler+0xa6>
 8004282:	f001 0220 	and.w	r2, r1, #32
 8004286:	4302      	orrs	r2, r0
 8004288:	d003      	beq.n	8004292 <HAL_UART_IRQHandler+0xa6>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800428a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800428c:	f042 0208 	orr.w	r2, r2, #8
 8004290:	6462      	str	r2, [r4, #68]	; 0x44
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004292:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004294:	2a00      	cmp	r2, #0
 8004296:	d0d5      	beq.n	8004244 <HAL_UART_IRQHandler+0x58>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004298:	f013 0f20 	tst.w	r3, #32
 800429c:	d002      	beq.n	80042a4 <HAL_UART_IRQHandler+0xb8>
 800429e:	f011 0f20 	tst.w	r1, #32
 80042a2:	d114      	bne.n	80042ce <HAL_UART_IRQHandler+0xe2>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80042a4:	6823      	ldr	r3, [r4, #0]
 80042a6:	695a      	ldr	r2, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80042a8:	6c63      	ldr	r3, [r4, #68]	; 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80042aa:	f002 0240 	and.w	r2, r2, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80042ae:	f003 0308 	and.w	r3, r3, #8
 80042b2:	4313      	orrs	r3, r2
 80042b4:	d10f      	bne.n	80042d6 <HAL_UART_IRQHandler+0xea>
        HAL_UART_ErrorCallback(huart);
 80042b6:	4620      	mov	r0, r4
 80042b8:	f7ff feb4 	bl	8004024 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042bc:	2300      	movs	r3, #0
 80042be:	6463      	str	r3, [r4, #68]	; 0x44
 80042c0:	e7c0      	b.n	8004244 <HAL_UART_IRQHandler+0x58>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80042c2:	f013 0f02 	tst.w	r3, #2
 80042c6:	d0d9      	beq.n	800427c <HAL_UART_IRQHandler+0x90>
 80042c8:	2800      	cmp	r0, #0
 80042ca:	d0d7      	beq.n	800427c <HAL_UART_IRQHandler+0x90>
 80042cc:	e7d2      	b.n	8004274 <HAL_UART_IRQHandler+0x88>
        UART_Receive_IT(huart);
 80042ce:	4620      	mov	r0, r4
 80042d0:	f7ff ff1c 	bl	800410c <UART_Receive_IT>
 80042d4:	e7e6      	b.n	80042a4 <HAL_UART_IRQHandler+0xb8>
        UART_EndRxTransfer(huart);
 80042d6:	4620      	mov	r0, r4
 80042d8:	f7ff fde4 	bl	8003ea4 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042dc:	6823      	ldr	r3, [r4, #0]
 80042de:	695b      	ldr	r3, [r3, #20]
 80042e0:	f013 0f40 	tst.w	r3, #64	; 0x40
 80042e4:	d01c      	beq.n	8004320 <HAL_UART_IRQHandler+0x134>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042e6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042e8:	f102 0314 	add.w	r3, r2, #20
 80042ec:	e853 3f00 	ldrex	r3, [r3]
 80042f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042f4:	3214      	adds	r2, #20
 80042f6:	e842 3100 	strex	r1, r3, [r2]
 80042fa:	2900      	cmp	r1, #0
 80042fc:	d1f3      	bne.n	80042e6 <HAL_UART_IRQHandler+0xfa>
          if (huart->hdmarx != NULL)
 80042fe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004300:	b153      	cbz	r3, 8004318 <HAL_UART_IRQHandler+0x12c>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004302:	4a78      	ldr	r2, [pc, #480]	; (80044e4 <HAL_UART_IRQHandler+0x2f8>)
 8004304:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004306:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004308:	f7fe faba 	bl	8002880 <HAL_DMA_Abort_IT>
 800430c:	2800      	cmp	r0, #0
 800430e:	d099      	beq.n	8004244 <HAL_UART_IRQHandler+0x58>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004310:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004312:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004314:	4798      	blx	r3
 8004316:	e795      	b.n	8004244 <HAL_UART_IRQHandler+0x58>
            HAL_UART_ErrorCallback(huart);
 8004318:	4620      	mov	r0, r4
 800431a:	f7ff fe83 	bl	8004024 <HAL_UART_ErrorCallback>
 800431e:	e791      	b.n	8004244 <HAL_UART_IRQHandler+0x58>
          HAL_UART_ErrorCallback(huart);
 8004320:	4620      	mov	r0, r4
 8004322:	f7ff fe7f 	bl	8004024 <HAL_UART_ErrorCallback>
 8004326:	e78d      	b.n	8004244 <HAL_UART_IRQHandler+0x58>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004328:	f013 0f10 	tst.w	r3, #16
 800432c:	f43f af7c 	beq.w	8004228 <HAL_UART_IRQHandler+0x3c>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004330:	f011 0f10 	tst.w	r1, #16
 8004334:	f43f af78 	beq.w	8004228 <HAL_UART_IRQHandler+0x3c>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004338:	2300      	movs	r3, #0
 800433a:	9301      	str	r3, [sp, #4]
 800433c:	6813      	ldr	r3, [r2, #0]
 800433e:	9301      	str	r3, [sp, #4]
 8004340:	6853      	ldr	r3, [r2, #4]
 8004342:	9301      	str	r3, [sp, #4]
 8004344:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004346:	6953      	ldr	r3, [r2, #20]
 8004348:	f013 0f40 	tst.w	r3, #64	; 0x40
 800434c:	d050      	beq.n	80043f0 <HAL_UART_IRQHandler+0x204>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800434e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004350:	6813      	ldr	r3, [r2, #0]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8004356:	2b00      	cmp	r3, #0
 8004358:	f43f af74 	beq.w	8004244 <HAL_UART_IRQHandler+0x58>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800435c:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 800435e:	4299      	cmp	r1, r3
 8004360:	f67f af70 	bls.w	8004244 <HAL_UART_IRQHandler+0x58>
        huart->RxXferCount = nb_remaining_rx_data;
 8004364:	85e3      	strh	r3, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004366:	6993      	ldr	r3, [r2, #24]
 8004368:	2b20      	cmp	r3, #32
 800436a:	d037      	beq.n	80043dc <HAL_UART_IRQHandler+0x1f0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800436c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800436e:	f102 030c 	add.w	r3, r2, #12
 8004372:	e853 3f00 	ldrex	r3, [r3]
 8004376:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800437a:	320c      	adds	r2, #12
 800437c:	e842 3100 	strex	r1, r3, [r2]
 8004380:	2900      	cmp	r1, #0
 8004382:	d1f3      	bne.n	800436c <HAL_UART_IRQHandler+0x180>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004384:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004386:	f102 0314 	add.w	r3, r2, #20
 800438a:	e853 3f00 	ldrex	r3, [r3]
 800438e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004392:	3214      	adds	r2, #20
 8004394:	e842 3100 	strex	r1, r3, [r2]
 8004398:	2900      	cmp	r1, #0
 800439a:	d1f3      	bne.n	8004384 <HAL_UART_IRQHandler+0x198>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800439c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800439e:	f102 0314 	add.w	r3, r2, #20
 80043a2:	e853 3f00 	ldrex	r3, [r3]
 80043a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043aa:	3214      	adds	r2, #20
 80043ac:	e842 3100 	strex	r1, r3, [r2]
 80043b0:	2900      	cmp	r1, #0
 80043b2:	d1f3      	bne.n	800439c <HAL_UART_IRQHandler+0x1b0>
          huart->RxState = HAL_UART_STATE_READY;
 80043b4:	2320      	movs	r3, #32
 80043b6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043ba:	2300      	movs	r3, #0
 80043bc:	6323      	str	r3, [r4, #48]	; 0x30
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043be:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043c0:	f102 030c 	add.w	r3, r2, #12
 80043c4:	e853 3f00 	ldrex	r3, [r3]
 80043c8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043cc:	320c      	adds	r2, #12
 80043ce:	e842 3100 	strex	r1, r3, [r2]
 80043d2:	2900      	cmp	r1, #0
 80043d4:	d1f3      	bne.n	80043be <HAL_UART_IRQHandler+0x1d2>
          (void)HAL_DMA_Abort(huart->hdmarx);
 80043d6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80043d8:	f7fe fa2f 	bl	800283a <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80043dc:	2302      	movs	r3, #2
 80043de:	6363      	str	r3, [r4, #52]	; 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80043e0:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 80043e2:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 80043e4:	1ac9      	subs	r1, r1, r3
 80043e6:	b289      	uxth	r1, r1
 80043e8:	4620      	mov	r0, r4
 80043ea:	f7ff fe8e 	bl	800410a <HAL_UARTEx_RxEventCallback>
 80043ee:	e729      	b.n	8004244 <HAL_UART_IRQHandler+0x58>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80043f0:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 80043f2:	b29a      	uxth	r2, r3
      if ((huart->RxXferCount > 0U)
 80043f4:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 80043f6:	b29b      	uxth	r3, r3
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	f43f af23 	beq.w	8004244 <HAL_UART_IRQHandler+0x58>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80043fe:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
 8004400:	1a9b      	subs	r3, r3, r2
 8004402:	b299      	uxth	r1, r3
          && (nb_rx_data > 0U))
 8004404:	2900      	cmp	r1, #0
 8004406:	f43f af1d 	beq.w	8004244 <HAL_UART_IRQHandler+0x58>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800440a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800440c:	f102 030c 	add.w	r3, r2, #12
 8004410:	e853 3f00 	ldrex	r3, [r3]
 8004414:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004418:	320c      	adds	r2, #12
 800441a:	e842 3000 	strex	r0, r3, [r2]
 800441e:	2800      	cmp	r0, #0
 8004420:	d1f3      	bne.n	800440a <HAL_UART_IRQHandler+0x21e>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004422:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004424:	f102 0314 	add.w	r3, r2, #20
 8004428:	e853 3f00 	ldrex	r3, [r3]
 800442c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004430:	3214      	adds	r2, #20
 8004432:	e842 3000 	strex	r0, r3, [r2]
 8004436:	2800      	cmp	r0, #0
 8004438:	d1f3      	bne.n	8004422 <HAL_UART_IRQHandler+0x236>
        huart->RxState = HAL_UART_STATE_READY;
 800443a:	2320      	movs	r3, #32
 800443c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004440:	2300      	movs	r3, #0
 8004442:	6323      	str	r3, [r4, #48]	; 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004444:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004446:	f102 030c 	add.w	r3, r2, #12
 800444a:	e853 3f00 	ldrex	r3, [r3]
 800444e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004452:	320c      	adds	r2, #12
 8004454:	e842 3000 	strex	r0, r3, [r2]
 8004458:	2800      	cmp	r0, #0
 800445a:	d1f3      	bne.n	8004444 <HAL_UART_IRQHandler+0x258>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800445c:	2302      	movs	r3, #2
 800445e:	6363      	str	r3, [r4, #52]	; 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004460:	4620      	mov	r0, r4
 8004462:	f7ff fe52 	bl	800410a <HAL_UARTEx_RxEventCallback>
 8004466:	e6ed      	b.n	8004244 <HAL_UART_IRQHandler+0x58>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004468:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800446c:	b2db      	uxtb	r3, r3
 800446e:	2b21      	cmp	r3, #33	; 0x21
 8004470:	f47f aee8 	bne.w	8004244 <HAL_UART_IRQHandler+0x58>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004474:	68a3      	ldr	r3, [r4, #8]
 8004476:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800447a:	d016      	beq.n	80044aa <HAL_UART_IRQHandler+0x2be>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800447c:	6a23      	ldr	r3, [r4, #32]
 800447e:	1c59      	adds	r1, r3, #1
 8004480:	6221      	str	r1, [r4, #32]
 8004482:	781b      	ldrb	r3, [r3, #0]
 8004484:	6053      	str	r3, [r2, #4]
    if (--huart->TxXferCount == 0U)
 8004486:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8004488:	3b01      	subs	r3, #1
 800448a:	b29b      	uxth	r3, r3
 800448c:	84e3      	strh	r3, [r4, #38]	; 0x26
 800448e:	2b00      	cmp	r3, #0
 8004490:	f47f aed8 	bne.w	8004244 <HAL_UART_IRQHandler+0x58>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004494:	6822      	ldr	r2, [r4, #0]
 8004496:	68d3      	ldr	r3, [r2, #12]
 8004498:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800449c:	60d3      	str	r3, [r2, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800449e:	6822      	ldr	r2, [r4, #0]
 80044a0:	68d3      	ldr	r3, [r2, #12]
 80044a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044a6:	60d3      	str	r3, [r2, #12]
 80044a8:	e6cc      	b.n	8004244 <HAL_UART_IRQHandler+0x58>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044aa:	6923      	ldr	r3, [r4, #16]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d1e5      	bne.n	800447c <HAL_UART_IRQHandler+0x290>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80044b0:	6a23      	ldr	r3, [r4, #32]
 80044b2:	881b      	ldrh	r3, [r3, #0]
 80044b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044b8:	6053      	str	r3, [r2, #4]
      huart->pTxBuffPtr += 2U;
 80044ba:	6a23      	ldr	r3, [r4, #32]
 80044bc:	3302      	adds	r3, #2
 80044be:	6223      	str	r3, [r4, #32]
 80044c0:	e7e1      	b.n	8004486 <HAL_UART_IRQHandler+0x29a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80044c2:	68d3      	ldr	r3, [r2, #12]
 80044c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044c8:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 80044ca:	2320      	movs	r3, #32
 80044cc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  HAL_UART_TxCpltCallback(huart);
 80044d0:	4620      	mov	r0, r4
 80044d2:	f000 ff17 	bl	8005304 <HAL_UART_TxCpltCallback>
  return HAL_OK;
 80044d6:	e6b5      	b.n	8004244 <HAL_UART_IRQHandler+0x58>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80044d8:	f013 0f08 	tst.w	r3, #8
 80044dc:	f47f aed5 	bne.w	800428a <HAL_UART_IRQHandler+0x9e>
 80044e0:	e6d7      	b.n	8004292 <HAL_UART_IRQHandler+0xa6>
 80044e2:	bf00      	nop
 80044e4:	08004027 	.word	0x08004027

080044e8 <UART_Start_Receive_IT>:
  huart->pRxBuffPtr = pData;
 80044e8:	6281      	str	r1, [r0, #40]	; 0x28
  huart->RxXferSize = Size;
 80044ea:	8582      	strh	r2, [r0, #44]	; 0x2c
  huart->RxXferCount = Size;
 80044ec:	85c2      	strh	r2, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044ee:	2300      	movs	r3, #0
 80044f0:	6443      	str	r3, [r0, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80044f2:	2322      	movs	r3, #34	; 0x22
 80044f4:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  if (huart->Init.Parity != UART_PARITY_NONE)
 80044f8:	6903      	ldr	r3, [r0, #16]
 80044fa:	b123      	cbz	r3, 8004506 <UART_Start_Receive_IT+0x1e>
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80044fc:	6802      	ldr	r2, [r0, #0]
 80044fe:	68d3      	ldr	r3, [r2, #12]
 8004500:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004504:	60d3      	str	r3, [r2, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004506:	6802      	ldr	r2, [r0, #0]
 8004508:	6953      	ldr	r3, [r2, #20]
 800450a:	f043 0301 	orr.w	r3, r3, #1
 800450e:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004510:	6802      	ldr	r2, [r0, #0]
 8004512:	68d3      	ldr	r3, [r2, #12]
 8004514:	f043 0320 	orr.w	r3, r3, #32
 8004518:	60d3      	str	r3, [r2, #12]
}
 800451a:	2000      	movs	r0, #0
 800451c:	4770      	bx	lr

0800451e <HAL_UART_Receive_IT>:
{
 800451e:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8004520:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8004524:	b2db      	uxtb	r3, r3
 8004526:	2b20      	cmp	r3, #32
 8004528:	d108      	bne.n	800453c <HAL_UART_Receive_IT+0x1e>
    if ((pData == NULL) || (Size == 0U))
 800452a:	b149      	cbz	r1, 8004540 <HAL_UART_Receive_IT+0x22>
 800452c:	b90a      	cbnz	r2, 8004532 <HAL_UART_Receive_IT+0x14>
      return HAL_ERROR;
 800452e:	2001      	movs	r0, #1
}
 8004530:	bd08      	pop	{r3, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004532:	2300      	movs	r3, #0
 8004534:	6303      	str	r3, [r0, #48]	; 0x30
    return (UART_Start_Receive_IT(huart, pData, Size));
 8004536:	f7ff ffd7 	bl	80044e8 <UART_Start_Receive_IT>
 800453a:	e7f9      	b.n	8004530 <HAL_UART_Receive_IT+0x12>
    return HAL_BUSY;
 800453c:	2002      	movs	r0, #2
 800453e:	e7f7      	b.n	8004530 <HAL_UART_Receive_IT+0x12>
      return HAL_ERROR;
 8004540:	2001      	movs	r0, #1
 8004542:	e7f5      	b.n	8004530 <HAL_UART_Receive_IT+0x12>

08004544 <eMBMasterInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBMasterInit( eMBMode eMode, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 8004544:	b510      	push	{r4, lr}
    eMBErrorCode    eStatus = MB_ENOERR;

    switch (eMode)
 8004546:	b110      	cbz	r0, 800454e <eMBMasterInit+0xa>

        eStatus = eMBMasterASCIIInit(ucPort, ulBaudRate, eParity );
        break;
#endif
    default:
        eStatus = MB_EINVAL;
 8004548:	2402      	movs	r4, #2
        }
        /* initialize the OS resource for modbus master. */
        vMBMasterOsResInit();
    }
    return eStatus;
}
 800454a:	4620      	mov	r0, r4
 800454c:	bd10      	pop	{r4, pc}
 800454e:	460c      	mov	r4, r1
 8004550:	4611      	mov	r1, r2
        pvMBMasterFrameStartCur = eMBMasterRTUStart;
 8004552:	4a15      	ldr	r2, [pc, #84]	; (80045a8 <eMBMasterInit+0x64>)
 8004554:	4815      	ldr	r0, [pc, #84]	; (80045ac <eMBMasterInit+0x68>)
 8004556:	6010      	str	r0, [r2, #0]
        pvMBMasterFrameStopCur = eMBMasterRTUStop;
 8004558:	4a15      	ldr	r2, [pc, #84]	; (80045b0 <eMBMasterInit+0x6c>)
 800455a:	4816      	ldr	r0, [pc, #88]	; (80045b4 <eMBMasterInit+0x70>)
 800455c:	6010      	str	r0, [r2, #0]
        peMBMasterFrameSendCur = eMBMasterRTUSend;
 800455e:	4a16      	ldr	r2, [pc, #88]	; (80045b8 <eMBMasterInit+0x74>)
 8004560:	4816      	ldr	r0, [pc, #88]	; (80045bc <eMBMasterInit+0x78>)
 8004562:	6010      	str	r0, [r2, #0]
        peMBMasterFrameReceiveCur = eMBMasterRTUReceive;
 8004564:	4a16      	ldr	r2, [pc, #88]	; (80045c0 <eMBMasterInit+0x7c>)
 8004566:	4817      	ldr	r0, [pc, #92]	; (80045c4 <eMBMasterInit+0x80>)
 8004568:	6010      	str	r0, [r2, #0]
        pvMBMasterFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBMasterPortClose : NULL;
 800456a:	4a17      	ldr	r2, [pc, #92]	; (80045c8 <eMBMasterInit+0x84>)
 800456c:	2000      	movs	r0, #0
 800456e:	6010      	str	r0, [r2, #0]
        pxMBMasterFrameCBByteReceived = xMBMasterRTUReceiveFSM;
 8004570:	4a16      	ldr	r2, [pc, #88]	; (80045cc <eMBMasterInit+0x88>)
 8004572:	4817      	ldr	r0, [pc, #92]	; (80045d0 <eMBMasterInit+0x8c>)
 8004574:	6010      	str	r0, [r2, #0]
        pxMBMasterFrameCBTransmitterEmpty = xMBMasterRTUTransmitFSM;
 8004576:	4a17      	ldr	r2, [pc, #92]	; (80045d4 <eMBMasterInit+0x90>)
 8004578:	4817      	ldr	r0, [pc, #92]	; (80045d8 <eMBMasterInit+0x94>)
 800457a:	6010      	str	r0, [r2, #0]
        pxMBMasterPortCBTimerExpired = xMBMasterRTUTimerExpired;
 800457c:	4a17      	ldr	r2, [pc, #92]	; (80045dc <eMBMasterInit+0x98>)
 800457e:	4818      	ldr	r0, [pc, #96]	; (80045e0 <eMBMasterInit+0x9c>)
 8004580:	6010      	str	r0, [r2, #0]
        eStatus = eMBMasterRTUInit(ucPort, ulBaudRate, eParity);
 8004582:	461a      	mov	r2, r3
 8004584:	4620      	mov	r0, r4
 8004586:	f000 fb61 	bl	8004c4c <eMBMasterRTUInit>
    if (eStatus == MB_ENOERR)
 800458a:	4604      	mov	r4, r0
 800458c:	2800      	cmp	r0, #0
 800458e:	d1dc      	bne.n	800454a <eMBMasterInit+0x6>
        if (!xMBMasterPortEventInit())
 8004590:	f000 fd3c 	bl	800500c <xMBMasterPortEventInit>
 8004594:	b118      	cbz	r0, 800459e <eMBMasterInit+0x5a>
            eMBState = STATE_DISABLED;
 8004596:	4b13      	ldr	r3, [pc, #76]	; (80045e4 <eMBMasterInit+0xa0>)
 8004598:	2201      	movs	r2, #1
 800459a:	701a      	strb	r2, [r3, #0]
 800459c:	e000      	b.n	80045a0 <eMBMasterInit+0x5c>
            eStatus = MB_EPORTERR;
 800459e:	2403      	movs	r4, #3
        vMBMasterOsResInit();
 80045a0:	f000 fdee 	bl	8005180 <vMBMasterOsResInit>
 80045a4:	e7d1      	b.n	800454a <eMBMasterInit+0x6>
 80045a6:	bf00      	nop
 80045a8:	200014d0 	.word	0x200014d0
 80045ac:	08004c99 	.word	0x08004c99
 80045b0:	200014d4 	.word	0x200014d4
 80045b4:	08004cb9 	.word	0x08004cb9
 80045b8:	200014c8 	.word	0x200014c8
 80045bc:	08004d21 	.word	0x08004d21
 80045c0:	200014c4 	.word	0x200014c4
 80045c4:	08004cd1 	.word	0x08004cd1
 80045c8:	200014cc 	.word	0x200014cc
 80045cc:	200014d8 	.word	0x200014d8
 80045d0:	08004dbd 	.word	0x08004dbd
 80045d4:	200014dc 	.word	0x200014dc
 80045d8:	08004e55 	.word	0x08004e55
 80045dc:	200014e0 	.word	0x200014e0
 80045e0:	08004edd 	.word	0x08004edd
 80045e4:	20000030 	.word	0x20000030

080045e8 <eMBMasterEnable>:
    return eStatus;
}

eMBErrorCode
eMBMasterEnable( void )
{
 80045e8:	b508      	push	{r3, lr}
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
 80045ea:	4b06      	ldr	r3, [pc, #24]	; (8004604 <eMBMasterEnable+0x1c>)
 80045ec:	781b      	ldrb	r3, [r3, #0]
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d001      	beq.n	80045f6 <eMBMasterEnable+0xe>
        pvMBMasterFrameStartCur(  );
        eMBState = STATE_ENABLED;
    }
    else
    {
        eStatus = MB_EILLSTATE;
 80045f2:	2006      	movs	r0, #6
    }
    return eStatus;
}
 80045f4:	bd08      	pop	{r3, pc}
        pvMBMasterFrameStartCur(  );
 80045f6:	4b04      	ldr	r3, [pc, #16]	; (8004608 <eMBMasterEnable+0x20>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4798      	blx	r3
        eMBState = STATE_ENABLED;
 80045fc:	2000      	movs	r0, #0
 80045fe:	4b01      	ldr	r3, [pc, #4]	; (8004604 <eMBMasterEnable+0x1c>)
 8004600:	7018      	strb	r0, [r3, #0]
 8004602:	e7f7      	b.n	80045f4 <eMBMasterEnable+0xc>
 8004604:	20000030 	.word	0x20000030
 8004608:	200014d0 	.word	0x200014d0

0800460c <eMBMasterPoll>:
}


eMBErrorCode
eMBMasterPoll( void )
{
 800460c:	b570      	push	{r4, r5, r6, lr}
 800460e:	b082      	sub	sp, #8
    eMBErrorCode    eStatus = MB_ENOERR;
    eMBMasterEventType    eEvent;
    eMBMasterErrorEventType errorType;

    /* Check if the protocol stack is ready. */
    if(( eMBState != STATE_ENABLED ) && ( eMBState != STATE_ESTABLISHED))
 8004610:	4b6b      	ldr	r3, [pc, #428]	; (80047c0 <eMBMasterPoll+0x1b4>)
 8004612:	781b      	ldrb	r3, [r3, #0]
 8004614:	b113      	cbz	r3, 800461c <eMBMasterPoll+0x10>
 8004616:	2b03      	cmp	r3, #3
 8004618:	f040 80cd 	bne.w	80047b6 <eMBMasterPoll+0x1aa>
        return MB_EILLSTATE;
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBMasterPortEventGet( &eEvent ) == TRUE )
 800461c:	f10d 0006 	add.w	r0, sp, #6
 8004620:	f000 fd80 	bl	8005124 <xMBMasterPortEventGet>
 8004624:	2801      	cmp	r0, #1
 8004626:	d003      	beq.n	8004630 <eMBMasterPoll+0x24>
        default:
            break;
        }

    }
    return MB_ENOERR;
 8004628:	2400      	movs	r4, #0
}
 800462a:	4620      	mov	r0, r4
 800462c:	b002      	add	sp, #8
 800462e:	bd70      	pop	{r4, r5, r6, pc}
        switch ( eEvent )
 8004630:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8004634:	3b01      	subs	r3, #1
 8004636:	2b0f      	cmp	r3, #15
 8004638:	f200 80bf 	bhi.w	80047ba <eMBMasterPoll+0x1ae>
 800463c:	e8df f003 	tbb	[pc, r3]
 8004640:	27bd0d08 	.word	0x27bd0d08
 8004644:	78bdbdbd 	.word	0x78bdbdbd
 8004648:	bdbdbdbd 	.word	0xbdbdbdbd
 800464c:	89bdbdbd 	.word	0x89bdbdbd
            eMBState = STATE_ESTABLISHED;
 8004650:	4b5b      	ldr	r3, [pc, #364]	; (80047c0 <eMBMasterPoll+0x1b4>)
 8004652:	2203      	movs	r2, #3
 8004654:	701a      	strb	r2, [r3, #0]
    return MB_ENOERR;
 8004656:	2400      	movs	r4, #0
            break;
 8004658:	e7e7      	b.n	800462a <eMBMasterPoll+0x1e>
            eStatus = peMBMasterFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
 800465a:	4b5a      	ldr	r3, [pc, #360]	; (80047c4 <eMBMasterPoll+0x1b8>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a5a      	ldr	r2, [pc, #360]	; (80047c8 <eMBMasterPoll+0x1bc>)
 8004660:	495a      	ldr	r1, [pc, #360]	; (80047cc <eMBMasterPoll+0x1c0>)
 8004662:	485b      	ldr	r0, [pc, #364]	; (80047d0 <eMBMasterPoll+0x1c4>)
 8004664:	4798      	blx	r3
            if ( ( eStatus == MB_ENOERR ) && ( ucRcvAddress == ucMBMasterGetDestAddress() ) )
 8004666:	4604      	mov	r4, r0
 8004668:	b928      	cbnz	r0, 8004676 <eMBMasterPoll+0x6a>
 800466a:	4b59      	ldr	r3, [pc, #356]	; (80047d0 <eMBMasterPoll+0x1c4>)
 800466c:	781a      	ldrb	r2, [r3, #0]
 800466e:	4b59      	ldr	r3, [pc, #356]	; (80047d4 <eMBMasterPoll+0x1c8>)
 8004670:	781b      	ldrb	r3, [r3, #0]
 8004672:	429a      	cmp	r2, r3
 8004674:	d007      	beq.n	8004686 <eMBMasterPoll+0x7a>
    return eMBMasterCurErrorType;
}
/* Set Modbus Master current error event type. */
void vMBMasterSetErrorType( eMBMasterErrorEventType errorType )
{
    eMBMasterCurErrorType = errorType;
 8004676:	4b58      	ldr	r3, [pc, #352]	; (80047d8 <eMBMasterPoll+0x1cc>)
 8004678:	2201      	movs	r2, #1
 800467a:	701a      	strb	r2, [r3, #0]
                ( void ) xMBMasterPortEventPost( EV_MASTER_ERROR_PROCESS );
 800467c:	2010      	movs	r0, #16
 800467e:	f000 fccf 	bl	8005020 <xMBMasterPortEventPost>
    return MB_ENOERR;
 8004682:	2400      	movs	r4, #0
 8004684:	e7d1      	b.n	800462a <eMBMasterPoll+0x1e>
                ( void ) xMBMasterPortEventPost( EV_MASTER_EXECUTE );
 8004686:	2004      	movs	r0, #4
 8004688:	f000 fcca 	bl	8005020 <xMBMasterPortEventPost>
 800468c:	e7cd      	b.n	800462a <eMBMasterPoll+0x1e>
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
 800468e:	4b4f      	ldr	r3, [pc, #316]	; (80047cc <eMBMasterPoll+0x1c0>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	781a      	ldrb	r2, [r3, #0]
            eException = MB_EX_ILLEGAL_FUNCTION;
 8004694:	4951      	ldr	r1, [pc, #324]	; (80047dc <eMBMasterPoll+0x1d0>)
 8004696:	2001      	movs	r0, #1
 8004698:	7008      	strb	r0, [r1, #0]
            if(ucFunctionCode >> 7) {
 800469a:	f993 1000 	ldrsb.w	r1, [r3]
 800469e:	2900      	cmp	r1, #0
 80046a0:	db11      	blt.n	80046c6 <eMBMasterPoll+0xba>
                for (i = 0; i < MB_FUNC_HANDLERS_MAX; i++)
 80046a2:	2400      	movs	r4, #0
                    if (xMasterFuncHandlers[i].ucFunctionCode == 0) {
 80046a4:	494e      	ldr	r1, [pc, #312]	; (80047e0 <eMBMasterPoll+0x1d4>)
 80046a6:	f811 3034 	ldrb.w	r3, [r1, r4, lsl #3]
 80046aa:	b123      	cbz	r3, 80046b6 <eMBMasterPoll+0xaa>
                    else if (xMasterFuncHandlers[i].ucFunctionCode == ucFunctionCode) {
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d016      	beq.n	80046de <eMBMasterPoll+0xd2>
                for (i = 0; i < MB_FUNC_HANDLERS_MAX; i++)
 80046b0:	3401      	adds	r4, #1
 80046b2:	2c10      	cmp	r4, #16
 80046b4:	d1f7      	bne.n	80046a6 <eMBMasterPoll+0x9a>
    eMBMasterCurErrorType = errorType;
 80046b6:	4b48      	ldr	r3, [pc, #288]	; (80047d8 <eMBMasterPoll+0x1cc>)
 80046b8:	2202      	movs	r2, #2
 80046ba:	701a      	strb	r2, [r3, #0]
                ( void ) xMBMasterPortEventPost( EV_MASTER_ERROR_PROCESS );
 80046bc:	2010      	movs	r0, #16
 80046be:	f000 fcaf 	bl	8005020 <xMBMasterPortEventPost>
    return MB_ENOERR;
 80046c2:	2400      	movs	r4, #0
 80046c4:	e7b1      	b.n	800462a <eMBMasterPoll+0x1e>
                eException = (eMBException)ucMBFrame[MB_PDU_DATA_OFF];
 80046c6:	785a      	ldrb	r2, [r3, #1]
 80046c8:	4b44      	ldr	r3, [pc, #272]	; (80047dc <eMBMasterPoll+0x1d0>)
 80046ca:	701a      	strb	r2, [r3, #0]
            if (eException != MB_EX_NONE) {
 80046cc:	4b43      	ldr	r3, [pc, #268]	; (80047dc <eMBMasterPoll+0x1d0>)
 80046ce:	781c      	ldrb	r4, [r3, #0]
 80046d0:	2c00      	cmp	r4, #0
 80046d2:	d1f0      	bne.n	80046b6 <eMBMasterPoll+0xaa>
                vMBMasterCBRequestScuuess( );
 80046d4:	f000 fd76 	bl	80051c4 <vMBMasterCBRequestScuuess>
                vMBMasterRunResRelease( );
 80046d8:	f000 fd55 	bl	8005186 <vMBMasterRunResRelease>
 80046dc:	e7a5      	b.n	800462a <eMBMasterPoll+0x1e>
    xMBRunInMasterMode = IsMasterMode;
 80046de:	4b41      	ldr	r3, [pc, #260]	; (80047e4 <eMBMasterPoll+0x1d8>)
 80046e0:	2201      	movs	r2, #1
 80046e2:	701a      	strb	r2, [r3, #0]
                        if ( xMBMasterRequestIsBroadcast() ) {
 80046e4:	f000 fc5c 	bl	8004fa0 <xMBMasterRequestIsBroadcast>
 80046e8:	b968      	cbnz	r0, 8004706 <eMBMasterPoll+0xfa>
                            eException = xMasterFuncHandlers[i].pxHandler(ucMBFrame, &usLength);
 80046ea:	4b3d      	ldr	r3, [pc, #244]	; (80047e0 <eMBMasterPoll+0x1d4>)
 80046ec:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80046f0:	6863      	ldr	r3, [r4, #4]
 80046f2:	4935      	ldr	r1, [pc, #212]	; (80047c8 <eMBMasterPoll+0x1bc>)
 80046f4:	4a35      	ldr	r2, [pc, #212]	; (80047cc <eMBMasterPoll+0x1c0>)
 80046f6:	6810      	ldr	r0, [r2, #0]
 80046f8:	4798      	blx	r3
 80046fa:	4b38      	ldr	r3, [pc, #224]	; (80047dc <eMBMasterPoll+0x1d0>)
 80046fc:	7018      	strb	r0, [r3, #0]
    xMBRunInMasterMode = IsMasterMode;
 80046fe:	4b39      	ldr	r3, [pc, #228]	; (80047e4 <eMBMasterPoll+0x1d8>)
 8004700:	2200      	movs	r2, #0
 8004702:	701a      	strb	r2, [r3, #0]
}
 8004704:	e7e2      	b.n	80046cc <eMBMasterPoll+0xc0>
                            usLength = usMBMasterGetPDUSndLength();
 8004706:	f000 fc3f 	bl	8004f88 <usMBMasterGetPDUSndLength>
 800470a:	4b2f      	ldr	r3, [pc, #188]	; (80047c8 <eMBMasterPoll+0x1bc>)
 800470c:	8018      	strh	r0, [r3, #0]
                            for(j = 1; j <= MB_MASTER_TOTAL_SLAVE_NUM; j++){
 800470e:	2501      	movs	r5, #1
    ucMBMasterDestAddress = Address;
 8004710:	4e30      	ldr	r6, [pc, #192]	; (80047d4 <eMBMasterPoll+0x1c8>)
                                eException = xMasterFuncHandlers[i].pxHandler(ucMBFrame, &usLength);
 8004712:	4b33      	ldr	r3, [pc, #204]	; (80047e0 <eMBMasterPoll+0x1d4>)
 8004714:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8004718:	6864      	ldr	r4, [r4, #4]
    ucMBMasterDestAddress = Address;
 800471a:	7035      	strb	r5, [r6, #0]
                                eException = xMasterFuncHandlers[i].pxHandler(ucMBFrame, &usLength);
 800471c:	492a      	ldr	r1, [pc, #168]	; (80047c8 <eMBMasterPoll+0x1bc>)
 800471e:	4b2b      	ldr	r3, [pc, #172]	; (80047cc <eMBMasterPoll+0x1c0>)
 8004720:	6818      	ldr	r0, [r3, #0]
 8004722:	47a0      	blx	r4
 8004724:	4b2d      	ldr	r3, [pc, #180]	; (80047dc <eMBMasterPoll+0x1d0>)
 8004726:	7018      	strb	r0, [r3, #0]
                            for(j = 1; j <= MB_MASTER_TOTAL_SLAVE_NUM; j++){
 8004728:	3501      	adds	r5, #1
 800472a:	2d21      	cmp	r5, #33	; 0x21
 800472c:	d1f5      	bne.n	800471a <eMBMasterPoll+0x10e>
 800472e:	e7e6      	b.n	80046fe <eMBMasterPoll+0xf2>
            vMBMasterGetPDUSndBuf( &ucMBFrame );
 8004730:	4c26      	ldr	r4, [pc, #152]	; (80047cc <eMBMasterPoll+0x1c0>)
 8004732:	4620      	mov	r0, r4
 8004734:	f000 fc1c 	bl	8004f70 <vMBMasterGetPDUSndBuf>
            eStatus = peMBMasterFrameSendCur( ucMBMasterGetDestAddress(), ucMBFrame, usMBMasterGetPDUSndLength() );
 8004738:	4b2b      	ldr	r3, [pc, #172]	; (80047e8 <eMBMasterPoll+0x1dc>)
 800473a:	681d      	ldr	r5, [r3, #0]
    return ucMBMasterDestAddress;
 800473c:	4b25      	ldr	r3, [pc, #148]	; (80047d4 <eMBMasterPoll+0x1c8>)
 800473e:	781e      	ldrb	r6, [r3, #0]
            eStatus = peMBMasterFrameSendCur( ucMBMasterGetDestAddress(), ucMBFrame, usMBMasterGetPDUSndLength() );
 8004740:	6824      	ldr	r4, [r4, #0]
 8004742:	f000 fc21 	bl	8004f88 <usMBMasterGetPDUSndLength>
 8004746:	4602      	mov	r2, r0
 8004748:	4621      	mov	r1, r4
 800474a:	4630      	mov	r0, r6
 800474c:	47a8      	blx	r5
    return MB_ENOERR;
 800474e:	2400      	movs	r4, #0
            break;
 8004750:	e76b      	b.n	800462a <eMBMasterPoll+0x1e>
    return eMBMasterCurErrorType;
 8004752:	4b21      	ldr	r3, [pc, #132]	; (80047d8 <eMBMasterPoll+0x1cc>)
 8004754:	781c      	ldrb	r4, [r3, #0]
            vMBMasterGetPDUSndBuf( &ucMBFrame );
 8004756:	481d      	ldr	r0, [pc, #116]	; (80047cc <eMBMasterPoll+0x1c0>)
 8004758:	f000 fc0a 	bl	8004f70 <vMBMasterGetPDUSndBuf>
            switch (errorType) {
 800475c:	2c01      	cmp	r4, #1
 800475e:	d012      	beq.n	8004786 <eMBMasterPoll+0x17a>
 8004760:	2c02      	cmp	r4, #2
 8004762:	d01c      	beq.n	800479e <eMBMasterPoll+0x192>
 8004764:	b11c      	cbz	r4, 800476e <eMBMasterPoll+0x162>
            vMBMasterRunResRelease();
 8004766:	f000 fd0e 	bl	8005186 <vMBMasterRunResRelease>
    return MB_ENOERR;
 800476a:	2400      	movs	r4, #0
            break;
 800476c:	e75d      	b.n	800462a <eMBMasterPoll+0x1e>
    return ucMBMasterDestAddress;
 800476e:	4b19      	ldr	r3, [pc, #100]	; (80047d4 <eMBMasterPoll+0x1c8>)
 8004770:	781c      	ldrb	r4, [r3, #0]
                vMBMasterErrorCBRespondTimeout(ucMBMasterGetDestAddress(),
 8004772:	4b16      	ldr	r3, [pc, #88]	; (80047cc <eMBMasterPoll+0x1c0>)
 8004774:	681d      	ldr	r5, [r3, #0]
 8004776:	f000 fc07 	bl	8004f88 <usMBMasterGetPDUSndLength>
 800477a:	4602      	mov	r2, r0
 800477c:	4629      	mov	r1, r5
 800477e:	4620      	mov	r0, r4
 8004780:	f000 fd02 	bl	8005188 <vMBMasterErrorCBRespondTimeout>
                break;
 8004784:	e7ef      	b.n	8004766 <eMBMasterPoll+0x15a>
    return ucMBMasterDestAddress;
 8004786:	4b13      	ldr	r3, [pc, #76]	; (80047d4 <eMBMasterPoll+0x1c8>)
 8004788:	781c      	ldrb	r4, [r3, #0]
                vMBMasterErrorCBReceiveData(ucMBMasterGetDestAddress(),
 800478a:	4b10      	ldr	r3, [pc, #64]	; (80047cc <eMBMasterPoll+0x1c0>)
 800478c:	681d      	ldr	r5, [r3, #0]
 800478e:	f000 fbfb 	bl	8004f88 <usMBMasterGetPDUSndLength>
 8004792:	4602      	mov	r2, r0
 8004794:	4629      	mov	r1, r5
 8004796:	4620      	mov	r0, r4
 8004798:	f000 fd00 	bl	800519c <vMBMasterErrorCBReceiveData>
                break;
 800479c:	e7e3      	b.n	8004766 <eMBMasterPoll+0x15a>
    return ucMBMasterDestAddress;
 800479e:	4b0d      	ldr	r3, [pc, #52]	; (80047d4 <eMBMasterPoll+0x1c8>)
 80047a0:	781c      	ldrb	r4, [r3, #0]
                vMBMasterErrorCBExecuteFunction(ucMBMasterGetDestAddress(),
 80047a2:	4b0a      	ldr	r3, [pc, #40]	; (80047cc <eMBMasterPoll+0x1c0>)
 80047a4:	681d      	ldr	r5, [r3, #0]
 80047a6:	f000 fbef 	bl	8004f88 <usMBMasterGetPDUSndLength>
 80047aa:	4602      	mov	r2, r0
 80047ac:	4629      	mov	r1, r5
 80047ae:	4620      	mov	r0, r4
 80047b0:	f000 fcfe 	bl	80051b0 <vMBMasterErrorCBExecuteFunction>
                break;
 80047b4:	e7d7      	b.n	8004766 <eMBMasterPoll+0x15a>
        return MB_EILLSTATE;
 80047b6:	2406      	movs	r4, #6
 80047b8:	e737      	b.n	800462a <eMBMasterPoll+0x1e>
        switch ( eEvent )
 80047ba:	2400      	movs	r4, #0
 80047bc:	e735      	b.n	800462a <eMBMasterPoll+0x1e>
 80047be:	bf00      	nop
 80047c0:	20000030 	.word	0x20000030
 80047c4:	200014c4 	.word	0x200014c4
 80047c8:	200014ea 	.word	0x200014ea
 80047cc:	200014e4 	.word	0x200014e4
 80047d0:	200014e9 	.word	0x200014e9
 80047d4:	200014e8 	.word	0x200014e8
 80047d8:	200014c1 	.word	0x200014c1
 80047dc:	200014c0 	.word	0x200014c0
 80047e0:	08007a0c 	.word	0x08007a0c
 80047e4:	200014ec 	.word	0x200014ec
 80047e8:	200014c8 	.word	0x200014c8

080047ec <ucMBMasterGetDestAddress>:
}
 80047ec:	4b01      	ldr	r3, [pc, #4]	; (80047f4 <ucMBMasterGetDestAddress+0x8>)
 80047ee:	7818      	ldrb	r0, [r3, #0]
 80047f0:	4770      	bx	lr
 80047f2:	bf00      	nop
 80047f4:	200014e8 	.word	0x200014e8

080047f8 <vMBMasterSetDestAddress>:
    ucMBMasterDestAddress = Address;
 80047f8:	4b01      	ldr	r3, [pc, #4]	; (8004800 <vMBMasterSetDestAddress+0x8>)
 80047fa:	7018      	strb	r0, [r3, #0]
}
 80047fc:	4770      	bx	lr
 80047fe:	bf00      	nop
 8004800:	200014e8 	.word	0x200014e8

08004804 <vMBMasterSetErrorType>:
    eMBMasterCurErrorType = errorType;
 8004804:	4b01      	ldr	r3, [pc, #4]	; (800480c <vMBMasterSetErrorType+0x8>)
 8004806:	7018      	strb	r0, [r3, #0]
}
 8004808:	4770      	bx	lr
 800480a:	bf00      	nop
 800480c:	200014c1 	.word	0x200014c1

08004810 <usMBCRC16>:
{
    UCHAR           ucCRCHi = 0xFF;
    UCHAR           ucCRCLo = 0xFF;
    int             iIndex;

    while( usLen-- )
 8004810:	b1b9      	cbz	r1, 8004842 <usMBCRC16+0x32>
{
 8004812:	b430      	push	{r4, r5}
 8004814:	f101 3cff 	add.w	ip, r1, #4294967295
 8004818:	fa1f fc8c 	uxth.w	ip, ip
 800481c:	f10c 0c01 	add.w	ip, ip, #1
 8004820:	4484      	add	ip, r0
    UCHAR           ucCRCLo = 0xFF;
 8004822:	22ff      	movs	r2, #255	; 0xff
    UCHAR           ucCRCHi = 0xFF;
 8004824:	4611      	mov	r1, r2
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
 8004826:	4d09      	ldr	r5, [pc, #36]	; (800484c <usMBCRC16+0x3c>)
        ucCRCHi = aucCRCLo[iIndex];
 8004828:	4c09      	ldr	r4, [pc, #36]	; (8004850 <usMBCRC16+0x40>)
        iIndex = ucCRCLo ^ *( pucFrame++ );
 800482a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800482e:	4053      	eors	r3, r2
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
 8004830:	5cea      	ldrb	r2, [r5, r3]
 8004832:	404a      	eors	r2, r1
        ucCRCHi = aucCRCLo[iIndex];
 8004834:	5ce1      	ldrb	r1, [r4, r3]
    while( usLen-- )
 8004836:	4560      	cmp	r0, ip
 8004838:	d1f7      	bne.n	800482a <usMBCRC16+0x1a>
    }
    return ( USHORT )( ucCRCHi << 8 | ucCRCLo );
}
 800483a:	ea42 2001 	orr.w	r0, r2, r1, lsl #8
 800483e:	bc30      	pop	{r4, r5}
 8004840:	4770      	bx	lr
    UCHAR           ucCRCLo = 0xFF;
 8004842:	22ff      	movs	r2, #255	; 0xff
}
 8004844:	ea42 2002 	orr.w	r0, r2, r2, lsl #8
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	08007a8c 	.word	0x08007a8c
 8004850:	08007b8c 	.word	0x08007b8c

08004854 <eMBMasterFuncReadCoils>:
    return eErrStatus;
}

eMBException
eMBMasterFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
 8004854:	b530      	push	{r4, r5, lr}
 8004856:	b083      	sub	sp, #12
 8004858:	4605      	mov	r5, r0
 800485a:	460c      	mov	r4, r1

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    /* If this request is broadcast, and it's read mode. This request don't need execute. */
    if ( xMBMasterRequestIsBroadcast() )
 800485c:	f000 fba0 	bl	8004fa0 <xMBMasterRequestIsBroadcast>
 8004860:	bb48      	cbnz	r0, 80048b6 <eMBMasterFuncReadCoils+0x62>
    {
        eStatus = MB_EX_NONE;
    }
    else if ( *usLen >= MB_PDU_SIZE_MIN + MB_PDU_FUNC_READ_SIZE_MIN )
 8004862:	8823      	ldrh	r3, [r4, #0]
 8004864:	2b01      	cmp	r3, #1
 8004866:	d929      	bls.n	80048bc <eMBMasterFuncReadCoils+0x68>
    {
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 8004868:	a801      	add	r0, sp, #4
 800486a:	f000 fb81 	bl	8004f70 <vMBMasterGetPDUSndBuf>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 800486e:	9b01      	ldr	r3, [sp, #4]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
        usRegAddress++;

        usCoilCount = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_COILCNT_OFF] << 8 );
 8004870:	78da      	ldrb	r2, [r3, #3]
        usCoilCount |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_COILCNT_OFF + 1] );
 8004872:	7919      	ldrb	r1, [r3, #4]
 8004874:	ea41 2202 	orr.w	r2, r1, r2, lsl #8

        /* Test if the quantity of coils is a multiple of 8. If not last
         * byte is only partially field with unused coils set to zero. */
        if( ( usCoilCount & 0x0007 ) != 0 )
 8004878:	f011 0f07 	tst.w	r1, #7
 800487c:	d007      	beq.n	800488e <eMBMasterFuncReadCoils+0x3a>
        {
            ucByteCount = ( UCHAR )( usCoilCount / 8 + 1 );
 800487e:	08d1      	lsrs	r1, r2, #3
 8004880:	3101      	adds	r1, #1
 8004882:	b2c9      	uxtb	r1, r1
        }

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception.
         */
        if( ( usCoilCount >= 1 ) &&
 8004884:	7868      	ldrb	r0, [r5, #1]
 8004886:	4288      	cmp	r0, r1
 8004888:	d007      	beq.n	800489a <eMBMasterFuncReadCoils+0x46>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800488a:	2003      	movs	r0, #3
 800488c:	e014      	b.n	80048b8 <eMBMasterFuncReadCoils+0x64>
        if( ( usCoilCount >= 1 ) &&
 800488e:	b90a      	cbnz	r2, 8004894 <eMBMasterFuncReadCoils+0x40>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004890:	2003      	movs	r0, #3
 8004892:	e011      	b.n	80048b8 <eMBMasterFuncReadCoils+0x64>
            ucByteCount = ( UCHAR )( usCoilCount / 8 );
 8004894:	f3c2 01c7 	ubfx	r1, r2, #3, #8
 8004898:	e7f4      	b.n	8004884 <eMBMasterFuncReadCoils+0x30>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 800489a:	7858      	ldrb	r0, [r3, #1]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
 800489c:	7899      	ldrb	r1, [r3, #2]
 800489e:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
        usRegAddress++;
 80048a2:	3101      	adds	r1, #1
            eRegStatus = eMBMasterRegCoilsCB( &pucFrame[MB_PDU_FUNC_READ_VALUES_OFF], usRegAddress, usCoilCount, MB_REG_READ );
 80048a4:	2300      	movs	r3, #0
 80048a6:	b289      	uxth	r1, r1
 80048a8:	1ca8      	adds	r0, r5, #2
 80048aa:	f000 fe1f 	bl	80054ec <eMBMasterRegCoilsCB>
            if( eRegStatus != MB_ENOERR )
 80048ae:	b118      	cbz	r0, 80048b8 <eMBMasterFuncReadCoils+0x64>
                eStatus = prveMBError2Exception( eRegStatus );
 80048b0:	f000 fb9e 	bl	8004ff0 <prveMBError2Exception>
 80048b4:	e000      	b.n	80048b8 <eMBMasterFuncReadCoils+0x64>
        eStatus = MB_EX_NONE;
 80048b6:	2000      	movs	r0, #0
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 80048b8:	b003      	add	sp, #12
 80048ba:	bd30      	pop	{r4, r5, pc}
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80048bc:	2003      	movs	r0, #3
 80048be:	e7fb      	b.n	80048b8 <eMBMasterFuncReadCoils+0x64>

080048c0 <eMBMasterFuncWriteCoil>:
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 80048c0:	880b      	ldrh	r3, [r1, #0]
 80048c2:	2b05      	cmp	r3, #5
 80048c4:	d001      	beq.n	80048ca <eMBMasterFuncWriteCoil+0xa>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80048c6:	2003      	movs	r0, #3
 80048c8:	4770      	bx	lr
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 80048ca:	7903      	ldrb	r3, [r0, #4]
 80048cc:	bb0b      	cbnz	r3, 8004912 <eMBMasterFuncWriteCoil+0x52>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 80048ce:	78c2      	ldrb	r2, [r0, #3]
 80048d0:	1e53      	subs	r3, r2, #1
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 80048d2:	b2db      	uxtb	r3, r3
 80048d4:	2bfd      	cmp	r3, #253	; 0xfd
 80048d6:	d91e      	bls.n	8004916 <eMBMasterFuncWriteCoil+0x56>
{
 80048d8:	b500      	push	{lr}
 80048da:	b083      	sub	sp, #12
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 80048dc:	7843      	ldrb	r3, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 80048de:	7881      	ldrb	r1, [r0, #2]
            ucBuf[1] = 0;
 80048e0:	2000      	movs	r0, #0
 80048e2:	f88d 0005 	strb.w	r0, [sp, #5]
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
 80048e6:	2aff      	cmp	r2, #255	; 0xff
 80048e8:	bf14      	ite	ne
 80048ea:	2200      	movne	r2, #0
 80048ec:	2201      	moveq	r2, #1
 80048ee:	f88d 2004 	strb.w	r2, [sp, #4]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 80048f2:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
        usRegAddress++;
 80048f6:	3101      	adds	r1, #1
                eMBMasterRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );
 80048f8:	2301      	movs	r3, #1
 80048fa:	461a      	mov	r2, r3
 80048fc:	b289      	uxth	r1, r1
 80048fe:	a801      	add	r0, sp, #4
 8004900:	f000 fdf4 	bl	80054ec <eMBMasterRegCoilsCB>
            if( eRegStatus != MB_ENOERR )
 8004904:	b910      	cbnz	r0, 800490c <eMBMasterFuncWriteCoil+0x4c>
    }
    return eStatus;
}
 8004906:	b003      	add	sp, #12
 8004908:	f85d fb04 	ldr.w	pc, [sp], #4
                eStatus = prveMBError2Exception( eRegStatus );
 800490c:	f000 fb70 	bl	8004ff0 <prveMBError2Exception>
 8004910:	e7f9      	b.n	8004906 <eMBMasterFuncWriteCoil+0x46>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004912:	2003      	movs	r0, #3
 8004914:	4770      	bx	lr
 8004916:	2003      	movs	r0, #3
}
 8004918:	4770      	bx	lr

0800491a <eMBMasterFuncWriteMultipleCoils>:
    return eErrStatus;
}

eMBException
eMBMasterFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
 800491a:	b510      	push	{r4, lr}
 800491c:	b082      	sub	sp, #8
 800491e:	4604      	mov	r4, r0

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    /* If this request is broadcast, the *usLen is not need check. */
    if( ( *usLen == MB_PDU_FUNC_WRITE_MUL_SIZE ) || xMBMasterRequestIsBroadcast() )
 8004920:	880b      	ldrh	r3, [r1, #0]
 8004922:	2b05      	cmp	r3, #5
 8004924:	d002      	beq.n	800492c <eMBMasterFuncWriteMultipleCoils+0x12>
 8004926:	f000 fb3b 	bl	8004fa0 <xMBMasterRequestIsBroadcast>
 800492a:	b340      	cbz	r0, 800497e <eMBMasterFuncWriteMultipleCoils+0x64>
    {
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 800492c:	a801      	add	r0, sp, #4
 800492e:	f000 fb1f 	bl	8004f70 <vMBMasterGetPDUSndBuf>
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
        usRegAddress++;

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
 8004932:	78e2      	ldrb	r2, [r4, #3]
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
 8004934:	7923      	ldrb	r3, [r4, #4]
 8004936:	ea43 2202 	orr.w	r2, r3, r2, lsl #8

        ucByteCount = ucMBFrame[MB_PDU_REQ_WRITE_MUL_BYTECNT_OFF];

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
 800493a:	f013 0f07 	tst.w	r3, #7
 800493e:	d009      	beq.n	8004954 <eMBMasterFuncWriteMultipleCoils+0x3a>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
 8004940:	08d3      	lsrs	r3, r2, #3
 8004942:	3301      	adds	r3, #1
 8004944:	b2db      	uxtb	r3, r3
        ucByteCount = ucMBFrame[MB_PDU_REQ_WRITE_MUL_BYTECNT_OFF];
 8004946:	9801      	ldr	r0, [sp, #4]
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
        }

        if( ( usCoilCnt >= 1 ) && ( ucByteCountVerify == ucByteCount ) )
 8004948:	7941      	ldrb	r1, [r0, #5]
 800494a:	4299      	cmp	r1, r3
 800494c:	d008      	beq.n	8004960 <eMBMasterFuncWriteMultipleCoils+0x46>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800494e:	2003      	movs	r0, #3
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 8004950:	b002      	add	sp, #8
 8004952:	bd10      	pop	{r4, pc}
        if( ( usCoilCnt >= 1 ) && ( ucByteCountVerify == ucByteCount ) )
 8004954:	b90a      	cbnz	r2, 800495a <eMBMasterFuncWriteMultipleCoils+0x40>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004956:	2003      	movs	r0, #3
 8004958:	e7fa      	b.n	8004950 <eMBMasterFuncWriteMultipleCoils+0x36>
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
 800495a:	f3c2 03c7 	ubfx	r3, r2, #3, #8
 800495e:	e7f2      	b.n	8004946 <eMBMasterFuncWriteMultipleCoils+0x2c>
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 8004960:	7863      	ldrb	r3, [r4, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8004962:	78a1      	ldrb	r1, [r4, #2]
 8004964:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
        usRegAddress++;
 8004968:	3101      	adds	r1, #1
                eMBMasterRegCoilsCB( &ucMBFrame[MB_PDU_REQ_WRITE_MUL_VALUES_OFF],
 800496a:	2301      	movs	r3, #1
 800496c:	b289      	uxth	r1, r1
 800496e:	3006      	adds	r0, #6
 8004970:	f000 fdbc 	bl	80054ec <eMBMasterRegCoilsCB>
            if( eRegStatus != MB_ENOERR )
 8004974:	2800      	cmp	r0, #0
 8004976:	d0eb      	beq.n	8004950 <eMBMasterFuncWriteMultipleCoils+0x36>
                eStatus = prveMBError2Exception( eRegStatus );
 8004978:	f000 fb3a 	bl	8004ff0 <prveMBError2Exception>
 800497c:	e7e8      	b.n	8004950 <eMBMasterFuncWriteMultipleCoils+0x36>
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800497e:	2003      	movs	r0, #3
 8004980:	e7e6      	b.n	8004950 <eMBMasterFuncWriteMultipleCoils+0x36>

08004982 <eMBMasterFuncReadDiscreteInputs>:
    return eErrStatus;
}

eMBException
eMBMasterFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
 8004982:	b530      	push	{r4, r5, lr}
 8004984:	b083      	sub	sp, #12
 8004986:	4605      	mov	r5, r0
 8004988:	460c      	mov	r4, r1

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    /* If this request is broadcast, and it's read mode. This request don't need execute. */
    if ( xMBMasterRequestIsBroadcast() )
 800498a:	f000 fb09 	bl	8004fa0 <xMBMasterRequestIsBroadcast>
 800498e:	bb40      	cbnz	r0, 80049e2 <eMBMasterFuncReadDiscreteInputs+0x60>
    {
        eStatus = MB_EX_NONE;
    }
    else if( *usLen >= MB_PDU_SIZE_MIN + MB_PDU_FUNC_READ_SIZE_MIN )
 8004990:	8823      	ldrh	r3, [r4, #0]
 8004992:	2b01      	cmp	r3, #1
 8004994:	d928      	bls.n	80049e8 <eMBMasterFuncReadDiscreteInputs+0x66>
    {
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 8004996:	a801      	add	r0, sp, #4
 8004998:	f000 faea 	bl	8004f70 <vMBMasterGetPDUSndBuf>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 800499c:	9b01      	ldr	r3, [sp, #4]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
        usRegAddress++;

        usDiscreteCnt = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_DISCCNT_OFF] << 8 );
 800499e:	78da      	ldrb	r2, [r3, #3]
        usDiscreteCnt |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_DISCCNT_OFF + 1] );
 80049a0:	7919      	ldrb	r1, [r3, #4]
 80049a2:	ea41 2202 	orr.w	r2, r1, r2, lsl #8

        /* Test if the quantity of coils is a multiple of 8. If not last
         * byte is only partially field with unused coils set to zero. */
        if( ( usDiscreteCnt & 0x0007 ) != 0 )
 80049a6:	f011 0f07 	tst.w	r1, #7
 80049aa:	d007      	beq.n	80049bc <eMBMasterFuncReadDiscreteInputs+0x3a>
        {
            ucNBytes = ( UCHAR )( usDiscreteCnt / 8 + 1 );
 80049ac:	08d1      	lsrs	r1, r2, #3
 80049ae:	3101      	adds	r1, #1
 80049b0:	b2c9      	uxtb	r1, r1
        }

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception.
         */
        if ((usDiscreteCnt >= 1) && ucNBytes == pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF])
 80049b2:	7868      	ldrb	r0, [r5, #1]
 80049b4:	4288      	cmp	r0, r1
 80049b6:	d007      	beq.n	80049c8 <eMBMasterFuncReadDiscreteInputs+0x46>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80049b8:	2003      	movs	r0, #3
 80049ba:	e013      	b.n	80049e4 <eMBMasterFuncReadDiscreteInputs+0x62>
        if ((usDiscreteCnt >= 1) && ucNBytes == pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF])
 80049bc:	b90a      	cbnz	r2, 80049c2 <eMBMasterFuncReadDiscreteInputs+0x40>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80049be:	2003      	movs	r0, #3
 80049c0:	e010      	b.n	80049e4 <eMBMasterFuncReadDiscreteInputs+0x62>
            ucNBytes = ( UCHAR )( usDiscreteCnt / 8 );
 80049c2:	f3c2 01c7 	ubfx	r1, r2, #3, #8
 80049c6:	e7f4      	b.n	80049b2 <eMBMasterFuncReadDiscreteInputs+0x30>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 80049c8:	7858      	ldrb	r0, [r3, #1]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
 80049ca:	7899      	ldrb	r1, [r3, #2]
 80049cc:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
        usRegAddress++;
 80049d0:	3101      	adds	r1, #1
            eRegStatus = eMBMasterRegDiscreteCB( &pucFrame[MB_PDU_FUNC_READ_VALUES_OFF], usRegAddress, usDiscreteCnt );
 80049d2:	b289      	uxth	r1, r1
 80049d4:	1ca8      	adds	r0, r5, #2
 80049d6:	f000 fdd7 	bl	8005588 <eMBMasterRegDiscreteCB>
            if( eRegStatus != MB_ENOERR )
 80049da:	b118      	cbz	r0, 80049e4 <eMBMasterFuncReadDiscreteInputs+0x62>
                eStatus = prveMBError2Exception( eRegStatus );
 80049dc:	f000 fb08 	bl	8004ff0 <prveMBError2Exception>
 80049e0:	e000      	b.n	80049e4 <eMBMasterFuncReadDiscreteInputs+0x62>
        eStatus = MB_EX_NONE;
 80049e2:	2000      	movs	r0, #0
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 80049e4:	b003      	add	sp, #12
 80049e6:	bd30      	pop	{r4, r5, pc}
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80049e8:	2003      	movs	r0, #3
 80049ea:	e7fb      	b.n	80049e4 <eMBMasterFuncReadDiscreteInputs+0x62>

080049ec <eMBMasterFuncWriteHoldingRegister>:
    return eErrStatus;
}

eMBException
eMBMasterFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 80049ec:	b508      	push	{r3, lr}
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_SIZE_MIN + MB_PDU_FUNC_WRITE_SIZE ) )
 80049ee:	880b      	ldrh	r3, [r1, #0]
 80049f0:	2b05      	cmp	r3, #5
 80049f2:	d001      	beq.n	80049f8 <eMBMasterFuncWriteHoldingRegister+0xc>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80049f4:	2003      	movs	r0, #3
    }
    return eStatus;
}
 80049f6:	bd08      	pop	{r3, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 80049f8:	7843      	ldrb	r3, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 80049fa:	7881      	ldrb	r1, [r0, #2]
 80049fc:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
        usRegAddress++;
 8004a00:	3101      	adds	r1, #1
        eRegStatus = eMBMasterRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
 8004a02:	2301      	movs	r3, #1
 8004a04:	461a      	mov	r2, r3
 8004a06:	b289      	uxth	r1, r1
 8004a08:	3003      	adds	r0, #3
 8004a0a:	f000 fd39 	bl	8005480 <eMBMasterRegHoldingCB>
        if( eRegStatus != MB_ENOERR )
 8004a0e:	2800      	cmp	r0, #0
 8004a10:	d0f1      	beq.n	80049f6 <eMBMasterFuncWriteHoldingRegister+0xa>
            eStatus = prveMBError2Exception( eRegStatus );
 8004a12:	f000 faed 	bl	8004ff0 <prveMBError2Exception>
 8004a16:	e7ee      	b.n	80049f6 <eMBMasterFuncWriteHoldingRegister+0xa>

08004a18 <eMBMasterReqWriteMultipleHoldingRegister>:
{
    UCHAR                 *ucMBFrame;
    USHORT                 usRegIndex = 0;
    eMBMasterReqErrCode    eErrStatus = MB_MRE_NO_ERR;

    if ( ucSndAddr > MB_MASTER_TOTAL_SLAVE_NUM ) eErrStatus = MB_MRE_ILL_ARG;
 8004a18:	2820      	cmp	r0, #32
 8004a1a:	d901      	bls.n	8004a20 <eMBMasterReqWriteMultipleHoldingRegister+0x8>
 8004a1c:	2002      	movs	r0, #2
        vMBMasterSetPDUSndLength( MB_PDU_SIZE_MIN + MB_PDU_REQ_WRITE_MUL_SIZE_MIN + 2*usNRegs );
        ( void ) xMBMasterPortEventPost( EV_MASTER_FRAME_SENT );
        eErrStatus = eMBMasterWaitRequestFinish( );
    }
    return eErrStatus;
}
 8004a1e:	4770      	bx	lr
{
 8004a20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a22:	b083      	sub	sp, #12
 8004a24:	4605      	mov	r5, r0
 8004a26:	460f      	mov	r7, r1
 8004a28:	4614      	mov	r4, r2
 8004a2a:	461e      	mov	r6, r3
    else if ( xMBMasterRunResTake( lTimeOut ) == FALSE ) eErrStatus = MB_MRE_MASTER_BUSY;
 8004a2c:	9808      	ldr	r0, [sp, #32]
 8004a2e:	f000 fba8 	bl	8005182 <xMBMasterRunResTake>
 8004a32:	b910      	cbnz	r0, 8004a3a <eMBMasterReqWriteMultipleHoldingRegister+0x22>
 8004a34:	2005      	movs	r0, #5
}
 8004a36:	b003      	add	sp, #12
 8004a38:	bdf0      	pop	{r4, r5, r6, r7, pc}
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 8004a3a:	a801      	add	r0, sp, #4
 8004a3c:	f000 fa98 	bl	8004f70 <vMBMasterGetPDUSndBuf>
        vMBMasterSetDestAddress(ucSndAddr);
 8004a40:	4628      	mov	r0, r5
 8004a42:	f7ff fed9 	bl	80047f8 <vMBMasterSetDestAddress>
        ucMBFrame[MB_PDU_FUNC_OFF]                     = MB_FUNC_WRITE_MULTIPLE_REGISTERS;
 8004a46:	9b01      	ldr	r3, [sp, #4]
 8004a48:	2210      	movs	r2, #16
 8004a4a:	701a      	strb	r2, [r3, #0]
        ucMBFrame[MB_PDU_REQ_WRITE_MUL_ADDR_OFF]       = usRegAddr >> 8;
 8004a4c:	0a3a      	lsrs	r2, r7, #8
 8004a4e:	9b01      	ldr	r3, [sp, #4]
 8004a50:	705a      	strb	r2, [r3, #1]
        ucMBFrame[MB_PDU_REQ_WRITE_MUL_ADDR_OFF + 1]   = usRegAddr;
 8004a52:	9b01      	ldr	r3, [sp, #4]
 8004a54:	709f      	strb	r7, [r3, #2]
        ucMBFrame[MB_PDU_REQ_WRITE_MUL_REGCNT_OFF]     = usNRegs >> 8;
 8004a56:	0a23      	lsrs	r3, r4, #8
 8004a58:	9a01      	ldr	r2, [sp, #4]
 8004a5a:	70d3      	strb	r3, [r2, #3]
        ucMBFrame[MB_PDU_REQ_WRITE_MUL_REGCNT_OFF + 1] = usNRegs ;
 8004a5c:	9b01      	ldr	r3, [sp, #4]
 8004a5e:	b2e2      	uxtb	r2, r4
 8004a60:	711a      	strb	r2, [r3, #4]
        ucMBFrame[MB_PDU_REQ_WRITE_MUL_BYTECNT_OFF]    = usNRegs * 2;
 8004a62:	0052      	lsls	r2, r2, #1
 8004a64:	715a      	strb	r2, [r3, #5]
        ucMBFrame += MB_PDU_REQ_WRITE_MUL_VALUES_OFF;
 8004a66:	3306      	adds	r3, #6
 8004a68:	9301      	str	r3, [sp, #4]
        while( usNRegs > usRegIndex)
 8004a6a:	b194      	cbz	r4, 8004a92 <eMBMasterReqWriteMultipleHoldingRegister+0x7a>
 8004a6c:	1eb1      	subs	r1, r6, #2
 8004a6e:	1e65      	subs	r5, r4, #1
 8004a70:	b2ad      	uxth	r5, r5
 8004a72:	eb06 0545 	add.w	r5, r6, r5, lsl #1
            *ucMBFrame++ = pusDataBuffer[usRegIndex] >> 8;
 8004a76:	f831 3f02 	ldrh.w	r3, [r1, #2]!
 8004a7a:	0a1b      	lsrs	r3, r3, #8
 8004a7c:	9801      	ldr	r0, [sp, #4]
 8004a7e:	1c42      	adds	r2, r0, #1
 8004a80:	9201      	str	r2, [sp, #4]
 8004a82:	7003      	strb	r3, [r0, #0]
            *ucMBFrame++ = pusDataBuffer[usRegIndex++] ;
 8004a84:	880a      	ldrh	r2, [r1, #0]
 8004a86:	9b01      	ldr	r3, [sp, #4]
 8004a88:	1c58      	adds	r0, r3, #1
 8004a8a:	9001      	str	r0, [sp, #4]
 8004a8c:	701a      	strb	r2, [r3, #0]
        while( usNRegs > usRegIndex)
 8004a8e:	42a9      	cmp	r1, r5
 8004a90:	d1f1      	bne.n	8004a76 <eMBMasterReqWriteMultipleHoldingRegister+0x5e>
        vMBMasterSetPDUSndLength( MB_PDU_SIZE_MIN + MB_PDU_REQ_WRITE_MUL_SIZE_MIN + 2*usNRegs );
 8004a92:	1ce0      	adds	r0, r4, #3
 8004a94:	0040      	lsls	r0, r0, #1
 8004a96:	b280      	uxth	r0, r0
 8004a98:	f000 fa70 	bl	8004f7c <vMBMasterSetPDUSndLength>
        ( void ) xMBMasterPortEventPost( EV_MASTER_FRAME_SENT );
 8004a9c:	2008      	movs	r0, #8
 8004a9e:	f000 fabf 	bl	8005020 <xMBMasterPortEventPost>
        eErrStatus = eMBMasterWaitRequestFinish( );
 8004aa2:	f000 fb99 	bl	80051d8 <eMBMasterWaitRequestFinish>
 8004aa6:	e7c6      	b.n	8004a36 <eMBMasterReqWriteMultipleHoldingRegister+0x1e>

08004aa8 <eMBMasterFuncWriteMultipleHoldingRegister>:

eMBException
eMBMasterFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8004aa8:	b500      	push	{lr}
 8004aaa:	b083      	sub	sp, #12

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    /* If this request is broadcast, the *usLen is not need check. */
    if( ( *usLen == MB_PDU_SIZE_MIN + MB_PDU_FUNC_WRITE_MUL_SIZE ) || xMBMasterRequestIsBroadcast() )
 8004aac:	880b      	ldrh	r3, [r1, #0]
 8004aae:	2b05      	cmp	r3, #5
 8004ab0:	d002      	beq.n	8004ab8 <eMBMasterFuncWriteMultipleHoldingRegister+0x10>
 8004ab2:	f000 fa75 	bl	8004fa0 <xMBMasterRequestIsBroadcast>
 8004ab6:	b1f0      	cbz	r0, 8004af6 <eMBMasterFuncWriteMultipleHoldingRegister+0x4e>
    {
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 8004ab8:	a801      	add	r0, sp, #4
 8004aba:	f000 fa59 	bl	8004f70 <vMBMasterGetPDUSndBuf>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_WRITE_MUL_ADDR_OFF] << 8 );
 8004abe:	9801      	ldr	r0, [sp, #4]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_WRITE_MUL_ADDR_OFF + 1] );
        usRegAddress++;

        usRegCount = ( USHORT )( ucMBFrame[MB_PDU_REQ_WRITE_MUL_REGCNT_OFF] << 8 );
 8004ac0:	78c3      	ldrb	r3, [r0, #3]
        usRegCount |= ( USHORT )( ucMBFrame[MB_PDU_REQ_WRITE_MUL_REGCNT_OFF + 1] );
 8004ac2:	7902      	ldrb	r2, [r0, #4]
 8004ac4:	ea42 2203 	orr.w	r2, r2, r3, lsl #8

        ucRegByteCount = ucMBFrame[MB_PDU_REQ_WRITE_MUL_BYTECNT_OFF];

        if( ucRegByteCount == 2 * usRegCount )
 8004ac8:	7943      	ldrb	r3, [r0, #5]
 8004aca:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 8004ace:	d003      	beq.n	8004ad8 <eMBMasterFuncWriteMultipleHoldingRegister+0x30>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004ad0:	2003      	movs	r0, #3
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 8004ad2:	b003      	add	sp, #12
 8004ad4:	f85d fb04 	ldr.w	pc, [sp], #4
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_WRITE_MUL_ADDR_OFF] << 8 );
 8004ad8:	7843      	ldrb	r3, [r0, #1]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_WRITE_MUL_ADDR_OFF + 1] );
 8004ada:	7881      	ldrb	r1, [r0, #2]
 8004adc:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
        usRegAddress++;
 8004ae0:	3101      	adds	r1, #1
                eMBMasterRegHoldingCB( &ucMBFrame[MB_PDU_REQ_WRITE_MUL_VALUES_OFF],
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	b289      	uxth	r1, r1
 8004ae6:	3006      	adds	r0, #6
 8004ae8:	f000 fcca 	bl	8005480 <eMBMasterRegHoldingCB>
            if( eRegStatus != MB_ENOERR )
 8004aec:	2800      	cmp	r0, #0
 8004aee:	d0f0      	beq.n	8004ad2 <eMBMasterFuncWriteMultipleHoldingRegister+0x2a>
                eStatus = prveMBError2Exception( eRegStatus );
 8004af0:	f000 fa7e 	bl	8004ff0 <prveMBError2Exception>
 8004af4:	e7ed      	b.n	8004ad2 <eMBMasterFuncWriteMultipleHoldingRegister+0x2a>
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004af6:	2003      	movs	r0, #3
 8004af8:	e7eb      	b.n	8004ad2 <eMBMasterFuncWriteMultipleHoldingRegister+0x2a>

08004afa <eMBMasterFuncReadHoldingRegister>:
    return eErrStatus;
}

eMBException
eMBMasterFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8004afa:	b530      	push	{r4, r5, lr}
 8004afc:	b083      	sub	sp, #12
 8004afe:	4605      	mov	r5, r0
 8004b00:	460c      	mov	r4, r1

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    /* If this request is broadcast, and it's read mode. This request don't need execute. */
    if ( xMBMasterRequestIsBroadcast() )
 8004b02:	f000 fa4d 	bl	8004fa0 <xMBMasterRequestIsBroadcast>
 8004b06:	b9f8      	cbnz	r0, 8004b48 <eMBMasterFuncReadHoldingRegister+0x4e>
    {
        eStatus = MB_EX_NONE;
    }
    else if( *usLen >= MB_PDU_SIZE_MIN + MB_PDU_FUNC_READ_SIZE_MIN )
 8004b08:	8823      	ldrh	r3, [r4, #0]
 8004b0a:	2b01      	cmp	r3, #1
 8004b0c:	d91f      	bls.n	8004b4e <eMBMasterFuncReadHoldingRegister+0x54>
    {
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 8004b0e:	a801      	add	r0, sp, #4
 8004b10:	f000 fa2e 	bl	8004f70 <vMBMasterGetPDUSndBuf>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 8004b14:	9b01      	ldr	r3, [sp, #4]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
        usRegAddress++;

        usRegCount = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_REGCNT_OFF] << 8 );
 8004b16:	78d9      	ldrb	r1, [r3, #3]
        usRegCount |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_REGCNT_OFF + 1] );
 8004b18:	791a      	ldrb	r2, [r3, #4]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception.
         */
        if( ( usRegCount >= 1 ) && ( 2 * usRegCount == pucFrame[MB_PDU_FUNC_READ_BYTECNT_OFF] ) )
 8004b1a:	ea52 2201 	orrs.w	r2, r2, r1, lsl #8
 8004b1e:	d018      	beq.n	8004b52 <eMBMasterFuncReadHoldingRegister+0x58>
 8004b20:	7869      	ldrb	r1, [r5, #1]
 8004b22:	ebb1 0f42 	cmp.w	r1, r2, lsl #1
 8004b26:	d001      	beq.n	8004b2c <eMBMasterFuncReadHoldingRegister+0x32>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004b28:	2003      	movs	r0, #3
 8004b2a:	e00e      	b.n	8004b4a <eMBMasterFuncReadHoldingRegister+0x50>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 8004b2c:	7858      	ldrb	r0, [r3, #1]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
 8004b2e:	7899      	ldrb	r1, [r3, #2]
 8004b30:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
        usRegAddress++;
 8004b34:	3101      	adds	r1, #1
            eRegStatus = eMBMasterRegHoldingCB( &pucFrame[MB_PDU_FUNC_READ_VALUES_OFF], usRegAddress, usRegCount, MB_REG_READ );
 8004b36:	2300      	movs	r3, #0
 8004b38:	b289      	uxth	r1, r1
 8004b3a:	1ca8      	adds	r0, r5, #2
 8004b3c:	f000 fca0 	bl	8005480 <eMBMasterRegHoldingCB>
            if( eRegStatus != MB_ENOERR )
 8004b40:	b118      	cbz	r0, 8004b4a <eMBMasterFuncReadHoldingRegister+0x50>
                eStatus = prveMBError2Exception( eRegStatus );
 8004b42:	f000 fa55 	bl	8004ff0 <prveMBError2Exception>
 8004b46:	e000      	b.n	8004b4a <eMBMasterFuncReadHoldingRegister+0x50>
        eStatus = MB_EX_NONE;
 8004b48:	2000      	movs	r0, #0
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 8004b4a:	b003      	add	sp, #12
 8004b4c:	bd30      	pop	{r4, r5, pc}
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004b4e:	2003      	movs	r0, #3
 8004b50:	e7fb      	b.n	8004b4a <eMBMasterFuncReadHoldingRegister+0x50>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004b52:	2003      	movs	r0, #3
 8004b54:	e7f9      	b.n	8004b4a <eMBMasterFuncReadHoldingRegister+0x50>

08004b56 <eMBMasterFuncReadWriteMultipleHoldingRegister>:
    return eErrStatus;
}

eMBException
eMBMasterFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8004b56:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b58:	b083      	sub	sp, #12
 8004b5a:	4605      	mov	r5, r0
 8004b5c:	460c      	mov	r4, r1

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    /* If this request is broadcast, and it's read mode. This request don't need execute. */
    if ( xMBMasterRequestIsBroadcast() )
 8004b5e:	f000 fa1f 	bl	8004fa0 <xMBMasterRequestIsBroadcast>
 8004b62:	bb80      	cbnz	r0, 8004bc6 <eMBMasterFuncReadWriteMultipleHoldingRegister+0x70>
    {
        eStatus = MB_EX_NONE;
    }
    else if( *usLen >= MB_PDU_SIZE_MIN + MB_PDU_FUNC_READWRITE_SIZE_MIN )
 8004b64:	8823      	ldrh	r3, [r4, #0]
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	d92e      	bls.n	8004bc8 <eMBMasterFuncReadWriteMultipleHoldingRegister+0x72>
    {
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 8004b6a:	a801      	add	r0, sp, #4
 8004b6c:	f000 fa00 	bl	8004f70 <vMBMasterGetPDUSndBuf>
        usRegReadAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_READ_ADDR_OFF] << 8U );
 8004b70:	9801      	ldr	r0, [sp, #4]
        usRegReadAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_READ_ADDR_OFF + 1] );
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_READ_REGCNT_OFF] << 8U );
 8004b72:	78c3      	ldrb	r3, [r0, #3]
        usRegReadCount |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_READ_REGCNT_OFF + 1] );
 8004b74:	7904      	ldrb	r4, [r0, #4]
 8004b76:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_WRITE_REGCNT_OFF] << 8U );
        usRegWriteCount |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_WRITE_REGCNT_OFF + 1] );

        if( ( 2 * usRegReadCount ) == pucFrame[MB_PDU_FUNC_READWRITE_READ_BYTECNT_OFF] )
 8004b7a:	786b      	ldrb	r3, [r5, #1]
 8004b7c:	ebb3 0f44 	cmp.w	r3, r4, lsl #1
 8004b80:	d001      	beq.n	8004b86 <eMBMasterFuncReadWriteMultipleHoldingRegister+0x30>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004b82:	2003      	movs	r0, #3
 8004b84:	e020      	b.n	8004bc8 <eMBMasterFuncReadWriteMultipleHoldingRegister+0x72>
        usRegReadAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_READ_ADDR_OFF] << 8U );
 8004b86:	7847      	ldrb	r7, [r0, #1]
        usRegReadAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_READ_ADDR_OFF + 1] );
 8004b88:	7886      	ldrb	r6, [r0, #2]
        usRegWriteCount = ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_WRITE_REGCNT_OFF] << 8U );
 8004b8a:	f890 c007 	ldrb.w	ip, [r0, #7]
        usRegWriteAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_WRITE_ADDR_OFF] << 8U );
 8004b8e:	7943      	ldrb	r3, [r0, #5]
        usRegWriteAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_WRITE_ADDR_OFF + 1] );
 8004b90:	7981      	ldrb	r1, [r0, #6]
 8004b92:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
        usRegWriteCount |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_WRITE_REGCNT_OFF + 1] );
 8004b96:	7a02      	ldrb	r2, [r0, #8]
        usRegWriteAddress++;
 8004b98:	3101      	adds	r1, #1
            eRegStatus = eMBMasterRegHoldingCB( &ucMBFrame[MB_PDU_REQ_READWRITE_WRITE_VALUES_OFF],
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
 8004ba0:	b289      	uxth	r1, r1
 8004ba2:	300a      	adds	r0, #10
 8004ba4:	f000 fc6c 	bl	8005480 <eMBMasterRegHoldingCB>
 8004ba8:	4603      	mov	r3, r0
            if( eRegStatus == MB_ENOERR )
 8004baa:	b110      	cbz	r0, 8004bb2 <eMBMasterFuncReadWriteMultipleHoldingRegister+0x5c>
                eStatus = prveMBError2Exception( eRegStatus );
 8004bac:	f000 fa20 	bl	8004ff0 <prveMBError2Exception>
 8004bb0:	e00a      	b.n	8004bc8 <eMBMasterFuncReadWriteMultipleHoldingRegister+0x72>
        usRegReadAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_READ_ADDR_OFF + 1] );
 8004bb2:	ea46 2107 	orr.w	r1, r6, r7, lsl #8
        usRegReadAddress++;
 8004bb6:	3101      	adds	r1, #1
                eRegStatus = eMBMasterRegHoldingCB(&pucFrame[MB_PDU_FUNC_READWRITE_READ_VALUES_OFF],
 8004bb8:	4622      	mov	r2, r4
 8004bba:	b289      	uxth	r1, r1
 8004bbc:	1ca8      	adds	r0, r5, #2
 8004bbe:	f000 fc5f 	bl	8005480 <eMBMasterRegHoldingCB>
            if( eRegStatus != MB_ENOERR )
 8004bc2:	b108      	cbz	r0, 8004bc8 <eMBMasterFuncReadWriteMultipleHoldingRegister+0x72>
 8004bc4:	e7f2      	b.n	8004bac <eMBMasterFuncReadWriteMultipleHoldingRegister+0x56>
        eStatus = MB_EX_NONE;
 8004bc6:	2000      	movs	r0, #0
        }
    }
    return eStatus;
}
 8004bc8:	b003      	add	sp, #12
 8004bca:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004bcc <eMBMasterFuncReadInputRegister>:
    return eErrStatus;
}

eMBException
eMBMasterFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8004bcc:	b530      	push	{r4, r5, lr}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	4605      	mov	r5, r0
 8004bd2:	460c      	mov	r4, r1

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    /* If this request is broadcast, and it's read mode. This request don't need execute. */
    if ( xMBMasterRequestIsBroadcast() )
 8004bd4:	f000 f9e4 	bl	8004fa0 <xMBMasterRequestIsBroadcast>
 8004bd8:	b9f0      	cbnz	r0, 8004c18 <eMBMasterFuncReadInputRegister+0x4c>
    {
        eStatus = MB_EX_NONE;
    }
    else if( *usLen >= MB_PDU_SIZE_MIN + MB_PDU_FUNC_READ_SIZE_MIN )
 8004bda:	8823      	ldrh	r3, [r4, #0]
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d91e      	bls.n	8004c1e <eMBMasterFuncReadInputRegister+0x52>
    {
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 8004be0:	a801      	add	r0, sp, #4
 8004be2:	f000 f9c5 	bl	8004f70 <vMBMasterGetPDUSndBuf>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 8004be6:	9b01      	ldr	r3, [sp, #4]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
        usRegAddress++;

        usRegCount = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_REGCNT_OFF] << 8 );
 8004be8:	78d9      	ldrb	r1, [r3, #3]
        usRegCount |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_REGCNT_OFF + 1] );
 8004bea:	791a      	ldrb	r2, [r3, #4]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception.
         */
        if( ( usRegCount >= 1 ) && ( 2 * usRegCount == pucFrame[MB_PDU_FUNC_READ_BYTECNT_OFF] ) )
 8004bec:	ea52 2201 	orrs.w	r2, r2, r1, lsl #8
 8004bf0:	d017      	beq.n	8004c22 <eMBMasterFuncReadInputRegister+0x56>
 8004bf2:	7869      	ldrb	r1, [r5, #1]
 8004bf4:	ebb1 0f42 	cmp.w	r1, r2, lsl #1
 8004bf8:	d001      	beq.n	8004bfe <eMBMasterFuncReadInputRegister+0x32>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004bfa:	2003      	movs	r0, #3
 8004bfc:	e00d      	b.n	8004c1a <eMBMasterFuncReadInputRegister+0x4e>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 8004bfe:	7858      	ldrb	r0, [r3, #1]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
 8004c00:	7899      	ldrb	r1, [r3, #2]
 8004c02:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
        usRegAddress++;
 8004c06:	3101      	adds	r1, #1
            eRegStatus = eMBMasterRegInputCB( &pucFrame[MB_PDU_FUNC_READ_VALUES_OFF], usRegAddress, usRegCount );
 8004c08:	b289      	uxth	r1, r1
 8004c0a:	1ca8      	adds	r0, r5, #2
 8004c0c:	f000 fc02 	bl	8005414 <eMBMasterRegInputCB>
            if( eRegStatus != MB_ENOERR )
 8004c10:	b118      	cbz	r0, 8004c1a <eMBMasterFuncReadInputRegister+0x4e>
                eStatus = prveMBError2Exception( eRegStatus );
 8004c12:	f000 f9ed 	bl	8004ff0 <prveMBError2Exception>
 8004c16:	e000      	b.n	8004c1a <eMBMasterFuncReadInputRegister+0x4e>
        eStatus = MB_EX_NONE;
 8004c18:	2000      	movs	r0, #0
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 8004c1a:	b003      	add	sp, #12
 8004c1c:	bd30      	pop	{r4, r5, pc}
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004c1e:	2003      	movs	r0, #3
 8004c20:	e7fb      	b.n	8004c1a <eMBMasterFuncReadInputRegister+0x4e>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004c22:	2003      	movs	r0, #3
 8004c24:	e7f9      	b.n	8004c1a <eMBMasterFuncReadInputRegister+0x4e>
	...

08004c28 <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
 8004c28:	b538      	push	{r3, r4, r5, lr}
 8004c2a:	460d      	mov	r5, r1
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
 8004c2c:	4b05      	ldr	r3, [pc, #20]	; (8004c44 <eMBFuncReportSlaveID+0x1c>)
 8004c2e:	881c      	ldrh	r4, [r3, #0]
 8004c30:	4622      	mov	r2, r4
 8004c32:	4905      	ldr	r1, [pc, #20]	; (8004c48 <eMBFuncReportSlaveID+0x20>)
 8004c34:	3001      	adds	r0, #1
 8004c36:	f002 fce1 	bl	80075fc <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
 8004c3a:	3401      	adds	r4, #1
 8004c3c:	802c      	strh	r4, [r5, #0]
    return MB_EX_NONE;
}
 8004c3e:	2000      	movs	r0, #0
 8004c40:	bd38      	pop	{r3, r4, r5, pc}
 8004c42:	bf00      	nop
 8004c44:	20001510 	.word	0x20001510
 8004c48:	200014f0 	.word	0x200014f0

08004c4c <eMBMasterRTUInit>:
static volatile eMBMasterTimerMode eMasterCurTimerMode;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBMasterRTUInit(UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 8004c4c:	b570      	push	{r4, r5, r6, lr}
 8004c4e:	4605      	mov	r5, r0
 8004c50:	460c      	mov	r4, r1
 8004c52:	4616      	mov	r6, r2
    eMBErrorCode    eStatus = MB_ENOERR;
    ULONG           usTimerT35_50us;

    ENTER_CRITICAL_SECTION(  );
 8004c54:	f000 f9d8 	bl	8005008 <EnterCriticalSection>

    /* Modbus RTU uses 8 Databits. */
    if( xMBMasterPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
 8004c58:	4633      	mov	r3, r6
 8004c5a:	2208      	movs	r2, #8
 8004c5c:	4621      	mov	r1, r4
 8004c5e:	4628      	mov	r0, r5
 8004c60:	f000 fada 	bl	8005218 <xMBMasterPortSerialInit>
 8004c64:	2801      	cmp	r0, #1
 8004c66:	d004      	beq.n	8004c72 <eMBMasterRTUInit+0x26>
    {
        eStatus = MB_EPORTERR;
 8004c68:	2403      	movs	r4, #3
        if( xMBMasterPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
        {
            eStatus = MB_EPORTERR;
        }
    }
    EXIT_CRITICAL_SECTION(  );
 8004c6a:	f000 f9ce 	bl	800500a <ExitCriticalSection>

    return eStatus;
}
 8004c6e:	4620      	mov	r0, r4
 8004c70:	bd70      	pop	{r4, r5, r6, pc}
        if( ulBaudRate > 19200 )
 8004c72:	f5b4 4f96 	cmp.w	r4, #19200	; 0x4b00
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
 8004c76:	bf9d      	ittte	ls
 8004c78:	0064      	lslls	r4, r4, #1
 8004c7a:	4806      	ldrls	r0, [pc, #24]	; (8004c94 <eMBMasterRTUInit+0x48>)
 8004c7c:	fbb0 f0f4 	udivls	r0, r0, r4
            usTimerT35_50us = 35;       /* 1800us. */
 8004c80:	2023      	movhi	r0, #35	; 0x23
        if( xMBMasterPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
 8004c82:	b280      	uxth	r0, r0
 8004c84:	f000 fb8c 	bl	80053a0 <xMBMasterPortTimersInit>
            eStatus = MB_EPORTERR;
 8004c88:	2801      	cmp	r0, #1
 8004c8a:	bf0c      	ite	eq
 8004c8c:	2400      	moveq	r4, #0
 8004c8e:	2403      	movne	r4, #3
 8004c90:	e7eb      	b.n	8004c6a <eMBMasterRTUInit+0x1e>
 8004c92:	bf00      	nop
 8004c94:	00177fa0 	.word	0x00177fa0

08004c98 <eMBMasterRTUStart>:

void
eMBMasterRTUStart( void )
{
 8004c98:	b508      	push	{r3, lr}
    ENTER_CRITICAL_SECTION(  );
 8004c9a:	f000 f9b5 	bl	8005008 <EnterCriticalSection>
    /* Initially the receiver is in the state STATE_M_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_M_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_M_RX_INIT;
 8004c9e:	2100      	movs	r1, #0
 8004ca0:	4b04      	ldr	r3, [pc, #16]	; (8004cb4 <eMBMasterRTUStart+0x1c>)
 8004ca2:	7019      	strb	r1, [r3, #0]
    vMBMasterPortSerialEnable( TRUE, FALSE );
 8004ca4:	2001      	movs	r0, #1
 8004ca6:	f000 fae3 	bl	8005270 <vMBMasterPortSerialEnable>
    vMBMasterPortTimersT35Enable(  );
 8004caa:	f000 fb83 	bl	80053b4 <vMBMasterPortTimersT35Enable>

    EXIT_CRITICAL_SECTION(  );
 8004cae:	f000 f9ac 	bl	800500a <ExitCriticalSection>
}
 8004cb2:	bd08      	pop	{r3, pc}
 8004cb4:	20001513 	.word	0x20001513

08004cb8 <eMBMasterRTUStop>:

void
eMBMasterRTUStop( void )
{
 8004cb8:	b508      	push	{r3, lr}
    ENTER_CRITICAL_SECTION(  );
 8004cba:	f000 f9a5 	bl	8005008 <EnterCriticalSection>
    vMBMasterPortSerialEnable( FALSE, FALSE );
 8004cbe:	2100      	movs	r1, #0
 8004cc0:	4608      	mov	r0, r1
 8004cc2:	f000 fad5 	bl	8005270 <vMBMasterPortSerialEnable>
    vMBMasterPortTimersDisable(  );
 8004cc6:	f000 fb99 	bl	80053fc <vMBMasterPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
 8004cca:	f000 f99e 	bl	800500a <ExitCriticalSection>
}
 8004cce:	bd08      	pop	{r3, pc}

08004cd0 <eMBMasterRTUReceive>:

eMBErrorCode
eMBMasterRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
 8004cd0:	b570      	push	{r4, r5, r6, lr}
 8004cd2:	4606      	mov	r6, r0
 8004cd4:	460d      	mov	r5, r1
 8004cd6:	4614      	mov	r4, r2
    eMBErrorCode    eStatus = MB_ENOERR;

    ENTER_CRITICAL_SECTION(  );
 8004cd8:	f000 f996 	bl	8005008 <EnterCriticalSection>
   // assert_param( usMasterRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usMasterRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
 8004cdc:	4b0e      	ldr	r3, [pc, #56]	; (8004d18 <eMBMasterRTUReceive+0x48>)
 8004cde:	881b      	ldrh	r3, [r3, #0]
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	2b03      	cmp	r3, #3
 8004ce4:	d804      	bhi.n	8004cf0 <eMBMasterRTUReceive+0x20>
        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucMasterRTURcvBuf[MB_SER_PDU_PDU_OFF];
    }
    else
    {
        eStatus = MB_EIO;
 8004ce6:	2405      	movs	r4, #5
    }

    EXIT_CRITICAL_SECTION(  );
 8004ce8:	f000 f98f 	bl	800500a <ExitCriticalSection>
    return eStatus;
}
 8004cec:	4620      	mov	r0, r4
 8004cee:	bd70      	pop	{r4, r5, r6, pc}
        && ( usMBCRC16( ( UCHAR * ) ucMasterRTURcvBuf, usMasterRcvBufferPos ) == 0 ) )
 8004cf0:	4b09      	ldr	r3, [pc, #36]	; (8004d18 <eMBMasterRTUReceive+0x48>)
 8004cf2:	8819      	ldrh	r1, [r3, #0]
 8004cf4:	b289      	uxth	r1, r1
 8004cf6:	4809      	ldr	r0, [pc, #36]	; (8004d1c <eMBMasterRTUReceive+0x4c>)
 8004cf8:	f7ff fd8a 	bl	8004810 <usMBCRC16>
 8004cfc:	b950      	cbnz	r0, 8004d14 <eMBMasterRTUReceive+0x44>
        *pucRcvAddress = ucMasterRTURcvBuf[MB_SER_PDU_ADDR_OFF];
 8004cfe:	4b07      	ldr	r3, [pc, #28]	; (8004d1c <eMBMasterRTUReceive+0x4c>)
 8004d00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d04:	7032      	strb	r2, [r6, #0]
        *pusLength = ( USHORT )( usMasterRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
 8004d06:	4a04      	ldr	r2, [pc, #16]	; (8004d18 <eMBMasterRTUReceive+0x48>)
 8004d08:	8812      	ldrh	r2, [r2, #0]
 8004d0a:	3a03      	subs	r2, #3
 8004d0c:	8022      	strh	r2, [r4, #0]
        *pucFrame = ( UCHAR * ) & ucMasterRTURcvBuf[MB_SER_PDU_PDU_OFF];
 8004d0e:	602b      	str	r3, [r5, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
 8004d10:	2400      	movs	r4, #0
        *pucFrame = ( UCHAR * ) & ucMasterRTURcvBuf[MB_SER_PDU_PDU_OFF];
 8004d12:	e7e9      	b.n	8004ce8 <eMBMasterRTUReceive+0x18>
        eStatus = MB_EIO;
 8004d14:	2405      	movs	r4, #5
 8004d16:	e7e7      	b.n	8004ce8 <eMBMasterRTUReceive+0x18>
 8004d18:	2000171a 	.word	0x2000171a
 8004d1c:	2000151c 	.word	0x2000151c

08004d20 <eMBMasterRTUSend>:

eMBErrorCode
eMBMasterRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
 8004d20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    eMBErrorCode    eStatus = MB_ENOERR;
    USHORT          usCRC16;

    if ( ucSlaveAddress > MB_MASTER_TOTAL_SLAVE_NUM ) return MB_EINVAL;
 8004d24:	2820      	cmp	r0, #32
 8004d26:	d83c      	bhi.n	8004da2 <eMBMasterRTUSend+0x82>
 8004d28:	4604      	mov	r4, r0
 8004d2a:	460e      	mov	r6, r1
 8004d2c:	4615      	mov	r5, r2

    ENTER_CRITICAL_SECTION(  );
 8004d2e:	f000 f96b 	bl	8005008 <EnterCriticalSection>

    /* Check if the receiver is still in idle state. If not we where to
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_M_RX_IDLE )
 8004d32:	4b1d      	ldr	r3, [pc, #116]	; (8004da8 <eMBMasterRTUSend+0x88>)
 8004d34:	781b      	ldrb	r3, [r3, #0]
 8004d36:	b2db      	uxtb	r3, r3
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d005      	beq.n	8004d48 <eMBMasterRTUSend+0x28>
        eSndState = STATE_M_TX_XMIT;
        vMBMasterPortSerialEnable( FALSE, TRUE );
    }
    else
    {
        eStatus = MB_EIO;
 8004d3c:	2405      	movs	r4, #5
    }
    EXIT_CRITICAL_SECTION(  );
 8004d3e:	f000 f964 	bl	800500a <ExitCriticalSection>
    return eStatus;
}
 8004d42:	4620      	mov	r0, r4
 8004d44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        pucMasterSndBufferCur = ( UCHAR * ) pucFrame - 1;
 8004d48:	1e70      	subs	r0, r6, #1
 8004d4a:	4b18      	ldr	r3, [pc, #96]	; (8004dac <eMBMasterRTUSend+0x8c>)
 8004d4c:	6018      	str	r0, [r3, #0]
        usMasterSndBufferCount = 1;
 8004d4e:	4f18      	ldr	r7, [pc, #96]	; (8004db0 <eMBMasterRTUSend+0x90>)
 8004d50:	f04f 0801 	mov.w	r8, #1
 8004d54:	f8a7 8000 	strh.w	r8, [r7]
        pucMasterSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
 8004d58:	f806 4c01 	strb.w	r4, [r6, #-1]
        usMasterSndBufferCount += usLength;
 8004d5c:	883a      	ldrh	r2, [r7, #0]
 8004d5e:	442a      	add	r2, r5
 8004d60:	b292      	uxth	r2, r2
 8004d62:	803a      	strh	r2, [r7, #0]
        usCRC16 = usMBCRC16( ( UCHAR * ) pucMasterSndBufferCur, usMasterSndBufferCount );
 8004d64:	8839      	ldrh	r1, [r7, #0]
 8004d66:	b289      	uxth	r1, r1
 8004d68:	f7ff fd52 	bl	8004810 <usMBCRC16>
        ucMasterRTUSndBuf[usMasterSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
 8004d6c:	883b      	ldrh	r3, [r7, #0]
 8004d6e:	b29b      	uxth	r3, r3
 8004d70:	eb03 0208 	add.w	r2, r3, r8
 8004d74:	b292      	uxth	r2, r2
 8004d76:	803a      	strh	r2, [r7, #0]
 8004d78:	b2c2      	uxtb	r2, r0
 8004d7a:	490e      	ldr	r1, [pc, #56]	; (8004db4 <eMBMasterRTUSend+0x94>)
 8004d7c:	54ca      	strb	r2, [r1, r3]
        ucMasterRTUSndBuf[usMasterSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
 8004d7e:	883b      	ldrh	r3, [r7, #0]
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	eb03 0208 	add.w	r2, r3, r8
 8004d86:	b292      	uxth	r2, r2
 8004d88:	803a      	strh	r2, [r7, #0]
 8004d8a:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8004d8e:	54c8      	strb	r0, [r1, r3]
        eSndState = STATE_M_TX_XMIT;
 8004d90:	4b09      	ldr	r3, [pc, #36]	; (8004db8 <eMBMasterRTUSend+0x98>)
 8004d92:	f883 8000 	strb.w	r8, [r3]
        vMBMasterPortSerialEnable( FALSE, TRUE );
 8004d96:	4641      	mov	r1, r8
 8004d98:	2000      	movs	r0, #0
 8004d9a:	f000 fa69 	bl	8005270 <vMBMasterPortSerialEnable>
    eMBErrorCode    eStatus = MB_ENOERR;
 8004d9e:	2400      	movs	r4, #0
 8004da0:	e7cd      	b.n	8004d3e <eMBMasterRTUSend+0x1e>
    if ( ucSlaveAddress > MB_MASTER_TOTAL_SLAVE_NUM ) return MB_EINVAL;
 8004da2:	2402      	movs	r4, #2
 8004da4:	e7cd      	b.n	8004d42 <eMBMasterRTUSend+0x22>
 8004da6:	bf00      	nop
 8004da8:	20001513 	.word	0x20001513
 8004dac:	20001518 	.word	0x20001518
 8004db0:	2000171e 	.word	0x2000171e
 8004db4:	2000161c 	.word	0x2000161c
 8004db8:	20001514 	.word	0x20001514

08004dbc <xMBMasterRTUReceiveFSM>:

BOOL
xMBMasterRTUReceiveFSM( void )
{
 8004dbc:	b500      	push	{lr}
 8004dbe:	b083      	sub	sp, #12
    UCHAR           ucByte;

    //assert_param(( eSndState == STATE_M_TX_IDLE ) || ( eSndState == STATE_M_TX_XFWR ));

    /* Always read the character. */
    ( void )xMBMasterPortSerialGetByte( ( CHAR * ) & ucByte );
 8004dc0:	f10d 0007 	add.w	r0, sp, #7
 8004dc4:	f000 fa96 	bl	80052f4 <xMBMasterPortSerialGetByte>

    switch ( eRcvState )
 8004dc8:	4b1e      	ldr	r3, [pc, #120]	; (8004e44 <xMBMasterRTUReceiveFSM+0x88>)
 8004dca:	781b      	ldrb	r3, [r3, #0]
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	2b03      	cmp	r3, #3
 8004dd0:	d805      	bhi.n	8004dde <xMBMasterRTUReceiveFSM+0x22>
 8004dd2:	e8df f003 	tbb	[pc, r3]
 8004dd6:	0b02      	.short	0x0b02
 8004dd8:	0821      	.short	0x0821
    {
        /* If we have received a character in the init state we have to
         * wait until the frame is finished.
         */
    case STATE_M_RX_INIT:
        vMBMasterPortTimersT35Enable( );
 8004dda:	f000 faeb 	bl	80053b4 <vMBMasterPortTimersT35Enable>
        }
        vMBMasterPortTimersT35Enable();
        break;
    }
    return xTaskNeedSwitch;
}
 8004dde:	2000      	movs	r0, #0
 8004de0:	b003      	add	sp, #12
 8004de2:	f85d fb04 	ldr.w	pc, [sp], #4
        vMBMasterPortTimersT35Enable( );
 8004de6:	f000 fae5 	bl	80053b4 <vMBMasterPortTimersT35Enable>
        break;
 8004dea:	e7f8      	b.n	8004dde <xMBMasterRTUReceiveFSM+0x22>
        vMBMasterPortTimersDisable( );
 8004dec:	f000 fb06 	bl	80053fc <vMBMasterPortTimersDisable>
        eSndState = STATE_M_TX_IDLE;
 8004df0:	2300      	movs	r3, #0
 8004df2:	4a15      	ldr	r2, [pc, #84]	; (8004e48 <xMBMasterRTUReceiveFSM+0x8c>)
 8004df4:	7013      	strb	r3, [r2, #0]
        usMasterRcvBufferPos = 0;
 8004df6:	4a15      	ldr	r2, [pc, #84]	; (8004e4c <xMBMasterRTUReceiveFSM+0x90>)
 8004df8:	8013      	strh	r3, [r2, #0]
        ucMasterRTURcvBuf[usMasterRcvBufferPos++] = ucByte;
 8004dfa:	8813      	ldrh	r3, [r2, #0]
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	1c59      	adds	r1, r3, #1
 8004e00:	b289      	uxth	r1, r1
 8004e02:	8011      	strh	r1, [r2, #0]
 8004e04:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8004e08:	4a11      	ldr	r2, [pc, #68]	; (8004e50 <xMBMasterRTUReceiveFSM+0x94>)
 8004e0a:	54d1      	strb	r1, [r2, r3]
        eRcvState = STATE_M_RX_RCV;
 8004e0c:	4b0d      	ldr	r3, [pc, #52]	; (8004e44 <xMBMasterRTUReceiveFSM+0x88>)
 8004e0e:	2202      	movs	r2, #2
 8004e10:	701a      	strb	r2, [r3, #0]
        vMBMasterPortTimersT35Enable( );
 8004e12:	f000 facf 	bl	80053b4 <vMBMasterPortTimersT35Enable>
        break;
 8004e16:	e7e2      	b.n	8004dde <xMBMasterRTUReceiveFSM+0x22>
        if( usMasterRcvBufferPos < MB_SER_PDU_SIZE_MAX )
 8004e18:	4b0c      	ldr	r3, [pc, #48]	; (8004e4c <xMBMasterRTUReceiveFSM+0x90>)
 8004e1a:	881b      	ldrh	r3, [r3, #0]
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	2bff      	cmp	r3, #255	; 0xff
 8004e20:	d80c      	bhi.n	8004e3c <xMBMasterRTUReceiveFSM+0x80>
            ucMasterRTURcvBuf[usMasterRcvBufferPos++] = ucByte;
 8004e22:	490a      	ldr	r1, [pc, #40]	; (8004e4c <xMBMasterRTUReceiveFSM+0x90>)
 8004e24:	880b      	ldrh	r3, [r1, #0]
 8004e26:	b29b      	uxth	r3, r3
 8004e28:	1c5a      	adds	r2, r3, #1
 8004e2a:	b292      	uxth	r2, r2
 8004e2c:	800a      	strh	r2, [r1, #0]
 8004e2e:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8004e32:	4a07      	ldr	r2, [pc, #28]	; (8004e50 <xMBMasterRTUReceiveFSM+0x94>)
 8004e34:	54d1      	strb	r1, [r2, r3]
        vMBMasterPortTimersT35Enable();
 8004e36:	f000 fabd 	bl	80053b4 <vMBMasterPortTimersT35Enable>
        break;
 8004e3a:	e7d0      	b.n	8004dde <xMBMasterRTUReceiveFSM+0x22>
            eRcvState = STATE_M_RX_ERROR;
 8004e3c:	4b01      	ldr	r3, [pc, #4]	; (8004e44 <xMBMasterRTUReceiveFSM+0x88>)
 8004e3e:	2203      	movs	r2, #3
 8004e40:	701a      	strb	r2, [r3, #0]
 8004e42:	e7f8      	b.n	8004e36 <xMBMasterRTUReceiveFSM+0x7a>
 8004e44:	20001513 	.word	0x20001513
 8004e48:	20001514 	.word	0x20001514
 8004e4c:	2000171a 	.word	0x2000171a
 8004e50:	2000151c 	.word	0x2000151c

08004e54 <xMBMasterRTUTransmitFSM>:

BOOL
xMBMasterRTUTransmitFSM( void )
{
 8004e54:	b510      	push	{r4, lr}
    BOOL            xNeedPoll = FALSE;

    //assert_param( eRcvState == STATE_M_RX_IDLE );

    switch ( eSndState )
 8004e56:	4b1c      	ldr	r3, [pc, #112]	; (8004ec8 <xMBMasterRTUTransmitFSM+0x74>)
 8004e58:	781b      	ldrb	r3, [r3, #0]
 8004e5a:	b12b      	cbz	r3, 8004e68 <xMBMasterRTUTransmitFSM+0x14>
 8004e5c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004e60:	2a01      	cmp	r2, #1
 8004e62:	d006      	beq.n	8004e72 <xMBMasterRTUTransmitFSM+0x1e>
    default:
        break;
    }

    return xNeedPoll;
}
 8004e64:	2000      	movs	r0, #0
 8004e66:	bd10      	pop	{r4, pc}
        vMBMasterPortSerialEnable( TRUE, FALSE );
 8004e68:	2100      	movs	r1, #0
 8004e6a:	2001      	movs	r0, #1
 8004e6c:	f000 fa00 	bl	8005270 <vMBMasterPortSerialEnable>
        break;
 8004e70:	e7f8      	b.n	8004e64 <xMBMasterRTUTransmitFSM+0x10>
        if( usMasterSndBufferCount != 0 )
 8004e72:	4b16      	ldr	r3, [pc, #88]	; (8004ecc <xMBMasterRTUTransmitFSM+0x78>)
 8004e74:	881b      	ldrh	r3, [r3, #0]
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	b16b      	cbz	r3, 8004e96 <xMBMasterRTUTransmitFSM+0x42>
            xMBMasterPortSerialPutByte( ( CHAR )*pucMasterSndBufferCur );
 8004e7a:	4c15      	ldr	r4, [pc, #84]	; (8004ed0 <xMBMasterRTUTransmitFSM+0x7c>)
 8004e7c:	6823      	ldr	r3, [r4, #0]
 8004e7e:	7818      	ldrb	r0, [r3, #0]
 8004e80:	f000 fa28 	bl	80052d4 <xMBMasterPortSerialPutByte>
            pucMasterSndBufferCur++;  /* next byte in sendbuffer. */
 8004e84:	6823      	ldr	r3, [r4, #0]
 8004e86:	3301      	adds	r3, #1
 8004e88:	6023      	str	r3, [r4, #0]
            usMasterSndBufferCount--;
 8004e8a:	4a10      	ldr	r2, [pc, #64]	; (8004ecc <xMBMasterRTUTransmitFSM+0x78>)
 8004e8c:	8813      	ldrh	r3, [r2, #0]
 8004e8e:	3b01      	subs	r3, #1
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	8013      	strh	r3, [r2, #0]
 8004e94:	e7e6      	b.n	8004e64 <xMBMasterRTUTransmitFSM+0x10>
            xFrameIsBroadcast = ( ucMasterRTUSndBuf[MB_SER_PDU_ADDR_OFF] == MB_ADDRESS_BROADCAST ) ? TRUE : FALSE;
 8004e96:	4b0f      	ldr	r3, [pc, #60]	; (8004ed4 <xMBMasterRTUTransmitFSM+0x80>)
 8004e98:	781b      	ldrb	r3, [r3, #0]
 8004e9a:	fab3 f383 	clz	r3, r3
 8004e9e:	095b      	lsrs	r3, r3, #5
 8004ea0:	4c0d      	ldr	r4, [pc, #52]	; (8004ed8 <xMBMasterRTUTransmitFSM+0x84>)
 8004ea2:	7023      	strb	r3, [r4, #0]
            vMBMasterPortSerialEnable( TRUE, FALSE );
 8004ea4:	2100      	movs	r1, #0
 8004ea6:	2001      	movs	r0, #1
 8004ea8:	f000 f9e2 	bl	8005270 <vMBMasterPortSerialEnable>
            eSndState = STATE_M_TX_XFWR;
 8004eac:	4b06      	ldr	r3, [pc, #24]	; (8004ec8 <xMBMasterRTUTransmitFSM+0x74>)
 8004eae:	2202      	movs	r2, #2
 8004eb0:	701a      	strb	r2, [r3, #0]
            if ( xFrameIsBroadcast == TRUE )
 8004eb2:	7823      	ldrb	r3, [r4, #0]
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	d002      	beq.n	8004ec0 <xMBMasterRTUTransmitFSM+0x6c>
                vMBMasterPortTimersRespondTimeoutEnable( );
 8004eba:	f000 fa94 	bl	80053e6 <vMBMasterPortTimersRespondTimeoutEnable>
 8004ebe:	e7d1      	b.n	8004e64 <xMBMasterRTUTransmitFSM+0x10>
                vMBMasterPortTimersConvertDelayEnable( );
 8004ec0:	f000 fa86 	bl	80053d0 <vMBMasterPortTimersConvertDelayEnable>
 8004ec4:	e7ce      	b.n	8004e64 <xMBMasterRTUTransmitFSM+0x10>
 8004ec6:	bf00      	nop
 8004ec8:	20001514 	.word	0x20001514
 8004ecc:	2000171e 	.word	0x2000171e
 8004ed0:	20001518 	.word	0x20001518
 8004ed4:	2000161c 	.word	0x2000161c
 8004ed8:	20001720 	.word	0x20001720

08004edc <xMBMasterRTUTimerExpired>:

BOOL
xMBMasterRTUTimerExpired(void)
{
 8004edc:	b510      	push	{r4, lr}
    BOOL xNeedPoll = FALSE;

    switch (eRcvState)
 8004ede:	4b20      	ldr	r3, [pc, #128]	; (8004f60 <xMBMasterRTUTimerExpired+0x84>)
 8004ee0:	781b      	ldrb	r3, [r3, #0]
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	2b02      	cmp	r3, #2
 8004ee6:	d01c      	beq.n	8004f22 <xMBMasterRTUTimerExpired+0x46>
 8004ee8:	2b03      	cmp	r3, #3
 8004eea:	d01f      	beq.n	8004f2c <xMBMasterRTUTimerExpired+0x50>
 8004eec:	b1a3      	cbz	r3, 8004f18 <xMBMasterRTUTimerExpired+0x3c>
 8004eee:	2400      	movs	r4, #0
      //  assert_param(
      //          ( eRcvState == STATE_M_RX_INIT ) || ( eRcvState == STATE_M_RX_RCV ) ||
      //          ( eRcvState == STATE_M_RX_ERROR ) || ( eRcvState == STATE_M_RX_IDLE ));
        break;
    }
    eRcvState = STATE_M_RX_IDLE;
 8004ef0:	4b1b      	ldr	r3, [pc, #108]	; (8004f60 <xMBMasterRTUTimerExpired+0x84>)
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	701a      	strb	r2, [r3, #0]

    switch (eSndState)
 8004ef6:	4b1b      	ldr	r3, [pc, #108]	; (8004f64 <xMBMasterRTUTimerExpired+0x88>)
 8004ef8:	781b      	ldrb	r3, [r3, #0]
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	2b02      	cmp	r3, #2
 8004efe:	d01d      	beq.n	8004f3c <xMBMasterRTUTimerExpired+0x60>
    default:
       // assert_param(
          //      ( eSndState == STATE_M_TX_XFWR ) || ( eSndState == STATE_M_TX_IDLE ));
        break;
    }
    eSndState = STATE_M_TX_IDLE;
 8004f00:	4b18      	ldr	r3, [pc, #96]	; (8004f64 <xMBMasterRTUTimerExpired+0x88>)
 8004f02:	2200      	movs	r2, #0
 8004f04:	701a      	strb	r2, [r3, #0]

    vMBMasterPortTimersDisable( );
 8004f06:	f000 fa79 	bl	80053fc <vMBMasterPortTimersDisable>
    /* If timer mode is convert delay, the master event then turns EV_MASTER_EXECUTE status. */
    if (eMasterCurTimerMode == MB_TMODE_CONVERT_DELAY) {
 8004f0a:	4b17      	ldr	r3, [pc, #92]	; (8004f68 <xMBMasterRTUTimerExpired+0x8c>)
 8004f0c:	781b      	ldrb	r3, [r3, #0]
 8004f0e:	b2db      	uxtb	r3, r3
 8004f10:	2b02      	cmp	r3, #2
 8004f12:	d01f      	beq.n	8004f54 <xMBMasterRTUTimerExpired+0x78>
        xNeedPoll = xMBMasterPortEventPost( EV_MASTER_EXECUTE_ISR );
    }

    return xNeedPoll;
}
 8004f14:	4620      	mov	r0, r4
 8004f16:	bd10      	pop	{r4, pc}
        xNeedPoll = xMBMasterPortEventPost(EV_MASTER_READY);
 8004f18:	2001      	movs	r0, #1
 8004f1a:	f000 f881 	bl	8005020 <xMBMasterPortEventPost>
 8004f1e:	4604      	mov	r4, r0
        break;
 8004f20:	e7e6      	b.n	8004ef0 <xMBMasterRTUTimerExpired+0x14>
        xNeedPoll = xMBMasterPortEventPost(EV_MASTER_FRAME_RECEIVED);
 8004f22:	2002      	movs	r0, #2
 8004f24:	f000 f87c 	bl	8005020 <xMBMasterPortEventPost>
 8004f28:	4604      	mov	r4, r0
        break;
 8004f2a:	e7e1      	b.n	8004ef0 <xMBMasterRTUTimerExpired+0x14>
        vMBMasterSetErrorType(EV_ERROR_RECEIVE_DATA);
 8004f2c:	2001      	movs	r0, #1
 8004f2e:	f7ff fc69 	bl	8004804 <vMBMasterSetErrorType>
        xNeedPoll = xMBMasterPortEventPost( EV_MASTER_ERROR_PROCESS );
 8004f32:	2010      	movs	r0, #16
 8004f34:	f000 f874 	bl	8005020 <xMBMasterPortEventPost>
 8004f38:	4604      	mov	r4, r0
        break;
 8004f3a:	e7d9      	b.n	8004ef0 <xMBMasterRTUTimerExpired+0x14>
        if ( xFrameIsBroadcast == FALSE ) {
 8004f3c:	4b0b      	ldr	r3, [pc, #44]	; (8004f6c <xMBMasterRTUTimerExpired+0x90>)
 8004f3e:	781b      	ldrb	r3, [r3, #0]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d1dd      	bne.n	8004f00 <xMBMasterRTUTimerExpired+0x24>
            vMBMasterSetErrorType(EV_ERROR_RESPOND_TIMEOUT);
 8004f44:	2000      	movs	r0, #0
 8004f46:	f7ff fc5d 	bl	8004804 <vMBMasterSetErrorType>
            xNeedPoll = xMBMasterPortEventPost(EV_MASTER_ERROR_PROCESS);
 8004f4a:	2010      	movs	r0, #16
 8004f4c:	f000 f868 	bl	8005020 <xMBMasterPortEventPost>
 8004f50:	4604      	mov	r4, r0
 8004f52:	e7d5      	b.n	8004f00 <xMBMasterRTUTimerExpired+0x24>
        xNeedPoll = xMBMasterPortEventPost( EV_MASTER_EXECUTE_ISR );
 8004f54:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004f58:	f000 f862 	bl	8005020 <xMBMasterPortEventPost>
 8004f5c:	4604      	mov	r4, r0
 8004f5e:	e7d9      	b.n	8004f14 <xMBMasterRTUTimerExpired+0x38>
 8004f60:	20001513 	.word	0x20001513
 8004f64:	20001514 	.word	0x20001514
 8004f68:	20001512 	.word	0x20001512
 8004f6c:	20001720 	.word	0x20001720

08004f70 <vMBMasterGetPDUSndBuf>:
}

/* Get Modbus Master send PDU's buffer address pointer.*/
void vMBMasterGetPDUSndBuf( UCHAR ** pucFrame )
{
    *pucFrame = ( UCHAR * ) &ucMasterRTUSndBuf[MB_SER_PDU_PDU_OFF];
 8004f70:	4b01      	ldr	r3, [pc, #4]	; (8004f78 <vMBMasterGetPDUSndBuf+0x8>)
 8004f72:	6003      	str	r3, [r0, #0]
}
 8004f74:	4770      	bx	lr
 8004f76:	bf00      	nop
 8004f78:	2000161d 	.word	0x2000161d

08004f7c <vMBMasterSetPDUSndLength>:

/* Set Modbus Master send PDU's buffer length.*/
void vMBMasterSetPDUSndLength( USHORT SendPDULength )
{
    usMasterSendPDULength = SendPDULength;
 8004f7c:	4b01      	ldr	r3, [pc, #4]	; (8004f84 <vMBMasterSetPDUSndLength+0x8>)
 8004f7e:	8018      	strh	r0, [r3, #0]
}
 8004f80:	4770      	bx	lr
 8004f82:	bf00      	nop
 8004f84:	2000171c 	.word	0x2000171c

08004f88 <usMBMasterGetPDUSndLength>:

/* Get Modbus Master send PDU's buffer length.*/
USHORT usMBMasterGetPDUSndLength( void )
{
    return usMasterSendPDULength;
 8004f88:	4b01      	ldr	r3, [pc, #4]	; (8004f90 <usMBMasterGetPDUSndLength+0x8>)
 8004f8a:	8818      	ldrh	r0, [r3, #0]
}
 8004f8c:	b280      	uxth	r0, r0
 8004f8e:	4770      	bx	lr
 8004f90:	2000171c 	.word	0x2000171c

08004f94 <vMBMasterSetCurTimerMode>:

/* Set Modbus Master current timer mode.*/
void vMBMasterSetCurTimerMode( eMBMasterTimerMode eMBTimerMode )
{
    eMasterCurTimerMode = eMBTimerMode;
 8004f94:	4b01      	ldr	r3, [pc, #4]	; (8004f9c <vMBMasterSetCurTimerMode+0x8>)
 8004f96:	7018      	strb	r0, [r3, #0]
}
 8004f98:	4770      	bx	lr
 8004f9a:	bf00      	nop
 8004f9c:	20001512 	.word	0x20001512

08004fa0 <xMBMasterRequestIsBroadcast>:

/* The master request is broadcast? */
BOOL xMBMasterRequestIsBroadcast( void ){
    return xFrameIsBroadcast;
 8004fa0:	4b01      	ldr	r3, [pc, #4]	; (8004fa8 <xMBMasterRequestIsBroadcast+0x8>)
 8004fa2:	7818      	ldrb	r0, [r3, #0]
}
 8004fa4:	4770      	bx	lr
 8004fa6:	bf00      	nop
 8004fa8:	20001720 	.word	0x20001720

08004fac <xMBUtilSetBits>:

/* ----------------------- Start implementation -----------------------------*/
void
xMBUtilSetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits,
                UCHAR ucValue )
{
 8004fac:	b530      	push	{r4, r5, lr}
  //  assert_param( ucNBits <= 8 );
  //  assert_param( ( size_t )BITS_UCHAR == sizeof( UCHAR ) * 8 );

    /* Calculate byte offset for first byte containing the bit values starting
     * at usBitOffset. */
    usByteOffset = ( USHORT )( ( usBitOffset ) / BITS_UCHAR );
 8004fae:	08cc      	lsrs	r4, r1, #3
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 8004fb0:	f104 0e01 	add.w	lr, r4, #1
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
 8004fb4:	f04f 0c01 	mov.w	ip, #1
 8004fb8:	fa0c fc02 	lsl.w	ip, ip, r2
 8004fbc:	f10c 3cff 	add.w	ip, ip, #4294967295
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;
 8004fc0:	fa1f fc8c 	uxth.w	ip, ip
 8004fc4:	eba1 02c4 	sub.w	r2, r1, r4, lsl #3
 8004fc8:	fa0c fc02 	lsl.w	ip, ip, r2
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 8004fcc:	f810 500e 	ldrb.w	r5, [r0, lr]
 8004fd0:	5d02      	ldrb	r2, [r0, r4]
 8004fd2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

    /* Zero out bit field bits and then or value bits into them. */
    usWordBuf = ( USHORT )( ( usWordBuf & ( ~usMask ) ) | usValue );
 8004fd6:	ea22 020c 	bic.w	r2, r2, ip
    usValue <<= usNPreBits;
 8004fda:	f001 0107 	and.w	r1, r1, #7
 8004fde:	408b      	lsls	r3, r1
    usWordBuf = ( USHORT )( ( usWordBuf & ( ~usMask ) ) | usValue );
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	b21b      	sxth	r3, r3

    /* move bits back into storage */
    ucByteBuf[usByteOffset] = ( UCHAR )( usWordBuf & 0xFF );
 8004fe4:	5503      	strb	r3, [r0, r4]
    ucByteBuf[usByteOffset + 1] = ( UCHAR )( usWordBuf >> BITS_UCHAR );
 8004fe6:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8004fea:	f800 300e 	strb.w	r3, [r0, lr]
}
 8004fee:	bd30      	pop	{r4, r5, pc}

08004ff0 <prveMBError2Exception>:
eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
    eMBException    eStatus;

    switch ( eErrorCode )
 8004ff0:	2801      	cmp	r0, #1
 8004ff2:	d005      	beq.n	8005000 <prveMBError2Exception+0x10>
 8004ff4:	2807      	cmp	r0, #7
 8004ff6:	d005      	beq.n	8005004 <prveMBError2Exception+0x14>
    {
        case MB_ENOERR:
            eStatus = MB_EX_NONE;
 8004ff8:	2800      	cmp	r0, #0
 8004ffa:	bf18      	it	ne
 8004ffc:	2004      	movne	r0, #4
 8004ffe:	4770      	bx	lr
    switch ( eErrorCode )
 8005000:	2002      	movs	r0, #2
 8005002:	4770      	bx	lr
        case MB_ENOREG:
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
            break;

        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
 8005004:	2006      	movs	r0, #6
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
            break;
    }

    return eStatus;
}
 8005006:	4770      	bx	lr

08005008 <EnterCriticalSection>:

/* ----------------------- Start implementation -----------------------------*/
void EnterCriticalSection(void)
{
  //  rt_enter_critical();
}
 8005008:	4770      	bx	lr

0800500a <ExitCriticalSection>:

void ExitCriticalSection(void)
{
   // rt_exit_critical();
}
 800500a:	4770      	bx	lr

0800500c <xMBMasterPortEventInit>:
//static struct rt_semaphore xMasterRunRes;
//static struct rt_event     xMasterOsEvent;
/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBMasterPortEventInit( void )
{
 800500c:	b508      	push	{r3, lr}
	xMasterOsEventGroupHandle = xGetOSEvent();
 800500e:	f7fc fb2f 	bl	8001670 <xGetOSEvent>
 8005012:	4b02      	ldr	r3, [pc, #8]	; (800501c <xMBMasterPortEventInit+0x10>)
 8005014:	6018      	str	r0, [r3, #0]
   // rt_event_init(&xMasterOsEvent,"master event",RT_IPC_FLAG_PRIO);
    return TRUE;
}
 8005016:	2001      	movs	r0, #1
 8005018:	bd08      	pop	{r3, pc}
 800501a:	bf00      	nop
 800501c:	20001724 	.word	0x20001724

08005020 <xMBMasterPortEventPost>:

BOOL
xMBMasterPortEventPost( eMBMasterEventType eEvent )
{
 8005020:	b500      	push	{lr}
 8005022:	b083      	sub	sp, #12
 8005024:	4601      	mov	r1, r0
	BaseType_t xHigherPriorityTaskWoken, xResult;
	eMBMasterEventType xEvent = eEvent;

	    switch (xEvent)
 8005026:	2820      	cmp	r0, #32
 8005028:	d84a      	bhi.n	80050c0 <xMBMasterPortEventPost+0xa0>
 800502a:	b918      	cbnz	r0, 8005034 <xMBMasterPortEventPost+0x14>
		    default:
		    	break;
		}
 //   rt_event_send(&xMasterOsEvent, eEvent);
    return (TRUE);
}
 800502c:	2001      	movs	r0, #1
 800502e:	b003      	add	sp, #12
 8005030:	f85d fb04 	ldr.w	pc, [sp], #4
	    switch (xEvent)
 8005034:	1e43      	subs	r3, r0, #1
 8005036:	2b1f      	cmp	r3, #31
 8005038:	d8f8      	bhi.n	800502c <xMBMasterPortEventPost+0xc>
 800503a:	a201      	add	r2, pc, #4	; (adr r2, 8005040 <xMBMasterPortEventPost+0x20>)
 800503c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005040:	080050e9 	.word	0x080050e9
 8005044:	080050e9 	.word	0x080050e9
 8005048:	0800502d 	.word	0x0800502d
 800504c:	080050df 	.word	0x080050df
 8005050:	0800502d 	.word	0x0800502d
 8005054:	0800502d 	.word	0x0800502d
 8005058:	0800502d 	.word	0x0800502d
 800505c:	080050df 	.word	0x080050df
 8005060:	0800502d 	.word	0x0800502d
 8005064:	0800502d 	.word	0x0800502d
 8005068:	0800502d 	.word	0x0800502d
 800506c:	0800502d 	.word	0x0800502d
 8005070:	0800502d 	.word	0x0800502d
 8005074:	0800502d 	.word	0x0800502d
 8005078:	0800502d 	.word	0x0800502d
 800507c:	080050e9 	.word	0x080050e9
 8005080:	0800502d 	.word	0x0800502d
 8005084:	0800502d 	.word	0x0800502d
 8005088:	0800502d 	.word	0x0800502d
 800508c:	0800502d 	.word	0x0800502d
 8005090:	0800502d 	.word	0x0800502d
 8005094:	0800502d 	.word	0x0800502d
 8005098:	0800502d 	.word	0x0800502d
 800509c:	0800502d 	.word	0x0800502d
 80050a0:	0800502d 	.word	0x0800502d
 80050a4:	0800502d 	.word	0x0800502d
 80050a8:	0800502d 	.word	0x0800502d
 80050ac:	0800502d 	.word	0x0800502d
 80050b0:	0800502d 	.word	0x0800502d
 80050b4:	0800502d 	.word	0x0800502d
 80050b8:	0800502d 	.word	0x0800502d
 80050bc:	080050df 	.word	0x080050df
 80050c0:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 80050c4:	d00b      	beq.n	80050de <xMBMasterPortEventPost+0xbe>
 80050c6:	d906      	bls.n	80050d6 <xMBMasterPortEventPost+0xb6>
 80050c8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80050cc:	d1ae      	bne.n	800502c <xMBMasterPortEventPost+0xc>
		    		xHigherPriorityTaskWoken = pdFALSE;
 80050ce:	2300      	movs	r3, #0
 80050d0:	9301      	str	r3, [sp, #4]
		    			 xEvent = EV_MASTER_EXECUTE;
 80050d2:	2104      	movs	r1, #4
 80050d4:	e00f      	b.n	80050f6 <xMBMasterPortEventPost+0xd6>
	    switch (xEvent)
 80050d6:	2840      	cmp	r0, #64	; 0x40
 80050d8:	d001      	beq.n	80050de <xMBMasterPortEventPost+0xbe>
 80050da:	2880      	cmp	r0, #128	; 0x80
 80050dc:	d1a6      	bne.n	800502c <xMBMasterPortEventPost+0xc>
		    	xEventGroupSetBits(xMasterOsEventGroupHandle,xEvent);
 80050de:	4b10      	ldr	r3, [pc, #64]	; (8005120 <xMBMasterPortEventPost+0x100>)
 80050e0:	6818      	ldr	r0, [r3, #0]
 80050e2:	f000 fc6f 	bl	80059c4 <xEventGroupSetBits>
    return (TRUE);
 80050e6:	e7a1      	b.n	800502c <xMBMasterPortEventPost+0xc>
		    		xHigherPriorityTaskWoken = pdFALSE;
 80050e8:	2300      	movs	r3, #0
 80050ea:	9301      	str	r3, [sp, #4]
		    			 xEvent = EV_MASTER_EXECUTE;
 80050ec:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80050f0:	bf14      	ite	ne
 80050f2:	4601      	movne	r1, r0
 80050f4:	2104      	moveq	r1, #4
		    		 xResult = xEventGroupSetBitsFromISR(
 80050f6:	aa01      	add	r2, sp, #4
 80050f8:	4b09      	ldr	r3, [pc, #36]	; (8005120 <xMBMasterPortEventPost+0x100>)
 80050fa:	6818      	ldr	r0, [r3, #0]
 80050fc:	f000 fcb0 	bl	8005a60 <xEventGroupSetBitsFromISR>
		    		  if( xResult != pdFAIL )
 8005100:	2800      	cmp	r0, #0
 8005102:	d093      	beq.n	800502c <xMBMasterPortEventPost+0xc>
		    		      portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8005104:	9b01      	ldr	r3, [sp, #4]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d090      	beq.n	800502c <xMBMasterPortEventPost+0xc>
 800510a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800510e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005112:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8005116:	f3bf 8f4f 	dsb	sy
 800511a:	f3bf 8f6f 	isb	sy
 800511e:	e785      	b.n	800502c <xMBMasterPortEventPost+0xc>
 8005120:	20001724 	.word	0x20001724

08005124 <xMBMasterPortEventGet>:

BOOL
xMBMasterPortEventGet( eMBMasterEventType * eEvent )
{
 8005124:	b530      	push	{r4, r5, lr}
 8005126:	b083      	sub	sp, #12
 8005128:	4605      	mov	r5, r0

	 EventBits_t recvedEvent;
	 recvedEvent = xEventGroupWaitBits(xMasterOsEventGroupHandle,    EV_MASTER_READY | EV_MASTER_FRAME_RECEIVED | EV_MASTER_EXECUTE |
 800512a:	f04f 33ff 	mov.w	r3, #4294967295
 800512e:	9300      	str	r3, [sp, #0]
 8005130:	2300      	movs	r3, #0
 8005132:	2201      	movs	r2, #1
 8005134:	211f      	movs	r1, #31
 8005136:	4c11      	ldr	r4, [pc, #68]	; (800517c <xMBMasterPortEventGet+0x58>)
 8005138:	6820      	ldr	r0, [r4, #0]
 800513a:	f000 fbb8 	bl	80058ae <xEventGroupWaitBits>
            EV_MASTER_READY | EV_MASTER_FRAME_RECEIVED | EV_MASTER_EXECUTE |
            EV_MASTER_FRAME_SENT | EV_MASTER_ERROR_PROCESS,
            RT_EVENT_FLAG_OR | RT_EVENT_FLAG_CLEAR, RT_WAITING_FOREVER,
            &recvedEvent);
    /the enum type couldn't convert to int type */
    switch (recvedEvent)
 800513e:	1e43      	subs	r3, r0, #1
 8005140:	2b0f      	cmp	r3, #15
 8005142:	d80b      	bhi.n	800515c <xMBMasterPortEventGet+0x38>
 8005144:	e8df f003 	tbb	[pc, r3]
 8005148:	100a0d08 	.word	0x100a0d08
 800514c:	130a0a0a 	.word	0x130a0a0a
 8005150:	0a0a0a0a 	.word	0x0a0a0a0a
 8005154:	160a0a0a 	.word	0x160a0a0a
    {
    case EV_MASTER_READY:
        *eEvent = EV_MASTER_READY;
 8005158:	2301      	movs	r3, #1
 800515a:	802b      	strh	r3, [r5, #0]
    case EV_MASTER_ERROR_PROCESS:
        *eEvent = EV_MASTER_ERROR_PROCESS;
        break;
    }
    return TRUE;
}
 800515c:	2001      	movs	r0, #1
 800515e:	b003      	add	sp, #12
 8005160:	bd30      	pop	{r4, r5, pc}
        *eEvent = EV_MASTER_FRAME_RECEIVED;
 8005162:	2302      	movs	r3, #2
 8005164:	802b      	strh	r3, [r5, #0]
        break;
 8005166:	e7f9      	b.n	800515c <xMBMasterPortEventGet+0x38>
        *eEvent = EV_MASTER_EXECUTE;
 8005168:	2304      	movs	r3, #4
 800516a:	802b      	strh	r3, [r5, #0]
        break;
 800516c:	e7f6      	b.n	800515c <xMBMasterPortEventGet+0x38>
        *eEvent = EV_MASTER_FRAME_SENT;
 800516e:	2308      	movs	r3, #8
 8005170:	802b      	strh	r3, [r5, #0]
        break;
 8005172:	e7f3      	b.n	800515c <xMBMasterPortEventGet+0x38>
        *eEvent = EV_MASTER_ERROR_PROCESS;
 8005174:	2310      	movs	r3, #16
 8005176:	802b      	strh	r3, [r5, #0]
        break;
 8005178:	e7f0      	b.n	800515c <xMBMasterPortEventGet+0x38>
 800517a:	bf00      	nop
 800517c:	20001724 	.word	0x20001724

08005180 <vMBMasterOsResInit>:
 *
 */
void vMBMasterOsResInit( void )
{
   // rt_sem_init(&xMasterRunRes, "master res", 0x01 , RT_IPC_FLAG_PRIO);
}
 8005180:	4770      	bx	lr

08005182 <xMBMasterRunResTake>:
BOOL xMBMasterRunResTake( LONG lTimeOut )
{
    //If waiting time is -1 .It will wait forever
   // return rt_sem_take(&xMasterRunRes, lTimeOut) ? FALSE : TRUE ;
	return TRUE;
}
 8005182:	2001      	movs	r0, #1
 8005184:	4770      	bx	lr

08005186 <vMBMasterRunResRelease>:
 */
void vMBMasterRunResRelease( void )
{
    /* release resource */
   // rt_sem_release(&xMasterRunRes);
}
 8005186:	4770      	bx	lr

08005188 <vMBMasterErrorCBRespondTimeout>:
 * @param pucPDUData PDU buffer data
 * @param ucPDULength PDU buffer length
 *
 */
void vMBMasterErrorCBRespondTimeout(UCHAR ucDestAddress, const UCHAR* pucPDUData,
        USHORT ucPDULength) {
 8005188:	b508      	push	{r3, lr}
    /**
     * @note This code is use OS's event mechanism for modbus master protocol stack.
     * If you don't use OS, you can change it.
     */
   // rt_event_send(&xMasterOsEvent, EV_MASTER_ERROR_RESPOND_TIMEOUT);
	xEventGroupSetBits(xMasterOsEventGroupHandle,EV_MASTER_ERROR_RESPOND_TIMEOUT);
 800518a:	2140      	movs	r1, #64	; 0x40
 800518c:	4b02      	ldr	r3, [pc, #8]	; (8005198 <vMBMasterErrorCBRespondTimeout+0x10>)
 800518e:	6818      	ldr	r0, [r3, #0]
 8005190:	f000 fc18 	bl	80059c4 <xEventGroupSetBits>
    /* You can add your code under here. */

}
 8005194:	bd08      	pop	{r3, pc}
 8005196:	bf00      	nop
 8005198:	20001724 	.word	0x20001724

0800519c <vMBMasterErrorCBReceiveData>:
 * @param pucPDUData PDU buffer data
 * @param ucPDULength PDU buffer length
 *
 */
void vMBMasterErrorCBReceiveData(UCHAR ucDestAddress, const UCHAR* pucPDUData,
        USHORT ucPDULength) {
 800519c:	b508      	push	{r3, lr}
    /**
     * @note This code is use OS's event mechanism for modbus master protocol stack.
     * If you don't use OS, you can change it.
     */
  //  rt_event_send(&xMasterOsEvent, EV_MASTER_ERROR_RECEIVE_DATA);
	xEventGroupSetBits(xMasterOsEventGroupHandle,EV_MASTER_ERROR_RECEIVE_DATA);
 800519e:	2180      	movs	r1, #128	; 0x80
 80051a0:	4b02      	ldr	r3, [pc, #8]	; (80051ac <vMBMasterErrorCBReceiveData+0x10>)
 80051a2:	6818      	ldr	r0, [r3, #0]
 80051a4:	f000 fc0e 	bl	80059c4 <xEventGroupSetBits>
    /* You can add your code under here. */

}
 80051a8:	bd08      	pop	{r3, pc}
 80051aa:	bf00      	nop
 80051ac:	20001724 	.word	0x20001724

080051b0 <vMBMasterErrorCBExecuteFunction>:
 * @param pucPDUData PDU buffer data
 * @param ucPDULength PDU buffer length
 *
 */
void vMBMasterErrorCBExecuteFunction(UCHAR ucDestAddress, const UCHAR* pucPDUData,
        USHORT ucPDULength) {
 80051b0:	b508      	push	{r3, lr}
    /**
     * @note This code is use OS's event mechanism for modbus master protocol stack.
     * If you don't use OS, you can change it.
     */
   // rt_event_send(&xMasterOsEvent, EV_MASTER_ERROR_EXECUTE_FUNCTION);
	xEventGroupSetBits(xMasterOsEventGroupHandle,EV_MASTER_ERROR_EXECUTE_FUNCTION);
 80051b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80051b6:	4b02      	ldr	r3, [pc, #8]	; (80051c0 <vMBMasterErrorCBExecuteFunction+0x10>)
 80051b8:	6818      	ldr	r0, [r3, #0]
 80051ba:	f000 fc03 	bl	80059c4 <xEventGroupSetBits>
    /* You can add your code under here. */

}
 80051be:	bd08      	pop	{r3, pc}
 80051c0:	20001724 	.word	0x20001724

080051c4 <vMBMasterCBRequestScuuess>:
 * This is modbus master request process success callback function.
 * @note There functions will block modbus master poll while execute OS waiting.
 * So,for real-time of system.Do not execute too much waiting process.
 *
 */
void vMBMasterCBRequestScuuess( void ) {
 80051c4:	b508      	push	{r3, lr}
    /**
     * @note This code is use OS's event mechanism for modbus master protocol stack.
     * If you don't use OS, you can change it.
     */
  //  rt_event_send(&xMasterOsEvent, EV_MASTER_PROCESS_SUCESS);
	xEventGroupSetBits(xMasterOsEventGroupHandle,EV_MASTER_PROCESS_SUCESS);
 80051c6:	2120      	movs	r1, #32
 80051c8:	4b02      	ldr	r3, [pc, #8]	; (80051d4 <vMBMasterCBRequestScuuess+0x10>)
 80051ca:	6818      	ldr	r0, [r3, #0]
 80051cc:	f000 fbfa 	bl	80059c4 <xEventGroupSetBits>
    /* You can add your code under here. */

}
 80051d0:	bd08      	pop	{r3, pc}
 80051d2:	bf00      	nop
 80051d4:	20001724 	.word	0x20001724

080051d8 <eMBMasterWaitRequestFinish>:
 * @note If you are use OS, you can use OS's event mechanism. Otherwise you have to run
 * much user custom delay for waiting.
 *
 * @return request error code
 */
eMBMasterReqErrCode eMBMasterWaitRequestFinish( void ) {
 80051d8:	b500      	push	{lr}
 80051da:	b083      	sub	sp, #12
    eMBMasterReqErrCode    eErrStatus = MB_MRE_NO_ERR;
 //   rt_uint32_t recvedEvent;
    /* waiting for OS event */

    EventBits_t recvedEvent;
   	 recvedEvent = xEventGroupWaitBits(xMasterOsEventGroupHandle,   EV_MASTER_PROCESS_SUCESS | EV_MASTER_ERROR_RESPOND_TIMEOUT
 80051dc:	f04f 33ff 	mov.w	r3, #4294967295
 80051e0:	9300      	str	r3, [sp, #0]
 80051e2:	2300      	movs	r3, #0
 80051e4:	2201      	movs	r2, #1
 80051e6:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 80051ea:	480a      	ldr	r0, [pc, #40]	; (8005214 <eMBMasterWaitRequestFinish+0x3c>)
 80051ec:	6800      	ldr	r0, [r0, #0]
 80051ee:	f000 fb5e 	bl	80058ae <xEventGroupWaitBits>
                    | EV_MASTER_ERROR_RECEIVE_DATA
                    | EV_MASTER_ERROR_EXECUTE_FUNCTION,
            RT_EVENT_FLAG_OR | RT_EVENT_FLAG_CLEAR, RT_WAITING_FOREVER,
            &recvedEvent);
            */
    switch (recvedEvent)
 80051f2:	2880      	cmp	r0, #128	; 0x80
 80051f4:	d009      	beq.n	800520a <eMBMasterWaitRequestFinish+0x32>
 80051f6:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 80051fa:	d008      	beq.n	800520e <eMBMasterWaitRequestFinish+0x36>
 80051fc:	2840      	cmp	r0, #64	; 0x40
 80051fe:	bf14      	ite	ne
 8005200:	2000      	movne	r0, #0
 8005202:	2004      	moveq	r0, #4
        eErrStatus = MB_MRE_EXE_FUN;
        break;
    }
    }
    return eErrStatus;
}
 8005204:	b003      	add	sp, #12
 8005206:	f85d fb04 	ldr.w	pc, [sp], #4
        eErrStatus = MB_MRE_REV_DATA;
 800520a:	2003      	movs	r0, #3
 800520c:	e7fa      	b.n	8005204 <eMBMasterWaitRequestFinish+0x2c>
        eErrStatus = MB_MRE_EXE_FUN;
 800520e:	2006      	movs	r0, #6
 8005210:	e7f8      	b.n	8005204 <eMBMasterWaitRequestFinish+0x2c>
 8005212:	bf00      	nop
 8005214:	20001724 	.word	0x20001724

08005218 <xMBMasterPortSerialInit>:
//static rt_err_t serial_rx_ind(rt_device_t dev, rt_size_t size);
//static void serial_soft_trans_irq(void* parameter);

/* ----------------------- Start implementation -----------------------------*/
BOOL xMBMasterPortSerialInit(UCHAR ucPORT, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity)
{
 8005218:	b538      	push	{r3, r4, r5, lr}
 800521a:	460d      	mov	r5, r1
 800521c:	461c      	mov	r4, r3
	xSerialEventGroupHandle = xGetUARTEvent();
 800521e:	f7fc fa2d 	bl	800167c <xGetUARTEvent>
 8005222:	4b11      	ldr	r3, [pc, #68]	; (8005268 <xMBMasterPortSerialInit+0x50>)
 8005224:	6018      	str	r0, [r3, #0]
     * set 485 mode receive and transmit control IO
     * @note MODBUS_MASTER_RT_CONTROL_PIN_INDEX need be defined by user
     */
   // rt_pin_mode(MODBUS_MASTER_RT_CONTROL_PIN_INDEX, PIN_MODE_OUTPUT);

    huart1.Init.BaudRate = ulBaudRate;
 8005226:	4b11      	ldr	r3, [pc, #68]	; (800526c <xMBMasterPortSerialInit+0x54>)
 8005228:	605d      	str	r5, [r3, #4]
     huart1.Init.StopBits = UART_STOPBITS_1;
 800522a:	2200      	movs	r2, #0
 800522c:	60da      	str	r2, [r3, #12]

    switch(eParity)
 800522e:	2c01      	cmp	r4, #1
 8005230:	d00a      	beq.n	8005248 <xMBMasterPortSerialInit+0x30>
 8005232:	2c02      	cmp	r4, #2
 8005234:	d010      	beq.n	8005258 <xMBMasterPortSerialInit+0x40>
 8005236:	b124      	cbz	r4, 8005242 <xMBMasterPortSerialInit+0x2a>
    		huart1.Init.Parity = UART_PARITY_EVEN;
    		break;
    }
    /* set serial configure */

    HAL_UART_Init(&huart1);
 8005238:	480c      	ldr	r0, [pc, #48]	; (800526c <xMBMasterPortSerialInit+0x54>)
 800523a:	f7fe fea7 	bl	8003f8c <HAL_UART_Init>
        //           sizeof(serial_soft_trans_irq_stack),
         //          10, 5);
    //rt_thread_startup(&thread_serial_soft_trans_irq);

    return TRUE;
}
 800523e:	2001      	movs	r0, #1
 8005240:	bd38      	pop	{r3, r4, r5, pc}
    		huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005242:	609a      	str	r2, [r3, #8]
    		huart1.Init.Parity = UART_PARITY_NONE;
 8005244:	611a      	str	r2, [r3, #16]
    		break;
 8005246:	e7f7      	b.n	8005238 <xMBMasterPortSerialInit+0x20>
    		huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8005248:	4b08      	ldr	r3, [pc, #32]	; (800526c <xMBMasterPortSerialInit+0x54>)
 800524a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800524e:	609a      	str	r2, [r3, #8]
    	  	huart1.Init.Parity = UART_PARITY_ODD;
 8005250:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8005254:	611a      	str	r2, [r3, #16]
    	  	break;
 8005256:	e7ef      	b.n	8005238 <xMBMasterPortSerialInit+0x20>
    		huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8005258:	4b04      	ldr	r3, [pc, #16]	; (800526c <xMBMasterPortSerialInit+0x54>)
 800525a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800525e:	609a      	str	r2, [r3, #8]
    		huart1.Init.Parity = UART_PARITY_EVEN;
 8005260:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005264:	611a      	str	r2, [r3, #16]
    		break;
 8005266:	e7e7      	b.n	8005238 <xMBMasterPortSerialInit+0x20>
 8005268:	2000172c 	.word	0x2000172c
 800526c:	2000136c 	.word	0x2000136c

08005270 <vMBMasterPortSerialEnable>:

void vMBMasterPortSerialEnable(BOOL xRxEnable, BOOL xTxEnable)
{
 8005270:	b510      	push	{r4, lr}
 8005272:	b082      	sub	sp, #8
 8005274:	460c      	mov	r4, r1
 //   rt_uint32_t recved_event;
    if (xRxEnable)
 8005276:	b190      	cbz	r0, 800529e <vMBMasterPortSerialEnable+0x2e>
    {
    	HAL_UART_Receive_IT(&huart1,&rx_data_buf,1);
 8005278:	2201      	movs	r2, #1
 800527a:	4912      	ldr	r1, [pc, #72]	; (80052c4 <vMBMasterPortSerialEnable+0x54>)
 800527c:	4812      	ldr	r0, [pc, #72]	; (80052c8 <vMBMasterPortSerialEnable+0x58>)
 800527e:	f7ff f94e 	bl	800451e <HAL_UART_Receive_IT>
	HAL_GPIO_WritePin(GPIOA,EN_Pin,GPIO_PIN_RESET);
 8005282:	2200      	movs	r2, #0
 8005284:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005288:	4810      	ldr	r0, [pc, #64]	; (80052cc <vMBMasterPortSerialEnable+0x5c>)
 800528a:	f7fd fe73 	bl	8002f74 <HAL_GPIO_WritePin>
        /* switch 485 to transmit mode */
    //    rt_pin_write(MODBUS_MASTER_RT_CONTROL_PIN_INDEX, PIN_HIGH);
        /* disable RX interrupt */
      //  serial->ops->control(serial, RT_DEVICE_CTRL_CLR_INT, (void *)RT_DEVICE_FLAG_INT_RX);
    }
    if (xTxEnable)
 800528e:	b184      	cbz	r4, 80052b2 <vMBMasterPortSerialEnable+0x42>
    {
        /* start serial transmit */

    	xEventGroupSetBits(xSerialEventGroupHandle,EVENT_SERIAL_TRANS_START);
 8005290:	2101      	movs	r1, #1
 8005292:	4b0f      	ldr	r3, [pc, #60]	; (80052d0 <vMBMasterPortSerialEnable+0x60>)
 8005294:	6818      	ldr	r0, [r3, #0]
 8005296:	f000 fb95 	bl	80059c4 <xEventGroupSetBits>
    	xEventGroupWaitBits( xSerialEventGroupHandle,  EVENT_SERIAL_TRANS_START,  pdTRUE, pdFALSE, 0 );
      //  rt_event_recv(&event_serial, EVENT_SERIAL_TRANS_START,
       //         RT_EVENT_FLAG_OR | RT_EVENT_FLAG_CLEAR, 0,
        //        &recved_event);
    }
}
 800529a:	b002      	add	sp, #8
 800529c:	bd10      	pop	{r4, pc}
	HAL_GPIO_WritePin(GPIOA,EN_Pin,GPIO_PIN_SET);
 800529e:	2201      	movs	r2, #1
 80052a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80052a4:	4809      	ldr	r0, [pc, #36]	; (80052cc <vMBMasterPortSerialEnable+0x5c>)
 80052a6:	f7fd fe65 	bl	8002f74 <HAL_GPIO_WritePin>
    	HAL_UART_AbortReceive_IT(&huart1);
 80052aa:	4807      	ldr	r0, [pc, #28]	; (80052c8 <vMBMasterPortSerialEnable+0x58>)
 80052ac:	f7fe fec4 	bl	8004038 <HAL_UART_AbortReceive_IT>
 80052b0:	e7ed      	b.n	800528e <vMBMasterPortSerialEnable+0x1e>
    	xEventGroupWaitBits( xSerialEventGroupHandle,  EVENT_SERIAL_TRANS_START,  pdTRUE, pdFALSE, 0 );
 80052b2:	2300      	movs	r3, #0
 80052b4:	9300      	str	r3, [sp, #0]
 80052b6:	2201      	movs	r2, #1
 80052b8:	4611      	mov	r1, r2
 80052ba:	4805      	ldr	r0, [pc, #20]	; (80052d0 <vMBMasterPortSerialEnable+0x60>)
 80052bc:	6800      	ldr	r0, [r0, #0]
 80052be:	f000 faf6 	bl	80058ae <xEventGroupWaitBits>
}
 80052c2:	e7ea      	b.n	800529a <vMBMasterPortSerialEnable+0x2a>
 80052c4:	20001729 	.word	0x20001729
 80052c8:	2000136c 	.word	0x2000136c
 80052cc:	40010800 	.word	0x40010800
 80052d0:	2000172c 	.word	0x2000172c

080052d4 <xMBMasterPortSerialPutByte>:
{
   // serial->parent.close(&(serial->parent));
}

BOOL xMBMasterPortSerialPutByte(CHAR ucByte)
{
 80052d4:	b500      	push	{lr}
 80052d6:	b083      	sub	sp, #12
 80052d8:	f88d 0007 	strb.w	r0, [sp, #7]
	HAL_UART_Transmit_IT(&huart1,(uint8_t *) &ucByte, 1);
 80052dc:	2201      	movs	r2, #1
 80052de:	f10d 0107 	add.w	r1, sp, #7
 80052e2:	4803      	ldr	r0, [pc, #12]	; (80052f0 <xMBMasterPortSerialPutByte+0x1c>)
 80052e4:	f7fe fe82 	bl	8003fec <HAL_UART_Transmit_IT>
  //  serial->parent.write(&(serial->parent), 0, &ucByte, 1);
    return TRUE;
}
 80052e8:	2001      	movs	r0, #1
 80052ea:	b003      	add	sp, #12
 80052ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80052f0:	2000136c 	.word	0x2000136c

080052f4 <xMBMasterPortSerialGetByte>:

BOOL xMBMasterPortSerialGetByte(CHAR * pucByte)
{
	* pucByte = rx_data;
 80052f4:	4b02      	ldr	r3, [pc, #8]	; (8005300 <xMBMasterPortSerialGetByte+0xc>)
 80052f6:	781b      	ldrb	r3, [r3, #0]
 80052f8:	7003      	strb	r3, [r0, #0]
 //   serial->parent.read(&(serial->parent), 0, pucByte, 1);
    return TRUE;
}
 80052fa:	2001      	movs	r0, #1
 80052fc:	4770      	bx	lr
 80052fe:	bf00      	nop
 8005300:	20001728 	.word	0x20001728

08005304 <HAL_UART_TxCpltCallback>:


#ifdef MASTER_MODE

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005304:	b500      	push	{lr}
 8005306:	b083      	sub	sp, #12

	BaseType_t xHigherPriorityTaskWoken, xResult;
	/* xHigherPriorityTaskWoken must be initialised to pdFALSE. */
	xHigherPriorityTaskWoken = pdFALSE;
 8005308:	2300      	movs	r3, #0
 800530a:	9301      	str	r3, [sp, #4]

	 /* Set bit 0 and bit 4 in xEventGroup. */
	 xResult = xEventGroupSetBitsFromISR(
 800530c:	aa01      	add	r2, sp, #4
 800530e:	2101      	movs	r1, #1
 8005310:	4b09      	ldr	r3, [pc, #36]	; (8005338 <HAL_UART_TxCpltCallback+0x34>)
 8005312:	6818      	ldr	r0, [r3, #0]
 8005314:	f000 fba4 	bl	8005a60 <xEventGroupSetBitsFromISR>
			 	 	 	 	 	   xSerialEventGroupHandle,   /* The event group being updated. */
								   EVENT_SERIAL_TRANS_START, /* The bits being set. */
	                              &xHigherPriorityTaskWoken );

	  /* Was the message posted successfully? */
	  if( xResult != pdFAIL )
 8005318:	b158      	cbz	r0, 8005332 <HAL_UART_TxCpltCallback+0x2e>
	  {
	      /* If xHigherPriorityTaskWoken is now set to pdTRUE then a context
	      switch should be requested.  The macro used is port specific and will
	      be either portYIELD_FROM_ISR() or portEND_SWITCHING_ISR() - refer to
	      the documentation page for the port being used. */
	      portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800531a:	9b01      	ldr	r3, [sp, #4]
 800531c:	b14b      	cbz	r3, 8005332 <HAL_UART_TxCpltCallback+0x2e>
 800531e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005322:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005326:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800532a:	f3bf 8f4f 	dsb	sy
 800532e:	f3bf 8f6f 	isb	sy
	  }
}
 8005332:	b003      	add	sp, #12
 8005334:	f85d fb04 	ldr.w	pc, [sp], #4
 8005338:	2000172c 	.word	0x2000172c

0800533c <StartUARTTask>:



void StartUARTTask(void *argument)
{
 800533c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800533e:	b083      	sub	sp, #12
	  EventBits_t uxBits;
	  xSerialEventGroupHandle = xGetUARTEvent();
 8005340:	f7fc f99c 	bl	800167c <xGetUARTEvent>
 8005344:	4b09      	ldr	r3, [pc, #36]	; (800536c <StartUARTTask+0x30>)
 8005346:	6018      	str	r0, [r3, #0]
	  while(1)
	  {
		  uxBits = xEventGroupWaitBits( xSerialEventGroupHandle,  EVENT_SERIAL_TRANS_START,  pdTRUE, pdFALSE, portMAX_DELAY );
 8005348:	461e      	mov	r6, r3
 800534a:	f04f 35ff 	mov.w	r5, #4294967295
		  switch (uxBits)
		  {
		  	  	  case EVENT_SERIAL_TRANS_START:
		  	  		 pxMBMasterFrameCBTransmitterEmpty();
 800534e:	4f08      	ldr	r7, [pc, #32]	; (8005370 <StartUARTTask+0x34>)
		  uxBits = xEventGroupWaitBits( xSerialEventGroupHandle,  EVENT_SERIAL_TRANS_START,  pdTRUE, pdFALSE, portMAX_DELAY );
 8005350:	2400      	movs	r4, #0
 8005352:	9500      	str	r5, [sp, #0]
 8005354:	4623      	mov	r3, r4
 8005356:	2201      	movs	r2, #1
 8005358:	4611      	mov	r1, r2
 800535a:	6830      	ldr	r0, [r6, #0]
 800535c:	f000 faa7 	bl	80058ae <xEventGroupWaitBits>
		  switch (uxBits)
 8005360:	2801      	cmp	r0, #1
 8005362:	d1f6      	bne.n	8005352 <StartUARTTask+0x16>
		  	  		 pxMBMasterFrameCBTransmitterEmpty();
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	4798      	blx	r3

		  	  		  break;
 8005368:	e7f2      	b.n	8005350 <StartUARTTask+0x14>
 800536a:	bf00      	nop
 800536c:	2000172c 	.word	0x2000172c
 8005370:	200014dc 	.word	0x200014dc

08005374 <HAL_UART_RxCpltCallback>:


}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005374:	b508      	push	{r3, lr}
	rx_data = rx_data_buf;
 8005376:	4906      	ldr	r1, [pc, #24]	; (8005390 <HAL_UART_RxCpltCallback+0x1c>)
 8005378:	780a      	ldrb	r2, [r1, #0]
 800537a:	4b06      	ldr	r3, [pc, #24]	; (8005394 <HAL_UART_RxCpltCallback+0x20>)
 800537c:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart1,&rx_data_buf,1);
 800537e:	2201      	movs	r2, #1
 8005380:	4805      	ldr	r0, [pc, #20]	; (8005398 <HAL_UART_RxCpltCallback+0x24>)
 8005382:	f7ff f8cc 	bl	800451e <HAL_UART_Receive_IT>
	 pxMBMasterFrameCBByteReceived();
 8005386:	4b05      	ldr	r3, [pc, #20]	; (800539c <HAL_UART_RxCpltCallback+0x28>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4798      	blx	r3
}
 800538c:	bd08      	pop	{r3, pc}
 800538e:	bf00      	nop
 8005390:	20001729 	.word	0x20001729
 8005394:	20001728 	.word	0x20001728
 8005398:	2000136c 	.word	0x2000136c
 800539c:	200014d8 	.word	0x200014d8

080053a0 <xMBMasterPortTimersInit>:
/* ----------------------- static functions ---------------------------------*/


/* ----------------------- Start implementation -----------------------------*/
BOOL xMBMasterPortTimersInit(USHORT usTimeOut50us)
{
 80053a0:	b508      	push	{r3, lr}
    /* backup T35 ticks */
    usT35TimeOut50us = usTimeOut50us;
 80053a2:	4b03      	ldr	r3, [pc, #12]	; (80053b0 <xMBMasterPortTimersInit+0x10>)
 80053a4:	8018      	strh	r0, [r3, #0]
    vTimerInit( usT35TimeOut50us);
 80053a6:	f7fc f975 	bl	8001694 <vTimerInit>
 //                  RT_NULL,
 //                  (50 * usT35TimeOut50us) / (1000 * 1000 / RT_TICK_PER_SECOND) + 1,
 //                  RT_TIMER_FLAG_ONE_SHOT); /* one shot */

    return TRUE;
}
 80053aa:	2001      	movs	r0, #1
 80053ac:	bd08      	pop	{r3, pc}
 80053ae:	bf00      	nop
 80053b0:	20001730 	.word	0x20001730

080053b4 <vMBMasterPortTimersT35Enable>:

void vMBMasterPortTimersT35Enable()
{
 80053b4:	b508      	push	{r3, lr}
   // rt_tick_t timer_tick = (50 * usT35TimeOut50us)
   //         / (1000 * 1000 / RT_TICK_PER_SECOND);
//
    /* Set current timer mode, don't change it.*/
    vMBMasterSetCurTimerMode(MB_TMODE_T35);
 80053b6:	2000      	movs	r0, #0
 80053b8:	f7ff fdec 	bl	8004f94 <vMBMasterSetCurTimerMode>
    vTimerInit( usT35TimeOut50us);
 80053bc:	4b03      	ldr	r3, [pc, #12]	; (80053cc <vMBMasterPortTimersT35Enable+0x18>)
 80053be:	8818      	ldrh	r0, [r3, #0]
 80053c0:	f7fc f968 	bl	8001694 <vTimerInit>
   // rt_timer_control(&timer, RT_TIMER_CTRL_SET_TIME, &timer_tick);

    vStartTimer();
 80053c4:	f7fc f972 	bl	80016ac <vStartTimer>
  //  rt_timer_start(&timer);
}
 80053c8:	bd08      	pop	{r3, pc}
 80053ca:	bf00      	nop
 80053cc:	20001730 	.word	0x20001730

080053d0 <vMBMasterPortTimersConvertDelayEnable>:

void vMBMasterPortTimersConvertDelayEnable()
{
 80053d0:	b508      	push	{r3, lr}
 //  rt_tick_t timer_tick = MB_MASTER_DELAY_MS_CONVERT * RT_TICK_PER_SECOND / 1000;

    /* Set current timer mode, don't change it.*/
    vMBMasterSetCurTimerMode(MB_TMODE_CONVERT_DELAY);
 80053d2:	2002      	movs	r0, #2
 80053d4:	f7ff fdde 	bl	8004f94 <vMBMasterSetCurTimerMode>
    vTimerInit(MB_MASTER_DELAY_MS_CONVERT*20);
 80053d8:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80053dc:	f7fc f95a 	bl	8001694 <vTimerInit>
 //   rt_timer_control(&timer, RT_TIMER_CTRL_SET_TIME, &timer_tick);
    vStartTimer();
 80053e0:	f7fc f964 	bl	80016ac <vStartTimer>
 //   rt_timer_start(&timer);
}
 80053e4:	bd08      	pop	{r3, pc}

080053e6 <vMBMasterPortTimersRespondTimeoutEnable>:

void vMBMasterPortTimersRespondTimeoutEnable()
{
 80053e6:	b508      	push	{r3, lr}
  //  rt_tick_t timer_tick = MB_MASTER_TIMEOUT_MS_RESPOND * RT_TICK_PER_SECOND / 1000;

    /* Set current timer mode, don't change it.*/
    vMBMasterSetCurTimerMode(MB_TMODE_RESPOND_TIMEOUT);
 80053e8:	2001      	movs	r0, #1
 80053ea:	f7ff fdd3 	bl	8004f94 <vMBMasterSetCurTimerMode>
    vTimerInit(MB_MASTER_TIMEOUT_MS_RESPOND*20);
 80053ee:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80053f2:	f7fc f94f 	bl	8001694 <vTimerInit>
    vStartTimer();
 80053f6:	f7fc f959 	bl	80016ac <vStartTimer>
  //  rt_timer_control(&timer, RT_TIMER_CTRL_SET_TIME, &timer_tick);

  //  rt_timer_start(&timer);
}
 80053fa:	bd08      	pop	{r3, pc}

080053fc <vMBMasterPortTimersDisable>:

void vMBMasterPortTimersDisable()
{
 80053fc:	b508      	push	{r3, lr}
	vStopTimer();
 80053fe:	f7fc f95d 	bl	80016bc <vStopTimer>
  //  rt_timer_stop(&timer);
}
 8005402:	bd08      	pop	{r3, pc}

08005404 <prvvTIMERExpiredISR>:
#ifdef MASTER_MODE
void prvvTIMERExpiredISR(void)
{
 8005404:	b508      	push	{r3, lr}
    (void) pxMBMasterPortCBTimerExpired();
 8005406:	4b02      	ldr	r3, [pc, #8]	; (8005410 <prvvTIMERExpiredISR+0xc>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4798      	blx	r3
}
 800540c:	bd08      	pop	{r3, pc}
 800540e:	bf00      	nop
 8005410:	200014e0 	.word	0x200014e0

08005414 <eMBMasterRegInputCB>:
 * @param usNRegs input register number
 *
 * @return result
 */
eMBErrorCode eMBMasterRegInputCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs )
{
 8005414:	b570      	push	{r4, r5, r6, lr}
 8005416:	4605      	mov	r5, r0
 8005418:	460c      	mov	r4, r1
 800541a:	4616      	mov	r6, r2
    USHORT *        pusRegInputBuf;
    USHORT          REG_INPUT_START;
    USHORT          REG_INPUT_NREGS;
    USHORT          usRegInStart;

    pusRegInputBuf = usMRegInBuf[ucMBMasterGetDestAddress() - 1];
 800541c:	f7ff f9e6 	bl	80047ec <ucMBMasterGetDestAddress>
    REG_INPUT_START = M_REG_INPUT_START;
    REG_INPUT_NREGS = M_REG_INPUT_NREGS;
    usRegInStart = usMRegInStart;

    /* it already plus one in modbus function method. */
    usAddress--;
 8005420:	1e63      	subs	r3, r4, #1
 8005422:	b29b      	uxth	r3, r3

    if ((usAddress >= REG_INPUT_START)
 8005424:	2b04      	cmp	r3, #4
 8005426:	d921      	bls.n	800546c <eMBMasterRegInputCB+0x58>
            && (usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS))
 8005428:	199a      	adds	r2, r3, r6
 800542a:	2a0e      	cmp	r2, #14
 800542c:	dc20      	bgt.n	8005470 <eMBMasterRegInputCB+0x5c>
    usRegInStart = usMRegInStart;
 800542e:	4a12      	ldr	r2, [pc, #72]	; (8005478 <eMBMasterRegInputCB+0x64>)
    {
        iRegIndex = usAddress - usRegInStart;
 8005430:	8812      	ldrh	r2, [r2, #0]
 8005432:	1a9b      	subs	r3, r3, r2
 8005434:	b29b      	uxth	r3, r3
        while (usNRegs > 0)
 8005436:	b1ee      	cbz	r6, 8005474 <eMBMasterRegInputCB+0x60>
    pusRegInputBuf = usMRegInBuf[ucMBMasterGetDestAddress() - 1];
 8005438:	3801      	subs	r0, #1
 800543a:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 800543e:	0041      	lsls	r1, r0, #1
 8005440:	1ca8      	adds	r0, r5, #2
 8005442:	441e      	add	r6, r3
 8005444:	b2b6      	uxth	r6, r6
        {
            pusRegInputBuf[iRegIndex] = *pucRegBuffer++ << 8;
 8005446:	4d0d      	ldr	r5, [pc, #52]	; (800547c <eMBMasterRegInputCB+0x68>)
 8005448:	eb01 0443 	add.w	r4, r1, r3, lsl #1
 800544c:	f810 2c02 	ldrb.w	r2, [r0, #-2]
 8005450:	0212      	lsls	r2, r2, #8
 8005452:	532a      	strh	r2, [r5, r4]
            pusRegInputBuf[iRegIndex] |= *pucRegBuffer++;
 8005454:	f810 cc01 	ldrb.w	ip, [r0, #-1]
 8005458:	ea42 020c 	orr.w	r2, r2, ip
 800545c:	532a      	strh	r2, [r5, r4]
            iRegIndex++;
 800545e:	3301      	adds	r3, #1
 8005460:	b29b      	uxth	r3, r3
        while (usNRegs > 0)
 8005462:	3002      	adds	r0, #2
 8005464:	42b3      	cmp	r3, r6
 8005466:	d1ef      	bne.n	8005448 <eMBMasterRegInputCB+0x34>
    eMBErrorCode    eStatus = MB_ENOERR;
 8005468:	2000      	movs	r0, #0
 800546a:	e000      	b.n	800546e <eMBMasterRegInputCB+0x5a>
            usNRegs--;
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 800546c:	2001      	movs	r0, #1
    }

    return eStatus;
}
 800546e:	bd70      	pop	{r4, r5, r6, pc}
        eStatus = MB_ENOREG;
 8005470:	2001      	movs	r0, #1
 8005472:	e7fc      	b.n	800546e <eMBMasterRegInputCB+0x5a>
    eMBErrorCode    eStatus = MB_ENOERR;
 8005474:	2000      	movs	r0, #0
 8005476:	e7fa      	b.n	800546e <eMBMasterRegInputCB+0x5a>
 8005478:	20000036 	.word	0x20000036
 800547c:	20001ef8 	.word	0x20001ef8

08005480 <eMBMasterRegHoldingCB>:
 *
 * @return result
 */
eMBErrorCode eMBMasterRegHoldingCB(UCHAR * pucRegBuffer, USHORT usAddress,
        USHORT usNRegs, eMBRegisterMode eMode)
{
 8005480:	b570      	push	{r4, r5, r6, lr}
 8005482:	4605      	mov	r5, r0
 8005484:	460c      	mov	r4, r1
 8005486:	4616      	mov	r6, r2
    USHORT *        pusRegHoldingBuf;
    USHORT          REG_HOLDING_START;
    USHORT          REG_HOLDING_NREGS;
    USHORT          usRegHoldStart;

    pusRegHoldingBuf = usMRegHoldBuf[ucMBMasterGetDestAddress() - 1];
 8005488:	f7ff f9b0 	bl	80047ec <ucMBMasterGetDestAddress>
    usRegHoldStart = usMRegHoldStart;
    /* if mode is read, the master will write the received date to buffer. */
    eMode = MB_REG_WRITE;

    /* it already plus one in modbus function method. */
    usAddress--;
 800548c:	1e63      	subs	r3, r4, #1
 800548e:	b29b      	uxth	r3, r3

    if ((usAddress >= REG_HOLDING_START)
 8005490:	2b0d      	cmp	r3, #13
 8005492:	d921      	bls.n	80054d8 <eMBMasterRegHoldingCB+0x58>
            && (usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS))
 8005494:	199a      	adds	r2, r3, r6
 8005496:	2a2c      	cmp	r2, #44	; 0x2c
 8005498:	dc20      	bgt.n	80054dc <eMBMasterRegHoldingCB+0x5c>
    usRegHoldStart = usMRegHoldStart;
 800549a:	4a12      	ldr	r2, [pc, #72]	; (80054e4 <eMBMasterRegHoldingCB+0x64>)
    {
        iRegIndex = usAddress - usRegHoldStart;
 800549c:	8812      	ldrh	r2, [r2, #0]
 800549e:	1a9b      	subs	r3, r3, r2
 80054a0:	b29b      	uxth	r3, r3
                usNRegs--;
            }
            break;
        /* write current register values with new values from the protocol stack. */
        case MB_REG_WRITE:
            while (usNRegs > 0)
 80054a2:	b1ee      	cbz	r6, 80054e0 <eMBMasterRegHoldingCB+0x60>
    pusRegHoldingBuf = usMRegHoldBuf[ucMBMasterGetDestAddress() - 1];
 80054a4:	3801      	subs	r0, #1
 80054a6:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
 80054aa:	0081      	lsls	r1, r0, #2
 80054ac:	1ca8      	adds	r0, r5, #2
 80054ae:	441e      	add	r6, r3
 80054b0:	b2b6      	uxth	r6, r6
            {
                pusRegHoldingBuf[iRegIndex] = *pucRegBuffer++ << 8;
 80054b2:	4d0d      	ldr	r5, [pc, #52]	; (80054e8 <eMBMasterRegHoldingCB+0x68>)
 80054b4:	eb01 0443 	add.w	r4, r1, r3, lsl #1
 80054b8:	f810 2c02 	ldrb.w	r2, [r0, #-2]
 80054bc:	0212      	lsls	r2, r2, #8
 80054be:	532a      	strh	r2, [r5, r4]
                pusRegHoldingBuf[iRegIndex] |= *pucRegBuffer++;
 80054c0:	f810 cc01 	ldrb.w	ip, [r0, #-1]
 80054c4:	ea42 020c 	orr.w	r2, r2, ip
 80054c8:	532a      	strh	r2, [r5, r4]
                iRegIndex++;
 80054ca:	3301      	adds	r3, #1
 80054cc:	b29b      	uxth	r3, r3
            while (usNRegs > 0)
 80054ce:	3002      	adds	r0, #2
 80054d0:	42b3      	cmp	r3, r6
 80054d2:	d1ef      	bne.n	80054b4 <eMBMasterRegHoldingCB+0x34>
    eMBErrorCode    eStatus = MB_ENOERR;
 80054d4:	2000      	movs	r0, #0
 80054d6:	e000      	b.n	80054da <eMBMasterRegHoldingCB+0x5a>
            break;
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 80054d8:	2001      	movs	r0, #1
    }
    return eStatus;
}
 80054da:	bd70      	pop	{r4, r5, r6, pc}
        eStatus = MB_ENOREG;
 80054dc:	2001      	movs	r0, #1
 80054de:	e7fc      	b.n	80054da <eMBMasterRegHoldingCB+0x5a>
    eMBErrorCode    eStatus = MB_ENOERR;
 80054e0:	2000      	movs	r0, #0
 80054e2:	e7fa      	b.n	80054da <eMBMasterRegHoldingCB+0x5a>
 80054e4:	20000034 	.word	0x20000034
 80054e8:	20001778 	.word	0x20001778

080054ec <eMBMasterRegCoilsCB>:
 *
 * @return result
 */
eMBErrorCode eMBMasterRegCoilsCB(UCHAR * pucRegBuffer, USHORT usAddress,
        USHORT usNCoils, eMBRegisterMode eMode)
{
 80054ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054f0:	b083      	sub	sp, #12
 80054f2:	4606      	mov	r6, r0
 80054f4:	460c      	mov	r4, r1
 80054f6:	4690      	mov	r8, r2
    USHORT          COIL_START;
    USHORT          COIL_NCOILS;
    USHORT          usCoilStart;
    iNReg =  usNCoils / 8 + 1;

    pucCoilBuf = ucMCoilBuf[ucMBMasterGetDestAddress() - 1];
 80054f8:	f7ff f978 	bl	80047ec <ucMBMasterGetDestAddress>

    /* if mode is read,the master will write the received date to buffer. */
    eMode = MB_REG_WRITE;

    /* it already plus one in modbus function method. */
    usAddress--;
 80054fc:	3c01      	subs	r4, #1
 80054fe:	b2a4      	uxth	r4, r4

    if ((usAddress >= COIL_START)
 8005500:	b3c4      	cbz	r4, 8005574 <eMBMasterRegCoilsCB+0x88>
            && (usAddress + usNCoils <= COIL_START + COIL_NCOILS))
 8005502:	eb04 0308 	add.w	r3, r4, r8
 8005506:	2b05      	cmp	r3, #5
 8005508:	dc38      	bgt.n	800557c <eMBMasterRegCoilsCB+0x90>
    iNReg =  usNCoils / 8 + 1;
 800550a:	ea4f 02d8 	mov.w	r2, r8, lsr #3
 800550e:	9201      	str	r2, [sp, #4]
    pucCoilBuf = ucMCoilBuf[ucMBMasterGetDestAddress() - 1];
 8005510:	4f1b      	ldr	r7, [pc, #108]	; (8005580 <eMBMasterRegCoilsCB+0x94>)
 8005512:	4407      	add	r7, r0
    usCoilStart = usMCoilStart;
 8005514:	4b1b      	ldr	r3, [pc, #108]	; (8005584 <eMBMasterRegCoilsCB+0x98>)
    {
        iRegIndex = (USHORT) (usAddress - usCoilStart) / 8;
 8005516:	881b      	ldrh	r3, [r3, #0]
 8005518:	1ae4      	subs	r4, r4, r3
 800551a:	f3c4 0bcc 	ubfx	fp, r4, #3, #13
        iRegBitIndex = (USHORT) (usAddress - usCoilStart) % 8;
 800551e:	f004 0407 	and.w	r4, r4, #7
            *pucRegBuffer = *pucRegBuffer >> (8 - usNCoils);
            break;

        /* write current coil values with new values from the protocol stack. */
        case MB_REG_WRITE:
            while (iNReg > 1)
 8005522:	1c53      	adds	r3, r2, #1
 8005524:	2b01      	cmp	r3, #1
 8005526:	d91a      	bls.n	800555e <eMBMasterRegCoilsCB+0x72>
 8005528:	eb06 0902 	add.w	r9, r6, r2
 800552c:	4635      	mov	r5, r6
            {
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, 8,
 800552e:	ebab 0606 	sub.w	r6, fp, r6
 8005532:	f04f 0a08 	mov.w	sl, #8
 8005536:	19a8      	adds	r0, r5, r6
 8005538:	b280      	uxth	r0, r0
 800553a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800553e:	4652      	mov	r2, sl
 8005540:	4621      	mov	r1, r4
 8005542:	4438      	add	r0, r7
 8005544:	f7ff fd32 	bl	8004fac <xMBUtilSetBits>
            while (iNReg > 1)
 8005548:	454d      	cmp	r5, r9
 800554a:	d1f4      	bne.n	8005536 <eMBMasterRegCoilsCB+0x4a>
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, 8,
 800554c:	9b01      	ldr	r3, [sp, #4]
 800554e:	445b      	add	r3, fp
 8005550:	fa1f fb83 	uxth.w	fp, r3
                iNReg--;
            }
            /* last coils */
            usNCoils = usNCoils % 8;
            /* xMBUtilSetBits has bug when ucNBits is zero */
            if (usNCoils != 0)
 8005554:	f018 0207 	ands.w	r2, r8, #7
 8005558:	d103      	bne.n	8005562 <eMBMasterRegCoilsCB+0x76>
    eMBErrorCode    eStatus = MB_ENOERR;
 800555a:	2000      	movs	r0, #0
 800555c:	e00b      	b.n	8005576 <eMBMasterRegCoilsCB+0x8a>
            while (iNReg > 1)
 800555e:	46b1      	mov	r9, r6
 8005560:	e7f8      	b.n	8005554 <eMBMasterRegCoilsCB+0x68>
            {
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, usNCoils,
 8005562:	f899 3000 	ldrb.w	r3, [r9]
 8005566:	4621      	mov	r1, r4
 8005568:	eb07 000b 	add.w	r0, r7, fp
 800556c:	f7ff fd1e 	bl	8004fac <xMBUtilSetBits>
    eMBErrorCode    eStatus = MB_ENOERR;
 8005570:	2000      	movs	r0, #0
 8005572:	e000      	b.n	8005576 <eMBMasterRegCoilsCB+0x8a>
            break;
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 8005574:	2001      	movs	r0, #1
    }
    return eStatus;
}
 8005576:	b003      	add	sp, #12
 8005578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        eStatus = MB_ENOREG;
 800557c:	2001      	movs	r0, #1
 800557e:	e7fa      	b.n	8005576 <eMBMasterRegCoilsCB+0x8a>
 8005580:	20001733 	.word	0x20001733
 8005584:	20000032 	.word	0x20000032

08005588 <eMBMasterRegDiscreteCB>:
 * @param usNDiscrete discrete number
 *
 * @return result
 */
eMBErrorCode eMBMasterRegDiscreteCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete )
{
 8005588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800558c:	b083      	sub	sp, #12
 800558e:	4606      	mov	r6, r0
 8005590:	460d      	mov	r5, r1
 8005592:	4690      	mov	r8, r2
    USHORT          DISCRETE_INPUT_START;
    USHORT          DISCRETE_INPUT_NDISCRETES;
    USHORT          usDiscreteInputStart;
    iNReg =  usNDiscrete / 8 + 1;

    pucDiscreteInputBuf = ucMDiscInBuf[ucMBMasterGetDestAddress() - 1];
 8005594:	f7ff f92a 	bl	80047ec <ucMBMasterGetDestAddress>
    DISCRETE_INPUT_START = M_DISCRETE_INPUT_START;
    DISCRETE_INPUT_NDISCRETES = M_DISCRETE_INPUT_NDISCRETES;
    usDiscreteInputStart = usMDiscInStart;

    /* it already plus one in modbus function method. */
    usAddress--;
 8005598:	3d01      	subs	r5, #1
 800559a:	b2ad      	uxth	r5, r5

    if ((usAddress >= DISCRETE_INPUT_START)
            && (usAddress + usNDiscrete    <= DISCRETE_INPUT_START + DISCRETE_INPUT_NDISCRETES))
 800559c:	eb05 0308 	add.w	r3, r5, r8
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	dd03      	ble.n	80055ac <eMBMasterRegDiscreteCB+0x24>
                    usNDiscrete, *pucRegBuffer++);
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 80055a4:	2001      	movs	r0, #1
    }

    return eStatus;
}
 80055a6:	b003      	add	sp, #12
 80055a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iNReg =  usNDiscrete / 8 + 1;
 80055ac:	ea4f 02d8 	mov.w	r2, r8, lsr #3
 80055b0:	9201      	str	r2, [sp, #4]
    pucDiscreteInputBuf = ucMDiscInBuf[ucMBMasterGetDestAddress() - 1];
 80055b2:	4f19      	ldr	r7, [pc, #100]	; (8005618 <eMBMasterRegDiscreteCB+0x90>)
 80055b4:	4407      	add	r7, r0
    usDiscreteInputStart = usMDiscInStart;
 80055b6:	4b19      	ldr	r3, [pc, #100]	; (800561c <eMBMasterRegDiscreteCB+0x94>)
        iRegIndex = (USHORT) (usAddress - usDiscreteInputStart) / 8;
 80055b8:	881b      	ldrh	r3, [r3, #0]
 80055ba:	1aed      	subs	r5, r5, r3
 80055bc:	f3c5 0bcc 	ubfx	fp, r5, #3, #13
        iRegBitIndex = (USHORT) (usAddress - usDiscreteInputStart) % 8;
 80055c0:	f005 0507 	and.w	r5, r5, #7
        while (iNReg > 1)
 80055c4:	1c53      	adds	r3, r2, #1
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d91a      	bls.n	8005600 <eMBMasterRegDiscreteCB+0x78>
 80055ca:	eb06 0902 	add.w	r9, r6, r2
 80055ce:	4634      	mov	r4, r6
            xMBUtilSetBits(&pucDiscreteInputBuf[iRegIndex++], iRegBitIndex, 8,
 80055d0:	ebab 0606 	sub.w	r6, fp, r6
 80055d4:	f04f 0a08 	mov.w	sl, #8
 80055d8:	19a0      	adds	r0, r4, r6
 80055da:	b280      	uxth	r0, r0
 80055dc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80055e0:	4652      	mov	r2, sl
 80055e2:	4629      	mov	r1, r5
 80055e4:	4438      	add	r0, r7
 80055e6:	f7ff fce1 	bl	8004fac <xMBUtilSetBits>
        while (iNReg > 1)
 80055ea:	454c      	cmp	r4, r9
 80055ec:	d1f4      	bne.n	80055d8 <eMBMasterRegDiscreteCB+0x50>
            xMBUtilSetBits(&pucDiscreteInputBuf[iRegIndex++], iRegBitIndex, 8,
 80055ee:	9b01      	ldr	r3, [sp, #4]
 80055f0:	445b      	add	r3, fp
 80055f2:	fa1f fb83 	uxth.w	fp, r3
        if (usNDiscrete != 0)
 80055f6:	f018 0207 	ands.w	r2, r8, #7
 80055fa:	d103      	bne.n	8005604 <eMBMasterRegDiscreteCB+0x7c>
    eMBErrorCode    eStatus = MB_ENOERR;
 80055fc:	2000      	movs	r0, #0
 80055fe:	e7d2      	b.n	80055a6 <eMBMasterRegDiscreteCB+0x1e>
        while (iNReg > 1)
 8005600:	46b1      	mov	r9, r6
 8005602:	e7f8      	b.n	80055f6 <eMBMasterRegDiscreteCB+0x6e>
            xMBUtilSetBits(&pucDiscreteInputBuf[iRegIndex++], iRegBitIndex,
 8005604:	f899 3000 	ldrb.w	r3, [r9]
 8005608:	4629      	mov	r1, r5
 800560a:	eb07 000b 	add.w	r0, r7, fp
 800560e:	f7ff fccd 	bl	8004fac <xMBUtilSetBits>
    eMBErrorCode    eStatus = MB_ENOERR;
 8005612:	2000      	movs	r0, #0
 8005614:	e7c7      	b.n	80055a6 <eMBMasterRegDiscreteCB+0x1e>
 8005616:	bf00      	nop
 8005618:	20001753 	.word	0x20001753
 800561c:	20001774 	.word	0x20001774

08005620 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005620:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8005624:	b9a3      	cbnz	r3, 8005650 <osKernelInitialize+0x30>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005626:	f3ef 8310 	mrs	r3, PRIMASK
 800562a:	b9a3      	cbnz	r3, 8005656 <osKernelInitialize+0x36>
 800562c:	4b0d      	ldr	r3, [pc, #52]	; (8005664 <osKernelInitialize+0x44>)
 800562e:	6818      	ldr	r0, [r3, #0]
 8005630:	2802      	cmp	r0, #2
 8005632:	d004      	beq.n	800563e <osKernelInitialize+0x1e>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 8005634:	b990      	cbnz	r0, 800565c <osKernelInitialize+0x3c>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8005636:	4b0b      	ldr	r3, [pc, #44]	; (8005664 <osKernelInitialize+0x44>)
 8005638:	2201      	movs	r2, #1
 800563a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800563c:	4770      	bx	lr
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800563e:	f3ef 8311 	mrs	r3, BASEPRI
    } else {
      stat = osError;
 8005642:	2b00      	cmp	r3, #0
 8005644:	bf14      	ite	ne
 8005646:	f06f 0005 	mvnne.w	r0, #5
 800564a:	f04f 30ff 	moveq.w	r0, #4294967295
 800564e:	4770      	bx	lr
    stat = osErrorISR;
 8005650:	f06f 0005 	mvn.w	r0, #5
 8005654:	4770      	bx	lr
 8005656:	f06f 0005 	mvn.w	r0, #5
 800565a:	4770      	bx	lr
      stat = osError;
 800565c:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8005660:	4770      	bx	lr
 8005662:	bf00      	nop
 8005664:	200023f4 	.word	0x200023f4

08005668 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005668:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800566a:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 800566e:	b9c3      	cbnz	r3, 80056a2 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005670:	f3ef 8310 	mrs	r3, PRIMASK
 8005674:	b9c3      	cbnz	r3, 80056a8 <osKernelStart+0x40>
 8005676:	4b0f      	ldr	r3, [pc, #60]	; (80056b4 <osKernelStart+0x4c>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	2b02      	cmp	r3, #2
 800567c:	d008      	beq.n	8005690 <osKernelStart+0x28>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 800567e:	2b01      	cmp	r3, #1
 8005680:	d115      	bne.n	80056ae <osKernelStart+0x46>
      KernelState = osKernelRunning;
 8005682:	4b0c      	ldr	r3, [pc, #48]	; (80056b4 <osKernelStart+0x4c>)
 8005684:	2202      	movs	r2, #2
 8005686:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8005688:	f000 ff74 	bl	8006574 <vTaskStartScheduler>
      stat = osOK;
 800568c:	2000      	movs	r0, #0
      stat = osError;
    }
  }

  return (stat);
}
 800568e:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005690:	f3ef 8311 	mrs	r3, BASEPRI
      stat = osError;
 8005694:	2b00      	cmp	r3, #0
 8005696:	bf14      	ite	ne
 8005698:	f06f 0005 	mvnne.w	r0, #5
 800569c:	f04f 30ff 	moveq.w	r0, #4294967295
 80056a0:	e7f5      	b.n	800568e <osKernelStart+0x26>
    stat = osErrorISR;
 80056a2:	f06f 0005 	mvn.w	r0, #5
 80056a6:	e7f2      	b.n	800568e <osKernelStart+0x26>
 80056a8:	f06f 0005 	mvn.w	r0, #5
 80056ac:	e7ef      	b.n	800568e <osKernelStart+0x26>
      stat = osError;
 80056ae:	f04f 30ff 	mov.w	r0, #4294967295
  return (stat);
 80056b2:	e7ec      	b.n	800568e <osKernelStart+0x26>
 80056b4:	200023f4 	.word	0x200023f4

080056b8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80056b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056ba:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80056bc:	2400      	movs	r4, #0
 80056be:	9404      	str	r4, [sp, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80056c0:	f3ef 8405 	mrs	r4, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 80056c4:	b9d4      	cbnz	r4, 80056fc <osThreadNew+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056c6:	f3ef 8310 	mrs	r3, PRIMASK
 80056ca:	b9bb      	cbnz	r3, 80056fc <osThreadNew+0x44>
 80056cc:	4b2c      	ldr	r3, [pc, #176]	; (8005780 <osThreadNew+0xc8>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d00f      	beq.n	80056f4 <osThreadNew+0x3c>
 80056d4:	b190      	cbz	r0, 80056fc <osThreadNew+0x44>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
 80056d6:	2300      	movs	r3, #0
 80056d8:	f88d 3017 	strb.w	r3, [sp, #23]
    name  = &empty;
    mem   = -1;

    if (attr != NULL) {
 80056dc:	2a00      	cmp	r2, #0
 80056de:	d03a      	beq.n	8005756 <osThreadNew+0x9e>
      if (attr->name != NULL) {
 80056e0:	6814      	ldr	r4, [r2, #0]
 80056e2:	b174      	cbz	r4, 8005702 <osThreadNew+0x4a>
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 80056e4:	6993      	ldr	r3, [r2, #24]
 80056e6:	b17b      	cbz	r3, 8005708 <osThreadNew+0x50>
        prio = (UBaseType_t)attr->priority;
 80056e8:	461d      	mov	r5, r3
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80056ea:	3b01      	subs	r3, #1
 80056ec:	2b37      	cmp	r3, #55	; 0x37
 80056ee:	d90c      	bls.n	800570a <osThreadNew+0x52>
        return (NULL);
 80056f0:	2000      	movs	r0, #0
 80056f2:	e004      	b.n	80056fe <osThreadNew+0x46>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80056f4:	f3ef 8311 	mrs	r3, BASEPRI
  if (!IS_IRQ() && (func != NULL)) {
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d0eb      	beq.n	80056d4 <osThreadNew+0x1c>
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80056fc:	9804      	ldr	r0, [sp, #16]
}
 80056fe:	b007      	add	sp, #28
 8005700:	bdf0      	pop	{r4, r5, r6, r7, pc}
    name  = &empty;
 8005702:	f10d 0417 	add.w	r4, sp, #23
 8005706:	e7ed      	b.n	80056e4 <osThreadNew+0x2c>
 8005708:	2518      	movs	r5, #24
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800570a:	6853      	ldr	r3, [r2, #4]
 800570c:	f013 0f01 	tst.w	r3, #1
 8005710:	d134      	bne.n	800577c <osThreadNew+0xc4>
      if (attr->stack_size > 0U) {
 8005712:	6953      	ldr	r3, [r2, #20]
 8005714:	b113      	cbz	r3, 800571c <osThreadNew+0x64>
        stack = attr->stack_size / sizeof(StackType_t);
 8005716:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 800571a:	e001      	b.n	8005720 <osThreadNew+0x68>
    stack = configMINIMAL_STACK_SIZE;
 800571c:	f04f 0c80 	mov.w	ip, #128	; 0x80
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005720:	6896      	ldr	r6, [r2, #8]
 8005722:	b18e      	cbz	r6, 8005748 <osThreadNew+0x90>
 8005724:	68d7      	ldr	r7, [r2, #12]
 8005726:	2fbb      	cmp	r7, #187	; 0xbb
 8005728:	d9e8      	bls.n	80056fc <osThreadNew+0x44>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800572a:	6912      	ldr	r2, [r2, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800572c:	2a00      	cmp	r2, #0
 800572e:	d0e5      	beq.n	80056fc <osThreadNew+0x44>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005730:	2b00      	cmp	r3, #0
 8005732:	d0e3      	beq.n	80056fc <osThreadNew+0x44>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005734:	9602      	str	r6, [sp, #8]
 8005736:	9201      	str	r2, [sp, #4]
 8005738:	9500      	str	r5, [sp, #0]
 800573a:	460b      	mov	r3, r1
 800573c:	4662      	mov	r2, ip
 800573e:	4621      	mov	r1, r4
 8005740:	f000 feac 	bl	800649c <xTaskCreateStatic>
 8005744:	9004      	str	r0, [sp, #16]
 8005746:	e7d9      	b.n	80056fc <osThreadNew+0x44>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005748:	68d3      	ldr	r3, [r2, #12]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d1d6      	bne.n	80056fc <osThreadNew+0x44>
      if (mem == 0) {
 800574e:	6913      	ldr	r3, [r2, #16]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d1d3      	bne.n	80056fc <osThreadNew+0x44>
 8005754:	e004      	b.n	8005760 <osThreadNew+0xa8>
    prio  = (UBaseType_t)osPriorityNormal;
 8005756:	2518      	movs	r5, #24
    stack = configMINIMAL_STACK_SIZE;
 8005758:	f04f 0c80 	mov.w	ip, #128	; 0x80
    name  = &empty;
 800575c:	f10d 0417 	add.w	r4, sp, #23
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005760:	ab04      	add	r3, sp, #16
 8005762:	9301      	str	r3, [sp, #4]
 8005764:	9500      	str	r5, [sp, #0]
 8005766:	460b      	mov	r3, r1
 8005768:	fa1f f28c 	uxth.w	r2, ip
 800576c:	4621      	mov	r1, r4
 800576e:	f000 fecf 	bl	8006510 <xTaskCreate>
 8005772:	2801      	cmp	r0, #1
          hTask = NULL;
 8005774:	bf1c      	itt	ne
 8005776:	2300      	movne	r3, #0
 8005778:	9304      	strne	r3, [sp, #16]
 800577a:	e7bf      	b.n	80056fc <osThreadNew+0x44>
        return (NULL);
 800577c:	2000      	movs	r0, #0
 800577e:	e7be      	b.n	80056fe <osThreadNew+0x46>
 8005780:	200023f4 	.word	0x200023f4

08005784 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8005784:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005786:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 800578a:	b9a3      	cbnz	r3, 80057b6 <osDelay+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800578c:	f3ef 8310 	mrs	r3, PRIMASK
 8005790:	b9a3      	cbnz	r3, 80057bc <osDelay+0x38>
 8005792:	4b0c      	ldr	r3, [pc, #48]	; (80057c4 <osDelay+0x40>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	2b02      	cmp	r3, #2
 8005798:	d002      	beq.n	80057a0 <osDelay+0x1c>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 800579a:	b940      	cbnz	r0, 80057ae <osDelay+0x2a>
    stat = osOK;
 800579c:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 800579e:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80057a0:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d0f8      	beq.n	800579a <osDelay+0x16>
    stat = osErrorISR;
 80057a8:	f06f 0005 	mvn.w	r0, #5
 80057ac:	e7f7      	b.n	800579e <osDelay+0x1a>
      vTaskDelay(ticks);
 80057ae:	f001 f859 	bl	8006864 <vTaskDelay>
    stat = osOK;
 80057b2:	2000      	movs	r0, #0
 80057b4:	e7f3      	b.n	800579e <osDelay+0x1a>
    stat = osErrorISR;
 80057b6:	f06f 0005 	mvn.w	r0, #5
 80057ba:	e7f0      	b.n	800579e <osDelay+0x1a>
 80057bc:	f06f 0005 	mvn.w	r0, #5
 80057c0:	e7ed      	b.n	800579e <osDelay+0x1a>
 80057c2:	bf00      	nop
 80057c4:	200023f4 	.word	0x200023f4

080057c8 <osEventFlagsNew>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80057c8:	f3ef 8205 	mrs	r2, IPSR
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;

  if (!IS_IRQ()) {
 80057cc:	b9f2      	cbnz	r2, 800580c <osEventFlagsNew+0x44>
osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 80057ce:	b508      	push	{r3, lr}
 80057d0:	4603      	mov	r3, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057d2:	f3ef 8210 	mrs	r2, PRIMASK
  if (!IS_IRQ()) {
 80057d6:	b9da      	cbnz	r2, 8005810 <osEventFlagsNew+0x48>
 80057d8:	4a0e      	ldr	r2, [pc, #56]	; (8005814 <osEventFlagsNew+0x4c>)
 80057da:	6812      	ldr	r2, [r2, #0]
 80057dc:	2a02      	cmp	r2, #2
 80057de:	d007      	beq.n	80057f0 <osEventFlagsNew+0x28>
    mem = -1;

    if (attr != NULL) {
 80057e0:	b173      	cbz	r3, 8005800 <osEventFlagsNew+0x38>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 80057e2:	6898      	ldr	r0, [r3, #8]
 80057e4:	b150      	cbz	r0, 80057fc <osEventFlagsNew+0x34>
 80057e6:	68db      	ldr	r3, [r3, #12]
 80057e8:	2b1f      	cmp	r3, #31
 80057ea:	d80c      	bhi.n	8005806 <osEventFlagsNew+0x3e>
  hEventGroup = NULL;
 80057ec:	2000      	movs	r0, #0
 80057ee:	e009      	b.n	8005804 <osEventFlagsNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80057f0:	f3ef 8211 	mrs	r2, BASEPRI
  if (!IS_IRQ()) {
 80057f4:	2a00      	cmp	r2, #0
 80057f6:	d0f3      	beq.n	80057e0 <osEventFlagsNew+0x18>
  hEventGroup = NULL;
 80057f8:	2000      	movs	r0, #0
        hEventGroup = xEventGroupCreate();
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 80057fa:	e003      	b.n	8005804 <osEventFlagsNew+0x3c>
      if (mem == 0) {
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	b90b      	cbnz	r3, 8005804 <osEventFlagsNew+0x3c>
        hEventGroup = xEventGroupCreate();
 8005800:	f000 f847 	bl	8005892 <xEventGroupCreate>
}
 8005804:	bd08      	pop	{r3, pc}
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8005806:	f000 f81f 	bl	8005848 <xEventGroupCreateStatic>
 800580a:	e7fb      	b.n	8005804 <osEventFlagsNew+0x3c>
  hEventGroup = NULL;
 800580c:	2000      	movs	r0, #0
}
 800580e:	4770      	bx	lr
  hEventGroup = NULL;
 8005810:	2000      	movs	r0, #0
 8005812:	e7f7      	b.n	8005804 <osEventFlagsNew+0x3c>
 8005814:	200023f4 	.word	0x200023f4

08005818 <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005818:	4b03      	ldr	r3, [pc, #12]	; (8005828 <vApplicationGetIdleTaskMemory+0x10>)
 800581a:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800581c:	4b03      	ldr	r3, [pc, #12]	; (800582c <vApplicationGetIdleTaskMemory+0x14>)
 800581e:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005820:	2380      	movs	r3, #128	; 0x80
 8005822:	6013      	str	r3, [r2, #0]
}
 8005824:	4770      	bx	lr
 8005826:	bf00      	nop
 8005828:	20002338 	.word	0x20002338
 800582c:	20002138 	.word	0x20002138

08005830 <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005830:	4b03      	ldr	r3, [pc, #12]	; (8005840 <vApplicationGetTimerTaskMemory+0x10>)
 8005832:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005834:	4b03      	ldr	r3, [pc, #12]	; (8005844 <vApplicationGetTimerTaskMemory+0x14>)
 8005836:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005838:	f44f 7380 	mov.w	r3, #256	; 0x100
 800583c:	6013      	str	r3, [r2, #0]
}
 800583e:	4770      	bx	lr
 8005840:	200027f8 	.word	0x200027f8
 8005844:	200023f8 	.word	0x200023f8

08005848 <xEventGroupCreateStatic>:
	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8005848:	b180      	cbz	r0, 800586c <xEventGroupCreateStatic+0x24>
	{
 800584a:	b510      	push	{r4, lr}
 800584c:	b082      	sub	sp, #8
 800584e:	4604      	mov	r4, r0
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8005850:	2320      	movs	r3, #32
 8005852:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8005854:	9b01      	ldr	r3, [sp, #4]
 8005856:	2b20      	cmp	r3, #32
 8005858:	d011      	beq.n	800587e <xEventGroupCreateStatic+0x36>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800585a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800585e:	f383 8811 	msr	BASEPRI, r3
 8005862:	f3bf 8f6f 	isb	sy
 8005866:	f3bf 8f4f 	dsb	sy
 800586a:	e7fe      	b.n	800586a <xEventGroupCreateStatic+0x22>
 800586c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005870:	f383 8811 	msr	BASEPRI, r3
 8005874:	f3bf 8f6f 	isb	sy
 8005878:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventGroupBuffer );
 800587c:	e7fe      	b.n	800587c <xEventGroupCreateStatic+0x34>
		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 EventGroup_t and StaticEventGroup_t are guaranteed to have the same size and alignment requirement - checked by configASSERT(). */

		if( pxEventBits != NULL )
		{
			pxEventBits->uxEventBits = 0;
 800587e:	2300      	movs	r3, #0
 8005880:	f840 3b04 	str.w	r3, [r0], #4
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8005884:	f000 f8f6 	bl	8005a74 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8005888:	2301      	movs	r3, #1
 800588a:	7723      	strb	r3, [r4, #28]
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
	}
 800588c:	4620      	mov	r0, r4
 800588e:	b002      	add	sp, #8
 8005890:	bd10      	pop	{r4, pc}

08005892 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8005892:	b538      	push	{r3, r4, r5, lr}
	EventGroup_t *pxEventBits;

		/* Allocate the event group. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) );
 8005894:	2020      	movs	r0, #32
 8005896:	f001 fdbf 	bl	8007418 <pvPortMalloc>

		if( pxEventBits != NULL )
 800589a:	4604      	mov	r4, r0
 800589c:	b128      	cbz	r0, 80058aa <xEventGroupCreate+0x18>
		{
			pxEventBits->uxEventBits = 0;
 800589e:	2500      	movs	r5, #0
 80058a0:	f840 5b04 	str.w	r5, [r0], #4
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80058a4:	f000 f8e6 	bl	8005a74 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80058a8:	7725      	strb	r5, [r4, #28]
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
	}
 80058aa:	4620      	mov	r0, r4
 80058ac:	bd38      	pop	{r3, r4, r5, pc}

080058ae <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80058ae:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80058b2:	b178      	cbz	r0, 80058d4 <xEventGroupWaitBits+0x26>
 80058b4:	460c      	mov	r4, r1
 80058b6:	4616      	mov	r6, r2
 80058b8:	461d      	mov	r5, r3
 80058ba:	4607      	mov	r7, r0
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80058bc:	f011 487f 	ands.w	r8, r1, #4278190080	; 0xff000000
 80058c0:	d011      	beq.n	80058e6 <xEventGroupWaitBits+0x38>
 80058c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058c6:	f383 8811 	msr	BASEPRI, r3
 80058ca:	f3bf 8f6f 	isb	sy
 80058ce:	f3bf 8f4f 	dsb	sy
 80058d2:	e7fe      	b.n	80058d2 <xEventGroupWaitBits+0x24>
 80058d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058d8:	f383 8811 	msr	BASEPRI, r3
 80058dc:	f3bf 8f6f 	isb	sy
 80058e0:	f3bf 8f4f 	dsb	sy
	configASSERT( xEventGroup );
 80058e4:	e7fe      	b.n	80058e4 <xEventGroupWaitBits+0x36>
	configASSERT( uxBitsToWaitFor != 0 );
 80058e6:	b941      	cbnz	r1, 80058fa <xEventGroupWaitBits+0x4c>
 80058e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ec:	f383 8811 	msr	BASEPRI, r3
 80058f0:	f3bf 8f6f 	isb	sy
 80058f4:	f3bf 8f4f 	dsb	sy
 80058f8:	e7fe      	b.n	80058f8 <xEventGroupWaitBits+0x4a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80058fa:	f001 f96d 	bl	8006bd8 <xTaskGetSchedulerState>
 80058fe:	b950      	cbnz	r0, 8005916 <xEventGroupWaitBits+0x68>
 8005900:	9b08      	ldr	r3, [sp, #32]
 8005902:	b143      	cbz	r3, 8005916 <xEventGroupWaitBits+0x68>
 8005904:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005908:	f383 8811 	msr	BASEPRI, r3
 800590c:	f3bf 8f6f 	isb	sy
 8005910:	f3bf 8f4f 	dsb	sy
 8005914:	e7fe      	b.n	8005914 <xEventGroupWaitBits+0x66>
	}
	#endif

	vTaskSuspendAll();
 8005916:	f000 fe7b 	bl	8006610 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800591a:	f8d7 9000 	ldr.w	r9, [r7]

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
BaseType_t xWaitConditionMet = pdFALSE;

	if( xWaitForAllBits == pdFALSE )
 800591e:	bb55      	cbnz	r5, 8005976 <xEventGroupWaitBits+0xc8>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8005920:	ea14 0f09 	tst.w	r4, r9
 8005924:	bf14      	ite	ne
 8005926:	2001      	movne	r0, #1
 8005928:	2000      	moveq	r0, #0
		if( xWaitConditionMet != pdFALSE )
 800592a:	bb50      	cbnz	r0, 8005982 <xEventGroupWaitBits+0xd4>
		else if( xTicksToWait == ( TickType_t ) 0 )
 800592c:	9b08      	ldr	r3, [sp, #32]
 800592e:	b363      	cbz	r3, 800598a <xEventGroupWaitBits+0xdc>
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8005930:	2e00      	cmp	r6, #0
 8005932:	bf18      	it	ne
 8005934:	f04f 7880 	movne.w	r8, #16777216	; 0x1000000
			if( xWaitForAllBits != pdFALSE )
 8005938:	b10d      	cbz	r5, 800593e <xEventGroupWaitBits+0x90>
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800593a:	f048 6880 	orr.w	r8, r8, #67108864	; 0x4000000
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800593e:	9a08      	ldr	r2, [sp, #32]
 8005940:	ea48 0104 	orr.w	r1, r8, r4
 8005944:	1d38      	adds	r0, r7, #4
 8005946:	f001 f821 	bl	800698c <vTaskPlaceOnUnorderedEventList>
	xAlreadyYielded = xTaskResumeAll();
 800594a:	f000 ff09 	bl	8006760 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800594e:	b948      	cbnz	r0, 8005964 <xEventGroupWaitBits+0xb6>
			portYIELD_WITHIN_API();
 8005950:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005954:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005958:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800595c:	f3bf 8f4f 	dsb	sy
 8005960:	f3bf 8f6f 	isb	sy
		uxReturn = uxTaskResetEventItemValue();
 8005964:	f001 f990 	bl	8006c88 <uxTaskResetEventItemValue>
 8005968:	4681      	mov	r9, r0
		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800596a:	f010 7f00 	tst.w	r0, #33554432	; 0x2000000
 800596e:	d011      	beq.n	8005994 <xEventGroupWaitBits+0xe6>
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8005970:	f029 497f 	bic.w	r9, r9, #4278190080	; 0xff000000
	return uxReturn;
 8005974:	e00b      	b.n	800598e <xEventGroupWaitBits+0xe0>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8005976:	ea34 0309 	bics.w	r3, r4, r9
 800597a:	bf0c      	ite	eq
 800597c:	2001      	moveq	r0, #1
 800597e:	2000      	movne	r0, #0
 8005980:	e7d3      	b.n	800592a <xEventGroupWaitBits+0x7c>
			if( xClearOnExit != pdFALSE )
 8005982:	b116      	cbz	r6, 800598a <xEventGroupWaitBits+0xdc>
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005984:	ea29 0404 	bic.w	r4, r9, r4
 8005988:	603c      	str	r4, [r7, #0]
	xAlreadyYielded = xTaskResumeAll();
 800598a:	f000 fee9 	bl	8006760 <xTaskResumeAll>
}
 800598e:	4648      	mov	r0, r9
 8005990:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			taskENTER_CRITICAL();
 8005994:	f001 fbf6 	bl	8007184 <vPortEnterCritical>
				uxReturn = pxEventBits->uxEventBits;
 8005998:	f8d7 9000 	ldr.w	r9, [r7]
	if( xWaitForAllBits == pdFALSE )
 800599c:	b965      	cbnz	r5, 80059b8 <xEventGroupWaitBits+0x10a>
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800599e:	ea14 0f09 	tst.w	r4, r9
 80059a2:	bf14      	ite	ne
 80059a4:	2301      	movne	r3, #1
 80059a6:	2300      	moveq	r3, #0
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80059a8:	b11b      	cbz	r3, 80059b2 <xEventGroupWaitBits+0x104>
					if( xClearOnExit != pdFALSE )
 80059aa:	b116      	cbz	r6, 80059b2 <xEventGroupWaitBits+0x104>
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80059ac:	ea29 0404 	bic.w	r4, r9, r4
 80059b0:	603c      	str	r4, [r7, #0]
			taskEXIT_CRITICAL();
 80059b2:	f001 fc09 	bl	80071c8 <vPortExitCritical>
 80059b6:	e7db      	b.n	8005970 <xEventGroupWaitBits+0xc2>
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80059b8:	ea34 0309 	bics.w	r3, r4, r9
 80059bc:	bf0c      	ite	eq
 80059be:	2301      	moveq	r3, #1
 80059c0:	2300      	movne	r3, #0
 80059c2:	e7f1      	b.n	80059a8 <xEventGroupWaitBits+0xfa>

080059c4 <xEventGroupSetBits>:
	configASSERT( xEventGroup );
 80059c4:	b178      	cbz	r0, 80059e6 <xEventGroupSetBits+0x22>
{
 80059c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059ca:	460e      	mov	r6, r1
 80059cc:	4605      	mov	r5, r0
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80059ce:	f011 487f 	ands.w	r8, r1, #4278190080	; 0xff000000
 80059d2:	d011      	beq.n	80059f8 <xEventGroupSetBits+0x34>
 80059d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059d8:	f383 8811 	msr	BASEPRI, r3
 80059dc:	f3bf 8f6f 	isb	sy
 80059e0:	f3bf 8f4f 	dsb	sy
 80059e4:	e7fe      	b.n	80059e4 <xEventGroupSetBits+0x20>
 80059e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ea:	f383 8811 	msr	BASEPRI, r3
 80059ee:	f3bf 8f6f 	isb	sy
 80059f2:	f3bf 8f4f 	dsb	sy
	configASSERT( xEventGroup );
 80059f6:	e7fe      	b.n	80059f6 <xEventGroupSetBits+0x32>
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80059f8:	f100 070c 	add.w	r7, r0, #12
	vTaskSuspendAll();
 80059fc:	f000 fe08 	bl	8006610 <vTaskSuspendAll>
		pxListItem = listGET_HEAD_ENTRY( pxList );
 8005a00:	692c      	ldr	r4, [r5, #16]
		pxEventBits->uxEventBits |= uxBitsToSet;
 8005a02:	682b      	ldr	r3, [r5, #0]
 8005a04:	4333      	orrs	r3, r6
 8005a06:	602b      	str	r3, [r5, #0]
		while( pxListItem != pxListEnd )
 8005a08:	42a7      	cmp	r7, r4
 8005a0a:	d118      	bne.n	8005a3e <xEventGroupSetBits+0x7a>
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8005a0c:	682b      	ldr	r3, [r5, #0]
 8005a0e:	ea23 0308 	bic.w	r3, r3, r8
 8005a12:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8005a14:	f000 fea4 	bl	8006760 <xTaskResumeAll>
}
 8005a18:	6828      	ldr	r0, [r5, #0]
 8005a1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8005a1e:	6829      	ldr	r1, [r5, #0]
 8005a20:	ea32 0101 	bics.w	r1, r2, r1
 8005a24:	d109      	bne.n	8005a3a <xEventGroupSetBits+0x76>
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8005a26:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
					uxBitsToClear |= uxBitsWaitedFor;
 8005a2a:	bf18      	it	ne
 8005a2c:	ea48 0802 	orrne.w	r8, r8, r2
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8005a30:	6829      	ldr	r1, [r5, #0]
 8005a32:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 8005a36:	f001 f837 	bl	8006aa8 <vTaskRemoveFromUnorderedEventList>
		while( pxListItem != pxListEnd )
 8005a3a:	42a7      	cmp	r7, r4
 8005a3c:	d0e6      	beq.n	8005a0c <xEventGroupSetBits+0x48>
			pxNext = listGET_NEXT( pxListItem );
 8005a3e:	4620      	mov	r0, r4
 8005a40:	6864      	ldr	r4, [r4, #4]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8005a42:	6803      	ldr	r3, [r0, #0]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8005a44:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8005a48:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 8005a4c:	d1e7      	bne.n	8005a1e <xEventGroupSetBits+0x5a>
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8005a4e:	6829      	ldr	r1, [r5, #0]
 8005a50:	420a      	tst	r2, r1
 8005a52:	d1e8      	bne.n	8005a26 <xEventGroupSetBits+0x62>
 8005a54:	e7f1      	b.n	8005a3a <xEventGroupSetBits+0x76>

08005a56 <vEventGroupSetBitsCallback>:
{
 8005a56:	b508      	push	{r3, lr}
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
 8005a58:	f7ff ffb4 	bl	80059c4 <xEventGroupSetBits>
}
 8005a5c:	bd08      	pop	{r3, pc}
	...

08005a60 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8005a60:	b508      	push	{r3, lr}
 8005a62:	4613      	mov	r3, r2
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken );
 8005a64:	460a      	mov	r2, r1
 8005a66:	4601      	mov	r1, r0
 8005a68:	4801      	ldr	r0, [pc, #4]	; (8005a70 <xEventGroupSetBitsFromISR+0x10>)
 8005a6a:	f001 fb1f 	bl	80070ac <xTimerPendFunctionCallFromISR>

		return xReturn;
	}
 8005a6e:	bd08      	pop	{r3, pc}
 8005a70:	08005a57 	.word	0x08005a57

08005a74 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a74:	f100 0308 	add.w	r3, r0, #8
 8005a78:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005a7a:	f04f 32ff 	mov.w	r2, #4294967295
 8005a7e:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a80:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a82:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005a84:	2300      	movs	r3, #0
 8005a86:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005a88:	4770      	bx	lr

08005a8a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005a8e:	4770      	bx	lr

08005a90 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8005a90:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005a92:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005a94:	689a      	ldr	r2, [r3, #8]
 8005a96:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005a98:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005a9a:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005a9c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8005a9e:	6803      	ldr	r3, [r0, #0]
 8005aa0:	3301      	adds	r3, #1
 8005aa2:	6003      	str	r3, [r0, #0]
}
 8005aa4:	4770      	bx	lr

08005aa6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005aa6:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005aa8:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005aaa:	f1b5 3fff 	cmp.w	r5, #4294967295
 8005aae:	d011      	beq.n	8005ad4 <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005ab0:	f100 0308 	add.w	r3, r0, #8
 8005ab4:	461c      	mov	r4, r3
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	42aa      	cmp	r2, r5
 8005abc:	d9fa      	bls.n	8005ab4 <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005abe:	6863      	ldr	r3, [r4, #4]
 8005ac0:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005ac2:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005ac4:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8005ac6:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005ac8:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8005aca:	6803      	ldr	r3, [r0, #0]
 8005acc:	3301      	adds	r3, #1
 8005ace:	6003      	str	r3, [r0, #0]
}
 8005ad0:	bc30      	pop	{r4, r5}
 8005ad2:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8005ad4:	6904      	ldr	r4, [r0, #16]
 8005ad6:	e7f2      	b.n	8005abe <vListInsert+0x18>

08005ad8 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005ad8:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005ada:	6841      	ldr	r1, [r0, #4]
 8005adc:	6882      	ldr	r2, [r0, #8]
 8005ade:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005ae0:	6841      	ldr	r1, [r0, #4]
 8005ae2:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005ae4:	685a      	ldr	r2, [r3, #4]
 8005ae6:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005ae8:	bf04      	itt	eq
 8005aea:	6882      	ldreq	r2, [r0, #8]
 8005aec:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8005aee:	2200      	movs	r2, #0
 8005af0:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8005af2:	681a      	ldr	r2, [r3, #0]
 8005af4:	3a01      	subs	r2, #1
 8005af6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005af8:	6818      	ldr	r0, [r3, #0]
}
 8005afa:	4770      	bx	lr

08005afc <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005afc:	b510      	push	{r4, lr}
 8005afe:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005b00:	f001 fb40 	bl	8007184 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005b04:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8005b06:	f001 fb5f 	bl	80071c8 <vPortExitCritical>

	return xReturn;
}
 8005b0a:	fab4 f084 	clz	r0, r4
 8005b0e:	0940      	lsrs	r0, r0, #5
 8005b10:	bd10      	pop	{r4, pc}

08005b12 <prvCopyDataToQueue>:
{
 8005b12:	b570      	push	{r4, r5, r6, lr}
 8005b14:	4604      	mov	r4, r0
 8005b16:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b18:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005b1a:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8005b1c:	b95a      	cbnz	r2, 8005b36 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005b1e:	6803      	ldr	r3, [r0, #0]
 8005b20:	b11b      	cbz	r3, 8005b2a <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 8005b22:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005b24:	3601      	adds	r6, #1
 8005b26:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8005b28:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8005b2a:	6840      	ldr	r0, [r0, #4]
 8005b2c:	f001 f864 	bl	8006bf8 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8005b30:	2300      	movs	r3, #0
 8005b32:	6063      	str	r3, [r4, #4]
 8005b34:	e7f6      	b.n	8005b24 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 8005b36:	b96d      	cbnz	r5, 8005b54 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005b38:	6880      	ldr	r0, [r0, #8]
 8005b3a:	f001 fd5f 	bl	80075fc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005b3e:	68a3      	ldr	r3, [r4, #8]
 8005b40:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005b42:	4413      	add	r3, r2
 8005b44:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b46:	6862      	ldr	r2, [r4, #4]
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d319      	bcc.n	8005b80 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005b4c:	6823      	ldr	r3, [r4, #0]
 8005b4e:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 8005b50:	4628      	mov	r0, r5
 8005b52:	e7e7      	b.n	8005b24 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b54:	68c0      	ldr	r0, [r0, #12]
 8005b56:	f001 fd51 	bl	80075fc <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005b5a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005b5c:	4251      	negs	r1, r2
 8005b5e:	68e3      	ldr	r3, [r4, #12]
 8005b60:	1a9b      	subs	r3, r3, r2
 8005b62:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b64:	6822      	ldr	r2, [r4, #0]
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d202      	bcs.n	8005b70 <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005b6a:	6863      	ldr	r3, [r4, #4]
 8005b6c:	440b      	add	r3, r1
 8005b6e:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8005b70:	2d02      	cmp	r5, #2
 8005b72:	d001      	beq.n	8005b78 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 8005b74:	2000      	movs	r0, #0
 8005b76:	e7d5      	b.n	8005b24 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005b78:	b126      	cbz	r6, 8005b84 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 8005b7a:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 8005b7c:	2000      	movs	r0, #0
 8005b7e:	e7d1      	b.n	8005b24 <prvCopyDataToQueue+0x12>
 8005b80:	4628      	mov	r0, r5
 8005b82:	e7cf      	b.n	8005b24 <prvCopyDataToQueue+0x12>
 8005b84:	2000      	movs	r0, #0
 8005b86:	e7cd      	b.n	8005b24 <prvCopyDataToQueue+0x12>

08005b88 <prvCopyDataFromQueue>:
{
 8005b88:	b508      	push	{r3, lr}
 8005b8a:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005b8c:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8005b8e:	b162      	cbz	r2, 8005baa <prvCopyDataFromQueue+0x22>
 8005b90:	4608      	mov	r0, r1
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005b92:	68d9      	ldr	r1, [r3, #12]
 8005b94:	4411      	add	r1, r2
 8005b96:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005b98:	f8d3 c004 	ldr.w	ip, [r3, #4]
 8005b9c:	4561      	cmp	r1, ip
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005b9e:	bf24      	itt	cs
 8005ba0:	6819      	ldrcs	r1, [r3, #0]
 8005ba2:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005ba4:	68d9      	ldr	r1, [r3, #12]
 8005ba6:	f001 fd29 	bl	80075fc <memcpy>
}
 8005baa:	bd08      	pop	{r3, pc}

08005bac <prvUnlockQueue>:
{
 8005bac:	b570      	push	{r4, r5, r6, lr}
 8005bae:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 8005bb0:	f001 fae8 	bl	8007184 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8005bb4:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 8005bb8:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005bba:	2c00      	cmp	r4, #0
 8005bbc:	dd0f      	ble.n	8005bde <prvUnlockQueue+0x32>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005bbe:	f105 0624 	add.w	r6, r5, #36	; 0x24
 8005bc2:	e002      	b.n	8005bca <prvUnlockQueue+0x1e>
			--cTxLock;
 8005bc4:	3c01      	subs	r4, #1
 8005bc6:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005bc8:	b14c      	cbz	r4, 8005bde <prvUnlockQueue+0x32>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005bca:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005bcc:	b13b      	cbz	r3, 8005bde <prvUnlockQueue+0x32>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005bce:	4630      	mov	r0, r6
 8005bd0:	f000 ff26 	bl	8006a20 <xTaskRemoveFromEventList>
 8005bd4:	2800      	cmp	r0, #0
 8005bd6:	d0f5      	beq.n	8005bc4 <prvUnlockQueue+0x18>
						vTaskMissedYield();
 8005bd8:	f000 fff8 	bl	8006bcc <vTaskMissedYield>
 8005bdc:	e7f2      	b.n	8005bc4 <prvUnlockQueue+0x18>
		pxQueue->cTxLock = queueUNLOCKED;
 8005bde:	23ff      	movs	r3, #255	; 0xff
 8005be0:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
 8005be4:	f001 faf0 	bl	80071c8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8005be8:	f001 facc 	bl	8007184 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8005bec:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 8005bf0:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005bf2:	2c00      	cmp	r4, #0
 8005bf4:	dd0f      	ble.n	8005c16 <prvUnlockQueue+0x6a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005bf6:	f105 0610 	add.w	r6, r5, #16
 8005bfa:	e002      	b.n	8005c02 <prvUnlockQueue+0x56>
				--cRxLock;
 8005bfc:	3c01      	subs	r4, #1
 8005bfe:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c00:	b14c      	cbz	r4, 8005c16 <prvUnlockQueue+0x6a>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c02:	692b      	ldr	r3, [r5, #16]
 8005c04:	b13b      	cbz	r3, 8005c16 <prvUnlockQueue+0x6a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c06:	4630      	mov	r0, r6
 8005c08:	f000 ff0a 	bl	8006a20 <xTaskRemoveFromEventList>
 8005c0c:	2800      	cmp	r0, #0
 8005c0e:	d0f5      	beq.n	8005bfc <prvUnlockQueue+0x50>
					vTaskMissedYield();
 8005c10:	f000 ffdc 	bl	8006bcc <vTaskMissedYield>
 8005c14:	e7f2      	b.n	8005bfc <prvUnlockQueue+0x50>
		pxQueue->cRxLock = queueUNLOCKED;
 8005c16:	23ff      	movs	r3, #255	; 0xff
 8005c18:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
 8005c1c:	f001 fad4 	bl	80071c8 <vPortExitCritical>
}
 8005c20:	bd70      	pop	{r4, r5, r6, pc}

08005c22 <xQueueGenericReset>:
{
 8005c22:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8005c24:	b1e0      	cbz	r0, 8005c60 <xQueueGenericReset+0x3e>
 8005c26:	460d      	mov	r5, r1
 8005c28:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8005c2a:	f001 faab 	bl	8007184 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005c2e:	6822      	ldr	r2, [r4, #0]
 8005c30:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005c32:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005c34:	fb01 f303 	mul.w	r3, r1, r3
 8005c38:	18d0      	adds	r0, r2, r3
 8005c3a:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005c3c:	2000      	movs	r0, #0
 8005c3e:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005c40:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005c42:	1a5b      	subs	r3, r3, r1
 8005c44:	4413      	add	r3, r2
 8005c46:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005c48:	23ff      	movs	r3, #255	; 0xff
 8005c4a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005c4e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8005c52:	b9fd      	cbnz	r5, 8005c94 <xQueueGenericReset+0x72>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c54:	6923      	ldr	r3, [r4, #16]
 8005c56:	b963      	cbnz	r3, 8005c72 <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
 8005c58:	f001 fab6 	bl	80071c8 <vPortExitCritical>
}
 8005c5c:	2001      	movs	r0, #1
 8005c5e:	bd38      	pop	{r3, r4, r5, pc}
 8005c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c64:	f383 8811 	msr	BASEPRI, r3
 8005c68:	f3bf 8f6f 	isb	sy
 8005c6c:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8005c70:	e7fe      	b.n	8005c70 <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c72:	f104 0010 	add.w	r0, r4, #16
 8005c76:	f000 fed3 	bl	8006a20 <xTaskRemoveFromEventList>
 8005c7a:	2800      	cmp	r0, #0
 8005c7c:	d0ec      	beq.n	8005c58 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 8005c7e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005c82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c86:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8005c8a:	f3bf 8f4f 	dsb	sy
 8005c8e:	f3bf 8f6f 	isb	sy
 8005c92:	e7e1      	b.n	8005c58 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005c94:	f104 0010 	add.w	r0, r4, #16
 8005c98:	f7ff feec 	bl	8005a74 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005c9c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005ca0:	f7ff fee8 	bl	8005a74 <vListInitialise>
 8005ca4:	e7d8      	b.n	8005c58 <xQueueGenericReset+0x36>

08005ca6 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005ca6:	b940      	cbnz	r0, 8005cba <xQueueGenericCreateStatic+0x14>
 8005ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cac:	f383 8811 	msr	BASEPRI, r3
 8005cb0:	f3bf 8f6f 	isb	sy
 8005cb4:	f3bf 8f4f 	dsb	sy
 8005cb8:	e7fe      	b.n	8005cb8 <xQueueGenericCreateStatic+0x12>
	{
 8005cba:	b510      	push	{r4, lr}
 8005cbc:	b082      	sub	sp, #8
 8005cbe:	461c      	mov	r4, r3
 8005cc0:	4603      	mov	r3, r0
		configASSERT( pxStaticQueue != NULL );
 8005cc2:	b154      	cbz	r4, 8005cda <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005cc4:	b192      	cbz	r2, 8005cec <xQueueGenericCreateStatic+0x46>
 8005cc6:	b9d9      	cbnz	r1, 8005d00 <xQueueGenericCreateStatic+0x5a>
 8005cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ccc:	f383 8811 	msr	BASEPRI, r3
 8005cd0:	f3bf 8f6f 	isb	sy
 8005cd4:	f3bf 8f4f 	dsb	sy
 8005cd8:	e7fe      	b.n	8005cd8 <xQueueGenericCreateStatic+0x32>
 8005cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cde:	f383 8811 	msr	BASEPRI, r3
 8005ce2:	f3bf 8f6f 	isb	sy
 8005ce6:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 8005cea:	e7fe      	b.n	8005cea <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005cec:	b339      	cbz	r1, 8005d3e <xQueueGenericCreateStatic+0x98>
 8005cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cf2:	f383 8811 	msr	BASEPRI, r3
 8005cf6:	f3bf 8f6f 	isb	sy
 8005cfa:	f3bf 8f4f 	dsb	sy
 8005cfe:	e7fe      	b.n	8005cfe <xQueueGenericCreateStatic+0x58>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005d00:	2050      	movs	r0, #80	; 0x50
 8005d02:	9001      	str	r0, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005d04:	9801      	ldr	r0, [sp, #4]
 8005d06:	2850      	cmp	r0, #80	; 0x50
 8005d08:	d008      	beq.n	8005d1c <xQueueGenericCreateStatic+0x76>
 8005d0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d0e:	f383 8811 	msr	BASEPRI, r3
 8005d12:	f3bf 8f6f 	isb	sy
 8005d16:	f3bf 8f4f 	dsb	sy
 8005d1a:	e7fe      	b.n	8005d1a <xQueueGenericCreateStatic+0x74>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005d1c:	2001      	movs	r0, #1
 8005d1e:	f884 0046 	strb.w	r0, [r4, #70]	; 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 8005d22:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8005d24:	63e3      	str	r3, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005d26:	6421      	str	r1, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005d28:	2101      	movs	r1, #1
 8005d2a:	4620      	mov	r0, r4
 8005d2c:	f7ff ff79 	bl	8005c22 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8005d30:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8005d34:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
	}
 8005d38:	4620      	mov	r0, r4
 8005d3a:	b002      	add	sp, #8
 8005d3c:	bd10      	pop	{r4, pc}
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005d3e:	2250      	movs	r2, #80	; 0x50
 8005d40:	9201      	str	r2, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005d42:	9a01      	ldr	r2, [sp, #4]
 8005d44:	2a50      	cmp	r2, #80	; 0x50
 8005d46:	d1e0      	bne.n	8005d0a <xQueueGenericCreateStatic+0x64>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005d48:	2201      	movs	r2, #1
 8005d4a:	f884 2046 	strb.w	r2, [r4, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005d4e:	4622      	mov	r2, r4
 8005d50:	e7e7      	b.n	8005d22 <xQueueGenericCreateStatic+0x7c>

08005d52 <xQueueGenericSend>:
{
 8005d52:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005d56:	b085      	sub	sp, #20
 8005d58:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8005d5a:	b188      	cbz	r0, 8005d80 <xQueueGenericSend+0x2e>
 8005d5c:	460e      	mov	r6, r1
 8005d5e:	461d      	mov	r5, r3
 8005d60:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005d62:	b1b1      	cbz	r1, 8005d92 <xQueueGenericSend+0x40>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005d64:	2d02      	cmp	r5, #2
 8005d66:	d120      	bne.n	8005daa <xQueueGenericSend+0x58>
 8005d68:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	d01d      	beq.n	8005daa <xQueueGenericSend+0x58>
 8005d6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d72:	f383 8811 	msr	BASEPRI, r3
 8005d76:	f3bf 8f6f 	isb	sy
 8005d7a:	f3bf 8f4f 	dsb	sy
 8005d7e:	e7fe      	b.n	8005d7e <xQueueGenericSend+0x2c>
 8005d80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d84:	f383 8811 	msr	BASEPRI, r3
 8005d88:	f3bf 8f6f 	isb	sy
 8005d8c:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8005d90:	e7fe      	b.n	8005d90 <xQueueGenericSend+0x3e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005d92:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d0e5      	beq.n	8005d64 <xQueueGenericSend+0x12>
 8005d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d9c:	f383 8811 	msr	BASEPRI, r3
 8005da0:	f3bf 8f6f 	isb	sy
 8005da4:	f3bf 8f4f 	dsb	sy
 8005da8:	e7fe      	b.n	8005da8 <xQueueGenericSend+0x56>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005daa:	f000 ff15 	bl	8006bd8 <xTaskGetSchedulerState>
 8005dae:	b950      	cbnz	r0, 8005dc6 <xQueueGenericSend+0x74>
 8005db0:	9b01      	ldr	r3, [sp, #4]
 8005db2:	b163      	cbz	r3, 8005dce <xQueueGenericSend+0x7c>
 8005db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005db8:	f383 8811 	msr	BASEPRI, r3
 8005dbc:	f3bf 8f6f 	isb	sy
 8005dc0:	f3bf 8f4f 	dsb	sy
 8005dc4:	e7fe      	b.n	8005dc4 <xQueueGenericSend+0x72>
 8005dc6:	f04f 0800 	mov.w	r8, #0
		prvLockQueue( pxQueue );
 8005dca:	2700      	movs	r7, #0
 8005dcc:	e03a      	b.n	8005e44 <xQueueGenericSend+0xf2>
 8005dce:	f04f 0800 	mov.w	r8, #0
 8005dd2:	e7fa      	b.n	8005dca <xQueueGenericSend+0x78>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005dd4:	462a      	mov	r2, r5
 8005dd6:	4631      	mov	r1, r6
 8005dd8:	4620      	mov	r0, r4
 8005dda:	f7ff fe9a 	bl	8005b12 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005dde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005de0:	b983      	cbnz	r3, 8005e04 <xQueueGenericSend+0xb2>
					else if( xYieldRequired != pdFALSE )
 8005de2:	b148      	cbz	r0, 8005df8 <xQueueGenericSend+0xa6>
						queueYIELD_IF_USING_PREEMPTION();
 8005de4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005de8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005dec:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8005df0:	f3bf 8f4f 	dsb	sy
 8005df4:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8005df8:	f001 f9e6 	bl	80071c8 <vPortExitCritical>
				return pdPASS;
 8005dfc:	2001      	movs	r0, #1
}
 8005dfe:	b005      	add	sp, #20
 8005e00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005e04:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005e08:	f000 fe0a 	bl	8006a20 <xTaskRemoveFromEventList>
 8005e0c:	2800      	cmp	r0, #0
 8005e0e:	d0f3      	beq.n	8005df8 <xQueueGenericSend+0xa6>
							queueYIELD_IF_USING_PREEMPTION();
 8005e10:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005e14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e18:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8005e1c:	f3bf 8f4f 	dsb	sy
 8005e20:	f3bf 8f6f 	isb	sy
 8005e24:	e7e8      	b.n	8005df8 <xQueueGenericSend+0xa6>
					taskEXIT_CRITICAL();
 8005e26:	f001 f9cf 	bl	80071c8 <vPortExitCritical>
					return errQUEUE_FULL;
 8005e2a:	2000      	movs	r0, #0
 8005e2c:	e7e7      	b.n	8005dfe <xQueueGenericSend+0xac>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005e2e:	a802      	add	r0, sp, #8
 8005e30:	f000 fe7e 	bl	8006b30 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005e34:	e014      	b.n	8005e60 <xQueueGenericSend+0x10e>
				prvUnlockQueue( pxQueue );
 8005e36:	4620      	mov	r0, r4
 8005e38:	f7ff feb8 	bl	8005bac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005e3c:	f000 fc90 	bl	8006760 <xTaskResumeAll>
 8005e40:	f04f 0801 	mov.w	r8, #1
		taskENTER_CRITICAL();
 8005e44:	f001 f99e 	bl	8007184 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005e48:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005e4a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d3c1      	bcc.n	8005dd4 <xQueueGenericSend+0x82>
 8005e50:	2d02      	cmp	r5, #2
 8005e52:	d0bf      	beq.n	8005dd4 <xQueueGenericSend+0x82>
				if( xTicksToWait == ( TickType_t ) 0 )
 8005e54:	9b01      	ldr	r3, [sp, #4]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d0e5      	beq.n	8005e26 <xQueueGenericSend+0xd4>
				else if( xEntryTimeSet == pdFALSE )
 8005e5a:	f1b8 0f00 	cmp.w	r8, #0
 8005e5e:	d0e6      	beq.n	8005e2e <xQueueGenericSend+0xdc>
		taskEXIT_CRITICAL();
 8005e60:	f001 f9b2 	bl	80071c8 <vPortExitCritical>
		vTaskSuspendAll();
 8005e64:	f000 fbd4 	bl	8006610 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005e68:	f001 f98c 	bl	8007184 <vPortEnterCritical>
 8005e6c:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 8005e70:	b252      	sxtb	r2, r2
 8005e72:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005e76:	bf08      	it	eq
 8005e78:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 8005e7c:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
 8005e80:	b252      	sxtb	r2, r2
 8005e82:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005e86:	bf08      	it	eq
 8005e88:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8005e8c:	f001 f99c 	bl	80071c8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005e90:	a901      	add	r1, sp, #4
 8005e92:	a802      	add	r0, sp, #8
 8005e94:	f000 fe58 	bl	8006b48 <xTaskCheckForTimeOut>
 8005e98:	bb00      	cbnz	r0, 8005edc <xQueueGenericSend+0x18a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005e9a:	f001 f973 	bl	8007184 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005e9e:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
 8005ea2:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8005ea6:	f001 f98f 	bl	80071c8 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005eaa:	45c1      	cmp	r9, r8
 8005eac:	d1c3      	bne.n	8005e36 <xQueueGenericSend+0xe4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005eae:	9901      	ldr	r1, [sp, #4]
 8005eb0:	f104 0010 	add.w	r0, r4, #16
 8005eb4:	f000 fd52 	bl	800695c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005eb8:	4620      	mov	r0, r4
 8005eba:	f7ff fe77 	bl	8005bac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005ebe:	f000 fc4f 	bl	8006760 <xTaskResumeAll>
 8005ec2:	2800      	cmp	r0, #0
 8005ec4:	d1bc      	bne.n	8005e40 <xQueueGenericSend+0xee>
					portYIELD_WITHIN_API();
 8005ec6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005eca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ece:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8005ed2:	f3bf 8f4f 	dsb	sy
 8005ed6:	f3bf 8f6f 	isb	sy
 8005eda:	e7b1      	b.n	8005e40 <xQueueGenericSend+0xee>
			prvUnlockQueue( pxQueue );
 8005edc:	4620      	mov	r0, r4
 8005ede:	f7ff fe65 	bl	8005bac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005ee2:	f000 fc3d 	bl	8006760 <xTaskResumeAll>
			return errQUEUE_FULL;
 8005ee6:	2000      	movs	r0, #0
 8005ee8:	e789      	b.n	8005dfe <xQueueGenericSend+0xac>

08005eea <xQueueGenericSendFromISR>:
{
 8005eea:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8005eee:	b190      	cbz	r0, 8005f16 <xQueueGenericSendFromISR+0x2c>
 8005ef0:	460f      	mov	r7, r1
 8005ef2:	4616      	mov	r6, r2
 8005ef4:	461c      	mov	r4, r3
 8005ef6:	4605      	mov	r5, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ef8:	b1b1      	cbz	r1, 8005f28 <xQueueGenericSendFromISR+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005efa:	2c02      	cmp	r4, #2
 8005efc:	d120      	bne.n	8005f40 <xQueueGenericSendFromISR+0x56>
 8005efe:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8005f00:	2b01      	cmp	r3, #1
 8005f02:	d01d      	beq.n	8005f40 <xQueueGenericSendFromISR+0x56>
 8005f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f08:	f383 8811 	msr	BASEPRI, r3
 8005f0c:	f3bf 8f6f 	isb	sy
 8005f10:	f3bf 8f4f 	dsb	sy
 8005f14:	e7fe      	b.n	8005f14 <xQueueGenericSendFromISR+0x2a>
 8005f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f1a:	f383 8811 	msr	BASEPRI, r3
 8005f1e:	f3bf 8f6f 	isb	sy
 8005f22:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8005f26:	e7fe      	b.n	8005f26 <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f28:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d0e5      	beq.n	8005efa <xQueueGenericSendFromISR+0x10>
 8005f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f32:	f383 8811 	msr	BASEPRI, r3
 8005f36:	f3bf 8f6f 	isb	sy
 8005f3a:	f3bf 8f4f 	dsb	sy
 8005f3e:	e7fe      	b.n	8005f3e <xQueueGenericSendFromISR+0x54>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005f40:	f001 fa0c 	bl	800735c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005f44:	f3ef 8911 	mrs	r9, BASEPRI
 8005f48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f4c:	f383 8811 	msr	BASEPRI, r3
 8005f50:	f3bf 8f6f 	isb	sy
 8005f54:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005f58:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8005f5a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d306      	bcc.n	8005f6e <xQueueGenericSendFromISR+0x84>
 8005f60:	2c02      	cmp	r4, #2
 8005f62:	d004      	beq.n	8005f6e <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
 8005f64:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005f66:	f389 8811 	msr	BASEPRI, r9
}
 8005f6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
 8005f6e:	f895 8045 	ldrb.w	r8, [r5, #69]	; 0x45
 8005f72:	fa4f f888 	sxtb.w	r8, r8
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005f76:	4622      	mov	r2, r4
 8005f78:	4639      	mov	r1, r7
 8005f7a:	4628      	mov	r0, r5
 8005f7c:	f7ff fdc9 	bl	8005b12 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8005f80:	f1b8 3fff 	cmp.w	r8, #4294967295
 8005f84:	d006      	beq.n	8005f94 <xQueueGenericSendFromISR+0xaa>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005f86:	f108 0301 	add.w	r3, r8, #1
 8005f8a:	b25b      	sxtb	r3, r3
 8005f8c:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
			xReturn = pdPASS;
 8005f90:	2001      	movs	r0, #1
 8005f92:	e7e8      	b.n	8005f66 <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f94:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005f96:	b90b      	cbnz	r3, 8005f9c <xQueueGenericSendFromISR+0xb2>
			xReturn = pdPASS;
 8005f98:	2001      	movs	r0, #1
 8005f9a:	e7e4      	b.n	8005f66 <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f9c:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8005fa0:	f000 fd3e 	bl	8006a20 <xTaskRemoveFromEventList>
 8005fa4:	b118      	cbz	r0, 8005fae <xQueueGenericSendFromISR+0xc4>
							if( pxHigherPriorityTaskWoken != NULL )
 8005fa6:	b126      	cbz	r6, 8005fb2 <xQueueGenericSendFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005fa8:	2001      	movs	r0, #1
 8005faa:	6030      	str	r0, [r6, #0]
 8005fac:	e7db      	b.n	8005f66 <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
 8005fae:	2001      	movs	r0, #1
 8005fb0:	e7d9      	b.n	8005f66 <xQueueGenericSendFromISR+0x7c>
 8005fb2:	2001      	movs	r0, #1
 8005fb4:	e7d7      	b.n	8005f66 <xQueueGenericSendFromISR+0x7c>

08005fb6 <xQueueReceive>:
{
 8005fb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fba:	b084      	sub	sp, #16
 8005fbc:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8005fbe:	b180      	cbz	r0, 8005fe2 <xQueueReceive+0x2c>
 8005fc0:	460e      	mov	r6, r1
 8005fc2:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005fc4:	b1b1      	cbz	r1, 8005ff4 <xQueueReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005fc6:	f000 fe07 	bl	8006bd8 <xTaskGetSchedulerState>
 8005fca:	b9f8      	cbnz	r0, 800600c <xQueueReceive+0x56>
 8005fcc:	9b01      	ldr	r3, [sp, #4]
 8005fce:	b30b      	cbz	r3, 8006014 <xQueueReceive+0x5e>
	__asm volatile
 8005fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fd4:	f383 8811 	msr	BASEPRI, r3
 8005fd8:	f3bf 8f6f 	isb	sy
 8005fdc:	f3bf 8f4f 	dsb	sy
 8005fe0:	e7fe      	b.n	8005fe0 <xQueueReceive+0x2a>
 8005fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fe6:	f383 8811 	msr	BASEPRI, r3
 8005fea:	f3bf 8f6f 	isb	sy
 8005fee:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8005ff2:	e7fe      	b.n	8005ff2 <xQueueReceive+0x3c>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ff4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d0e5      	beq.n	8005fc6 <xQueueReceive+0x10>
 8005ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ffe:	f383 8811 	msr	BASEPRI, r3
 8006002:	f3bf 8f6f 	isb	sy
 8006006:	f3bf 8f4f 	dsb	sy
 800600a:	e7fe      	b.n	800600a <xQueueReceive+0x54>
 800600c:	f04f 0800 	mov.w	r8, #0
		prvLockQueue( pxQueue );
 8006010:	2700      	movs	r7, #0
 8006012:	e03b      	b.n	800608c <xQueueReceive+0xd6>
 8006014:	f04f 0800 	mov.w	r8, #0
 8006018:	e7fa      	b.n	8006010 <xQueueReceive+0x5a>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800601a:	4631      	mov	r1, r6
 800601c:	4620      	mov	r0, r4
 800601e:	f7ff fdb3 	bl	8005b88 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006022:	3d01      	subs	r5, #1
 8006024:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006026:	6923      	ldr	r3, [r4, #16]
 8006028:	b92b      	cbnz	r3, 8006036 <xQueueReceive+0x80>
				taskEXIT_CRITICAL();
 800602a:	f001 f8cd 	bl	80071c8 <vPortExitCritical>
				return pdPASS;
 800602e:	2001      	movs	r0, #1
}
 8006030:	b004      	add	sp, #16
 8006032:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006036:	f104 0010 	add.w	r0, r4, #16
 800603a:	f000 fcf1 	bl	8006a20 <xTaskRemoveFromEventList>
 800603e:	2800      	cmp	r0, #0
 8006040:	d0f3      	beq.n	800602a <xQueueReceive+0x74>
						queueYIELD_IF_USING_PREEMPTION();
 8006042:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006046:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800604a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800604e:	f3bf 8f4f 	dsb	sy
 8006052:	f3bf 8f6f 	isb	sy
 8006056:	e7e8      	b.n	800602a <xQueueReceive+0x74>
					taskEXIT_CRITICAL();
 8006058:	f001 f8b6 	bl	80071c8 <vPortExitCritical>
					return errQUEUE_EMPTY;
 800605c:	2000      	movs	r0, #0
 800605e:	e7e7      	b.n	8006030 <xQueueReceive+0x7a>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006060:	a802      	add	r0, sp, #8
 8006062:	f000 fd65 	bl	8006b30 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006066:	e01c      	b.n	80060a2 <xQueueReceive+0xec>
				prvUnlockQueue( pxQueue );
 8006068:	4620      	mov	r0, r4
 800606a:	f7ff fd9f 	bl	8005bac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800606e:	f000 fb77 	bl	8006760 <xTaskResumeAll>
 8006072:	e009      	b.n	8006088 <xQueueReceive+0xd2>
			prvUnlockQueue( pxQueue );
 8006074:	4620      	mov	r0, r4
 8006076:	f7ff fd99 	bl	8005bac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800607a:	f000 fb71 	bl	8006760 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800607e:	4620      	mov	r0, r4
 8006080:	f7ff fd3c 	bl	8005afc <prvIsQueueEmpty>
 8006084:	2800      	cmp	r0, #0
 8006086:	d146      	bne.n	8006116 <xQueueReceive+0x160>
 8006088:	f04f 0801 	mov.w	r8, #1
		taskENTER_CRITICAL();
 800608c:	f001 f87a 	bl	8007184 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006090:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006092:	2d00      	cmp	r5, #0
 8006094:	d1c1      	bne.n	800601a <xQueueReceive+0x64>
				if( xTicksToWait == ( TickType_t ) 0 )
 8006096:	9b01      	ldr	r3, [sp, #4]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d0dd      	beq.n	8006058 <xQueueReceive+0xa2>
				else if( xEntryTimeSet == pdFALSE )
 800609c:	f1b8 0f00 	cmp.w	r8, #0
 80060a0:	d0de      	beq.n	8006060 <xQueueReceive+0xaa>
		taskEXIT_CRITICAL();
 80060a2:	f001 f891 	bl	80071c8 <vPortExitCritical>
		vTaskSuspendAll();
 80060a6:	f000 fab3 	bl	8006610 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80060aa:	f001 f86b 	bl	8007184 <vPortEnterCritical>
 80060ae:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80060b2:	b25b      	sxtb	r3, r3
 80060b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060b8:	bf08      	it	eq
 80060ba:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 80060be:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80060c2:	b25b      	sxtb	r3, r3
 80060c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060c8:	bf08      	it	eq
 80060ca:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 80060ce:	f001 f87b 	bl	80071c8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80060d2:	a901      	add	r1, sp, #4
 80060d4:	a802      	add	r0, sp, #8
 80060d6:	f000 fd37 	bl	8006b48 <xTaskCheckForTimeOut>
 80060da:	2800      	cmp	r0, #0
 80060dc:	d1ca      	bne.n	8006074 <xQueueReceive+0xbe>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80060de:	4620      	mov	r0, r4
 80060e0:	f7ff fd0c 	bl	8005afc <prvIsQueueEmpty>
 80060e4:	2800      	cmp	r0, #0
 80060e6:	d0bf      	beq.n	8006068 <xQueueReceive+0xb2>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80060e8:	9901      	ldr	r1, [sp, #4]
 80060ea:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80060ee:	f000 fc35 	bl	800695c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80060f2:	4620      	mov	r0, r4
 80060f4:	f7ff fd5a 	bl	8005bac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80060f8:	f000 fb32 	bl	8006760 <xTaskResumeAll>
 80060fc:	2800      	cmp	r0, #0
 80060fe:	d1c3      	bne.n	8006088 <xQueueReceive+0xd2>
					portYIELD_WITHIN_API();
 8006100:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006104:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006108:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800610c:	f3bf 8f4f 	dsb	sy
 8006110:	f3bf 8f6f 	isb	sy
 8006114:	e7b8      	b.n	8006088 <xQueueReceive+0xd2>
				return errQUEUE_EMPTY;
 8006116:	2000      	movs	r0, #0
 8006118:	e78a      	b.n	8006030 <xQueueReceive+0x7a>
	...

0800611c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800611c:	b410      	push	{r4}
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800611e:	2300      	movs	r3, #0
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006120:	4c07      	ldr	r4, [pc, #28]	; (8006140 <vQueueAddToRegistry+0x24>)
 8006122:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
 8006126:	b122      	cbz	r2, 8006132 <vQueueAddToRegistry+0x16>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006128:	3301      	adds	r3, #1
 800612a:	2b08      	cmp	r3, #8
 800612c:	d1f9      	bne.n	8006122 <vQueueAddToRegistry+0x6>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800612e:	bc10      	pop	{r4}
 8006130:	4770      	bx	lr
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006132:	4a03      	ldr	r2, [pc, #12]	; (8006140 <vQueueAddToRegistry+0x24>)
 8006134:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006138:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800613c:	6058      	str	r0, [r3, #4]
				break;
 800613e:	e7f6      	b.n	800612e <vQueueAddToRegistry+0x12>
 8006140:	200028b4 	.word	0x200028b4

08006144 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006144:	b570      	push	{r4, r5, r6, lr}
 8006146:	4604      	mov	r4, r0
 8006148:	460d      	mov	r5, r1
 800614a:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800614c:	f001 f81a 	bl	8007184 <vPortEnterCritical>
 8006150:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8006154:	b25b      	sxtb	r3, r3
 8006156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800615a:	bf04      	itt	eq
 800615c:	2300      	moveq	r3, #0
 800615e:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 8006162:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8006166:	b25b      	sxtb	r3, r3
 8006168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800616c:	bf04      	itt	eq
 800616e:	2300      	moveq	r3, #0
 8006170:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8006174:	f001 f828 	bl	80071c8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006178:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800617a:	b11b      	cbz	r3, 8006184 <vQueueWaitForMessageRestricted+0x40>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800617c:	4620      	mov	r0, r4
 800617e:	f7ff fd15 	bl	8005bac <prvUnlockQueue>
	}
 8006182:	bd70      	pop	{r4, r5, r6, pc}
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006184:	4632      	mov	r2, r6
 8006186:	4629      	mov	r1, r5
 8006188:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800618c:	f000 fc2a 	bl	80069e4 <vTaskPlaceOnEventListRestricted>
 8006190:	e7f4      	b.n	800617c <vQueueWaitForMessageRestricted+0x38>
	...

08006194 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006194:	4b08      	ldr	r3, [pc, #32]	; (80061b8 <prvResetNextTaskUnblockTime+0x24>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	b923      	cbnz	r3, 80061a6 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800619c:	4b07      	ldr	r3, [pc, #28]	; (80061bc <prvResetNextTaskUnblockTime+0x28>)
 800619e:	f04f 32ff 	mov.w	r2, #4294967295
 80061a2:	601a      	str	r2, [r3, #0]
 80061a4:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80061a6:	4b04      	ldr	r3, [pc, #16]	; (80061b8 <prvResetNextTaskUnblockTime+0x24>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80061ac:	68db      	ldr	r3, [r3, #12]
 80061ae:	685a      	ldr	r2, [r3, #4]
 80061b0:	4b02      	ldr	r3, [pc, #8]	; (80061bc <prvResetNextTaskUnblockTime+0x28>)
 80061b2:	601a      	str	r2, [r3, #0]
	}
}
 80061b4:	4770      	bx	lr
 80061b6:	bf00      	nop
 80061b8:	200028f8 	.word	0x200028f8
 80061bc:	20002da0 	.word	0x20002da0

080061c0 <prvInitialiseNewTask>:
{
 80061c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061c4:	4606      	mov	r6, r0
 80061c6:	4689      	mov	r9, r1
 80061c8:	461f      	mov	r7, r3
 80061ca:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 80061ce:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80061d0:	0095      	lsls	r5, r2, #2
 80061d2:	462a      	mov	r2, r5
 80061d4:	21a5      	movs	r1, #165	; 0xa5
 80061d6:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80061d8:	f001 fa1e 	bl	8007618 <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80061dc:	3d04      	subs	r5, #4
 80061de:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80061e0:	441d      	add	r5, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80061e2:	f025 0507 	bic.w	r5, r5, #7
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80061e6:	f109 3cff 	add.w	ip, r9, #4294967295
 80061ea:	f104 0e33 	add.w	lr, r4, #51	; 0x33
 80061ee:	f109 010f 	add.w	r1, r9, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80061f2:	f81c 2f01 	ldrb.w	r2, [ip, #1]!
 80061f6:	f80e 2f01 	strb.w	r2, [lr, #1]!
		if( pcName[ x ] == 0x00 )
 80061fa:	b10a      	cbz	r2, 8006200 <prvInitialiseNewTask+0x40>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80061fc:	458c      	cmp	ip, r1
 80061fe:	d1f8      	bne.n	80061f2 <prvInitialiseNewTask+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006200:	f04f 0a00 	mov.w	sl, #0
 8006204:	f884 a043 	strb.w	sl, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006208:	9b08      	ldr	r3, [sp, #32]
 800620a:	2b37      	cmp	r3, #55	; 0x37
 800620c:	bf28      	it	cs
 800620e:	2337      	movcs	r3, #55	; 0x37
 8006210:	4699      	mov	r9, r3
	pxNewTCB->uxPriority = uxPriority;
 8006212:	62e3      	str	r3, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8006214:	64e3      	str	r3, [r4, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006216:	f8c4 a050 	str.w	sl, [r4, #80]	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800621a:	1d20      	adds	r0, r4, #4
 800621c:	f7ff fc35 	bl	8005a8a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006220:	f104 0018 	add.w	r0, r4, #24
 8006224:	f7ff fc31 	bl	8005a8a <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006228:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800622a:	f1c9 0338 	rsb	r3, r9, #56	; 0x38
 800622e:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006230:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8006232:	f8c4 a0b4 	str.w	sl, [r4, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006236:	f884 a0b8 	strb.w	sl, [r4, #184]	; 0xb8
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800623a:	2260      	movs	r2, #96	; 0x60
 800623c:	4651      	mov	r1, sl
 800623e:	f104 0054 	add.w	r0, r4, #84	; 0x54
 8006242:	f001 f9e9 	bl	8007618 <memset>
 8006246:	4b09      	ldr	r3, [pc, #36]	; (800626c <prvInitialiseNewTask+0xac>)
 8006248:	65a3      	str	r3, [r4, #88]	; 0x58
 800624a:	4b09      	ldr	r3, [pc, #36]	; (8006270 <prvInitialiseNewTask+0xb0>)
 800624c:	65e3      	str	r3, [r4, #92]	; 0x5c
 800624e:	4b09      	ldr	r3, [pc, #36]	; (8006274 <prvInitialiseNewTask+0xb4>)
 8006250:	6623      	str	r3, [r4, #96]	; 0x60
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006252:	463a      	mov	r2, r7
 8006254:	4631      	mov	r1, r6
 8006256:	4628      	mov	r0, r5
 8006258:	f000 ff6c 	bl	8007134 <pxPortInitialiseStack>
 800625c:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 800625e:	f1b8 0f00 	cmp.w	r8, #0
 8006262:	d001      	beq.n	8006268 <prvInitialiseNewTask+0xa8>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006264:	f8c8 4000 	str.w	r4, [r8]
}
 8006268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800626c:	08007cc4 	.word	0x08007cc4
 8006270:	08007ce4 	.word	0x08007ce4
 8006274:	08007ca4 	.word	0x08007ca4

08006278 <prvAddNewTaskToReadyList>:
{
 8006278:	b570      	push	{r4, r5, r6, lr}
 800627a:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 800627c:	f000 ff82 	bl	8007184 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8006280:	4a30      	ldr	r2, [pc, #192]	; (8006344 <prvAddNewTaskToReadyList+0xcc>)
 8006282:	6813      	ldr	r3, [r2, #0]
 8006284:	3301      	adds	r3, #1
 8006286:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006288:	4b2f      	ldr	r3, [pc, #188]	; (8006348 <prvAddNewTaskToReadyList+0xd0>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d034      	beq.n	80062fa <prvAddNewTaskToReadyList+0x82>
			if( xSchedulerRunning == pdFALSE )
 8006290:	4b2e      	ldr	r3, [pc, #184]	; (800634c <prvAddNewTaskToReadyList+0xd4>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	b93b      	cbnz	r3, 80062a6 <prvAddNewTaskToReadyList+0x2e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006296:	4b2c      	ldr	r3, [pc, #176]	; (8006348 <prvAddNewTaskToReadyList+0xd0>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800629c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800629e:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 80062a0:	bf9c      	itt	ls
 80062a2:	4b29      	ldrls	r3, [pc, #164]	; (8006348 <prvAddNewTaskToReadyList+0xd0>)
 80062a4:	601d      	strls	r5, [r3, #0]
		uxTaskNumber++;
 80062a6:	4a2a      	ldr	r2, [pc, #168]	; (8006350 <prvAddNewTaskToReadyList+0xd8>)
 80062a8:	6813      	ldr	r3, [r2, #0]
 80062aa:	3301      	adds	r3, #1
 80062ac:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80062ae:	646b      	str	r3, [r5, #68]	; 0x44
		prvAddTaskToReadyList( pxNewTCB );
 80062b0:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 80062b2:	4b28      	ldr	r3, [pc, #160]	; (8006354 <prvAddNewTaskToReadyList+0xdc>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4298      	cmp	r0, r3
 80062b8:	bf84      	itt	hi
 80062ba:	4b26      	ldrhi	r3, [pc, #152]	; (8006354 <prvAddNewTaskToReadyList+0xdc>)
 80062bc:	6018      	strhi	r0, [r3, #0]
 80062be:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80062c2:	1d29      	adds	r1, r5, #4
 80062c4:	4b24      	ldr	r3, [pc, #144]	; (8006358 <prvAddNewTaskToReadyList+0xe0>)
 80062c6:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80062ca:	f7ff fbe1 	bl	8005a90 <vListInsertEnd>
	taskEXIT_CRITICAL();
 80062ce:	f000 ff7b 	bl	80071c8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80062d2:	4b1e      	ldr	r3, [pc, #120]	; (800634c <prvAddNewTaskToReadyList+0xd4>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	b17b      	cbz	r3, 80062f8 <prvAddNewTaskToReadyList+0x80>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80062d8:	4b1b      	ldr	r3, [pc, #108]	; (8006348 <prvAddNewTaskToReadyList+0xd0>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062de:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d209      	bcs.n	80062f8 <prvAddNewTaskToReadyList+0x80>
			taskYIELD_IF_USING_PREEMPTION();
 80062e4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80062e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062ec:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80062f0:	f3bf 8f4f 	dsb	sy
 80062f4:	f3bf 8f6f 	isb	sy
}
 80062f8:	bd70      	pop	{r4, r5, r6, pc}
			pxCurrentTCB = pxNewTCB;
 80062fa:	4b13      	ldr	r3, [pc, #76]	; (8006348 <prvAddNewTaskToReadyList+0xd0>)
 80062fc:	601d      	str	r5, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80062fe:	6813      	ldr	r3, [r2, #0]
 8006300:	2b01      	cmp	r3, #1
 8006302:	d1d0      	bne.n	80062a6 <prvAddNewTaskToReadyList+0x2e>
 8006304:	4c14      	ldr	r4, [pc, #80]	; (8006358 <prvAddNewTaskToReadyList+0xe0>)
 8006306:	f504 668c 	add.w	r6, r4, #1120	; 0x460
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800630a:	4620      	mov	r0, r4
 800630c:	f7ff fbb2 	bl	8005a74 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006310:	3414      	adds	r4, #20
 8006312:	42b4      	cmp	r4, r6
 8006314:	d1f9      	bne.n	800630a <prvAddNewTaskToReadyList+0x92>
	vListInitialise( &xDelayedTaskList1 );
 8006316:	4e11      	ldr	r6, [pc, #68]	; (800635c <prvAddNewTaskToReadyList+0xe4>)
 8006318:	4630      	mov	r0, r6
 800631a:	f7ff fbab 	bl	8005a74 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800631e:	4c10      	ldr	r4, [pc, #64]	; (8006360 <prvAddNewTaskToReadyList+0xe8>)
 8006320:	4620      	mov	r0, r4
 8006322:	f7ff fba7 	bl	8005a74 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006326:	480f      	ldr	r0, [pc, #60]	; (8006364 <prvAddNewTaskToReadyList+0xec>)
 8006328:	f7ff fba4 	bl	8005a74 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 800632c:	480e      	ldr	r0, [pc, #56]	; (8006368 <prvAddNewTaskToReadyList+0xf0>)
 800632e:	f7ff fba1 	bl	8005a74 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8006332:	480e      	ldr	r0, [pc, #56]	; (800636c <prvAddNewTaskToReadyList+0xf4>)
 8006334:	f7ff fb9e 	bl	8005a74 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8006338:	4b0d      	ldr	r3, [pc, #52]	; (8006370 <prvAddNewTaskToReadyList+0xf8>)
 800633a:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800633c:	4b0d      	ldr	r3, [pc, #52]	; (8006374 <prvAddNewTaskToReadyList+0xfc>)
 800633e:	601c      	str	r4, [r3, #0]
}
 8006340:	e7b1      	b.n	80062a6 <prvAddNewTaskToReadyList+0x2e>
 8006342:	bf00      	nop
 8006344:	20002d60 	.word	0x20002d60
 8006348:	200028f4 	.word	0x200028f4
 800634c:	20002dbc 	.word	0x20002dbc
 8006350:	20002d70 	.word	0x20002d70
 8006354:	20002d74 	.word	0x20002d74
 8006358:	20002900 	.word	0x20002900
 800635c:	20002d78 	.word	0x20002d78
 8006360:	20002d8c 	.word	0x20002d8c
 8006364:	20002da8 	.word	0x20002da8
 8006368:	20002dd4 	.word	0x20002dd4
 800636c:	20002dc0 	.word	0x20002dc0
 8006370:	200028f8 	.word	0x200028f8
 8006374:	200028fc 	.word	0x200028fc

08006378 <prvDeleteTCB>:
	{
 8006378:	b510      	push	{r4, lr}
 800637a:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800637c:	3054      	adds	r0, #84	; 0x54
 800637e:	f001 f961 	bl	8007644 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006382:	f894 30b9 	ldrb.w	r3, [r4, #185]	; 0xb9
 8006386:	b163      	cbz	r3, 80063a2 <prvDeleteTCB+0x2a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006388:	2b01      	cmp	r3, #1
 800638a:	d011      	beq.n	80063b0 <prvDeleteTCB+0x38>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800638c:	2b02      	cmp	r3, #2
 800638e:	d00e      	beq.n	80063ae <prvDeleteTCB+0x36>
 8006390:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006394:	f383 8811 	msr	BASEPRI, r3
 8006398:	f3bf 8f6f 	isb	sy
 800639c:	f3bf 8f4f 	dsb	sy
 80063a0:	e7fe      	b.n	80063a0 <prvDeleteTCB+0x28>
				vPortFree( pxTCB->pxStack );
 80063a2:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80063a4:	f001 f8ce 	bl	8007544 <vPortFree>
				vPortFree( pxTCB );
 80063a8:	4620      	mov	r0, r4
 80063aa:	f001 f8cb 	bl	8007544 <vPortFree>
	}
 80063ae:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 80063b0:	4620      	mov	r0, r4
 80063b2:	f001 f8c7 	bl	8007544 <vPortFree>
 80063b6:	e7fa      	b.n	80063ae <prvDeleteTCB+0x36>

080063b8 <prvIdleTask>:
{
 80063b8:	b580      	push	{r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80063ba:	4c15      	ldr	r4, [pc, #84]	; (8006410 <prvIdleTask+0x58>)
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80063bc:	4f15      	ldr	r7, [pc, #84]	; (8006414 <prvIdleTask+0x5c>)
				--uxCurrentNumberOfTasks;
 80063be:	4e16      	ldr	r6, [pc, #88]	; (8006418 <prvIdleTask+0x60>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80063c0:	f8df 8058 	ldr.w	r8, [pc, #88]	; 800641c <prvIdleTask+0x64>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80063c4:	6823      	ldr	r3, [r4, #0]
 80063c6:	b1a3      	cbz	r3, 80063f2 <prvIdleTask+0x3a>
			taskENTER_CRITICAL();
 80063c8:	f000 fedc 	bl	8007184 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	68dd      	ldr	r5, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80063d0:	1d28      	adds	r0, r5, #4
 80063d2:	f7ff fb81 	bl	8005ad8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80063d6:	6833      	ldr	r3, [r6, #0]
 80063d8:	3b01      	subs	r3, #1
 80063da:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 80063dc:	6823      	ldr	r3, [r4, #0]
 80063de:	3b01      	subs	r3, #1
 80063e0:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 80063e2:	f000 fef1 	bl	80071c8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 80063e6:	4628      	mov	r0, r5
 80063e8:	f7ff ffc6 	bl	8006378 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80063ec:	6823      	ldr	r3, [r4, #0]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d1ea      	bne.n	80063c8 <prvIdleTask+0x10>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80063f2:	f8d8 3000 	ldr.w	r3, [r8]
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d9e4      	bls.n	80063c4 <prvIdleTask+0xc>
				taskYIELD();
 80063fa:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80063fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006402:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8006406:	f3bf 8f4f 	dsb	sy
 800640a:	f3bf 8f6f 	isb	sy
 800640e:	e7d9      	b.n	80063c4 <prvIdleTask+0xc>
 8006410:	20002d64 	.word	0x20002d64
 8006414:	20002dd4 	.word	0x20002dd4
 8006418:	20002d60 	.word	0x20002d60
 800641c:	20002900 	.word	0x20002900

08006420 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006420:	b570      	push	{r4, r5, r6, lr}
 8006422:	4604      	mov	r4, r0
 8006424:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006426:	4b17      	ldr	r3, [pc, #92]	; (8006484 <prvAddCurrentTaskToDelayedList+0x64>)
 8006428:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800642a:	4b17      	ldr	r3, [pc, #92]	; (8006488 <prvAddCurrentTaskToDelayedList+0x68>)
 800642c:	6818      	ldr	r0, [r3, #0]
 800642e:	3004      	adds	r0, #4
 8006430:	f7ff fb52 	bl	8005ad8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006434:	f1b4 3fff 	cmp.w	r4, #4294967295
 8006438:	d00d      	beq.n	8006456 <prvAddCurrentTaskToDelayedList+0x36>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 800643a:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800643c:	4b12      	ldr	r3, [pc, #72]	; (8006488 <prvAddCurrentTaskToDelayedList+0x68>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8006442:	42a6      	cmp	r6, r4
 8006444:	d910      	bls.n	8006468 <prvAddCurrentTaskToDelayedList+0x48>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006446:	4b11      	ldr	r3, [pc, #68]	; (800648c <prvAddCurrentTaskToDelayedList+0x6c>)
 8006448:	6818      	ldr	r0, [r3, #0]
 800644a:	4b0f      	ldr	r3, [pc, #60]	; (8006488 <prvAddCurrentTaskToDelayedList+0x68>)
 800644c:	6819      	ldr	r1, [r3, #0]
 800644e:	3104      	adds	r1, #4
 8006450:	f7ff fb29 	bl	8005aa6 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006454:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006456:	2d00      	cmp	r5, #0
 8006458:	d0ef      	beq.n	800643a <prvAddCurrentTaskToDelayedList+0x1a>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800645a:	4b0b      	ldr	r3, [pc, #44]	; (8006488 <prvAddCurrentTaskToDelayedList+0x68>)
 800645c:	6819      	ldr	r1, [r3, #0]
 800645e:	3104      	adds	r1, #4
 8006460:	480b      	ldr	r0, [pc, #44]	; (8006490 <prvAddCurrentTaskToDelayedList+0x70>)
 8006462:	f7ff fb15 	bl	8005a90 <vListInsertEnd>
 8006466:	e7f5      	b.n	8006454 <prvAddCurrentTaskToDelayedList+0x34>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006468:	4b0a      	ldr	r3, [pc, #40]	; (8006494 <prvAddCurrentTaskToDelayedList+0x74>)
 800646a:	6818      	ldr	r0, [r3, #0]
 800646c:	4b06      	ldr	r3, [pc, #24]	; (8006488 <prvAddCurrentTaskToDelayedList+0x68>)
 800646e:	6819      	ldr	r1, [r3, #0]
 8006470:	3104      	adds	r1, #4
 8006472:	f7ff fb18 	bl	8005aa6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006476:	4b08      	ldr	r3, [pc, #32]	; (8006498 <prvAddCurrentTaskToDelayedList+0x78>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	42a3      	cmp	r3, r4
					xNextTaskUnblockTime = xTimeToWake;
 800647c:	bf84      	itt	hi
 800647e:	4b06      	ldrhi	r3, [pc, #24]	; (8006498 <prvAddCurrentTaskToDelayedList+0x78>)
 8006480:	601c      	strhi	r4, [r3, #0]
}
 8006482:	e7e7      	b.n	8006454 <prvAddCurrentTaskToDelayedList+0x34>
 8006484:	20002de8 	.word	0x20002de8
 8006488:	200028f4 	.word	0x200028f4
 800648c:	200028fc 	.word	0x200028fc
 8006490:	20002dc0 	.word	0x20002dc0
 8006494:	200028f8 	.word	0x200028f8
 8006498:	20002da0 	.word	0x20002da0

0800649c <xTaskCreateStatic>:
	{
 800649c:	b530      	push	{r4, r5, lr}
 800649e:	b087      	sub	sp, #28
 80064a0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
		configASSERT( puxStackBuffer != NULL );
 80064a2:	b17c      	cbz	r4, 80064c4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80064a4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80064a6:	b1b5      	cbz	r5, 80064d6 <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 80064a8:	25bc      	movs	r5, #188	; 0xbc
 80064aa:	9504      	str	r5, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80064ac:	9d04      	ldr	r5, [sp, #16]
 80064ae:	2dbc      	cmp	r5, #188	; 0xbc
 80064b0:	d01a      	beq.n	80064e8 <xTaskCreateStatic+0x4c>
 80064b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064b6:	f383 8811 	msr	BASEPRI, r3
 80064ba:	f3bf 8f6f 	isb	sy
 80064be:	f3bf 8f4f 	dsb	sy
 80064c2:	e7fe      	b.n	80064c2 <xTaskCreateStatic+0x26>
 80064c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064c8:	f383 8811 	msr	BASEPRI, r3
 80064cc:	f3bf 8f6f 	isb	sy
 80064d0:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 80064d4:	e7fe      	b.n	80064d4 <xTaskCreateStatic+0x38>
 80064d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064da:	f383 8811 	msr	BASEPRI, r3
 80064de:	f3bf 8f6f 	isb	sy
 80064e2:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 80064e6:	e7fe      	b.n	80064e6 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80064e8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80064ea:	632c      	str	r4, [r5, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80064ec:	2402      	movs	r4, #2
 80064ee:	f885 40b9 	strb.w	r4, [r5, #185]	; 0xb9
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80064f2:	2400      	movs	r4, #0
 80064f4:	9403      	str	r4, [sp, #12]
 80064f6:	9502      	str	r5, [sp, #8]
 80064f8:	ac05      	add	r4, sp, #20
 80064fa:	9401      	str	r4, [sp, #4]
 80064fc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80064fe:	9400      	str	r4, [sp, #0]
 8006500:	f7ff fe5e 	bl	80061c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006504:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006506:	f7ff feb7 	bl	8006278 <prvAddNewTaskToReadyList>
	}
 800650a:	9805      	ldr	r0, [sp, #20]
 800650c:	b007      	add	sp, #28
 800650e:	bd30      	pop	{r4, r5, pc}

08006510 <xTaskCreate>:
	{
 8006510:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006514:	b085      	sub	sp, #20
 8006516:	4607      	mov	r7, r0
 8006518:	4688      	mov	r8, r1
 800651a:	4614      	mov	r4, r2
 800651c:	461e      	mov	r6, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800651e:	0090      	lsls	r0, r2, #2
 8006520:	f000 ff7a 	bl	8007418 <pvPortMalloc>
			if( pxStack != NULL )
 8006524:	b308      	cbz	r0, 800656a <xTaskCreate+0x5a>
 8006526:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006528:	20bc      	movs	r0, #188	; 0xbc
 800652a:	f000 ff75 	bl	8007418 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800652e:	4605      	mov	r5, r0
 8006530:	b1a8      	cbz	r0, 800655e <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
 8006532:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006536:	2300      	movs	r3, #0
 8006538:	f880 30b9 	strb.w	r3, [r0, #185]	; 0xb9
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800653c:	9303      	str	r3, [sp, #12]
 800653e:	9002      	str	r0, [sp, #8]
 8006540:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006542:	9301      	str	r3, [sp, #4]
 8006544:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006546:	9300      	str	r3, [sp, #0]
 8006548:	4633      	mov	r3, r6
 800654a:	4622      	mov	r2, r4
 800654c:	4641      	mov	r1, r8
 800654e:	4638      	mov	r0, r7
 8006550:	f7ff fe36 	bl	80061c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006554:	4628      	mov	r0, r5
 8006556:	f7ff fe8f 	bl	8006278 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800655a:	2001      	movs	r0, #1
 800655c:	e007      	b.n	800656e <xTaskCreate+0x5e>
					vPortFree( pxStack );
 800655e:	4648      	mov	r0, r9
 8006560:	f000 fff0 	bl	8007544 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006564:	f04f 30ff 	mov.w	r0, #4294967295
 8006568:	e001      	b.n	800656e <xTaskCreate+0x5e>
 800656a:	f04f 30ff 	mov.w	r0, #4294967295
	}
 800656e:	b005      	add	sp, #20
 8006570:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08006574 <vTaskStartScheduler>:
{
 8006574:	b510      	push	{r4, lr}
 8006576:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006578:	2400      	movs	r4, #0
 800657a:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800657c:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800657e:	aa07      	add	r2, sp, #28
 8006580:	a906      	add	r1, sp, #24
 8006582:	a805      	add	r0, sp, #20
 8006584:	f7ff f948 	bl	8005818 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006588:	9b05      	ldr	r3, [sp, #20]
 800658a:	9302      	str	r3, [sp, #8]
 800658c:	9b06      	ldr	r3, [sp, #24]
 800658e:	9301      	str	r3, [sp, #4]
 8006590:	9400      	str	r4, [sp, #0]
 8006592:	4623      	mov	r3, r4
 8006594:	9a07      	ldr	r2, [sp, #28]
 8006596:	4917      	ldr	r1, [pc, #92]	; (80065f4 <vTaskStartScheduler+0x80>)
 8006598:	4817      	ldr	r0, [pc, #92]	; (80065f8 <vTaskStartScheduler+0x84>)
 800659a:	f7ff ff7f 	bl	800649c <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 800659e:	b338      	cbz	r0, 80065f0 <vTaskStartScheduler+0x7c>
			xReturn = xTimerCreateTimerTask();
 80065a0:	f000 fbda 	bl	8006d58 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 80065a4:	2801      	cmp	r0, #1
 80065a6:	d00b      	beq.n	80065c0 <vTaskStartScheduler+0x4c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80065a8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80065ac:	d120      	bne.n	80065f0 <vTaskStartScheduler+0x7c>
 80065ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065b2:	f383 8811 	msr	BASEPRI, r3
 80065b6:	f3bf 8f6f 	isb	sy
 80065ba:	f3bf 8f4f 	dsb	sy
 80065be:	e7fe      	b.n	80065be <vTaskStartScheduler+0x4a>
 80065c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065c4:	f383 8811 	msr	BASEPRI, r3
 80065c8:	f3bf 8f6f 	isb	sy
 80065cc:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80065d0:	4b0a      	ldr	r3, [pc, #40]	; (80065fc <vTaskStartScheduler+0x88>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	3354      	adds	r3, #84	; 0x54
 80065d6:	4a0a      	ldr	r2, [pc, #40]	; (8006600 <vTaskStartScheduler+0x8c>)
 80065d8:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 80065da:	4b0a      	ldr	r3, [pc, #40]	; (8006604 <vTaskStartScheduler+0x90>)
 80065dc:	f04f 32ff 	mov.w	r2, #4294967295
 80065e0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80065e2:	4b09      	ldr	r3, [pc, #36]	; (8006608 <vTaskStartScheduler+0x94>)
 80065e4:	2201      	movs	r2, #1
 80065e6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80065e8:	4b08      	ldr	r3, [pc, #32]	; (800660c <vTaskStartScheduler+0x98>)
 80065ea:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 80065ec:	f000 fe54 	bl	8007298 <xPortStartScheduler>
}
 80065f0:	b008      	add	sp, #32
 80065f2:	bd10      	pop	{r4, pc}
 80065f4:	08007c8c 	.word	0x08007c8c
 80065f8:	080063b9 	.word	0x080063b9
 80065fc:	200028f4 	.word	0x200028f4
 8006600:	2000003c 	.word	0x2000003c
 8006604:	20002da0 	.word	0x20002da0
 8006608:	20002dbc 	.word	0x20002dbc
 800660c:	20002de8 	.word	0x20002de8

08006610 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8006610:	4a02      	ldr	r2, [pc, #8]	; (800661c <vTaskSuspendAll+0xc>)
 8006612:	6813      	ldr	r3, [r2, #0]
 8006614:	3301      	adds	r3, #1
 8006616:	6013      	str	r3, [r2, #0]
}
 8006618:	4770      	bx	lr
 800661a:	bf00      	nop
 800661c:	20002d6c 	.word	0x20002d6c

08006620 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8006620:	4b01      	ldr	r3, [pc, #4]	; (8006628 <xTaskGetTickCount+0x8>)
 8006622:	6818      	ldr	r0, [r3, #0]
}
 8006624:	4770      	bx	lr
 8006626:	bf00      	nop
 8006628:	20002de8 	.word	0x20002de8

0800662c <xTaskIncrementTick>:
{
 800662c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006630:	4b40      	ldr	r3, [pc, #256]	; (8006734 <xTaskIncrementTick+0x108>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d170      	bne.n	800671a <xTaskIncrementTick+0xee>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006638:	4b3f      	ldr	r3, [pc, #252]	; (8006738 <xTaskIncrementTick+0x10c>)
 800663a:	681e      	ldr	r6, [r3, #0]
 800663c:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
 800663e:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006640:	b9c6      	cbnz	r6, 8006674 <xTaskIncrementTick+0x48>
			taskSWITCH_DELAYED_LISTS();
 8006642:	4b3e      	ldr	r3, [pc, #248]	; (800673c <xTaskIncrementTick+0x110>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	b143      	cbz	r3, 800665c <xTaskIncrementTick+0x30>
 800664a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800664e:	f383 8811 	msr	BASEPRI, r3
 8006652:	f3bf 8f6f 	isb	sy
 8006656:	f3bf 8f4f 	dsb	sy
 800665a:	e7fe      	b.n	800665a <xTaskIncrementTick+0x2e>
 800665c:	4a37      	ldr	r2, [pc, #220]	; (800673c <xTaskIncrementTick+0x110>)
 800665e:	6811      	ldr	r1, [r2, #0]
 8006660:	4b37      	ldr	r3, [pc, #220]	; (8006740 <xTaskIncrementTick+0x114>)
 8006662:	6818      	ldr	r0, [r3, #0]
 8006664:	6010      	str	r0, [r2, #0]
 8006666:	6019      	str	r1, [r3, #0]
 8006668:	4a36      	ldr	r2, [pc, #216]	; (8006744 <xTaskIncrementTick+0x118>)
 800666a:	6813      	ldr	r3, [r2, #0]
 800666c:	3301      	adds	r3, #1
 800666e:	6013      	str	r3, [r2, #0]
 8006670:	f7ff fd90 	bl	8006194 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006674:	4b34      	ldr	r3, [pc, #208]	; (8006748 <xTaskIncrementTick+0x11c>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	42b3      	cmp	r3, r6
 800667a:	d841      	bhi.n	8006700 <xTaskIncrementTick+0xd4>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800667c:	4b2f      	ldr	r3, [pc, #188]	; (800673c <xTaskIncrementTick+0x110>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	b13b      	cbz	r3, 8006694 <xTaskIncrementTick+0x68>
BaseType_t xSwitchRequired = pdFALSE;
 8006684:	2500      	movs	r5, #0
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006686:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 800673c <xTaskIncrementTick+0x110>
					prvAddTaskToReadyList( pxTCB );
 800668a:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 800674c <xTaskIncrementTick+0x120>
 800668e:	f8df a0c0 	ldr.w	sl, [pc, #192]	; 8006750 <xTaskIncrementTick+0x124>
 8006692:	e022      	b.n	80066da <xTaskIncrementTick+0xae>
BaseType_t xSwitchRequired = pdFALSE;
 8006694:	2500      	movs	r5, #0
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006696:	4b2c      	ldr	r3, [pc, #176]	; (8006748 <xTaskIncrementTick+0x11c>)
 8006698:	f04f 32ff 	mov.w	r2, #4294967295
 800669c:	601a      	str	r2, [r3, #0]
					break;
 800669e:	e030      	b.n	8006702 <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = xItemValue;
 80066a0:	4a29      	ldr	r2, [pc, #164]	; (8006748 <xTaskIncrementTick+0x11c>)
 80066a2:	6013      	str	r3, [r2, #0]
						break;
 80066a4:	e02d      	b.n	8006702 <xTaskIncrementTick+0xd6>
					prvAddTaskToReadyList( pxTCB );
 80066a6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80066a8:	f8d9 3000 	ldr.w	r3, [r9]
 80066ac:	4298      	cmp	r0, r3
 80066ae:	bf88      	it	hi
 80066b0:	f8c9 0000 	strhi.w	r0, [r9]
 80066b4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80066b8:	4639      	mov	r1, r7
 80066ba:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 80066be:	f7ff f9e7 	bl	8005a90 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80066c2:	4b24      	ldr	r3, [pc, #144]	; (8006754 <xTaskIncrementTick+0x128>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80066c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 80066ca:	429a      	cmp	r2, r3
 80066cc:	bf28      	it	cs
 80066ce:	2501      	movcs	r5, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80066d0:	f8d8 3000 	ldr.w	r3, [r8]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d0dd      	beq.n	8006696 <xTaskIncrementTick+0x6a>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80066da:	f8d8 3000 	ldr.w	r3, [r8]
 80066de:	68db      	ldr	r3, [r3, #12]
 80066e0:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80066e2:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 80066e4:	429e      	cmp	r6, r3
 80066e6:	d3db      	bcc.n	80066a0 <xTaskIncrementTick+0x74>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80066e8:	1d27      	adds	r7, r4, #4
 80066ea:	4638      	mov	r0, r7
 80066ec:	f7ff f9f4 	bl	8005ad8 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80066f0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d0d7      	beq.n	80066a6 <xTaskIncrementTick+0x7a>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80066f6:	f104 0018 	add.w	r0, r4, #24
 80066fa:	f7ff f9ed 	bl	8005ad8 <uxListRemove>
 80066fe:	e7d2      	b.n	80066a6 <xTaskIncrementTick+0x7a>
BaseType_t xSwitchRequired = pdFALSE;
 8006700:	2500      	movs	r5, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006702:	4b14      	ldr	r3, [pc, #80]	; (8006754 <xTaskIncrementTick+0x128>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006708:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800670c:	009b      	lsls	r3, r3, #2
 800670e:	4a10      	ldr	r2, [pc, #64]	; (8006750 <xTaskIncrementTick+0x124>)
 8006710:	58d3      	ldr	r3, [r2, r3]
				xSwitchRequired = pdTRUE;
 8006712:	2b02      	cmp	r3, #2
 8006714:	bf28      	it	cs
 8006716:	2501      	movcs	r5, #1
 8006718:	e004      	b.n	8006724 <xTaskIncrementTick+0xf8>
		++uxPendedTicks;
 800671a:	4a0f      	ldr	r2, [pc, #60]	; (8006758 <xTaskIncrementTick+0x12c>)
 800671c:	6813      	ldr	r3, [r2, #0]
 800671e:	3301      	adds	r3, #1
 8006720:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8006722:	2500      	movs	r5, #0
		if( xYieldPending != pdFALSE )
 8006724:	4b0d      	ldr	r3, [pc, #52]	; (800675c <xTaskIncrementTick+0x130>)
 8006726:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 8006728:	2b00      	cmp	r3, #0
}
 800672a:	bf0c      	ite	eq
 800672c:	4628      	moveq	r0, r5
 800672e:	2001      	movne	r0, #1
 8006730:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006734:	20002d6c 	.word	0x20002d6c
 8006738:	20002de8 	.word	0x20002de8
 800673c:	200028f8 	.word	0x200028f8
 8006740:	200028fc 	.word	0x200028fc
 8006744:	20002da4 	.word	0x20002da4
 8006748:	20002da0 	.word	0x20002da0
 800674c:	20002d74 	.word	0x20002d74
 8006750:	20002900 	.word	0x20002900
 8006754:	200028f4 	.word	0x200028f4
 8006758:	20002d68 	.word	0x20002d68
 800675c:	20002dec 	.word	0x20002dec

08006760 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 8006760:	4b38      	ldr	r3, [pc, #224]	; (8006844 <xTaskResumeAll+0xe4>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	b943      	cbnz	r3, 8006778 <xTaskResumeAll+0x18>
 8006766:	f04f 0350 	mov.w	r3, #80	; 0x50
 800676a:	f383 8811 	msr	BASEPRI, r3
 800676e:	f3bf 8f6f 	isb	sy
 8006772:	f3bf 8f4f 	dsb	sy
 8006776:	e7fe      	b.n	8006776 <xTaskResumeAll+0x16>
{
 8006778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	taskENTER_CRITICAL();
 800677c:	f000 fd02 	bl	8007184 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8006780:	4b30      	ldr	r3, [pc, #192]	; (8006844 <xTaskResumeAll+0xe4>)
 8006782:	681a      	ldr	r2, [r3, #0]
 8006784:	3a01      	subs	r2, #1
 8006786:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d149      	bne.n	8006822 <xTaskResumeAll+0xc2>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800678e:	4b2e      	ldr	r3, [pc, #184]	; (8006848 <xTaskResumeAll+0xe8>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d04b      	beq.n	800682e <xTaskResumeAll+0xce>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006796:	4b2d      	ldr	r3, [pc, #180]	; (800684c <xTaskResumeAll+0xec>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d04b      	beq.n	8006836 <xTaskResumeAll+0xd6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800679e:	4e2b      	ldr	r6, [pc, #172]	; (800684c <xTaskResumeAll+0xec>)
					prvAddTaskToReadyList( pxTCB );
 80067a0:	4f2b      	ldr	r7, [pc, #172]	; (8006850 <xTaskResumeAll+0xf0>)
 80067a2:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8006854 <xTaskResumeAll+0xf4>
 80067a6:	e002      	b.n	80067ae <xTaskResumeAll+0x4e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80067a8:	6833      	ldr	r3, [r6, #0]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d041      	beq.n	8006832 <xTaskResumeAll+0xd2>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80067ae:	68f3      	ldr	r3, [r6, #12]
 80067b0:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80067b2:	f104 0018 	add.w	r0, r4, #24
 80067b6:	f7ff f98f 	bl	8005ad8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80067ba:	1d25      	adds	r5, r4, #4
 80067bc:	4628      	mov	r0, r5
 80067be:	f7ff f98b 	bl	8005ad8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80067c2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	4298      	cmp	r0, r3
 80067c8:	bf88      	it	hi
 80067ca:	6038      	strhi	r0, [r7, #0]
 80067cc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80067d0:	4629      	mov	r1, r5
 80067d2:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 80067d6:	f7ff f95b 	bl	8005a90 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80067da:	4b1f      	ldr	r3, [pc, #124]	; (8006858 <xTaskResumeAll+0xf8>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80067e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067e2:	429a      	cmp	r2, r3
 80067e4:	d3e0      	bcc.n	80067a8 <xTaskResumeAll+0x48>
						xYieldPending = pdTRUE;
 80067e6:	4b1d      	ldr	r3, [pc, #116]	; (800685c <xTaskResumeAll+0xfc>)
 80067e8:	2201      	movs	r2, #1
 80067ea:	601a      	str	r2, [r3, #0]
 80067ec:	e7dc      	b.n	80067a8 <xTaskResumeAll+0x48>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80067ee:	3c01      	subs	r4, #1
 80067f0:	d005      	beq.n	80067fe <xTaskResumeAll+0x9e>
							if( xTaskIncrementTick() != pdFALSE )
 80067f2:	f7ff ff1b 	bl	800662c <xTaskIncrementTick>
 80067f6:	2800      	cmp	r0, #0
 80067f8:	d0f9      	beq.n	80067ee <xTaskResumeAll+0x8e>
								xYieldPending = pdTRUE;
 80067fa:	6035      	str	r5, [r6, #0]
 80067fc:	e7f7      	b.n	80067ee <xTaskResumeAll+0x8e>
						uxPendedTicks = 0;
 80067fe:	4b18      	ldr	r3, [pc, #96]	; (8006860 <xTaskResumeAll+0x100>)
 8006800:	2200      	movs	r2, #0
 8006802:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
 8006804:	4b15      	ldr	r3, [pc, #84]	; (800685c <xTaskResumeAll+0xfc>)
 8006806:	681c      	ldr	r4, [r3, #0]
 8006808:	b164      	cbz	r4, 8006824 <xTaskResumeAll+0xc4>
					taskYIELD_IF_USING_PREEMPTION();
 800680a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800680e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006812:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8006816:	f3bf 8f4f 	dsb	sy
 800681a:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 800681e:	2401      	movs	r4, #1
 8006820:	e000      	b.n	8006824 <xTaskResumeAll+0xc4>
BaseType_t xAlreadyYielded = pdFALSE;
 8006822:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8006824:	f000 fcd0 	bl	80071c8 <vPortExitCritical>
}
 8006828:	4620      	mov	r0, r4
 800682a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
BaseType_t xAlreadyYielded = pdFALSE;
 800682e:	2400      	movs	r4, #0
 8006830:	e7f8      	b.n	8006824 <xTaskResumeAll+0xc4>
					prvResetNextTaskUnblockTime();
 8006832:	f7ff fcaf 	bl	8006194 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006836:	4b0a      	ldr	r3, [pc, #40]	; (8006860 <xTaskResumeAll+0x100>)
 8006838:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800683a:	2c00      	cmp	r4, #0
 800683c:	d0e2      	beq.n	8006804 <xTaskResumeAll+0xa4>
								xYieldPending = pdTRUE;
 800683e:	4e07      	ldr	r6, [pc, #28]	; (800685c <xTaskResumeAll+0xfc>)
 8006840:	2501      	movs	r5, #1
 8006842:	e7d6      	b.n	80067f2 <xTaskResumeAll+0x92>
 8006844:	20002d6c 	.word	0x20002d6c
 8006848:	20002d60 	.word	0x20002d60
 800684c:	20002da8 	.word	0x20002da8
 8006850:	20002d74 	.word	0x20002d74
 8006854:	20002900 	.word	0x20002900
 8006858:	200028f4 	.word	0x200028f4
 800685c:	20002dec 	.word	0x20002dec
 8006860:	20002d68 	.word	0x20002d68

08006864 <vTaskDelay>:
	{
 8006864:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006866:	b1a8      	cbz	r0, 8006894 <vTaskDelay+0x30>
 8006868:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 800686a:	4b10      	ldr	r3, [pc, #64]	; (80068ac <vTaskDelay+0x48>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	b143      	cbz	r3, 8006882 <vTaskDelay+0x1e>
 8006870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006874:	f383 8811 	msr	BASEPRI, r3
 8006878:	f3bf 8f6f 	isb	sy
 800687c:	f3bf 8f4f 	dsb	sy
 8006880:	e7fe      	b.n	8006880 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8006882:	f7ff fec5 	bl	8006610 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006886:	2100      	movs	r1, #0
 8006888:	4620      	mov	r0, r4
 800688a:	f7ff fdc9 	bl	8006420 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800688e:	f7ff ff67 	bl	8006760 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8006892:	b948      	cbnz	r0, 80068a8 <vTaskDelay+0x44>
			portYIELD_WITHIN_API();
 8006894:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006898:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800689c:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80068a0:	f3bf 8f4f 	dsb	sy
 80068a4:	f3bf 8f6f 	isb	sy
	}
 80068a8:	bd10      	pop	{r4, pc}
 80068aa:	bf00      	nop
 80068ac:	20002d6c 	.word	0x20002d6c

080068b0 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80068b0:	4b24      	ldr	r3, [pc, #144]	; (8006944 <vTaskSwitchContext+0x94>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	b11b      	cbz	r3, 80068be <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 80068b6:	4b24      	ldr	r3, [pc, #144]	; (8006948 <vTaskSwitchContext+0x98>)
 80068b8:	2201      	movs	r2, #1
 80068ba:	601a      	str	r2, [r3, #0]
 80068bc:	4770      	bx	lr
		xYieldPending = pdFALSE;
 80068be:	4b22      	ldr	r3, [pc, #136]	; (8006948 <vTaskSwitchContext+0x98>)
 80068c0:	2200      	movs	r2, #0
 80068c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80068c4:	4b21      	ldr	r3, [pc, #132]	; (800694c <vTaskSwitchContext+0x9c>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80068cc:	0092      	lsls	r2, r2, #2
 80068ce:	4920      	ldr	r1, [pc, #128]	; (8006950 <vTaskSwitchContext+0xa0>)
 80068d0:	588a      	ldr	r2, [r1, r2]
 80068d2:	b98a      	cbnz	r2, 80068f8 <vTaskSwitchContext+0x48>
 80068d4:	b13b      	cbz	r3, 80068e6 <vTaskSwitchContext+0x36>
 80068d6:	3b01      	subs	r3, #1
 80068d8:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80068dc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80068e0:	b952      	cbnz	r2, 80068f8 <vTaskSwitchContext+0x48>
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d1f7      	bne.n	80068d6 <vTaskSwitchContext+0x26>
 80068e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068ea:	f383 8811 	msr	BASEPRI, r3
 80068ee:	f3bf 8f6f 	isb	sy
 80068f2:	f3bf 8f4f 	dsb	sy
 80068f6:	e7fe      	b.n	80068f6 <vTaskSwitchContext+0x46>
 80068f8:	4a15      	ldr	r2, [pc, #84]	; (8006950 <vTaskSwitchContext+0xa0>)
 80068fa:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80068fe:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 8006902:	6848      	ldr	r0, [r1, #4]
 8006904:	6840      	ldr	r0, [r0, #4]
 8006906:	6048      	str	r0, [r1, #4]
 8006908:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800690c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8006910:	3208      	adds	r2, #8
 8006912:	4290      	cmp	r0, r2
 8006914:	d00f      	beq.n	8006936 <vTaskSwitchContext+0x86>
 8006916:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800691a:	4a0d      	ldr	r2, [pc, #52]	; (8006950 <vTaskSwitchContext+0xa0>)
 800691c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8006920:	6852      	ldr	r2, [r2, #4]
 8006922:	68d1      	ldr	r1, [r2, #12]
 8006924:	4a0b      	ldr	r2, [pc, #44]	; (8006954 <vTaskSwitchContext+0xa4>)
 8006926:	6011      	str	r1, [r2, #0]
 8006928:	4908      	ldr	r1, [pc, #32]	; (800694c <vTaskSwitchContext+0x9c>)
 800692a:	600b      	str	r3, [r1, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800692c:	6813      	ldr	r3, [r2, #0]
 800692e:	3354      	adds	r3, #84	; 0x54
 8006930:	4a09      	ldr	r2, [pc, #36]	; (8006958 <vTaskSwitchContext+0xa8>)
 8006932:	6013      	str	r3, [r2, #0]
}
 8006934:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006936:	6840      	ldr	r0, [r0, #4]
 8006938:	4a05      	ldr	r2, [pc, #20]	; (8006950 <vTaskSwitchContext+0xa0>)
 800693a:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800693e:	6050      	str	r0, [r2, #4]
 8006940:	e7e9      	b.n	8006916 <vTaskSwitchContext+0x66>
 8006942:	bf00      	nop
 8006944:	20002d6c 	.word	0x20002d6c
 8006948:	20002dec 	.word	0x20002dec
 800694c:	20002d74 	.word	0x20002d74
 8006950:	20002900 	.word	0x20002900
 8006954:	200028f4 	.word	0x200028f4
 8006958:	2000003c 	.word	0x2000003c

0800695c <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 800695c:	b158      	cbz	r0, 8006976 <vTaskPlaceOnEventList+0x1a>
{
 800695e:	b510      	push	{r4, lr}
 8006960:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006962:	4a09      	ldr	r2, [pc, #36]	; (8006988 <vTaskPlaceOnEventList+0x2c>)
 8006964:	6811      	ldr	r1, [r2, #0]
 8006966:	3118      	adds	r1, #24
 8006968:	f7ff f89d 	bl	8005aa6 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800696c:	2101      	movs	r1, #1
 800696e:	4620      	mov	r0, r4
 8006970:	f7ff fd56 	bl	8006420 <prvAddCurrentTaskToDelayedList>
}
 8006974:	bd10      	pop	{r4, pc}
 8006976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800697a:	f383 8811 	msr	BASEPRI, r3
 800697e:	f3bf 8f6f 	isb	sy
 8006982:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 8006986:	e7fe      	b.n	8006986 <vTaskPlaceOnEventList+0x2a>
 8006988:	200028f4 	.word	0x200028f4

0800698c <vTaskPlaceOnUnorderedEventList>:
	configASSERT( pxEventList );
 800698c:	b170      	cbz	r0, 80069ac <vTaskPlaceOnUnorderedEventList+0x20>
{
 800698e:	b510      	push	{r4, lr}
 8006990:	4614      	mov	r4, r2
 8006992:	4602      	mov	r2, r0
	configASSERT( uxSchedulerSuspended != 0 );
 8006994:	4b11      	ldr	r3, [pc, #68]	; (80069dc <vTaskPlaceOnUnorderedEventList+0x50>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	b98b      	cbnz	r3, 80069be <vTaskPlaceOnUnorderedEventList+0x32>
 800699a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800699e:	f383 8811 	msr	BASEPRI, r3
 80069a2:	f3bf 8f6f 	isb	sy
 80069a6:	f3bf 8f4f 	dsb	sy
 80069aa:	e7fe      	b.n	80069aa <vTaskPlaceOnUnorderedEventList+0x1e>
 80069ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069b0:	f383 8811 	msr	BASEPRI, r3
 80069b4:	f3bf 8f6f 	isb	sy
 80069b8:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 80069bc:	e7fe      	b.n	80069bc <vTaskPlaceOnUnorderedEventList+0x30>
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80069be:	4b08      	ldr	r3, [pc, #32]	; (80069e0 <vTaskPlaceOnUnorderedEventList+0x54>)
 80069c0:	6818      	ldr	r0, [r3, #0]
 80069c2:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 80069c6:	6181      	str	r1, [r0, #24]
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80069c8:	6819      	ldr	r1, [r3, #0]
 80069ca:	3118      	adds	r1, #24
 80069cc:	4610      	mov	r0, r2
 80069ce:	f7ff f85f 	bl	8005a90 <vListInsertEnd>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80069d2:	2101      	movs	r1, #1
 80069d4:	4620      	mov	r0, r4
 80069d6:	f7ff fd23 	bl	8006420 <prvAddCurrentTaskToDelayedList>
}
 80069da:	bd10      	pop	{r4, pc}
 80069dc:	20002d6c 	.word	0x20002d6c
 80069e0:	200028f4 	.word	0x200028f4

080069e4 <vTaskPlaceOnEventListRestricted>:
	{
 80069e4:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 80069e6:	b178      	cbz	r0, 8006a08 <vTaskPlaceOnEventListRestricted+0x24>
 80069e8:	460d      	mov	r5, r1
 80069ea:	4614      	mov	r4, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80069ec:	4a0b      	ldr	r2, [pc, #44]	; (8006a1c <vTaskPlaceOnEventListRestricted+0x38>)
 80069ee:	6811      	ldr	r1, [r2, #0]
 80069f0:	3118      	adds	r1, #24
 80069f2:	f7ff f84d 	bl	8005a90 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 80069f6:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80069f8:	4621      	mov	r1, r4
 80069fa:	bf0c      	ite	eq
 80069fc:	4628      	moveq	r0, r5
 80069fe:	f04f 30ff 	movne.w	r0, #4294967295
 8006a02:	f7ff fd0d 	bl	8006420 <prvAddCurrentTaskToDelayedList>
	}
 8006a06:	bd38      	pop	{r3, r4, r5, pc}
 8006a08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a0c:	f383 8811 	msr	BASEPRI, r3
 8006a10:	f3bf 8f6f 	isb	sy
 8006a14:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 8006a18:	e7fe      	b.n	8006a18 <vTaskPlaceOnEventListRestricted+0x34>
 8006a1a:	bf00      	nop
 8006a1c:	200028f4 	.word	0x200028f4

08006a20 <xTaskRemoveFromEventList>:
{
 8006a20:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006a22:	68c3      	ldr	r3, [r0, #12]
 8006a24:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8006a26:	b32c      	cbz	r4, 8006a74 <xTaskRemoveFromEventList+0x54>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006a28:	f104 0518 	add.w	r5, r4, #24
 8006a2c:	4628      	mov	r0, r5
 8006a2e:	f7ff f853 	bl	8005ad8 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a32:	4b17      	ldr	r3, [pc, #92]	; (8006a90 <xTaskRemoveFromEventList+0x70>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	bb33      	cbnz	r3, 8006a86 <xTaskRemoveFromEventList+0x66>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006a38:	1d25      	adds	r5, r4, #4
 8006a3a:	4628      	mov	r0, r5
 8006a3c:	f7ff f84c 	bl	8005ad8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006a40:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8006a42:	4b14      	ldr	r3, [pc, #80]	; (8006a94 <xTaskRemoveFromEventList+0x74>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4298      	cmp	r0, r3
 8006a48:	bf84      	itt	hi
 8006a4a:	4b12      	ldrhi	r3, [pc, #72]	; (8006a94 <xTaskRemoveFromEventList+0x74>)
 8006a4c:	6018      	strhi	r0, [r3, #0]
 8006a4e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006a52:	4629      	mov	r1, r5
 8006a54:	4b10      	ldr	r3, [pc, #64]	; (8006a98 <xTaskRemoveFromEventList+0x78>)
 8006a56:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006a5a:	f7ff f819 	bl	8005a90 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006a5e:	4b0f      	ldr	r3, [pc, #60]	; (8006a9c <xTaskRemoveFromEventList+0x7c>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8006a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a66:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8006a68:	bf83      	ittte	hi
 8006a6a:	2001      	movhi	r0, #1
 8006a6c:	4b0c      	ldrhi	r3, [pc, #48]	; (8006aa0 <xTaskRemoveFromEventList+0x80>)
 8006a6e:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 8006a70:	2000      	movls	r0, #0
}
 8006a72:	bd38      	pop	{r3, r4, r5, pc}
 8006a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a78:	f383 8811 	msr	BASEPRI, r3
 8006a7c:	f3bf 8f6f 	isb	sy
 8006a80:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 8006a84:	e7fe      	b.n	8006a84 <xTaskRemoveFromEventList+0x64>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006a86:	4629      	mov	r1, r5
 8006a88:	4806      	ldr	r0, [pc, #24]	; (8006aa4 <xTaskRemoveFromEventList+0x84>)
 8006a8a:	f7ff f801 	bl	8005a90 <vListInsertEnd>
 8006a8e:	e7e6      	b.n	8006a5e <xTaskRemoveFromEventList+0x3e>
 8006a90:	20002d6c 	.word	0x20002d6c
 8006a94:	20002d74 	.word	0x20002d74
 8006a98:	20002900 	.word	0x20002900
 8006a9c:	200028f4 	.word	0x200028f4
 8006aa0:	20002dec 	.word	0x20002dec
 8006aa4:	20002da8 	.word	0x20002da8

08006aa8 <vTaskRemoveFromUnorderedEventList>:
{
 8006aa8:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8006aaa:	4b1c      	ldr	r3, [pc, #112]	; (8006b1c <vTaskRemoveFromUnorderedEventList+0x74>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	b943      	cbnz	r3, 8006ac2 <vTaskRemoveFromUnorderedEventList+0x1a>
 8006ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ab4:	f383 8811 	msr	BASEPRI, r3
 8006ab8:	f3bf 8f6f 	isb	sy
 8006abc:	f3bf 8f4f 	dsb	sy
 8006ac0:	e7fe      	b.n	8006ac0 <vTaskRemoveFromUnorderedEventList+0x18>
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8006ac2:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8006ac6:	6001      	str	r1, [r0, #0]
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 8006ac8:	68c4      	ldr	r4, [r0, #12]
	configASSERT( pxUnblockedTCB );
 8006aca:	b1f4      	cbz	r4, 8006b0a <vTaskRemoveFromUnorderedEventList+0x62>
	( void ) uxListRemove( pxEventListItem );
 8006acc:	f7ff f804 	bl	8005ad8 <uxListRemove>
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006ad0:	1d25      	adds	r5, r4, #4
 8006ad2:	4628      	mov	r0, r5
 8006ad4:	f7ff f800 	bl	8005ad8 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8006ad8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8006ada:	4b11      	ldr	r3, [pc, #68]	; (8006b20 <vTaskRemoveFromUnorderedEventList+0x78>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4298      	cmp	r0, r3
 8006ae0:	bf84      	itt	hi
 8006ae2:	4b0f      	ldrhi	r3, [pc, #60]	; (8006b20 <vTaskRemoveFromUnorderedEventList+0x78>)
 8006ae4:	6018      	strhi	r0, [r3, #0]
 8006ae6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006aea:	4629      	mov	r1, r5
 8006aec:	4b0d      	ldr	r3, [pc, #52]	; (8006b24 <vTaskRemoveFromUnorderedEventList+0x7c>)
 8006aee:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006af2:	f7fe ffcd 	bl	8005a90 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006af6:	4b0c      	ldr	r3, [pc, #48]	; (8006b28 <vTaskRemoveFromUnorderedEventList+0x80>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8006afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006afe:	429a      	cmp	r2, r3
 8006b00:	d902      	bls.n	8006b08 <vTaskRemoveFromUnorderedEventList+0x60>
		xYieldPending = pdTRUE;
 8006b02:	4b0a      	ldr	r3, [pc, #40]	; (8006b2c <vTaskRemoveFromUnorderedEventList+0x84>)
 8006b04:	2201      	movs	r2, #1
 8006b06:	601a      	str	r2, [r3, #0]
}
 8006b08:	bd38      	pop	{r3, r4, r5, pc}
 8006b0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b0e:	f383 8811 	msr	BASEPRI, r3
 8006b12:	f3bf 8f6f 	isb	sy
 8006b16:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 8006b1a:	e7fe      	b.n	8006b1a <vTaskRemoveFromUnorderedEventList+0x72>
 8006b1c:	20002d6c 	.word	0x20002d6c
 8006b20:	20002d74 	.word	0x20002d74
 8006b24:	20002900 	.word	0x20002900
 8006b28:	200028f4 	.word	0x200028f4
 8006b2c:	20002dec 	.word	0x20002dec

08006b30 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006b30:	4b03      	ldr	r3, [pc, #12]	; (8006b40 <vTaskInternalSetTimeOutState+0x10>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006b36:	4b03      	ldr	r3, [pc, #12]	; (8006b44 <vTaskInternalSetTimeOutState+0x14>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	6043      	str	r3, [r0, #4]
}
 8006b3c:	4770      	bx	lr
 8006b3e:	bf00      	nop
 8006b40:	20002da4 	.word	0x20002da4
 8006b44:	20002de8 	.word	0x20002de8

08006b48 <xTaskCheckForTimeOut>:
{
 8006b48:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
 8006b4a:	b1d0      	cbz	r0, 8006b82 <xTaskCheckForTimeOut+0x3a>
 8006b4c:	460c      	mov	r4, r1
 8006b4e:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 8006b50:	b301      	cbz	r1, 8006b94 <xTaskCheckForTimeOut+0x4c>
	taskENTER_CRITICAL();
 8006b52:	f000 fb17 	bl	8007184 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8006b56:	4b1b      	ldr	r3, [pc, #108]	; (8006bc4 <xTaskCheckForTimeOut+0x7c>)
 8006b58:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8006b5a:	6823      	ldr	r3, [r4, #0]
 8006b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b60:	d029      	beq.n	8006bb6 <xTaskCheckForTimeOut+0x6e>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006b62:	6869      	ldr	r1, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006b64:	4818      	ldr	r0, [pc, #96]	; (8006bc8 <xTaskCheckForTimeOut+0x80>)
 8006b66:	6800      	ldr	r0, [r0, #0]
 8006b68:	f8d5 c000 	ldr.w	ip, [r5]
 8006b6c:	4584      	cmp	ip, r0
 8006b6e:	d001      	beq.n	8006b74 <xTaskCheckForTimeOut+0x2c>
 8006b70:	4291      	cmp	r1, r2
 8006b72:	d925      	bls.n	8006bc0 <xTaskCheckForTimeOut+0x78>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006b74:	1a50      	subs	r0, r2, r1
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006b76:	4283      	cmp	r3, r0
 8006b78:	d815      	bhi.n	8006ba6 <xTaskCheckForTimeOut+0x5e>
			*pxTicksToWait = 0;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8006b7e:	2401      	movs	r4, #1
 8006b80:	e01a      	b.n	8006bb8 <xTaskCheckForTimeOut+0x70>
 8006b82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b86:	f383 8811 	msr	BASEPRI, r3
 8006b8a:	f3bf 8f6f 	isb	sy
 8006b8e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 8006b92:	e7fe      	b.n	8006b92 <xTaskCheckForTimeOut+0x4a>
 8006b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b98:	f383 8811 	msr	BASEPRI, r3
 8006b9c:	f3bf 8f6f 	isb	sy
 8006ba0:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 8006ba4:	e7fe      	b.n	8006ba4 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait -= xElapsedTime;
 8006ba6:	1a9b      	subs	r3, r3, r2
 8006ba8:	440b      	add	r3, r1
 8006baa:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006bac:	4628      	mov	r0, r5
 8006bae:	f7ff ffbf 	bl	8006b30 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006bb2:	2400      	movs	r4, #0
 8006bb4:	e000      	b.n	8006bb8 <xTaskCheckForTimeOut+0x70>
				xReturn = pdFALSE;
 8006bb6:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8006bb8:	f000 fb06 	bl	80071c8 <vPortExitCritical>
}
 8006bbc:	4620      	mov	r0, r4
 8006bbe:	bd38      	pop	{r3, r4, r5, pc}
			xReturn = pdTRUE;
 8006bc0:	2401      	movs	r4, #1
 8006bc2:	e7f9      	b.n	8006bb8 <xTaskCheckForTimeOut+0x70>
 8006bc4:	20002de8 	.word	0x20002de8
 8006bc8:	20002da4 	.word	0x20002da4

08006bcc <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8006bcc:	4b01      	ldr	r3, [pc, #4]	; (8006bd4 <vTaskMissedYield+0x8>)
 8006bce:	2201      	movs	r2, #1
 8006bd0:	601a      	str	r2, [r3, #0]
}
 8006bd2:	4770      	bx	lr
 8006bd4:	20002dec 	.word	0x20002dec

08006bd8 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8006bd8:	4b05      	ldr	r3, [pc, #20]	; (8006bf0 <xTaskGetSchedulerState+0x18>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	b133      	cbz	r3, 8006bec <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006bde:	4b05      	ldr	r3, [pc, #20]	; (8006bf4 <xTaskGetSchedulerState+0x1c>)
 8006be0:	681b      	ldr	r3, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	bf0c      	ite	eq
 8006be6:	2002      	moveq	r0, #2
 8006be8:	2000      	movne	r0, #0
 8006bea:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006bec:	2001      	movs	r0, #1
	}
 8006bee:	4770      	bx	lr
 8006bf0:	20002dbc 	.word	0x20002dbc
 8006bf4:	20002d6c 	.word	0x20002d6c

08006bf8 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8006bf8:	2800      	cmp	r0, #0
 8006bfa:	d03b      	beq.n	8006c74 <xTaskPriorityDisinherit+0x7c>
	{
 8006bfc:	b538      	push	{r3, r4, r5, lr}
 8006bfe:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 8006c00:	4b1e      	ldr	r3, [pc, #120]	; (8006c7c <xTaskPriorityDisinherit+0x84>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4283      	cmp	r3, r0
 8006c06:	d008      	beq.n	8006c1a <xTaskPriorityDisinherit+0x22>
 8006c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c0c:	f383 8811 	msr	BASEPRI, r3
 8006c10:	f3bf 8f6f 	isb	sy
 8006c14:	f3bf 8f4f 	dsb	sy
 8006c18:	e7fe      	b.n	8006c18 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 8006c1a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8006c1c:	b943      	cbnz	r3, 8006c30 <xTaskPriorityDisinherit+0x38>
 8006c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c22:	f383 8811 	msr	BASEPRI, r3
 8006c26:	f3bf 8f6f 	isb	sy
 8006c2a:	f3bf 8f4f 	dsb	sy
 8006c2e:	e7fe      	b.n	8006c2e <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 8006c30:	3b01      	subs	r3, #1
 8006c32:	6503      	str	r3, [r0, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006c34:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8006c36:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8006c38:	4291      	cmp	r1, r2
 8006c3a:	d01d      	beq.n	8006c78 <xTaskPriorityDisinherit+0x80>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006c3c:	b10b      	cbz	r3, 8006c42 <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 8006c3e:	2000      	movs	r0, #0
	}
 8006c40:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006c42:	1d05      	adds	r5, r0, #4
 8006c44:	4628      	mov	r0, r5
 8006c46:	f7fe ff47 	bl	8005ad8 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006c4a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8006c4c:	62e0      	str	r0, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c4e:	f1c0 0338 	rsb	r3, r0, #56	; 0x38
 8006c52:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8006c54:	4b0a      	ldr	r3, [pc, #40]	; (8006c80 <xTaskPriorityDisinherit+0x88>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	4298      	cmp	r0, r3
 8006c5a:	bf84      	itt	hi
 8006c5c:	4b08      	ldrhi	r3, [pc, #32]	; (8006c80 <xTaskPriorityDisinherit+0x88>)
 8006c5e:	6018      	strhi	r0, [r3, #0]
 8006c60:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006c64:	4629      	mov	r1, r5
 8006c66:	4b07      	ldr	r3, [pc, #28]	; (8006c84 <xTaskPriorityDisinherit+0x8c>)
 8006c68:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006c6c:	f7fe ff10 	bl	8005a90 <vListInsertEnd>
					xReturn = pdTRUE;
 8006c70:	2001      	movs	r0, #1
 8006c72:	e7e5      	b.n	8006c40 <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
 8006c74:	2000      	movs	r0, #0
	}
 8006c76:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 8006c78:	2000      	movs	r0, #0
 8006c7a:	e7e1      	b.n	8006c40 <xTaskPriorityDisinherit+0x48>
 8006c7c:	200028f4 	.word	0x200028f4
 8006c80:	20002d74 	.word	0x20002d74
 8006c84:	20002900 	.word	0x20002900

08006c88 <uxTaskResetEventItemValue>:
	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8006c88:	4b04      	ldr	r3, [pc, #16]	; (8006c9c <uxTaskResetEventItemValue+0x14>)
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	6990      	ldr	r0, [r2, #24]
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c8e:	6819      	ldr	r1, [r3, #0]
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8006c94:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8006c98:	6193      	str	r3, [r2, #24]
}
 8006c9a:	4770      	bx	lr
 8006c9c:	200028f4 	.word	0x200028f4

08006ca0 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006ca0:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006ca2:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006ca4:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006ca6:	4291      	cmp	r1, r2
 8006ca8:	d80c      	bhi.n	8006cc4 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006caa:	1ad2      	subs	r2, r2, r3
 8006cac:	6983      	ldr	r3, [r0, #24]
 8006cae:	429a      	cmp	r2, r3
 8006cb0:	d301      	bcc.n	8006cb6 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006cb2:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 8006cb4:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006cb6:	1d01      	adds	r1, r0, #4
 8006cb8:	4b09      	ldr	r3, [pc, #36]	; (8006ce0 <prvInsertTimerInActiveList+0x40>)
 8006cba:	6818      	ldr	r0, [r3, #0]
 8006cbc:	f7fe fef3 	bl	8005aa6 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8006cc0:	2000      	movs	r0, #0
 8006cc2:	e7f7      	b.n	8006cb4 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d201      	bcs.n	8006ccc <prvInsertTimerInActiveList+0x2c>
 8006cc8:	4299      	cmp	r1, r3
 8006cca:	d206      	bcs.n	8006cda <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006ccc:	1d01      	adds	r1, r0, #4
 8006cce:	4b05      	ldr	r3, [pc, #20]	; (8006ce4 <prvInsertTimerInActiveList+0x44>)
 8006cd0:	6818      	ldr	r0, [r3, #0]
 8006cd2:	f7fe fee8 	bl	8005aa6 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8006cd6:	2000      	movs	r0, #0
 8006cd8:	e7ec      	b.n	8006cb4 <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
 8006cda:	2001      	movs	r0, #1
	return xProcessTimerNow;
 8006cdc:	e7ea      	b.n	8006cb4 <prvInsertTimerInActiveList+0x14>
 8006cde:	bf00      	nop
 8006ce0:	20002df4 	.word	0x20002df4
 8006ce4:	20002df0 	.word	0x20002df0

08006ce8 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006ce8:	b530      	push	{r4, r5, lr}
 8006cea:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006cec:	f000 fa4a 	bl	8007184 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006cf0:	4b11      	ldr	r3, [pc, #68]	; (8006d38 <prvCheckForValidListAndQueue+0x50>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	b11b      	cbz	r3, 8006cfe <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006cf6:	f000 fa67 	bl	80071c8 <vPortExitCritical>
}
 8006cfa:	b003      	add	sp, #12
 8006cfc:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 8006cfe:	4d0f      	ldr	r5, [pc, #60]	; (8006d3c <prvCheckForValidListAndQueue+0x54>)
 8006d00:	4628      	mov	r0, r5
 8006d02:	f7fe feb7 	bl	8005a74 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006d06:	4c0e      	ldr	r4, [pc, #56]	; (8006d40 <prvCheckForValidListAndQueue+0x58>)
 8006d08:	4620      	mov	r0, r4
 8006d0a:	f7fe feb3 	bl	8005a74 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006d0e:	4b0d      	ldr	r3, [pc, #52]	; (8006d44 <prvCheckForValidListAndQueue+0x5c>)
 8006d10:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006d12:	4b0d      	ldr	r3, [pc, #52]	; (8006d48 <prvCheckForValidListAndQueue+0x60>)
 8006d14:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006d16:	2300      	movs	r3, #0
 8006d18:	9300      	str	r3, [sp, #0]
 8006d1a:	4b0c      	ldr	r3, [pc, #48]	; (8006d4c <prvCheckForValidListAndQueue+0x64>)
 8006d1c:	4a0c      	ldr	r2, [pc, #48]	; (8006d50 <prvCheckForValidListAndQueue+0x68>)
 8006d1e:	2110      	movs	r1, #16
 8006d20:	200a      	movs	r0, #10
 8006d22:	f7fe ffc0 	bl	8005ca6 <xQueueGenericCreateStatic>
 8006d26:	4b04      	ldr	r3, [pc, #16]	; (8006d38 <prvCheckForValidListAndQueue+0x50>)
 8006d28:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 8006d2a:	2800      	cmp	r0, #0
 8006d2c:	d0e3      	beq.n	8006cf6 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006d2e:	4909      	ldr	r1, [pc, #36]	; (8006d54 <prvCheckForValidListAndQueue+0x6c>)
 8006d30:	f7ff f9f4 	bl	800611c <vQueueAddToRegistry>
 8006d34:	e7df      	b.n	8006cf6 <prvCheckForValidListAndQueue+0xe>
 8006d36:	bf00      	nop
 8006d38:	20002f14 	.word	0x20002f14
 8006d3c:	20002e98 	.word	0x20002e98
 8006d40:	20002eac 	.word	0x20002eac
 8006d44:	20002df0 	.word	0x20002df0
 8006d48:	20002df4 	.word	0x20002df4
 8006d4c:	20002ec4 	.word	0x20002ec4
 8006d50:	20002df8 	.word	0x20002df8
 8006d54:	08007c94 	.word	0x08007c94

08006d58 <xTimerCreateTimerTask>:
{
 8006d58:	b510      	push	{r4, lr}
 8006d5a:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8006d5c:	f7ff ffc4 	bl	8006ce8 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8006d60:	4b12      	ldr	r3, [pc, #72]	; (8006dac <xTimerCreateTimerTask+0x54>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	b1cb      	cbz	r3, 8006d9a <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006d66:	2400      	movs	r4, #0
 8006d68:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006d6a:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006d6c:	aa07      	add	r2, sp, #28
 8006d6e:	a906      	add	r1, sp, #24
 8006d70:	a805      	add	r0, sp, #20
 8006d72:	f7fe fd5d 	bl	8005830 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006d76:	9b05      	ldr	r3, [sp, #20]
 8006d78:	9302      	str	r3, [sp, #8]
 8006d7a:	9b06      	ldr	r3, [sp, #24]
 8006d7c:	9301      	str	r3, [sp, #4]
 8006d7e:	2302      	movs	r3, #2
 8006d80:	9300      	str	r3, [sp, #0]
 8006d82:	4623      	mov	r3, r4
 8006d84:	9a07      	ldr	r2, [sp, #28]
 8006d86:	490a      	ldr	r1, [pc, #40]	; (8006db0 <xTimerCreateTimerTask+0x58>)
 8006d88:	480a      	ldr	r0, [pc, #40]	; (8006db4 <xTimerCreateTimerTask+0x5c>)
 8006d8a:	f7ff fb87 	bl	800649c <xTaskCreateStatic>
 8006d8e:	4b0a      	ldr	r3, [pc, #40]	; (8006db8 <xTimerCreateTimerTask+0x60>)
 8006d90:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8006d92:	b110      	cbz	r0, 8006d9a <xTimerCreateTimerTask+0x42>
}
 8006d94:	2001      	movs	r0, #1
 8006d96:	b008      	add	sp, #32
 8006d98:	bd10      	pop	{r4, pc}
 8006d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d9e:	f383 8811 	msr	BASEPRI, r3
 8006da2:	f3bf 8f6f 	isb	sy
 8006da6:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 8006daa:	e7fe      	b.n	8006daa <xTimerCreateTimerTask+0x52>
 8006dac:	20002f14 	.word	0x20002f14
 8006db0:	08007c9c 	.word	0x08007c9c
 8006db4:	08006ec9 	.word	0x08006ec9
 8006db8:	20002f18 	.word	0x20002f18

08006dbc <xTimerGenericCommand>:
	configASSERT( xTimer );
 8006dbc:	b1d8      	cbz	r0, 8006df6 <xTimerGenericCommand+0x3a>
 8006dbe:	469c      	mov	ip, r3
 8006dc0:	4603      	mov	r3, r0
	if( xTimerQueue != NULL )
 8006dc2:	4815      	ldr	r0, [pc, #84]	; (8006e18 <xTimerGenericCommand+0x5c>)
 8006dc4:	6800      	ldr	r0, [r0, #0]
 8006dc6:	b328      	cbz	r0, 8006e14 <xTimerGenericCommand+0x58>
{
 8006dc8:	b500      	push	{lr}
 8006dca:	b085      	sub	sp, #20
		xMessage.xMessageID = xCommandID;
 8006dcc:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006dce:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8006dd0:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006dd2:	2905      	cmp	r1, #5
 8006dd4:	dc18      	bgt.n	8006e08 <xTimerGenericCommand+0x4c>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006dd6:	f7ff feff 	bl	8006bd8 <xTaskGetSchedulerState>
 8006dda:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006ddc:	f04f 0300 	mov.w	r3, #0
 8006de0:	bf0c      	ite	eq
 8006de2:	9a06      	ldreq	r2, [sp, #24]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006de4:	461a      	movne	r2, r3
 8006de6:	4669      	mov	r1, sp
 8006de8:	480b      	ldr	r0, [pc, #44]	; (8006e18 <xTimerGenericCommand+0x5c>)
 8006dea:	6800      	ldr	r0, [r0, #0]
 8006dec:	f7fe ffb1 	bl	8005d52 <xQueueGenericSend>
}
 8006df0:	b005      	add	sp, #20
 8006df2:	f85d fb04 	ldr.w	pc, [sp], #4
 8006df6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dfa:	f383 8811 	msr	BASEPRI, r3
 8006dfe:	f3bf 8f6f 	isb	sy
 8006e02:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 8006e06:	e7fe      	b.n	8006e06 <xTimerGenericCommand+0x4a>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006e08:	2300      	movs	r3, #0
 8006e0a:	4662      	mov	r2, ip
 8006e0c:	4669      	mov	r1, sp
 8006e0e:	f7ff f86c 	bl	8005eea <xQueueGenericSendFromISR>
 8006e12:	e7ed      	b.n	8006df0 <xTimerGenericCommand+0x34>
BaseType_t xReturn = pdFAIL;
 8006e14:	2000      	movs	r0, #0
}
 8006e16:	4770      	bx	lr
 8006e18:	20002f14 	.word	0x20002f14

08006e1c <prvSampleTimeNow>:
{
 8006e1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e20:	b082      	sub	sp, #8
 8006e22:	4682      	mov	sl, r0
	xTimeNow = xTaskGetTickCount();
 8006e24:	f7ff fbfc 	bl	8006620 <xTaskGetTickCount>
 8006e28:	4606      	mov	r6, r0
	if( xTimeNow < xLastTime )
 8006e2a:	4b24      	ldr	r3, [pc, #144]	; (8006ebc <prvSampleTimeNow+0xa0>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4283      	cmp	r3, r0
 8006e30:	d808      	bhi.n	8006e44 <prvSampleTimeNow+0x28>
		*pxTimerListsWereSwitched = pdFALSE;
 8006e32:	2300      	movs	r3, #0
 8006e34:	f8ca 3000 	str.w	r3, [sl]
	xLastTime = xTimeNow;
 8006e38:	4b20      	ldr	r3, [pc, #128]	; (8006ebc <prvSampleTimeNow+0xa0>)
 8006e3a:	601e      	str	r6, [r3, #0]
}
 8006e3c:	4630      	mov	r0, r6
 8006e3e:	b002      	add	sp, #8
 8006e40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006e44:	4d1e      	ldr	r5, [pc, #120]	; (8006ec0 <prvSampleTimeNow+0xa4>)
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006e46:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006e4a:	682b      	ldr	r3, [r5, #0]
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	b35a      	cbz	r2, 8006ea8 <prvSampleTimeNow+0x8c>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006e50:	68db      	ldr	r3, [r3, #12]
 8006e52:	681f      	ldr	r7, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006e54:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006e56:	f104 0904 	add.w	r9, r4, #4
 8006e5a:	4648      	mov	r0, r9
 8006e5c:	f7fe fe3c 	bl	8005ad8 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e62:	4620      	mov	r0, r4
 8006e64:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006e66:	69e3      	ldr	r3, [r4, #28]
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	d1ee      	bne.n	8006e4a <prvSampleTimeNow+0x2e>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006e6c:	69a3      	ldr	r3, [r4, #24]
 8006e6e:	443b      	add	r3, r7
			if( xReloadTime > xNextExpireTime )
 8006e70:	429f      	cmp	r7, r3
 8006e72:	d206      	bcs.n	8006e82 <prvSampleTimeNow+0x66>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006e74:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006e76:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006e78:	4649      	mov	r1, r9
 8006e7a:	6828      	ldr	r0, [r5, #0]
 8006e7c:	f7fe fe13 	bl	8005aa6 <vListInsert>
 8006e80:	e7e3      	b.n	8006e4a <prvSampleTimeNow+0x2e>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006e82:	f8cd 8000 	str.w	r8, [sp]
 8006e86:	4643      	mov	r3, r8
 8006e88:	463a      	mov	r2, r7
 8006e8a:	4641      	mov	r1, r8
 8006e8c:	4620      	mov	r0, r4
 8006e8e:	f7ff ff95 	bl	8006dbc <xTimerGenericCommand>
				configASSERT( xResult );
 8006e92:	2800      	cmp	r0, #0
 8006e94:	d1d9      	bne.n	8006e4a <prvSampleTimeNow+0x2e>
 8006e96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e9a:	f383 8811 	msr	BASEPRI, r3
 8006e9e:	f3bf 8f6f 	isb	sy
 8006ea2:	f3bf 8f4f 	dsb	sy
 8006ea6:	e7fe      	b.n	8006ea6 <prvSampleTimeNow+0x8a>
	pxCurrentTimerList = pxOverflowTimerList;
 8006ea8:	4a06      	ldr	r2, [pc, #24]	; (8006ec4 <prvSampleTimeNow+0xa8>)
 8006eaa:	6810      	ldr	r0, [r2, #0]
 8006eac:	4904      	ldr	r1, [pc, #16]	; (8006ec0 <prvSampleTimeNow+0xa4>)
 8006eae:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 8006eb0:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	f8ca 3000 	str.w	r3, [sl]
 8006eb8:	e7be      	b.n	8006e38 <prvSampleTimeNow+0x1c>
 8006eba:	bf00      	nop
 8006ebc:	20002ec0 	.word	0x20002ec0
 8006ec0:	20002df0 	.word	0x20002df0
 8006ec4:	20002df4 	.word	0x20002df4

08006ec8 <prvTimerTask>:
{
 8006ec8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006ecc:	b089      	sub	sp, #36	; 0x24
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006ece:	4e74      	ldr	r6, [pc, #464]	; (80070a0 <prvTimerTask+0x1d8>)
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006ed0:	4d74      	ldr	r5, [pc, #464]	; (80070a4 <prvTimerTask+0x1dc>)
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006ed2:	4f75      	ldr	r7, [pc, #468]	; (80070a8 <prvTimerTask+0x1e0>)
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006ed4:	6833      	ldr	r3, [r6, #0]
 8006ed6:	f8d3 8000 	ldr.w	r8, [r3]
	if( *pxListWasEmpty == pdFALSE )
 8006eda:	f1b8 0f00 	cmp.w	r8, #0
 8006ede:	d00f      	beq.n	8006f00 <prvTimerTask+0x38>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006ee0:	68db      	ldr	r3, [r3, #12]
 8006ee2:	f8d3 8000 	ldr.w	r8, [r3]
	vTaskSuspendAll();
 8006ee6:	f7ff fb93 	bl	8006610 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006eea:	a804      	add	r0, sp, #16
 8006eec:	f7ff ff96 	bl	8006e1c <prvSampleTimeNow>
 8006ef0:	4604      	mov	r4, r0
		if( xTimerListsWereSwitched == pdFALSE )
 8006ef2:	9b04      	ldr	r3, [sp, #16]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d154      	bne.n	8006fa2 <prvTimerTask+0xda>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006ef8:	4580      	cmp	r8, r0
 8006efa:	d923      	bls.n	8006f44 <prvTimerTask+0x7c>
 8006efc:	2200      	movs	r2, #0
 8006efe:	e00d      	b.n	8006f1c <prvTimerTask+0x54>
	vTaskSuspendAll();
 8006f00:	f7ff fb86 	bl	8006610 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006f04:	a804      	add	r0, sp, #16
 8006f06:	f7ff ff89 	bl	8006e1c <prvSampleTimeNow>
 8006f0a:	4604      	mov	r4, r0
		if( xTimerListsWereSwitched == pdFALSE )
 8006f0c:	9b04      	ldr	r3, [sp, #16]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d147      	bne.n	8006fa2 <prvTimerTask+0xda>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	681a      	ldr	r2, [r3, #0]
 8006f16:	fab2 f282 	clz	r2, r2
 8006f1a:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006f1c:	eba8 0104 	sub.w	r1, r8, r4
 8006f20:	6828      	ldr	r0, [r5, #0]
 8006f22:	f7ff f90f 	bl	8006144 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006f26:	f7ff fc1b 	bl	8006760 <xTaskResumeAll>
 8006f2a:	2800      	cmp	r0, #0
 8006f2c:	d13b      	bne.n	8006fa6 <prvTimerTask+0xde>
					portYIELD_WITHIN_API();
 8006f2e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006f32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f36:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8006f3a:	f3bf 8f4f 	dsb	sy
 8006f3e:	f3bf 8f6f 	isb	sy
 8006f42:	e030      	b.n	8006fa6 <prvTimerTask+0xde>
				( void ) xTaskResumeAll();
 8006f44:	f7ff fc0c 	bl	8006760 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006f48:	6833      	ldr	r3, [r6, #0]
 8006f4a:	68db      	ldr	r3, [r3, #12]
 8006f4c:	f8d3 900c 	ldr.w	r9, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006f50:	f109 0004 	add.w	r0, r9, #4
 8006f54:	f7fe fdc0 	bl	8005ad8 <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006f58:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006f5c:	2b01      	cmp	r3, #1
 8006f5e:	d004      	beq.n	8006f6a <prvTimerTask+0xa2>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006f60:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
 8006f64:	4648      	mov	r0, r9
 8006f66:	4798      	blx	r3
}
 8006f68:	e01d      	b.n	8006fa6 <prvTimerTask+0xde>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006f6a:	f8d9 1018 	ldr.w	r1, [r9, #24]
 8006f6e:	4643      	mov	r3, r8
 8006f70:	4622      	mov	r2, r4
 8006f72:	4441      	add	r1, r8
 8006f74:	4648      	mov	r0, r9
 8006f76:	f7ff fe93 	bl	8006ca0 <prvInsertTimerInActiveList>
 8006f7a:	2800      	cmp	r0, #0
 8006f7c:	d0f0      	beq.n	8006f60 <prvTimerTask+0x98>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006f7e:	2100      	movs	r1, #0
 8006f80:	9100      	str	r1, [sp, #0]
 8006f82:	460b      	mov	r3, r1
 8006f84:	4642      	mov	r2, r8
 8006f86:	4648      	mov	r0, r9
 8006f88:	f7ff ff18 	bl	8006dbc <xTimerGenericCommand>
			configASSERT( xResult );
 8006f8c:	2800      	cmp	r0, #0
 8006f8e:	d1e7      	bne.n	8006f60 <prvTimerTask+0x98>
 8006f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f94:	f383 8811 	msr	BASEPRI, r3
 8006f98:	f3bf 8f6f 	isb	sy
 8006f9c:	f3bf 8f4f 	dsb	sy
 8006fa0:	e7fe      	b.n	8006fa0 <prvTimerTask+0xd8>
			( void ) xTaskResumeAll();
 8006fa2:	f7ff fbdd 	bl	8006760 <xTaskResumeAll>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006fa6:	2400      	movs	r4, #0
}
 8006fa8:	e006      	b.n	8006fb8 <prvTimerTask+0xf0>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006faa:	9907      	ldr	r1, [sp, #28]
 8006fac:	9806      	ldr	r0, [sp, #24]
 8006fae:	9b05      	ldr	r3, [sp, #20]
 8006fb0:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006fb2:	9b04      	ldr	r3, [sp, #16]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	da09      	bge.n	8006fcc <prvTimerTask+0x104>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006fb8:	4622      	mov	r2, r4
 8006fba:	a904      	add	r1, sp, #16
 8006fbc:	6828      	ldr	r0, [r5, #0]
 8006fbe:	f7fe fffa 	bl	8005fb6 <xQueueReceive>
 8006fc2:	2800      	cmp	r0, #0
 8006fc4:	d086      	beq.n	8006ed4 <prvTimerTask+0xc>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006fc6:	9b04      	ldr	r3, [sp, #16]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	dbee      	blt.n	8006faa <prvTimerTask+0xe2>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006fcc:	f8dd 8018 	ldr.w	r8, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006fd0:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8006fd4:	b11b      	cbz	r3, 8006fde <prvTimerTask+0x116>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006fd6:	f108 0004 	add.w	r0, r8, #4
 8006fda:	f7fe fd7d 	bl	8005ad8 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006fde:	a803      	add	r0, sp, #12
 8006fe0:	f7ff ff1c 	bl	8006e1c <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 8006fe4:	9b04      	ldr	r3, [sp, #16]
 8006fe6:	2b09      	cmp	r3, #9
 8006fe8:	d8e6      	bhi.n	8006fb8 <prvTimerTask+0xf0>
 8006fea:	a201      	add	r2, pc, #4	; (adr r2, 8006ff0 <prvTimerTask+0x128>)
 8006fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ff0:	08007019 	.word	0x08007019
 8006ff4:	08007019 	.word	0x08007019
 8006ff8:	08007019 	.word	0x08007019
 8006ffc:	08006fb9 	.word	0x08006fb9
 8007000:	08007067 	.word	0x08007067
 8007004:	0800708f 	.word	0x0800708f
 8007008:	08007019 	.word	0x08007019
 800700c:	08007019 	.word	0x08007019
 8007010:	08006fb9 	.word	0x08006fb9
 8007014:	08007067 	.word	0x08007067
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007018:	9b05      	ldr	r3, [sp, #20]
 800701a:	f8d8 1018 	ldr.w	r1, [r8, #24]
 800701e:	4602      	mov	r2, r0
 8007020:	4419      	add	r1, r3
 8007022:	4640      	mov	r0, r8
 8007024:	f7ff fe3c 	bl	8006ca0 <prvInsertTimerInActiveList>
 8007028:	2800      	cmp	r0, #0
 800702a:	d0c5      	beq.n	8006fb8 <prvTimerTask+0xf0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800702c:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 8007030:	4640      	mov	r0, r8
 8007032:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007034:	f8d8 301c 	ldr.w	r3, [r8, #28]
 8007038:	2b01      	cmp	r3, #1
 800703a:	d1bd      	bne.n	8006fb8 <prvTimerTask+0xf0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800703c:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8007040:	9400      	str	r4, [sp, #0]
 8007042:	4623      	mov	r3, r4
 8007044:	9905      	ldr	r1, [sp, #20]
 8007046:	440a      	add	r2, r1
 8007048:	4621      	mov	r1, r4
 800704a:	4640      	mov	r0, r8
 800704c:	f7ff feb6 	bl	8006dbc <xTimerGenericCommand>
							configASSERT( xResult );
 8007050:	2800      	cmp	r0, #0
 8007052:	d1b1      	bne.n	8006fb8 <prvTimerTask+0xf0>
 8007054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007058:	f383 8811 	msr	BASEPRI, r3
 800705c:	f3bf 8f6f 	isb	sy
 8007060:	f3bf 8f4f 	dsb	sy
 8007064:	e7fe      	b.n	8007064 <prvTimerTask+0x19c>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007066:	9905      	ldr	r1, [sp, #20]
 8007068:	f8c8 1018 	str.w	r1, [r8, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800706c:	b131      	cbz	r1, 800707c <prvTimerTask+0x1b4>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800706e:	4603      	mov	r3, r0
 8007070:	4602      	mov	r2, r0
 8007072:	4401      	add	r1, r0
 8007074:	4640      	mov	r0, r8
 8007076:	f7ff fe13 	bl	8006ca0 <prvInsertTimerInActiveList>
					break;
 800707a:	e79d      	b.n	8006fb8 <prvTimerTask+0xf0>
 800707c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007080:	f383 8811 	msr	BASEPRI, r3
 8007084:	f3bf 8f6f 	isb	sy
 8007088:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800708c:	e7fe      	b.n	800708c <prvTimerTask+0x1c4>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800708e:	f898 302c 	ldrb.w	r3, [r8, #44]	; 0x2c
 8007092:	2b00      	cmp	r3, #0
 8007094:	d190      	bne.n	8006fb8 <prvTimerTask+0xf0>
							vPortFree( pxTimer );
 8007096:	4640      	mov	r0, r8
 8007098:	f000 fa54 	bl	8007544 <vPortFree>
 800709c:	e78c      	b.n	8006fb8 <prvTimerTask+0xf0>
 800709e:	bf00      	nop
 80070a0:	20002df0 	.word	0x20002df0
 80070a4:	20002f14 	.word	0x20002f14
 80070a8:	20002df4 	.word	0x20002df4

080070ac <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80070ac:	b510      	push	{r4, lr}
 80070ae:	b084      	sub	sp, #16
 80070b0:	4614      	mov	r4, r2
 80070b2:	461a      	mov	r2, r3
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 80070b4:	f06f 0301 	mvn.w	r3, #1
 80070b8:	9300      	str	r3, [sp, #0]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 80070ba:	9001      	str	r0, [sp, #4]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 80070bc:	9102      	str	r1, [sp, #8]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 80070be:	9403      	str	r4, [sp, #12]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80070c0:	2300      	movs	r3, #0
 80070c2:	4669      	mov	r1, sp
 80070c4:	4802      	ldr	r0, [pc, #8]	; (80070d0 <xTimerPendFunctionCallFromISR+0x24>)
 80070c6:	6800      	ldr	r0, [r0, #0]
 80070c8:	f7fe ff0f 	bl	8005eea <xQueueGenericSendFromISR>

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
	}
 80070cc:	b004      	add	sp, #16
 80070ce:	bd10      	pop	{r4, pc}
 80070d0:	20002f14 	.word	0x20002f14

080070d4 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80070d4:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0UL;
 80070d6:	2300      	movs	r3, #0
 80070d8:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80070da:	4b0d      	ldr	r3, [pc, #52]	; (8007110 <prvTaskExitError+0x3c>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070e2:	d008      	beq.n	80070f6 <prvTaskExitError+0x22>
 80070e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070e8:	f383 8811 	msr	BASEPRI, r3
 80070ec:	f3bf 8f6f 	isb	sy
 80070f0:	f3bf 8f4f 	dsb	sy
 80070f4:	e7fe      	b.n	80070f4 <prvTaskExitError+0x20>
 80070f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070fa:	f383 8811 	msr	BASEPRI, r3
 80070fe:	f3bf 8f6f 	isb	sy
 8007102:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007106:	9b01      	ldr	r3, [sp, #4]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d0fc      	beq.n	8007106 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800710c:	b002      	add	sp, #8
 800710e:	4770      	bx	lr
 8007110:	20000038 	.word	0x20000038

08007114 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007114:	4806      	ldr	r0, [pc, #24]	; (8007130 <prvPortStartFirstTask+0x1c>)
 8007116:	6800      	ldr	r0, [r0, #0]
 8007118:	6800      	ldr	r0, [r0, #0]
 800711a:	f380 8808 	msr	MSP, r0
 800711e:	b662      	cpsie	i
 8007120:	b661      	cpsie	f
 8007122:	f3bf 8f4f 	dsb	sy
 8007126:	f3bf 8f6f 	isb	sy
 800712a:	df00      	svc	0
 800712c:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800712e:	0000      	.short	0x0000
 8007130:	e000ed08 	.word	0xe000ed08

08007134 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007134:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007138:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800713c:	f021 0101 	bic.w	r1, r1, #1
 8007140:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007144:	4b03      	ldr	r3, [pc, #12]	; (8007154 <pxPortInitialiseStack+0x20>)
 8007146:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800714a:	f840 2c20 	str.w	r2, [r0, #-32]
}
 800714e:	3840      	subs	r0, #64	; 0x40
 8007150:	4770      	bx	lr
 8007152:	bf00      	nop
 8007154:	080070d5 	.word	0x080070d5
	...

08007160 <SVC_Handler>:
	__asm volatile (
 8007160:	4b07      	ldr	r3, [pc, #28]	; (8007180 <pxCurrentTCBConst2>)
 8007162:	6819      	ldr	r1, [r3, #0]
 8007164:	6808      	ldr	r0, [r1, #0]
 8007166:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800716a:	f380 8809 	msr	PSP, r0
 800716e:	f3bf 8f6f 	isb	sy
 8007172:	f04f 0000 	mov.w	r0, #0
 8007176:	f380 8811 	msr	BASEPRI, r0
 800717a:	f04e 0e0d 	orr.w	lr, lr, #13
 800717e:	4770      	bx	lr

08007180 <pxCurrentTCBConst2>:
 8007180:	200028f4 	.word	0x200028f4

08007184 <vPortEnterCritical>:
 8007184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007188:	f383 8811 	msr	BASEPRI, r3
 800718c:	f3bf 8f6f 	isb	sy
 8007190:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007194:	4a0b      	ldr	r2, [pc, #44]	; (80071c4 <vPortEnterCritical+0x40>)
 8007196:	6813      	ldr	r3, [r2, #0]
 8007198:	3301      	adds	r3, #1
 800719a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800719c:	2b01      	cmp	r3, #1
 800719e:	d000      	beq.n	80071a2 <vPortEnterCritical+0x1e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
 80071a0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80071a2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80071a6:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 80071aa:	f013 0fff 	tst.w	r3, #255	; 0xff
 80071ae:	d0f7      	beq.n	80071a0 <vPortEnterCritical+0x1c>
 80071b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071b4:	f383 8811 	msr	BASEPRI, r3
 80071b8:	f3bf 8f6f 	isb	sy
 80071bc:	f3bf 8f4f 	dsb	sy
 80071c0:	e7fe      	b.n	80071c0 <vPortEnterCritical+0x3c>
 80071c2:	bf00      	nop
 80071c4:	20000038 	.word	0x20000038

080071c8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 80071c8:	4b09      	ldr	r3, [pc, #36]	; (80071f0 <vPortExitCritical+0x28>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	b943      	cbnz	r3, 80071e0 <vPortExitCritical+0x18>
 80071ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071d2:	f383 8811 	msr	BASEPRI, r3
 80071d6:	f3bf 8f6f 	isb	sy
 80071da:	f3bf 8f4f 	dsb	sy
 80071de:	e7fe      	b.n	80071de <vPortExitCritical+0x16>
	uxCriticalNesting--;
 80071e0:	3b01      	subs	r3, #1
 80071e2:	4a03      	ldr	r2, [pc, #12]	; (80071f0 <vPortExitCritical+0x28>)
 80071e4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80071e6:	b90b      	cbnz	r3, 80071ec <vPortExitCritical+0x24>
	__asm volatile
 80071e8:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80071ec:	4770      	bx	lr
 80071ee:	bf00      	nop
 80071f0:	20000038 	.word	0x20000038
	...

08007200 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007200:	f3ef 8009 	mrs	r0, PSP
 8007204:	f3bf 8f6f 	isb	sy
 8007208:	4b0d      	ldr	r3, [pc, #52]	; (8007240 <pxCurrentTCBConst>)
 800720a:	681a      	ldr	r2, [r3, #0]
 800720c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007210:	6010      	str	r0, [r2, #0]
 8007212:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007216:	f04f 0050 	mov.w	r0, #80	; 0x50
 800721a:	f380 8811 	msr	BASEPRI, r0
 800721e:	f7ff fb47 	bl	80068b0 <vTaskSwitchContext>
 8007222:	f04f 0000 	mov.w	r0, #0
 8007226:	f380 8811 	msr	BASEPRI, r0
 800722a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800722e:	6819      	ldr	r1, [r3, #0]
 8007230:	6808      	ldr	r0, [r1, #0]
 8007232:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007236:	f380 8809 	msr	PSP, r0
 800723a:	f3bf 8f6f 	isb	sy
 800723e:	4770      	bx	lr

08007240 <pxCurrentTCBConst>:
 8007240:	200028f4 	.word	0x200028f4

08007244 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007244:	b508      	push	{r3, lr}
	__asm volatile
 8007246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800724a:	f383 8811 	msr	BASEPRI, r3
 800724e:	f3bf 8f6f 	isb	sy
 8007252:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007256:	f7ff f9e9 	bl	800662c <xTaskIncrementTick>
 800725a:	b128      	cbz	r0, 8007268 <SysTick_Handler+0x24>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800725c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007260:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007264:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
	__asm volatile
 8007268:	2300      	movs	r3, #0
 800726a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800726e:	bd08      	pop	{r3, pc}

08007270 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007270:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8007274:	2300      	movs	r3, #0
 8007276:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007278:	6193      	str	r3, [r2, #24]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800727a:	4b05      	ldr	r3, [pc, #20]	; (8007290 <vPortSetupTimerInterrupt+0x20>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	4905      	ldr	r1, [pc, #20]	; (8007294 <vPortSetupTimerInterrupt+0x24>)
 8007280:	fba1 1303 	umull	r1, r3, r1, r3
 8007284:	099b      	lsrs	r3, r3, #6
 8007286:	3b01      	subs	r3, #1
 8007288:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800728a:	2307      	movs	r3, #7
 800728c:	6113      	str	r3, [r2, #16]
}
 800728e:	4770      	bx	lr
 8007290:	20000024 	.word	0x20000024
 8007294:	10624dd3 	.word	0x10624dd3

08007298 <xPortStartScheduler>:
{
 8007298:	b510      	push	{r4, lr}
 800729a:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800729c:	4b2b      	ldr	r3, [pc, #172]	; (800734c <xPortStartScheduler+0xb4>)
 800729e:	781a      	ldrb	r2, [r3, #0]
 80072a0:	b2d2      	uxtb	r2, r2
 80072a2:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80072a4:	22ff      	movs	r2, #255	; 0xff
 80072a6:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80072a8:	781b      	ldrb	r3, [r3, #0]
 80072aa:	b2db      	uxtb	r3, r3
 80072ac:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80072b0:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80072b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80072b8:	4a25      	ldr	r2, [pc, #148]	; (8007350 <xPortStartScheduler+0xb8>)
 80072ba:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80072bc:	4b25      	ldr	r3, [pc, #148]	; (8007354 <xPortStartScheduler+0xbc>)
 80072be:	2207      	movs	r2, #7
 80072c0:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80072c2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80072c6:	f013 0f80 	tst.w	r3, #128	; 0x80
 80072ca:	d011      	beq.n	80072f0 <xPortStartScheduler+0x58>
 80072cc:	2206      	movs	r2, #6
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80072ce:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80072d2:	005b      	lsls	r3, r3, #1
 80072d4:	b2db      	uxtb	r3, r3
 80072d6:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80072da:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80072de:	4611      	mov	r1, r2
 80072e0:	3a01      	subs	r2, #1
 80072e2:	f013 0f80 	tst.w	r3, #128	; 0x80
 80072e6:	d1f2      	bne.n	80072ce <xPortStartScheduler+0x36>
 80072e8:	4b1a      	ldr	r3, [pc, #104]	; (8007354 <xPortStartScheduler+0xbc>)
 80072ea:	6019      	str	r1, [r3, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80072ec:	2903      	cmp	r1, #3
 80072ee:	d008      	beq.n	8007302 <xPortStartScheduler+0x6a>
	__asm volatile
 80072f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072f4:	f383 8811 	msr	BASEPRI, r3
 80072f8:	f3bf 8f6f 	isb	sy
 80072fc:	f3bf 8f4f 	dsb	sy
 8007300:	e7fe      	b.n	8007300 <xPortStartScheduler+0x68>
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007302:	4b14      	ldr	r3, [pc, #80]	; (8007354 <xPortStartScheduler+0xbc>)
 8007304:	f44f 7240 	mov.w	r2, #768	; 0x300
 8007308:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800730a:	9b01      	ldr	r3, [sp, #4]
 800730c:	b2db      	uxtb	r3, r3
 800730e:	4a0f      	ldr	r2, [pc, #60]	; (800734c <xPortStartScheduler+0xb4>)
 8007310:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007312:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007316:	f8d3 2d20 	ldr.w	r2, [r3, #3360]	; 0xd20
 800731a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800731e:	f8c3 2d20 	str.w	r2, [r3, #3360]	; 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007322:	f8d3 2d20 	ldr.w	r2, [r3, #3360]	; 0xd20
 8007326:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800732a:	f8c3 2d20 	str.w	r2, [r3, #3360]	; 0xd20
	vPortSetupTimerInterrupt();
 800732e:	f7ff ff9f 	bl	8007270 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8007332:	2400      	movs	r4, #0
 8007334:	4b08      	ldr	r3, [pc, #32]	; (8007358 <xPortStartScheduler+0xc0>)
 8007336:	601c      	str	r4, [r3, #0]
	prvPortStartFirstTask();
 8007338:	f7ff feec 	bl	8007114 <prvPortStartFirstTask>
	vTaskSwitchContext();
 800733c:	f7ff fab8 	bl	80068b0 <vTaskSwitchContext>
	prvTaskExitError();
 8007340:	f7ff fec8 	bl	80070d4 <prvTaskExitError>
}
 8007344:	4620      	mov	r0, r4
 8007346:	b002      	add	sp, #8
 8007348:	bd10      	pop	{r4, pc}
 800734a:	bf00      	nop
 800734c:	e000e400 	.word	0xe000e400
 8007350:	20002f1c 	.word	0x20002f1c
 8007354:	20002f20 	.word	0x20002f20
 8007358:	20000038 	.word	0x20000038

0800735c <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800735c:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007360:	2b0f      	cmp	r3, #15
 8007362:	d90f      	bls.n	8007384 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007364:	4a11      	ldr	r2, [pc, #68]	; (80073ac <vPortValidateInterruptPriority+0x50>)
 8007366:	5c9b      	ldrb	r3, [r3, r2]
 8007368:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800736a:	4a11      	ldr	r2, [pc, #68]	; (80073b0 <vPortValidateInterruptPriority+0x54>)
 800736c:	7812      	ldrb	r2, [r2, #0]
 800736e:	429a      	cmp	r2, r3
 8007370:	d908      	bls.n	8007384 <vPortValidateInterruptPriority+0x28>
 8007372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007376:	f383 8811 	msr	BASEPRI, r3
 800737a:	f3bf 8f6f 	isb	sy
 800737e:	f3bf 8f4f 	dsb	sy
 8007382:	e7fe      	b.n	8007382 <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007384:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007388:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	; 0xd0c
 800738c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007390:	4a08      	ldr	r2, [pc, #32]	; (80073b4 <vPortValidateInterruptPriority+0x58>)
 8007392:	6812      	ldr	r2, [r2, #0]
 8007394:	4293      	cmp	r3, r2
 8007396:	d908      	bls.n	80073aa <vPortValidateInterruptPriority+0x4e>
 8007398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800739c:	f383 8811 	msr	BASEPRI, r3
 80073a0:	f3bf 8f6f 	isb	sy
 80073a4:	f3bf 8f4f 	dsb	sy
 80073a8:	e7fe      	b.n	80073a8 <vPortValidateInterruptPriority+0x4c>
	}
 80073aa:	4770      	bx	lr
 80073ac:	e000e3f0 	.word	0xe000e3f0
 80073b0:	20002f1c 	.word	0x20002f1c
 80073b4:	20002f20 	.word	0x20002f20

080073b8 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80073b8:	4b15      	ldr	r3, [pc, #84]	; (8007410 <prvInsertBlockIntoFreeList+0x58>)
 80073ba:	461a      	mov	r2, r3
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4283      	cmp	r3, r0
 80073c0:	d3fb      	bcc.n	80073ba <prvInsertBlockIntoFreeList+0x2>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80073c2:	6851      	ldr	r1, [r2, #4]
 80073c4:	eb02 0c01 	add.w	ip, r2, r1
 80073c8:	4560      	cmp	r0, ip
 80073ca:	d009      	beq.n	80073e0 <prvInsertBlockIntoFreeList+0x28>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80073cc:	6841      	ldr	r1, [r0, #4]
 80073ce:	eb00 0c01 	add.w	ip, r0, r1
 80073d2:	4563      	cmp	r3, ip
 80073d4:	d009      	beq.n	80073ea <prvInsertBlockIntoFreeList+0x32>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80073d6:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80073d8:	4290      	cmp	r0, r2
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80073da:	bf18      	it	ne
 80073dc:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
 80073de:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80073e0:	6840      	ldr	r0, [r0, #4]
 80073e2:	4401      	add	r1, r0
 80073e4:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 80073e6:	4610      	mov	r0, r2
 80073e8:	e7f0      	b.n	80073cc <prvInsertBlockIntoFreeList+0x14>
{
 80073ea:	b410      	push	{r4}
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80073ec:	4c09      	ldr	r4, [pc, #36]	; (8007414 <prvInsertBlockIntoFreeList+0x5c>)
 80073ee:	6824      	ldr	r4, [r4, #0]
 80073f0:	42a3      	cmp	r3, r4
 80073f2:	d00a      	beq.n	800740a <prvInsertBlockIntoFreeList+0x52>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80073f4:	685b      	ldr	r3, [r3, #4]
 80073f6:	4419      	add	r1, r3
 80073f8:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80073fa:	6813      	ldr	r3, [r2, #0]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	6003      	str	r3, [r0, #0]
	if( pxIterator != pxBlockToInsert )
 8007400:	4290      	cmp	r0, r2
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007402:	bf18      	it	ne
 8007404:	6010      	strne	r0, [r2, #0]
	}
}
 8007406:	bc10      	pop	{r4}
 8007408:	4770      	bx	lr
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800740a:	6004      	str	r4, [r0, #0]
 800740c:	e7f8      	b.n	8007400 <prvInsertBlockIntoFreeList+0x48>
 800740e:	bf00      	nop
 8007410:	20003b34 	.word	0x20003b34
 8007414:	20002f24 	.word	0x20002f24

08007418 <pvPortMalloc>:
{
 8007418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800741a:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800741c:	f7ff f8f8 	bl	8006610 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8007420:	4b42      	ldr	r3, [pc, #264]	; (800752c <pvPortMalloc+0x114>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	b1b3      	cbz	r3, 8007454 <pvPortMalloc+0x3c>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007426:	4b42      	ldr	r3, [pc, #264]	; (8007530 <pvPortMalloc+0x118>)
 8007428:	681d      	ldr	r5, [r3, #0]
 800742a:	4225      	tst	r5, r4
 800742c:	d179      	bne.n	8007522 <pvPortMalloc+0x10a>
			if( xWantedSize > 0 )
 800742e:	2c00      	cmp	r4, #0
 8007430:	d077      	beq.n	8007522 <pvPortMalloc+0x10a>
				xWantedSize += xHeapStructSize;
 8007432:	f104 0208 	add.w	r2, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007436:	f014 0f07 	tst.w	r4, #7
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800743a:	bf1c      	itt	ne
 800743c:	f022 0207 	bicne.w	r2, r2, #7
 8007440:	3208      	addne	r2, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007442:	2a00      	cmp	r2, #0
 8007444:	d06d      	beq.n	8007522 <pvPortMalloc+0x10a>
 8007446:	4b3b      	ldr	r3, [pc, #236]	; (8007534 <pvPortMalloc+0x11c>)
 8007448:	681e      	ldr	r6, [r3, #0]
 800744a:	4296      	cmp	r6, r2
 800744c:	d369      	bcc.n	8007522 <pvPortMalloc+0x10a>
				pxBlock = xStart.pxNextFreeBlock;
 800744e:	493a      	ldr	r1, [pc, #232]	; (8007538 <pvPortMalloc+0x120>)
 8007450:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007452:	e027      	b.n	80074a4 <pvPortMalloc+0x8c>
	uxAddress = ( size_t ) ucHeap;
 8007454:	4a39      	ldr	r2, [pc, #228]	; (800753c <pvPortMalloc+0x124>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007456:	f012 0f07 	tst.w	r2, #7
 800745a:	d007      	beq.n	800746c <pvPortMalloc+0x54>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800745c:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800745e:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007462:	f502 6340 	add.w	r3, r2, #3072	; 0xc00
 8007466:	1a5b      	subs	r3, r3, r1
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007468:	460a      	mov	r2, r1
 800746a:	e001      	b.n	8007470 <pvPortMalloc+0x58>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800746c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007470:	4831      	ldr	r0, [pc, #196]	; (8007538 <pvPortMalloc+0x120>)
 8007472:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007474:	2100      	movs	r1, #0
 8007476:	6041      	str	r1, [r0, #4]
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007478:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 800747a:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800747c:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 8007480:	482a      	ldr	r0, [pc, #168]	; (800752c <pvPortMalloc+0x114>)
 8007482:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 8007484:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007486:	6019      	str	r1, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007488:	1a99      	subs	r1, r3, r2
 800748a:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800748c:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800748e:	4b2c      	ldr	r3, [pc, #176]	; (8007540 <pvPortMalloc+0x128>)
 8007490:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007492:	4b28      	ldr	r3, [pc, #160]	; (8007534 <pvPortMalloc+0x11c>)
 8007494:	6019      	str	r1, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007496:	4b26      	ldr	r3, [pc, #152]	; (8007530 <pvPortMalloc+0x118>)
 8007498:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800749c:	601a      	str	r2, [r3, #0]
}
 800749e:	e7c2      	b.n	8007426 <pvPortMalloc+0xe>
 80074a0:	4621      	mov	r1, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 80074a2:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80074a4:	6863      	ldr	r3, [r4, #4]
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d202      	bcs.n	80074b0 <pvPortMalloc+0x98>
 80074aa:	6823      	ldr	r3, [r4, #0]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d1f7      	bne.n	80074a0 <pvPortMalloc+0x88>
				if( pxBlock != pxEnd )
 80074b0:	4b1e      	ldr	r3, [pc, #120]	; (800752c <pvPortMalloc+0x114>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	42a3      	cmp	r3, r4
 80074b6:	d034      	beq.n	8007522 <pvPortMalloc+0x10a>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80074b8:	680f      	ldr	r7, [r1, #0]
 80074ba:	3708      	adds	r7, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80074bc:	6823      	ldr	r3, [r4, #0]
 80074be:	600b      	str	r3, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80074c0:	6863      	ldr	r3, [r4, #4]
 80074c2:	1a9b      	subs	r3, r3, r2
 80074c4:	2b10      	cmp	r3, #16
 80074c6:	d910      	bls.n	80074ea <pvPortMalloc+0xd2>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80074c8:	18a0      	adds	r0, r4, r2
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80074ca:	f010 0f07 	tst.w	r0, #7
 80074ce:	d008      	beq.n	80074e2 <pvPortMalloc+0xca>
 80074d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074d4:	f383 8811 	msr	BASEPRI, r3
 80074d8:	f3bf 8f6f 	isb	sy
 80074dc:	f3bf 8f4f 	dsb	sy
 80074e0:	e7fe      	b.n	80074e0 <pvPortMalloc+0xc8>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80074e2:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80074e4:	6062      	str	r2, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80074e6:	f7ff ff67 	bl	80073b8 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80074ea:	6863      	ldr	r3, [r4, #4]
 80074ec:	1af6      	subs	r6, r6, r3
 80074ee:	4a11      	ldr	r2, [pc, #68]	; (8007534 <pvPortMalloc+0x11c>)
 80074f0:	6016      	str	r6, [r2, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80074f2:	4a13      	ldr	r2, [pc, #76]	; (8007540 <pvPortMalloc+0x128>)
 80074f4:	6812      	ldr	r2, [r2, #0]
 80074f6:	4296      	cmp	r6, r2
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80074f8:	bf3c      	itt	cc
 80074fa:	4a11      	ldrcc	r2, [pc, #68]	; (8007540 <pvPortMalloc+0x128>)
 80074fc:	6016      	strcc	r6, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80074fe:	431d      	orrs	r5, r3
 8007500:	6065      	str	r5, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007502:	2300      	movs	r3, #0
 8007504:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
 8007506:	f7ff f92b 	bl	8006760 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800750a:	f017 0f07 	tst.w	r7, #7
 800750e:	d00b      	beq.n	8007528 <pvPortMalloc+0x110>
 8007510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007514:	f383 8811 	msr	BASEPRI, r3
 8007518:	f3bf 8f6f 	isb	sy
 800751c:	f3bf 8f4f 	dsb	sy
 8007520:	e7fe      	b.n	8007520 <pvPortMalloc+0x108>
	( void ) xTaskResumeAll();
 8007522:	f7ff f91d 	bl	8006760 <xTaskResumeAll>
 8007526:	2700      	movs	r7, #0
}
 8007528:	4638      	mov	r0, r7
 800752a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800752c:	20002f24 	.word	0x20002f24
 8007530:	20003b28 	.word	0x20003b28
 8007534:	20003b2c 	.word	0x20003b2c
 8007538:	20003b34 	.word	0x20003b34
 800753c:	20002f28 	.word	0x20002f28
 8007540:	20003b30 	.word	0x20003b30

08007544 <vPortFree>:
	if( pv != NULL )
 8007544:	b378      	cbz	r0, 80075a6 <vPortFree+0x62>
{
 8007546:	b510      	push	{r4, lr}
 8007548:	4604      	mov	r4, r0
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800754a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800754e:	4a16      	ldr	r2, [pc, #88]	; (80075a8 <vPortFree+0x64>)
 8007550:	6812      	ldr	r2, [r2, #0]
 8007552:	4213      	tst	r3, r2
 8007554:	d108      	bne.n	8007568 <vPortFree+0x24>
 8007556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800755a:	f383 8811 	msr	BASEPRI, r3
 800755e:	f3bf 8f6f 	isb	sy
 8007562:	f3bf 8f4f 	dsb	sy
 8007566:	e7fe      	b.n	8007566 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007568:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800756c:	b141      	cbz	r1, 8007580 <vPortFree+0x3c>
 800756e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007572:	f383 8811 	msr	BASEPRI, r3
 8007576:	f3bf 8f6f 	isb	sy
 800757a:	f3bf 8f4f 	dsb	sy
 800757e:	e7fe      	b.n	800757e <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007580:	ea23 0302 	bic.w	r3, r3, r2
 8007584:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8007588:	f7ff f842 	bl	8006610 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800758c:	4a07      	ldr	r2, [pc, #28]	; (80075ac <vPortFree+0x68>)
 800758e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8007592:	6811      	ldr	r1, [r2, #0]
 8007594:	440b      	add	r3, r1
 8007596:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007598:	f1a4 0008 	sub.w	r0, r4, #8
 800759c:	f7ff ff0c 	bl	80073b8 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 80075a0:	f7ff f8de 	bl	8006760 <xTaskResumeAll>
}
 80075a4:	bd10      	pop	{r4, pc}
 80075a6:	4770      	bx	lr
 80075a8:	20003b28 	.word	0x20003b28
 80075ac:	20003b2c 	.word	0x20003b2c

080075b0 <__libc_init_array>:
 80075b0:	b570      	push	{r4, r5, r6, lr}
 80075b2:	2600      	movs	r6, #0
 80075b4:	4d0c      	ldr	r5, [pc, #48]	; (80075e8 <__libc_init_array+0x38>)
 80075b6:	4c0d      	ldr	r4, [pc, #52]	; (80075ec <__libc_init_array+0x3c>)
 80075b8:	1b64      	subs	r4, r4, r5
 80075ba:	10a4      	asrs	r4, r4, #2
 80075bc:	42a6      	cmp	r6, r4
 80075be:	d109      	bne.n	80075d4 <__libc_init_array+0x24>
 80075c0:	f000 f8f0 	bl	80077a4 <_init>
 80075c4:	2600      	movs	r6, #0
 80075c6:	4d0a      	ldr	r5, [pc, #40]	; (80075f0 <__libc_init_array+0x40>)
 80075c8:	4c0a      	ldr	r4, [pc, #40]	; (80075f4 <__libc_init_array+0x44>)
 80075ca:	1b64      	subs	r4, r4, r5
 80075cc:	10a4      	asrs	r4, r4, #2
 80075ce:	42a6      	cmp	r6, r4
 80075d0:	d105      	bne.n	80075de <__libc_init_array+0x2e>
 80075d2:	bd70      	pop	{r4, r5, r6, pc}
 80075d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80075d8:	4798      	blx	r3
 80075da:	3601      	adds	r6, #1
 80075dc:	e7ee      	b.n	80075bc <__libc_init_array+0xc>
 80075de:	f855 3b04 	ldr.w	r3, [r5], #4
 80075e2:	4798      	blx	r3
 80075e4:	3601      	adds	r6, #1
 80075e6:	e7f2      	b.n	80075ce <__libc_init_array+0x1e>
 80075e8:	08007d04 	.word	0x08007d04
 80075ec:	08007d04 	.word	0x08007d04
 80075f0:	08007d04 	.word	0x08007d04
 80075f4:	08007d08 	.word	0x08007d08

080075f8 <__retarget_lock_acquire_recursive>:
 80075f8:	4770      	bx	lr

080075fa <__retarget_lock_release_recursive>:
 80075fa:	4770      	bx	lr

080075fc <memcpy>:
 80075fc:	440a      	add	r2, r1
 80075fe:	4291      	cmp	r1, r2
 8007600:	f100 33ff 	add.w	r3, r0, #4294967295
 8007604:	d100      	bne.n	8007608 <memcpy+0xc>
 8007606:	4770      	bx	lr
 8007608:	b510      	push	{r4, lr}
 800760a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800760e:	4291      	cmp	r1, r2
 8007610:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007614:	d1f9      	bne.n	800760a <memcpy+0xe>
 8007616:	bd10      	pop	{r4, pc}

08007618 <memset>:
 8007618:	4603      	mov	r3, r0
 800761a:	4402      	add	r2, r0
 800761c:	4293      	cmp	r3, r2
 800761e:	d100      	bne.n	8007622 <memset+0xa>
 8007620:	4770      	bx	lr
 8007622:	f803 1b01 	strb.w	r1, [r3], #1
 8007626:	e7f9      	b.n	800761c <memset+0x4>

08007628 <cleanup_glue>:
 8007628:	b538      	push	{r3, r4, r5, lr}
 800762a:	460c      	mov	r4, r1
 800762c:	6809      	ldr	r1, [r1, #0]
 800762e:	4605      	mov	r5, r0
 8007630:	b109      	cbz	r1, 8007636 <cleanup_glue+0xe>
 8007632:	f7ff fff9 	bl	8007628 <cleanup_glue>
 8007636:	4621      	mov	r1, r4
 8007638:	4628      	mov	r0, r5
 800763a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800763e:	f000 b869 	b.w	8007714 <_free_r>
	...

08007644 <_reclaim_reent>:
 8007644:	4b2c      	ldr	r3, [pc, #176]	; (80076f8 <_reclaim_reent+0xb4>)
 8007646:	b570      	push	{r4, r5, r6, lr}
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	4604      	mov	r4, r0
 800764c:	4283      	cmp	r3, r0
 800764e:	d051      	beq.n	80076f4 <_reclaim_reent+0xb0>
 8007650:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007652:	b143      	cbz	r3, 8007666 <_reclaim_reent+0x22>
 8007654:	68db      	ldr	r3, [r3, #12]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d14a      	bne.n	80076f0 <_reclaim_reent+0xac>
 800765a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800765c:	6819      	ldr	r1, [r3, #0]
 800765e:	b111      	cbz	r1, 8007666 <_reclaim_reent+0x22>
 8007660:	4620      	mov	r0, r4
 8007662:	f000 f857 	bl	8007714 <_free_r>
 8007666:	6961      	ldr	r1, [r4, #20]
 8007668:	b111      	cbz	r1, 8007670 <_reclaim_reent+0x2c>
 800766a:	4620      	mov	r0, r4
 800766c:	f000 f852 	bl	8007714 <_free_r>
 8007670:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007672:	b111      	cbz	r1, 800767a <_reclaim_reent+0x36>
 8007674:	4620      	mov	r0, r4
 8007676:	f000 f84d 	bl	8007714 <_free_r>
 800767a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800767c:	b111      	cbz	r1, 8007684 <_reclaim_reent+0x40>
 800767e:	4620      	mov	r0, r4
 8007680:	f000 f848 	bl	8007714 <_free_r>
 8007684:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007686:	b111      	cbz	r1, 800768e <_reclaim_reent+0x4a>
 8007688:	4620      	mov	r0, r4
 800768a:	f000 f843 	bl	8007714 <_free_r>
 800768e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007690:	b111      	cbz	r1, 8007698 <_reclaim_reent+0x54>
 8007692:	4620      	mov	r0, r4
 8007694:	f000 f83e 	bl	8007714 <_free_r>
 8007698:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800769a:	b111      	cbz	r1, 80076a2 <_reclaim_reent+0x5e>
 800769c:	4620      	mov	r0, r4
 800769e:	f000 f839 	bl	8007714 <_free_r>
 80076a2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80076a4:	b111      	cbz	r1, 80076ac <_reclaim_reent+0x68>
 80076a6:	4620      	mov	r0, r4
 80076a8:	f000 f834 	bl	8007714 <_free_r>
 80076ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80076ae:	b111      	cbz	r1, 80076b6 <_reclaim_reent+0x72>
 80076b0:	4620      	mov	r0, r4
 80076b2:	f000 f82f 	bl	8007714 <_free_r>
 80076b6:	69a3      	ldr	r3, [r4, #24]
 80076b8:	b1e3      	cbz	r3, 80076f4 <_reclaim_reent+0xb0>
 80076ba:	4620      	mov	r0, r4
 80076bc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80076be:	4798      	blx	r3
 80076c0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80076c2:	b1b9      	cbz	r1, 80076f4 <_reclaim_reent+0xb0>
 80076c4:	4620      	mov	r0, r4
 80076c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80076ca:	f7ff bfad 	b.w	8007628 <cleanup_glue>
 80076ce:	5949      	ldr	r1, [r1, r5]
 80076d0:	b941      	cbnz	r1, 80076e4 <_reclaim_reent+0xa0>
 80076d2:	3504      	adds	r5, #4
 80076d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80076d6:	2d80      	cmp	r5, #128	; 0x80
 80076d8:	68d9      	ldr	r1, [r3, #12]
 80076da:	d1f8      	bne.n	80076ce <_reclaim_reent+0x8a>
 80076dc:	4620      	mov	r0, r4
 80076de:	f000 f819 	bl	8007714 <_free_r>
 80076e2:	e7ba      	b.n	800765a <_reclaim_reent+0x16>
 80076e4:	680e      	ldr	r6, [r1, #0]
 80076e6:	4620      	mov	r0, r4
 80076e8:	f000 f814 	bl	8007714 <_free_r>
 80076ec:	4631      	mov	r1, r6
 80076ee:	e7ef      	b.n	80076d0 <_reclaim_reent+0x8c>
 80076f0:	2500      	movs	r5, #0
 80076f2:	e7ef      	b.n	80076d4 <_reclaim_reent+0x90>
 80076f4:	bd70      	pop	{r4, r5, r6, pc}
 80076f6:	bf00      	nop
 80076f8:	2000003c 	.word	0x2000003c

080076fc <__malloc_lock>:
 80076fc:	4801      	ldr	r0, [pc, #4]	; (8007704 <__malloc_lock+0x8>)
 80076fe:	f7ff bf7b 	b.w	80075f8 <__retarget_lock_acquire_recursive>
 8007702:	bf00      	nop
 8007704:	20003b3c 	.word	0x20003b3c

08007708 <__malloc_unlock>:
 8007708:	4801      	ldr	r0, [pc, #4]	; (8007710 <__malloc_unlock+0x8>)
 800770a:	f7ff bf76 	b.w	80075fa <__retarget_lock_release_recursive>
 800770e:	bf00      	nop
 8007710:	20003b3c 	.word	0x20003b3c

08007714 <_free_r>:
 8007714:	b538      	push	{r3, r4, r5, lr}
 8007716:	4605      	mov	r5, r0
 8007718:	2900      	cmp	r1, #0
 800771a:	d040      	beq.n	800779e <_free_r+0x8a>
 800771c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007720:	1f0c      	subs	r4, r1, #4
 8007722:	2b00      	cmp	r3, #0
 8007724:	bfb8      	it	lt
 8007726:	18e4      	addlt	r4, r4, r3
 8007728:	f7ff ffe8 	bl	80076fc <__malloc_lock>
 800772c:	4a1c      	ldr	r2, [pc, #112]	; (80077a0 <_free_r+0x8c>)
 800772e:	6813      	ldr	r3, [r2, #0]
 8007730:	b933      	cbnz	r3, 8007740 <_free_r+0x2c>
 8007732:	6063      	str	r3, [r4, #4]
 8007734:	6014      	str	r4, [r2, #0]
 8007736:	4628      	mov	r0, r5
 8007738:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800773c:	f7ff bfe4 	b.w	8007708 <__malloc_unlock>
 8007740:	42a3      	cmp	r3, r4
 8007742:	d908      	bls.n	8007756 <_free_r+0x42>
 8007744:	6820      	ldr	r0, [r4, #0]
 8007746:	1821      	adds	r1, r4, r0
 8007748:	428b      	cmp	r3, r1
 800774a:	bf01      	itttt	eq
 800774c:	6819      	ldreq	r1, [r3, #0]
 800774e:	685b      	ldreq	r3, [r3, #4]
 8007750:	1809      	addeq	r1, r1, r0
 8007752:	6021      	streq	r1, [r4, #0]
 8007754:	e7ed      	b.n	8007732 <_free_r+0x1e>
 8007756:	461a      	mov	r2, r3
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	b10b      	cbz	r3, 8007760 <_free_r+0x4c>
 800775c:	42a3      	cmp	r3, r4
 800775e:	d9fa      	bls.n	8007756 <_free_r+0x42>
 8007760:	6811      	ldr	r1, [r2, #0]
 8007762:	1850      	adds	r0, r2, r1
 8007764:	42a0      	cmp	r0, r4
 8007766:	d10b      	bne.n	8007780 <_free_r+0x6c>
 8007768:	6820      	ldr	r0, [r4, #0]
 800776a:	4401      	add	r1, r0
 800776c:	1850      	adds	r0, r2, r1
 800776e:	4283      	cmp	r3, r0
 8007770:	6011      	str	r1, [r2, #0]
 8007772:	d1e0      	bne.n	8007736 <_free_r+0x22>
 8007774:	6818      	ldr	r0, [r3, #0]
 8007776:	685b      	ldr	r3, [r3, #4]
 8007778:	4401      	add	r1, r0
 800777a:	6011      	str	r1, [r2, #0]
 800777c:	6053      	str	r3, [r2, #4]
 800777e:	e7da      	b.n	8007736 <_free_r+0x22>
 8007780:	d902      	bls.n	8007788 <_free_r+0x74>
 8007782:	230c      	movs	r3, #12
 8007784:	602b      	str	r3, [r5, #0]
 8007786:	e7d6      	b.n	8007736 <_free_r+0x22>
 8007788:	6820      	ldr	r0, [r4, #0]
 800778a:	1821      	adds	r1, r4, r0
 800778c:	428b      	cmp	r3, r1
 800778e:	bf01      	itttt	eq
 8007790:	6819      	ldreq	r1, [r3, #0]
 8007792:	685b      	ldreq	r3, [r3, #4]
 8007794:	1809      	addeq	r1, r1, r0
 8007796:	6021      	streq	r1, [r4, #0]
 8007798:	6063      	str	r3, [r4, #4]
 800779a:	6054      	str	r4, [r2, #4]
 800779c:	e7cb      	b.n	8007736 <_free_r+0x22>
 800779e:	bd38      	pop	{r3, r4, r5, pc}
 80077a0:	20003b40 	.word	0x20003b40

080077a4 <_init>:
 80077a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077a6:	bf00      	nop
 80077a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077aa:	bc08      	pop	{r3}
 80077ac:	469e      	mov	lr, r3
 80077ae:	4770      	bx	lr

080077b0 <_fini>:
 80077b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077b2:	bf00      	nop
 80077b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077b6:	bc08      	pop	{r3}
 80077b8:	469e      	mov	lr, r3
 80077ba:	4770      	bx	lr
