Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/suuser/Xilinx/CS_303/jerena_lab1/schem_schem_sch_tb_isim_beh.exe -prj C:/Users/suuser/Xilinx/CS_303/jerena_lab1/schem_schem_sch_tb_beh.prj work.schem_schem_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/suuser/Xilinx/CS_303/jerena_lab1/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/suuser/Xilinx/CS_303/jerena_lab1/schem.vhf" into library work
Starting static elaboration
Completed static elaboration
Compiling module schem_schem_sch_tb
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture nand2_v of entity NAND2 [nand2_default]
Compiling architecture behavioral of entity schem [schem_default]
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Compiled 2 Verilog Units
Built simulation executable C:/Users/suuser/Xilinx/CS_303/jerena_lab1/schem_schem_sch_tb_isim_beh.exe
Fuse Memory Usage: 49568 KB
Fuse CPU Usage: 671 ms
