// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingFCLayer_Batch_3_Matrix_Vector_Activa (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_V_V_TDATA,
        in_V_V_TVALID,
        in_V_V_TREADY,
        out_V_V_TDATA,
        out_V_V_TVALID,
        out_V_V_TREADY,
        weight_V_V_TDATA,
        weight_V_V_TVALID,
        weight_V_V_TREADY
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state7 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] in_V_V_TDATA;
input   in_V_V_TVALID;
output   in_V_V_TREADY;
output  [15:0] out_V_V_TDATA;
output   out_V_V_TVALID;
input   out_V_V_TREADY;
input  [127:0] weight_V_V_TDATA;
input   weight_V_V_TVALID;
output   weight_V_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_TREADY;
reg out_V_V_TVALID;
reg weight_V_V_TREADY;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] threshs_m_thresholds_55_address0;
reg    threshs_m_thresholds_55_ce0;
wire   [14:0] threshs_m_thresholds_55_q0;
wire   [6:0] threshs_m_thresholds_54_address0;
reg    threshs_m_thresholds_54_ce0;
wire   [14:0] threshs_m_thresholds_54_q0;
wire   [6:0] threshs_m_thresholds_49_address0;
reg    threshs_m_thresholds_49_ce0;
wire   [15:0] threshs_m_thresholds_49_q0;
wire   [6:0] threshs_m_thresholds_48_address0;
reg    threshs_m_thresholds_48_ce0;
wire   [15:0] threshs_m_thresholds_48_q0;
wire   [6:0] threshs_m_thresholds_47_address0;
reg    threshs_m_thresholds_47_ce0;
wire   [15:0] threshs_m_thresholds_47_q0;
wire   [6:0] threshs_m_thresholds_46_address0;
reg    threshs_m_thresholds_46_ce0;
wire   [15:0] threshs_m_thresholds_46_q0;
wire   [6:0] threshs_m_thresholds_45_address0;
reg    threshs_m_thresholds_45_ce0;
wire   [15:0] threshs_m_thresholds_45_q0;
wire   [6:0] threshs_m_thresholds_44_address0;
reg    threshs_m_thresholds_44_ce0;
wire   [15:0] threshs_m_thresholds_44_q0;
wire   [6:0] threshs_m_thresholds_43_address0;
reg    threshs_m_thresholds_43_ce0;
wire   [15:0] threshs_m_thresholds_43_q0;
wire   [6:0] threshs_m_thresholds_42_address0;
reg    threshs_m_thresholds_42_ce0;
wire   [15:0] threshs_m_thresholds_42_q0;
wire   [6:0] threshs_m_thresholds_53_address0;
reg    threshs_m_thresholds_53_ce0;
wire   [15:0] threshs_m_thresholds_53_q0;
wire   [6:0] threshs_m_thresholds_52_address0;
reg    threshs_m_thresholds_52_ce0;
wire   [15:0] threshs_m_thresholds_52_q0;
wire   [6:0] threshs_m_thresholds_51_address0;
reg    threshs_m_thresholds_51_ce0;
wire   [15:0] threshs_m_thresholds_51_q0;
wire   [6:0] threshs_m_thresholds_50_address0;
reg    threshs_m_thresholds_50_ce0;
wire   [15:0] threshs_m_thresholds_50_q0;
wire   [6:0] threshs_m_thresholds_41_address0;
reg    threshs_m_thresholds_41_ce0;
wire   [15:0] threshs_m_thresholds_41_q0;
wire   [6:0] threshs_m_thresholds_40_address0;
reg    threshs_m_thresholds_40_ce0;
wire   [15:0] threshs_m_thresholds_40_q0;
wire   [6:0] threshs_m_thresholds_35_address0;
reg    threshs_m_thresholds_35_ce0;
wire   [15:0] threshs_m_thresholds_35_q0;
wire   [6:0] threshs_m_thresholds_34_address0;
reg    threshs_m_thresholds_34_ce0;
wire   [15:0] threshs_m_thresholds_34_q0;
wire   [6:0] threshs_m_thresholds_33_address0;
reg    threshs_m_thresholds_33_ce0;
wire   [14:0] threshs_m_thresholds_33_q0;
wire   [6:0] threshs_m_thresholds_32_address0;
reg    threshs_m_thresholds_32_ce0;
wire   [14:0] threshs_m_thresholds_32_q0;
wire   [6:0] threshs_m_thresholds_31_address0;
reg    threshs_m_thresholds_31_ce0;
wire   [14:0] threshs_m_thresholds_31_q0;
wire   [6:0] threshs_m_thresholds_30_address0;
reg    threshs_m_thresholds_30_ce0;
wire   [14:0] threshs_m_thresholds_30_q0;
wire   [6:0] threshs_m_thresholds_29_address0;
reg    threshs_m_thresholds_29_ce0;
wire   [14:0] threshs_m_thresholds_29_q0;
wire   [6:0] threshs_m_thresholds_28_address0;
reg    threshs_m_thresholds_28_ce0;
wire   [14:0] threshs_m_thresholds_28_q0;
wire   [6:0] threshs_m_thresholds_39_address0;
reg    threshs_m_thresholds_39_ce0;
wire   [14:0] threshs_m_thresholds_39_q0;
wire   [6:0] threshs_m_thresholds_38_address0;
reg    threshs_m_thresholds_38_ce0;
wire   [14:0] threshs_m_thresholds_38_q0;
wire   [6:0] threshs_m_thresholds_37_address0;
reg    threshs_m_thresholds_37_ce0;
wire   [14:0] threshs_m_thresholds_37_q0;
wire   [6:0] threshs_m_thresholds_36_address0;
reg    threshs_m_thresholds_36_ce0;
wire   [14:0] threshs_m_thresholds_36_q0;
wire   [6:0] threshs_m_thresholds_27_address0;
reg    threshs_m_thresholds_27_ce0;
wire   [15:0] threshs_m_thresholds_27_q0;
wire   [6:0] threshs_m_thresholds_26_address0;
reg    threshs_m_thresholds_26_ce0;
wire   [15:0] threshs_m_thresholds_26_q0;
wire   [6:0] threshs_m_thresholds_21_address0;
reg    threshs_m_thresholds_21_ce0;
wire   [15:0] threshs_m_thresholds_21_q0;
wire   [6:0] threshs_m_thresholds_20_address0;
reg    threshs_m_thresholds_20_ce0;
wire   [15:0] threshs_m_thresholds_20_q0;
wire   [6:0] threshs_m_thresholds_19_address0;
reg    threshs_m_thresholds_19_ce0;
wire   [15:0] threshs_m_thresholds_19_q0;
wire   [6:0] threshs_m_thresholds_18_address0;
reg    threshs_m_thresholds_18_ce0;
wire   [15:0] threshs_m_thresholds_18_q0;
wire   [6:0] threshs_m_thresholds_17_address0;
reg    threshs_m_thresholds_17_ce0;
wire   [15:0] threshs_m_thresholds_17_q0;
wire   [6:0] threshs_m_thresholds_16_address0;
reg    threshs_m_thresholds_16_ce0;
wire   [15:0] threshs_m_thresholds_16_q0;
wire   [6:0] threshs_m_thresholds_15_address0;
reg    threshs_m_thresholds_15_ce0;
wire   [15:0] threshs_m_thresholds_15_q0;
wire   [6:0] threshs_m_thresholds_14_address0;
reg    threshs_m_thresholds_14_ce0;
wire   [15:0] threshs_m_thresholds_14_q0;
wire   [6:0] threshs_m_thresholds_25_address0;
reg    threshs_m_thresholds_25_ce0;
wire   [15:0] threshs_m_thresholds_25_q0;
wire   [6:0] threshs_m_thresholds_24_address0;
reg    threshs_m_thresholds_24_ce0;
wire   [15:0] threshs_m_thresholds_24_q0;
wire   [6:0] threshs_m_thresholds_23_address0;
reg    threshs_m_thresholds_23_ce0;
wire   [15:0] threshs_m_thresholds_23_q0;
wire   [6:0] threshs_m_thresholds_22_address0;
reg    threshs_m_thresholds_22_ce0;
wire   [15:0] threshs_m_thresholds_22_q0;
wire   [6:0] threshs_m_thresholds_13_address0;
reg    threshs_m_thresholds_13_ce0;
wire   [15:0] threshs_m_thresholds_13_q0;
wire   [6:0] threshs_m_thresholds_12_address0;
reg    threshs_m_thresholds_12_ce0;
wire   [15:0] threshs_m_thresholds_12_q0;
wire   [6:0] threshs_m_thresholds_7_address0;
reg    threshs_m_thresholds_7_ce0;
wire   [15:0] threshs_m_thresholds_7_q0;
wire   [6:0] threshs_m_thresholds_6_address0;
reg    threshs_m_thresholds_6_ce0;
wire   [15:0] threshs_m_thresholds_6_q0;
wire   [6:0] threshs_m_thresholds_5_address0;
reg    threshs_m_thresholds_5_ce0;
wire   [15:0] threshs_m_thresholds_5_q0;
wire   [6:0] threshs_m_thresholds_4_address0;
reg    threshs_m_thresholds_4_ce0;
wire   [15:0] threshs_m_thresholds_4_q0;
wire   [6:0] threshs_m_thresholds_3_address0;
reg    threshs_m_thresholds_3_ce0;
wire   [15:0] threshs_m_thresholds_3_q0;
wire   [6:0] threshs_m_thresholds_2_address0;
reg    threshs_m_thresholds_2_ce0;
wire   [15:0] threshs_m_thresholds_2_q0;
wire   [6:0] threshs_m_thresholds_1_address0;
reg    threshs_m_thresholds_1_ce0;
wire   [15:0] threshs_m_thresholds_1_q0;
wire   [6:0] threshs_m_thresholds_address0;
reg    threshs_m_thresholds_ce0;
wire   [15:0] threshs_m_thresholds_q0;
wire   [6:0] threshs_m_thresholds_11_address0;
reg    threshs_m_thresholds_11_ce0;
wire   [15:0] threshs_m_thresholds_11_q0;
wire   [6:0] threshs_m_thresholds_10_address0;
reg    threshs_m_thresholds_10_ce0;
wire   [15:0] threshs_m_thresholds_10_q0;
wire   [6:0] threshs_m_thresholds_9_address0;
reg    threshs_m_thresholds_9_ce0;
wire   [15:0] threshs_m_thresholds_9_q0;
wire   [6:0] threshs_m_thresholds_8_address0;
reg    threshs_m_thresholds_8_ce0;
wire   [15:0] threshs_m_thresholds_8_q0;
reg    in_V_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln248_fu_1359_p2;
wire   [0:0] icmp_ln252_fu_1374_p2;
reg    out_V_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] icmp_ln289_reg_4790;
reg   [0:0] icmp_ln289_reg_4790_pp0_iter3_reg;
reg    weight_V_V_TDATA_blk_n;
reg   [12:0] i_0_reg_1267;
reg    ap_predicate_op98_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
reg    ap_block_state6_io;
reg    ap_block_pp0_stage0_11001;
wire   [12:0] i_fu_1365_p2;
wire   [31:0] inElem_V_1_fu_1483_p34;
wire   [4:0] trunc_ln321_fu_1553_p1;
wire   [0:0] icmp_ln271_fu_1720_p2;
reg   [0:0] icmp_ln271_reg_4622;
reg   [0:0] icmp_ln271_reg_4622_pp0_iter1_reg;
wire   [3:0] wgt_M_instance_0_V_fu_1726_p1;
reg  signed [3:0] wgt_M_instance_0_V_reg_4630;
reg  signed [3:0] wgt_M_instance_1_V_reg_4635;
reg  signed [3:0] wgt_M_instance_2_V_reg_4640;
reg  signed [3:0] wgt_M_instance_3_V_reg_4645;
reg  signed [3:0] wgt_M_instance_4_V_reg_4650;
reg  signed [3:0] wgt_M_instance_5_V_reg_4655;
reg  signed [3:0] wgt_M_instance_6_V_reg_4660;
reg  signed [3:0] wgt_M_instance_7_V_reg_4665;
reg  signed [3:0] wgt_M_instance_0_V_1_reg_4670;
reg  signed [3:0] wgt_M_instance_1_V_1_reg_4675;
reg  signed [3:0] wgt_M_instance_2_V_1_reg_4680;
reg  signed [3:0] wgt_M_instance_3_V_1_reg_4685;
reg  signed [3:0] wgt_M_instance_4_V_1_reg_4690;
reg  signed [3:0] wgt_M_instance_5_V_1_reg_4695;
reg  signed [3:0] wgt_M_instance_6_V_1_reg_4700;
reg  signed [3:0] wgt_M_instance_7_V_1_reg_4705;
reg  signed [3:0] wgt_M_instance_0_V_2_reg_4710;
reg  signed [3:0] wgt_M_instance_1_V_2_reg_4715;
reg  signed [3:0] wgt_M_instance_2_V_2_reg_4720;
reg  signed [3:0] wgt_M_instance_3_V_2_reg_4725;
reg  signed [3:0] wgt_M_instance_4_V_2_reg_4730;
reg  signed [3:0] wgt_M_instance_5_V_2_reg_4735;
reg  signed [3:0] wgt_M_instance_6_V_2_reg_4740;
reg  signed [3:0] wgt_M_instance_7_V_2_reg_4745;
reg  signed [3:0] wgt_M_instance_0_V_3_reg_4750;
reg  signed [3:0] wgt_M_instance_1_V_3_reg_4755;
reg  signed [3:0] wgt_M_instance_2_V_3_reg_4760;
reg  signed [3:0] wgt_M_instance_3_V_3_reg_4765;
reg  signed [3:0] wgt_M_instance_4_V_3_reg_4770;
reg  signed [3:0] wgt_M_instance_5_V_3_reg_4775;
reg  signed [3:0] wgt_M_instance_6_V_3_reg_4780;
reg  signed [3:0] wgt_M_instance_7_V_3_reg_4785;
wire   [0:0] icmp_ln289_fu_2046_p2;
reg   [0:0] icmp_ln289_reg_4790_pp0_iter1_reg;
reg   [0:0] icmp_ln289_reg_4790_pp0_iter2_reg;
wire  signed [7:0] mul_ln1352_5_fu_2203_p2;
reg  signed [7:0] mul_ln1352_5_reg_4794;
wire   [8:0] add_ln700_1_fu_2263_p2;
reg   [8:0] add_ln700_1_reg_4799;
wire   [8:0] add_ln700_3_fu_2269_p2;
reg   [8:0] add_ln700_3_reg_4804;
wire   [9:0] add_ln700_5_fu_2285_p2;
reg   [9:0] add_ln700_5_reg_4809;
wire  signed [7:0] mul_ln1352_13_fu_2359_p2;
reg  signed [7:0] mul_ln1352_13_reg_4814;
wire   [8:0] add_ln700_9_fu_2391_p2;
reg   [8:0] add_ln700_9_reg_4819;
wire   [8:0] add_ln700_11_fu_2397_p2;
reg   [8:0] add_ln700_11_reg_4824;
wire   [9:0] add_ln700_13_fu_2413_p2;
reg   [9:0] add_ln700_13_reg_4829;
wire  signed [7:0] mul_ln1352_21_fu_2487_p2;
reg  signed [7:0] mul_ln1352_21_reg_4834;
wire   [8:0] add_ln700_17_fu_2519_p2;
reg   [8:0] add_ln700_17_reg_4839;
wire   [8:0] add_ln700_19_fu_2525_p2;
reg   [8:0] add_ln700_19_reg_4844;
wire   [9:0] add_ln700_21_fu_2541_p2;
reg   [9:0] add_ln700_21_reg_4849;
wire  signed [7:0] mul_ln1352_29_fu_2615_p2;
reg  signed [7:0] mul_ln1352_29_reg_4854;
wire   [8:0] add_ln700_25_fu_2647_p2;
reg   [8:0] add_ln700_25_reg_4859;
wire   [8:0] add_ln700_27_fu_2653_p2;
reg   [8:0] add_ln700_27_reg_4864;
wire   [9:0] add_ln700_29_fu_2669_p2;
reg   [9:0] add_ln700_29_reg_4869;
wire   [0:0] icmp_ln899_fu_2987_p2;
reg   [0:0] icmp_ln899_reg_5154;
reg   [0:0] icmp_ln899_reg_5154_pp0_iter3_reg;
wire   [0:0] icmp_ln899_1_fu_2997_p2;
reg   [0:0] icmp_ln899_1_reg_5159;
reg   [0:0] icmp_ln899_1_reg_5159_pp0_iter3_reg;
wire   [0:0] icmp_ln899_2_fu_3003_p2;
reg   [0:0] icmp_ln899_2_reg_5164;
reg   [0:0] icmp_ln899_2_reg_5164_pp0_iter3_reg;
wire   [0:0] icmp_ln899_3_fu_3009_p2;
reg   [0:0] icmp_ln899_3_reg_5169;
wire   [0:0] icmp_ln899_4_fu_3015_p2;
reg   [0:0] icmp_ln899_4_reg_5174;
wire   [0:0] icmp_ln899_5_fu_3021_p2;
reg   [0:0] icmp_ln899_5_reg_5179;
wire   [0:0] icmp_ln899_6_fu_3027_p2;
reg   [0:0] icmp_ln899_6_reg_5184;
wire   [0:0] icmp_ln899_7_fu_3033_p2;
reg   [0:0] icmp_ln899_7_reg_5189;
wire   [0:0] icmp_ln899_8_fu_3039_p2;
reg   [0:0] icmp_ln899_8_reg_5194;
wire   [0:0] icmp_ln899_9_fu_3045_p2;
reg   [0:0] icmp_ln899_9_reg_5199;
wire   [0:0] icmp_ln899_10_fu_3051_p2;
reg   [0:0] icmp_ln899_10_reg_5204;
wire   [0:0] icmp_ln899_11_fu_3057_p2;
reg   [0:0] icmp_ln899_11_reg_5209;
wire   [0:0] icmp_ln899_12_fu_3063_p2;
reg   [0:0] icmp_ln899_12_reg_5214;
wire   [0:0] icmp_ln899_13_fu_3069_p2;
reg   [0:0] icmp_ln899_13_reg_5219;
wire   [0:0] icmp_ln899_14_fu_3075_p2;
reg   [0:0] icmp_ln899_14_reg_5224;
reg   [0:0] icmp_ln899_14_reg_5224_pp0_iter3_reg;
wire   [0:0] icmp_ln899_15_fu_3081_p2;
reg   [0:0] icmp_ln899_15_reg_5229;
reg   [0:0] icmp_ln899_15_reg_5229_pp0_iter3_reg;
wire   [0:0] icmp_ln899_16_fu_3087_p2;
reg   [0:0] icmp_ln899_16_reg_5234;
reg   [0:0] icmp_ln899_16_reg_5234_pp0_iter3_reg;
wire   [0:0] icmp_ln899_17_fu_3093_p2;
reg   [0:0] icmp_ln899_17_reg_5239;
wire   [0:0] icmp_ln899_18_fu_3103_p2;
reg   [0:0] icmp_ln899_18_reg_5244;
wire   [0:0] icmp_ln899_19_fu_3113_p2;
reg   [0:0] icmp_ln899_19_reg_5249;
wire   [0:0] icmp_ln899_20_fu_3123_p2;
reg   [0:0] icmp_ln899_20_reg_5254;
wire   [0:0] icmp_ln899_21_fu_3133_p2;
reg   [0:0] icmp_ln899_21_reg_5259;
wire   [0:0] icmp_ln899_22_fu_3143_p2;
reg   [0:0] icmp_ln899_22_reg_5264;
wire   [0:0] icmp_ln899_23_fu_3153_p2;
reg   [0:0] icmp_ln899_23_reg_5269;
wire   [0:0] icmp_ln899_24_fu_3163_p2;
reg   [0:0] icmp_ln899_24_reg_5274;
wire   [0:0] icmp_ln899_25_fu_3173_p2;
reg   [0:0] icmp_ln899_25_reg_5279;
wire   [0:0] icmp_ln899_26_fu_3183_p2;
reg   [0:0] icmp_ln899_26_reg_5284;
wire   [0:0] icmp_ln899_27_fu_3193_p2;
reg   [0:0] icmp_ln899_27_reg_5289;
wire   [0:0] icmp_ln899_28_fu_3199_p2;
reg   [0:0] icmp_ln899_28_reg_5294;
reg   [0:0] icmp_ln899_28_reg_5294_pp0_iter3_reg;
wire   [0:0] icmp_ln899_29_fu_3205_p2;
reg   [0:0] icmp_ln899_29_reg_5299;
reg   [0:0] icmp_ln899_29_reg_5299_pp0_iter3_reg;
wire   [0:0] icmp_ln899_30_fu_3211_p2;
reg   [0:0] icmp_ln899_30_reg_5304;
reg   [0:0] icmp_ln899_30_reg_5304_pp0_iter3_reg;
wire   [0:0] icmp_ln899_31_fu_3217_p2;
reg   [0:0] icmp_ln899_31_reg_5309;
wire   [0:0] icmp_ln899_32_fu_3223_p2;
reg   [0:0] icmp_ln899_32_reg_5314;
wire   [0:0] icmp_ln899_33_fu_3229_p2;
reg   [0:0] icmp_ln899_33_reg_5319;
wire   [0:0] icmp_ln899_34_fu_3235_p2;
reg   [0:0] icmp_ln899_34_reg_5324;
wire   [0:0] icmp_ln899_35_fu_3241_p2;
reg   [0:0] icmp_ln899_35_reg_5329;
wire   [0:0] icmp_ln899_36_fu_3247_p2;
reg   [0:0] icmp_ln899_36_reg_5334;
wire   [0:0] icmp_ln899_37_fu_3253_p2;
reg   [0:0] icmp_ln899_37_reg_5339;
wire   [0:0] icmp_ln899_38_fu_3259_p2;
reg   [0:0] icmp_ln899_38_reg_5344;
wire   [0:0] icmp_ln899_39_fu_3265_p2;
reg   [0:0] icmp_ln899_39_reg_5349;
wire   [0:0] icmp_ln899_40_fu_3271_p2;
reg   [0:0] icmp_ln899_40_reg_5354;
wire   [0:0] icmp_ln899_41_fu_3277_p2;
reg   [0:0] icmp_ln899_41_reg_5359;
wire   [0:0] icmp_ln899_42_fu_3283_p2;
reg   [0:0] icmp_ln899_42_reg_5364;
reg   [0:0] icmp_ln899_42_reg_5364_pp0_iter3_reg;
wire   [0:0] icmp_ln899_43_fu_3289_p2;
reg   [0:0] icmp_ln899_43_reg_5369;
reg   [0:0] icmp_ln899_43_reg_5369_pp0_iter3_reg;
wire   [0:0] icmp_ln899_44_fu_3295_p2;
reg   [0:0] icmp_ln899_44_reg_5374;
reg   [0:0] icmp_ln899_44_reg_5374_pp0_iter3_reg;
wire   [0:0] icmp_ln899_45_fu_3301_p2;
reg   [0:0] icmp_ln899_45_reg_5379;
wire   [0:0] icmp_ln899_46_fu_3307_p2;
reg   [0:0] icmp_ln899_46_reg_5384;
wire   [0:0] icmp_ln899_47_fu_3313_p2;
reg   [0:0] icmp_ln899_47_reg_5389;
wire   [0:0] icmp_ln899_48_fu_3319_p2;
reg   [0:0] icmp_ln899_48_reg_5394;
wire   [0:0] icmp_ln899_49_fu_3325_p2;
reg   [0:0] icmp_ln899_49_reg_5399;
wire   [0:0] icmp_ln899_50_fu_3331_p2;
reg   [0:0] icmp_ln899_50_reg_5404;
wire   [0:0] icmp_ln899_51_fu_3337_p2;
reg   [0:0] icmp_ln899_51_reg_5409;
wire   [0:0] icmp_ln899_52_fu_3343_p2;
reg   [0:0] icmp_ln899_52_reg_5414;
wire   [0:0] icmp_ln899_53_fu_3349_p2;
reg   [0:0] icmp_ln899_53_reg_5419;
wire   [0:0] icmp_ln899_54_fu_3355_p2;
reg   [0:0] icmp_ln899_54_reg_5424;
wire   [0:0] icmp_ln899_55_fu_3361_p2;
reg   [0:0] icmp_ln899_55_reg_5429;
wire   [2:0] add_ln700_36_fu_3486_p2;
reg   [2:0] add_ln700_36_reg_5434;
wire   [2:0] add_ln700_43_fu_3534_p2;
reg   [2:0] add_ln700_43_reg_5439;
wire   [2:0] add_ln700_49_fu_3659_p2;
reg   [2:0] add_ln700_49_reg_5444;
wire   [2:0] add_ln700_56_fu_3707_p2;
reg   [2:0] add_ln700_56_reg_5449;
wire   [2:0] add_ln700_62_fu_3832_p2;
reg   [2:0] add_ln700_62_reg_5454;
wire   [2:0] add_ln700_69_fu_3880_p2;
reg   [2:0] add_ln700_69_reg_5459;
wire   [2:0] add_ln700_75_fu_4005_p2;
reg   [2:0] add_ln700_75_reg_5464;
wire   [2:0] add_ln700_82_fu_4053_p2;
reg   [2:0] add_ln700_82_reg_5469;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
wire   [31:0] ap_phi_reg_pp0_iter0_act_m_val_V_reg_1278;
reg   [31:0] ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278;
wire   [63:0] zext_ln142_fu_2678_p1;
reg   [15:0] accu_V_0_0_0_fu_368;
wire   [15:0] accu_0_0_V_fu_2837_p2;
reg   [15:0] accu_V_0_1_0_fu_372;
wire   [15:0] accu_0_1_V_fu_2877_p2;
reg   [15:0] accu_V_0_2_0_fu_376;
wire   [15:0] accu_0_2_V_fu_2917_p2;
reg   [15:0] accu_V_0_3_0_fu_380;
wire   [15:0] accu_0_3_V_fu_2957_p2;
reg   [31:0] sf_1_fu_384;
wire   [31:0] sf_fu_2040_p2;
reg   [31:0] tmp_V_fu_388;
reg   [31:0] tmp_V_1_fu_392;
reg   [31:0] tmp_V_2_fu_396;
reg   [31:0] tmp_V_4_fu_400;
reg   [31:0] tmp_V_5_fu_404;
reg   [31:0] tmp_V_6_fu_408;
reg   [31:0] tmp_V_7_fu_412;
reg   [31:0] tmp_V_8_fu_416;
reg   [31:0] tmp_V_9_fu_420;
reg   [31:0] tmp_V_10_fu_424;
reg   [31:0] tmp_V_11_fu_428;
reg   [31:0] tmp_V_12_fu_432;
reg   [31:0] tmp_V_13_fu_436;
reg   [31:0] tmp_V_14_fu_440;
reg   [31:0] tmp_V_15_fu_444;
reg   [31:0] tmp_V_16_fu_448;
reg   [31:0] tmp_V_17_fu_452;
reg   [31:0] tmp_V_18_fu_456;
reg   [31:0] tmp_V_19_fu_460;
reg   [31:0] tmp_V_20_fu_464;
reg   [31:0] tmp_V_21_fu_468;
reg   [31:0] tmp_V_22_fu_472;
reg   [31:0] tmp_V_23_fu_476;
reg   [31:0] tmp_V_24_fu_480;
reg   [31:0] tmp_V_25_fu_484;
reg   [31:0] tmp_V_26_fu_488;
reg   [31:0] tmp_V_27_fu_492;
reg   [31:0] tmp_V_28_fu_496;
reg   [31:0] tmp_V_29_fu_500;
reg   [31:0] tmp_V_30_fu_504;
reg   [31:0] tmp_V_31_fu_508;
reg   [31:0] tmp_V_32_fu_512;
reg   [31:0] nf_assign_fu_516;
wire   [31:0] select_ln301_fu_2750_p3;
reg   [31:0] ap_sig_allocacmp_nf_assign_load_1;
reg    ap_block_pp0_stage0_01001;
wire   [4:0] inElem_V_1_fu_1483_p33;
wire   [3:0] trunc_ln647_fu_2057_p1;
wire   [3:0] mul_ln1352_fu_2068_p0;
wire   [7:0] zext_ln215_fu_2064_p1;
wire  signed [7:0] mul_ln1352_fu_2068_p2;
wire   [3:0] arg_V_read_assign_1_fu_2078_p4;
wire   [3:0] mul_ln1352_1_fu_2095_p0;
wire   [7:0] zext_ln215_1_fu_2091_p1;
wire  signed [7:0] mul_ln1352_1_fu_2095_p2;
wire   [3:0] arg_V_read_assign_2_fu_2105_p4;
wire   [3:0] mul_ln1352_2_fu_2122_p0;
wire   [7:0] zext_ln215_2_fu_2118_p1;
wire  signed [7:0] mul_ln1352_2_fu_2122_p2;
wire   [3:0] arg_V_read_assign_3_fu_2132_p4;
wire   [3:0] mul_ln1352_3_fu_2149_p0;
wire   [7:0] zext_ln215_3_fu_2145_p1;
wire  signed [7:0] mul_ln1352_3_fu_2149_p2;
wire   [3:0] arg_V_read_assign_4_fu_2159_p4;
wire   [3:0] mul_ln1352_4_fu_2176_p0;
wire   [7:0] zext_ln215_4_fu_2172_p1;
wire  signed [7:0] mul_ln1352_4_fu_2176_p2;
wire   [3:0] arg_V_read_assign_5_fu_2186_p4;
wire   [3:0] mul_ln1352_5_fu_2203_p0;
wire   [7:0] zext_ln215_5_fu_2199_p1;
wire   [3:0] arg_V_read_assign_6_fu_2209_p4;
wire   [3:0] mul_ln1352_6_fu_2226_p0;
wire   [7:0] zext_ln215_6_fu_2222_p1;
wire  signed [7:0] mul_ln1352_6_fu_2226_p2;
wire   [3:0] arg_V_read_assign_7_fu_2236_p4;
wire   [3:0] mul_ln1352_7_fu_2253_p0;
wire   [7:0] zext_ln215_7_fu_2249_p1;
wire  signed [7:0] mul_ln1352_7_fu_2253_p2;
wire  signed [8:0] sext_ln170_4_fu_2182_p1;
wire  signed [8:0] sext_ln170_5_fu_2232_p1;
wire  signed [8:0] sext_ln170_fu_2074_p1;
wire  signed [8:0] sext_ln170_3_fu_2155_p1;
wire  signed [8:0] sext_ln700_1_fu_2259_p1;
wire  signed [8:0] sext_ln170_1_fu_2101_p1;
wire   [8:0] add_ln700_4_fu_2275_p2;
wire  signed [9:0] sext_ln170_2_fu_2128_p1;
wire  signed [9:0] sext_ln700_4_fu_2281_p1;
wire   [3:0] mul_ln1352_8_fu_2294_p0;
wire  signed [7:0] mul_ln1352_8_fu_2294_p2;
wire   [3:0] mul_ln1352_9_fu_2307_p0;
wire  signed [7:0] mul_ln1352_9_fu_2307_p2;
wire   [3:0] mul_ln1352_10_fu_2320_p0;
wire  signed [7:0] mul_ln1352_10_fu_2320_p2;
wire   [3:0] mul_ln1352_11_fu_2333_p0;
wire  signed [7:0] mul_ln1352_11_fu_2333_p2;
wire   [3:0] mul_ln1352_12_fu_2346_p0;
wire  signed [7:0] mul_ln1352_12_fu_2346_p2;
wire   [3:0] mul_ln1352_13_fu_2359_p0;
wire   [3:0] mul_ln1352_14_fu_2368_p0;
wire  signed [7:0] mul_ln1352_14_fu_2368_p2;
wire   [3:0] mul_ln1352_15_fu_2381_p0;
wire  signed [7:0] mul_ln1352_15_fu_2381_p2;
wire  signed [8:0] sext_ln170_10_fu_2352_p1;
wire  signed [8:0] sext_ln170_11_fu_2374_p1;
wire  signed [8:0] sext_ln170_6_fu_2300_p1;
wire  signed [8:0] sext_ln170_9_fu_2339_p1;
wire  signed [8:0] sext_ln700_8_fu_2387_p1;
wire  signed [8:0] sext_ln170_7_fu_2313_p1;
wire   [8:0] add_ln700_12_fu_2403_p2;
wire  signed [9:0] sext_ln170_8_fu_2326_p1;
wire  signed [9:0] sext_ln700_11_fu_2409_p1;
wire   [3:0] mul_ln1352_16_fu_2422_p0;
wire  signed [7:0] mul_ln1352_16_fu_2422_p2;
wire   [3:0] mul_ln1352_17_fu_2435_p0;
wire  signed [7:0] mul_ln1352_17_fu_2435_p2;
wire   [3:0] mul_ln1352_18_fu_2448_p0;
wire  signed [7:0] mul_ln1352_18_fu_2448_p2;
wire   [3:0] mul_ln1352_19_fu_2461_p0;
wire  signed [7:0] mul_ln1352_19_fu_2461_p2;
wire   [3:0] mul_ln1352_20_fu_2474_p0;
wire  signed [7:0] mul_ln1352_20_fu_2474_p2;
wire   [3:0] mul_ln1352_21_fu_2487_p0;
wire   [3:0] mul_ln1352_22_fu_2496_p0;
wire  signed [7:0] mul_ln1352_22_fu_2496_p2;
wire   [3:0] mul_ln1352_23_fu_2509_p0;
wire  signed [7:0] mul_ln1352_23_fu_2509_p2;
wire  signed [8:0] sext_ln170_16_fu_2480_p1;
wire  signed [8:0] sext_ln170_17_fu_2502_p1;
wire  signed [8:0] sext_ln170_12_fu_2428_p1;
wire  signed [8:0] sext_ln170_15_fu_2467_p1;
wire  signed [8:0] sext_ln700_15_fu_2515_p1;
wire  signed [8:0] sext_ln170_13_fu_2441_p1;
wire   [8:0] add_ln700_20_fu_2531_p2;
wire  signed [9:0] sext_ln170_14_fu_2454_p1;
wire  signed [9:0] sext_ln700_18_fu_2537_p1;
wire   [3:0] mul_ln1352_24_fu_2550_p0;
wire  signed [7:0] mul_ln1352_24_fu_2550_p2;
wire   [3:0] mul_ln1352_25_fu_2563_p0;
wire  signed [7:0] mul_ln1352_25_fu_2563_p2;
wire   [3:0] mul_ln1352_26_fu_2576_p0;
wire  signed [7:0] mul_ln1352_26_fu_2576_p2;
wire   [3:0] mul_ln1352_27_fu_2589_p0;
wire  signed [7:0] mul_ln1352_27_fu_2589_p2;
wire   [3:0] mul_ln1352_28_fu_2602_p0;
wire  signed [7:0] mul_ln1352_28_fu_2602_p2;
wire   [3:0] mul_ln1352_29_fu_2615_p0;
wire   [3:0] mul_ln1352_30_fu_2624_p0;
wire  signed [7:0] mul_ln1352_30_fu_2624_p2;
wire   [3:0] mul_ln1352_31_fu_2637_p0;
wire  signed [7:0] mul_ln1352_31_fu_2637_p2;
wire  signed [8:0] sext_ln170_22_fu_2608_p1;
wire  signed [8:0] sext_ln170_23_fu_2630_p1;
wire  signed [8:0] sext_ln170_18_fu_2556_p1;
wire  signed [8:0] sext_ln170_21_fu_2595_p1;
wire  signed [8:0] sext_ln700_22_fu_2643_p1;
wire  signed [8:0] sext_ln170_19_fu_2569_p1;
wire   [8:0] add_ln700_28_fu_2659_p2;
wire  signed [9:0] sext_ln170_20_fu_2582_p1;
wire  signed [9:0] sext_ln700_25_fu_2665_p1;
wire   [31:0] nf_fu_2738_p2;
wire   [0:0] icmp_ln301_fu_2744_p2;
wire  signed [15:0] sext_ln700_fu_2803_p1;
wire   [15:0] select_ln271_3_fu_2796_p3;
wire   [15:0] add_ln700_fu_2806_p2;
wire  signed [15:0] sext_ln700_2_fu_2812_p1;
wire  signed [10:0] sext_ln700_3_fu_2821_p1;
wire  signed [10:0] sext_ln700_5_fu_2824_p1;
wire   [10:0] add_ln700_6_fu_2827_p2;
wire   [15:0] add_ln700_2_fu_2815_p2;
wire  signed [15:0] sext_ln700_6_fu_2833_p1;
wire  signed [15:0] sext_ln700_7_fu_2843_p1;
wire   [15:0] select_ln271_2_fu_2789_p3;
wire   [15:0] add_ln700_8_fu_2846_p2;
wire  signed [15:0] sext_ln700_9_fu_2852_p1;
wire  signed [10:0] sext_ln700_10_fu_2861_p1;
wire  signed [10:0] sext_ln700_12_fu_2864_p1;
wire   [10:0] add_ln700_14_fu_2867_p2;
wire   [15:0] add_ln700_10_fu_2855_p2;
wire  signed [15:0] sext_ln700_13_fu_2873_p1;
wire  signed [15:0] sext_ln700_14_fu_2883_p1;
wire   [15:0] select_ln271_1_fu_2782_p3;
wire   [15:0] add_ln700_16_fu_2886_p2;
wire  signed [15:0] sext_ln700_16_fu_2892_p1;
wire  signed [10:0] sext_ln700_17_fu_2901_p1;
wire  signed [10:0] sext_ln700_19_fu_2904_p1;
wire   [10:0] add_ln700_22_fu_2907_p2;
wire   [15:0] add_ln700_18_fu_2895_p2;
wire  signed [15:0] sext_ln700_20_fu_2913_p1;
wire  signed [15:0] sext_ln700_21_fu_2923_p1;
wire   [15:0] select_ln271_fu_2775_p3;
wire   [15:0] add_ln700_24_fu_2926_p2;
wire  signed [15:0] sext_ln700_23_fu_2932_p1;
wire  signed [10:0] sext_ln700_24_fu_2941_p1;
wire  signed [10:0] sext_ln700_26_fu_2944_p1;
wire   [10:0] add_ln700_30_fu_2947_p2;
wire   [15:0] add_ln700_26_fu_2935_p2;
wire  signed [15:0] sext_ln700_27_fu_2953_p1;
wire  signed [15:0] sext_ln142_fu_2983_p1;
wire  signed [15:0] sext_ln142_1_fu_2993_p1;
wire  signed [15:0] sext_ln142_2_fu_3099_p1;
wire  signed [15:0] sext_ln142_3_fu_3109_p1;
wire  signed [15:0] sext_ln142_4_fu_3119_p1;
wire  signed [15:0] sext_ln142_5_fu_3129_p1;
wire  signed [15:0] sext_ln142_6_fu_3139_p1;
wire  signed [15:0] sext_ln142_7_fu_3149_p1;
wire  signed [15:0] sext_ln142_8_fu_3159_p1;
wire  signed [15:0] sext_ln142_9_fu_3169_p1;
wire  signed [15:0] sext_ln142_10_fu_3179_p1;
wire  signed [15:0] sext_ln142_11_fu_3189_p1;
wire   [0:0] xor_ln899_3_fu_3367_p2;
wire   [0:0] xor_ln899_4_fu_3376_p2;
wire   [0:0] xor_ln899_5_fu_3385_p2;
wire   [0:0] xor_ln899_6_fu_3394_p2;
wire   [0:0] xor_ln899_7_fu_3403_p2;
wire   [0:0] xor_ln899_8_fu_3412_p2;
wire   [0:0] xor_ln899_9_fu_3421_p2;
wire   [0:0] xor_ln899_10_fu_3430_p2;
wire   [0:0] xor_ln899_11_fu_3439_p2;
wire   [0:0] xor_ln899_12_fu_3448_p2;
wire   [0:0] xor_ln899_13_fu_3457_p2;
wire   [1:0] zext_ln142_3_fu_3372_p1;
wire   [1:0] zext_ln142_4_fu_3381_p1;
wire   [1:0] add_ln700_34_fu_3466_p2;
wire   [1:0] zext_ln142_5_fu_3390_p1;
wire   [1:0] zext_ln142_6_fu_3399_p1;
wire   [1:0] add_ln700_35_fu_3476_p2;
wire   [2:0] zext_ln700_3_fu_3482_p1;
wire   [2:0] zext_ln700_2_fu_3472_p1;
wire   [1:0] zext_ln142_8_fu_3417_p1;
wire   [1:0] zext_ln142_9_fu_3426_p1;
wire   [1:0] add_ln700_38_fu_3492_p2;
wire   [1:0] zext_ln142_7_fu_3408_p1;
wire   [1:0] add_ln700_39_fu_3498_p2;
wire   [1:0] zext_ln142_10_fu_3435_p1;
wire   [1:0] zext_ln142_11_fu_3444_p1;
wire   [1:0] add_ln700_40_fu_3508_p2;
wire   [1:0] zext_ln142_12_fu_3453_p1;
wire   [1:0] zext_ln700_fu_3462_p1;
wire   [1:0] add_ln700_41_fu_3518_p2;
wire   [2:0] zext_ln700_7_fu_3524_p1;
wire   [2:0] zext_ln700_6_fu_3514_p1;
wire   [2:0] add_ln700_42_fu_3528_p2;
wire   [2:0] zext_ln700_5_fu_3504_p1;
wire   [0:0] xor_ln899_17_fu_3540_p2;
wire   [0:0] xor_ln899_18_fu_3549_p2;
wire   [0:0] xor_ln899_19_fu_3558_p2;
wire   [0:0] xor_ln899_20_fu_3567_p2;
wire   [0:0] xor_ln899_21_fu_3576_p2;
wire   [0:0] xor_ln899_22_fu_3585_p2;
wire   [0:0] xor_ln899_23_fu_3594_p2;
wire   [0:0] xor_ln899_24_fu_3603_p2;
wire   [0:0] xor_ln899_25_fu_3612_p2;
wire   [0:0] xor_ln899_26_fu_3621_p2;
wire   [0:0] xor_ln899_27_fu_3630_p2;
wire   [1:0] zext_ln142_15_fu_3545_p1;
wire   [1:0] zext_ln142_16_fu_3554_p1;
wire   [1:0] add_ln700_47_fu_3639_p2;
wire   [1:0] zext_ln142_17_fu_3563_p1;
wire   [1:0] zext_ln142_18_fu_3572_p1;
wire   [1:0] add_ln700_48_fu_3649_p2;
wire   [2:0] zext_ln700_12_fu_3655_p1;
wire   [2:0] zext_ln700_11_fu_3645_p1;
wire   [1:0] zext_ln142_20_fu_3590_p1;
wire   [1:0] zext_ln142_21_fu_3599_p1;
wire   [1:0] add_ln700_51_fu_3665_p2;
wire   [1:0] zext_ln142_19_fu_3581_p1;
wire   [1:0] add_ln700_52_fu_3671_p2;
wire   [1:0] zext_ln142_22_fu_3608_p1;
wire   [1:0] zext_ln142_23_fu_3617_p1;
wire   [1:0] add_ln700_53_fu_3681_p2;
wire   [1:0] zext_ln142_24_fu_3626_p1;
wire   [1:0] zext_ln700_9_fu_3635_p1;
wire   [1:0] add_ln700_54_fu_3691_p2;
wire   [2:0] zext_ln700_16_fu_3697_p1;
wire   [2:0] zext_ln700_15_fu_3687_p1;
wire   [2:0] add_ln700_55_fu_3701_p2;
wire   [2:0] zext_ln700_14_fu_3677_p1;
wire   [0:0] xor_ln899_31_fu_3713_p2;
wire   [0:0] xor_ln899_32_fu_3722_p2;
wire   [0:0] xor_ln899_33_fu_3731_p2;
wire   [0:0] xor_ln899_34_fu_3740_p2;
wire   [0:0] xor_ln899_35_fu_3749_p2;
wire   [0:0] xor_ln899_36_fu_3758_p2;
wire   [0:0] xor_ln899_37_fu_3767_p2;
wire   [0:0] xor_ln899_38_fu_3776_p2;
wire   [0:0] xor_ln899_39_fu_3785_p2;
wire   [0:0] xor_ln899_40_fu_3794_p2;
wire   [0:0] xor_ln899_41_fu_3803_p2;
wire   [1:0] zext_ln142_27_fu_3718_p1;
wire   [1:0] zext_ln142_28_fu_3727_p1;
wire   [1:0] add_ln700_60_fu_3812_p2;
wire   [1:0] zext_ln142_29_fu_3736_p1;
wire   [1:0] zext_ln142_30_fu_3745_p1;
wire   [1:0] add_ln700_61_fu_3822_p2;
wire   [2:0] zext_ln700_21_fu_3828_p1;
wire   [2:0] zext_ln700_20_fu_3818_p1;
wire   [1:0] zext_ln142_32_fu_3763_p1;
wire   [1:0] zext_ln142_33_fu_3772_p1;
wire   [1:0] add_ln700_64_fu_3838_p2;
wire   [1:0] zext_ln142_31_fu_3754_p1;
wire   [1:0] add_ln700_65_fu_3844_p2;
wire   [1:0] zext_ln142_34_fu_3781_p1;
wire   [1:0] zext_ln142_35_fu_3790_p1;
wire   [1:0] add_ln700_66_fu_3854_p2;
wire   [1:0] zext_ln142_36_fu_3799_p1;
wire   [1:0] zext_ln700_18_fu_3808_p1;
wire   [1:0] add_ln700_67_fu_3864_p2;
wire   [2:0] zext_ln700_25_fu_3870_p1;
wire   [2:0] zext_ln700_24_fu_3860_p1;
wire   [2:0] add_ln700_68_fu_3874_p2;
wire   [2:0] zext_ln700_23_fu_3850_p1;
wire   [0:0] xor_ln899_45_fu_3886_p2;
wire   [0:0] xor_ln899_46_fu_3895_p2;
wire   [0:0] xor_ln899_47_fu_3904_p2;
wire   [0:0] xor_ln899_48_fu_3913_p2;
wire   [0:0] xor_ln899_49_fu_3922_p2;
wire   [0:0] xor_ln899_50_fu_3931_p2;
wire   [0:0] xor_ln899_51_fu_3940_p2;
wire   [0:0] xor_ln899_52_fu_3949_p2;
wire   [0:0] xor_ln899_53_fu_3958_p2;
wire   [0:0] xor_ln899_54_fu_3967_p2;
wire   [0:0] xor_ln899_55_fu_3976_p2;
wire   [1:0] zext_ln142_39_fu_3891_p1;
wire   [1:0] zext_ln142_40_fu_3900_p1;
wire   [1:0] add_ln700_73_fu_3985_p2;
wire   [1:0] zext_ln142_41_fu_3909_p1;
wire   [1:0] zext_ln142_42_fu_3918_p1;
wire   [1:0] add_ln700_74_fu_3995_p2;
wire   [2:0] zext_ln700_30_fu_4001_p1;
wire   [2:0] zext_ln700_29_fu_3991_p1;
wire   [1:0] zext_ln142_44_fu_3936_p1;
wire   [1:0] zext_ln142_45_fu_3945_p1;
wire   [1:0] add_ln700_77_fu_4011_p2;
wire   [1:0] zext_ln142_43_fu_3927_p1;
wire   [1:0] add_ln700_78_fu_4017_p2;
wire   [1:0] zext_ln142_46_fu_3954_p1;
wire   [1:0] zext_ln142_47_fu_3963_p1;
wire   [1:0] add_ln700_79_fu_4027_p2;
wire   [1:0] zext_ln142_48_fu_3972_p1;
wire   [1:0] zext_ln700_27_fu_3981_p1;
wire   [1:0] add_ln700_80_fu_4037_p2;
wire   [2:0] zext_ln700_34_fu_4043_p1;
wire   [2:0] zext_ln700_33_fu_4033_p1;
wire   [2:0] add_ln700_81_fu_4047_p2;
wire   [2:0] zext_ln700_32_fu_4023_p1;
wire   [0:0] xor_ln899_fu_4059_p2;
wire   [0:0] xor_ln899_1_fu_4072_p2;
wire   [0:0] xor_ln899_2_fu_4081_p2;
wire   [1:0] zext_ln142_1_fu_4077_p1;
wire   [1:0] zext_ln142_2_fu_4086_p1;
wire   [1:0] add_ln700_32_fu_4090_p2;
wire   [3:0] zext_ln700_1_fu_4096_p1;
wire   [3:0] select_ln700_fu_4064_p3;
wire   [3:0] zext_ln700_4_fu_4106_p1;
wire   [3:0] add_ln700_33_fu_4100_p2;
wire   [3:0] zext_ln700_8_fu_4115_p1;
wire   [3:0] add_ln700_37_fu_4109_p2;
wire   [0:0] xor_ln899_14_fu_4124_p2;
wire   [0:0] xor_ln899_15_fu_4137_p2;
wire   [0:0] xor_ln899_16_fu_4146_p2;
wire   [1:0] zext_ln142_13_fu_4142_p1;
wire   [1:0] zext_ln142_14_fu_4151_p1;
wire   [1:0] add_ln700_45_fu_4155_p2;
wire   [3:0] zext_ln700_10_fu_4161_p1;
wire   [3:0] select_ln700_1_fu_4129_p3;
wire   [3:0] zext_ln700_13_fu_4171_p1;
wire   [3:0] add_ln700_46_fu_4165_p2;
wire   [3:0] zext_ln700_17_fu_4180_p1;
wire   [3:0] add_ln700_50_fu_4174_p2;
wire   [0:0] xor_ln899_28_fu_4189_p2;
wire   [0:0] xor_ln899_29_fu_4202_p2;
wire   [0:0] xor_ln899_30_fu_4211_p2;
wire   [1:0] zext_ln142_25_fu_4207_p1;
wire   [1:0] zext_ln142_26_fu_4216_p1;
wire   [1:0] add_ln700_58_fu_4220_p2;
wire   [3:0] zext_ln700_19_fu_4226_p1;
wire   [3:0] select_ln700_2_fu_4194_p3;
wire   [3:0] zext_ln700_22_fu_4236_p1;
wire   [3:0] add_ln700_59_fu_4230_p2;
wire   [3:0] zext_ln700_26_fu_4245_p1;
wire   [3:0] add_ln700_63_fu_4239_p2;
wire   [0:0] xor_ln899_42_fu_4254_p2;
wire   [0:0] xor_ln899_43_fu_4267_p2;
wire   [0:0] xor_ln899_44_fu_4276_p2;
wire   [1:0] zext_ln142_37_fu_4272_p1;
wire   [1:0] zext_ln142_38_fu_4281_p1;
wire   [1:0] add_ln700_71_fu_4285_p2;
wire   [3:0] zext_ln700_28_fu_4291_p1;
wire   [3:0] select_ln700_3_fu_4259_p3;
wire   [3:0] zext_ln700_31_fu_4301_p1;
wire   [3:0] add_ln700_72_fu_4295_p2;
wire   [3:0] zext_ln700_35_fu_4310_p1;
wire   [3:0] add_ln700_76_fu_4304_p2;
wire   [3:0] add_ln700_83_fu_4313_p2;
wire   [3:0] add_ln700_70_fu_4248_p2;
wire   [3:0] add_ln700_57_fu_4183_p2;
wire   [3:0] add_ln700_44_fu_4118_p2;
wire    ap_CS_fsm_state7;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

StreamingFCLayer_Batch_3_Matrix_Vector_Actbkb #(
    .DataWidth( 15 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_55_address0),
    .ce0(threshs_m_thresholds_55_ce0),
    .q0(threshs_m_thresholds_55_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Actcud #(
    .DataWidth( 15 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_54_address0),
    .ce0(threshs_m_thresholds_54_ce0),
    .q0(threshs_m_thresholds_54_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_49_address0),
    .ce0(threshs_m_thresholds_49_ce0),
    .q0(threshs_m_thresholds_49_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActeOg #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_48_address0),
    .ce0(threshs_m_thresholds_48_ce0),
    .q0(threshs_m_thresholds_48_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActfYi #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_47_address0),
    .ce0(threshs_m_thresholds_47_ce0),
    .q0(threshs_m_thresholds_47_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Actg8j #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_46_address0),
    .ce0(threshs_m_thresholds_46_ce0),
    .q0(threshs_m_thresholds_46_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_45_address0),
    .ce0(threshs_m_thresholds_45_ce0),
    .q0(threshs_m_thresholds_45_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Actibs #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_44_address0),
    .ce0(threshs_m_thresholds_44_ce0),
    .q0(threshs_m_thresholds_44_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActjbC #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_43_address0),
    .ce0(threshs_m_thresholds_43_ce0),
    .q0(threshs_m_thresholds_43_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActkbM #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_42_address0),
    .ce0(threshs_m_thresholds_42_ce0),
    .q0(threshs_m_thresholds_42_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActlbW #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_53_address0),
    .ce0(threshs_m_thresholds_53_ce0),
    .q0(threshs_m_thresholds_53_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Actmb6 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_52_address0),
    .ce0(threshs_m_thresholds_52_ce0),
    .q0(threshs_m_thresholds_52_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Actncg #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_51_address0),
    .ce0(threshs_m_thresholds_51_ce0),
    .q0(threshs_m_thresholds_51_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Actocq #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_50_address0),
    .ce0(threshs_m_thresholds_50_ce0),
    .q0(threshs_m_thresholds_50_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActpcA #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_41_address0),
    .ce0(threshs_m_thresholds_41_ce0),
    .q0(threshs_m_thresholds_41_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActqcK #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_40_address0),
    .ce0(threshs_m_thresholds_40_ce0),
    .q0(threshs_m_thresholds_40_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActrcU #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_35_address0),
    .ce0(threshs_m_thresholds_35_ce0),
    .q0(threshs_m_thresholds_35_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Actsc4 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_34_address0),
    .ce0(threshs_m_thresholds_34_ce0),
    .q0(threshs_m_thresholds_34_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Acttde #(
    .DataWidth( 15 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_33_address0),
    .ce0(threshs_m_thresholds_33_ce0),
    .q0(threshs_m_thresholds_33_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Actudo #(
    .DataWidth( 15 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_32_address0),
    .ce0(threshs_m_thresholds_32_ce0),
    .q0(threshs_m_thresholds_32_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Actvdy #(
    .DataWidth( 15 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_31_address0),
    .ce0(threshs_m_thresholds_31_ce0),
    .q0(threshs_m_thresholds_31_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActwdI #(
    .DataWidth( 15 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_30_address0),
    .ce0(threshs_m_thresholds_30_ce0),
    .q0(threshs_m_thresholds_30_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActxdS #(
    .DataWidth( 15 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_29_address0),
    .ce0(threshs_m_thresholds_29_ce0),
    .q0(threshs_m_thresholds_29_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Actyd2 #(
    .DataWidth( 15 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_28_address0),
    .ce0(threshs_m_thresholds_28_ce0),
    .q0(threshs_m_thresholds_28_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Actzec #(
    .DataWidth( 15 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_39_address0),
    .ce0(threshs_m_thresholds_39_ce0),
    .q0(threshs_m_thresholds_39_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActAem #(
    .DataWidth( 15 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_38_address0),
    .ce0(threshs_m_thresholds_38_ce0),
    .q0(threshs_m_thresholds_38_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActBew #(
    .DataWidth( 15 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_37_address0),
    .ce0(threshs_m_thresholds_37_ce0),
    .q0(threshs_m_thresholds_37_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActCeG #(
    .DataWidth( 15 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_36_address0),
    .ce0(threshs_m_thresholds_36_ce0),
    .q0(threshs_m_thresholds_36_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActDeQ #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_27_address0),
    .ce0(threshs_m_thresholds_27_ce0),
    .q0(threshs_m_thresholds_27_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActEe0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_26_address0),
    .ce0(threshs_m_thresholds_26_ce0),
    .q0(threshs_m_thresholds_26_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActFfa #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_21_address0),
    .ce0(threshs_m_thresholds_21_ce0),
    .q0(threshs_m_thresholds_21_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActGfk #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_20_address0),
    .ce0(threshs_m_thresholds_20_ce0),
    .q0(threshs_m_thresholds_20_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActHfu #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_19_address0),
    .ce0(threshs_m_thresholds_19_ce0),
    .q0(threshs_m_thresholds_19_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActIfE #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_18_address0),
    .ce0(threshs_m_thresholds_18_ce0),
    .q0(threshs_m_thresholds_18_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActJfO #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_17_address0),
    .ce0(threshs_m_thresholds_17_ce0),
    .q0(threshs_m_thresholds_17_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActKfY #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_16_address0),
    .ce0(threshs_m_thresholds_16_ce0),
    .q0(threshs_m_thresholds_16_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActLf8 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_15_address0),
    .ce0(threshs_m_thresholds_15_ce0),
    .q0(threshs_m_thresholds_15_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActMgi #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_14_address0),
    .ce0(threshs_m_thresholds_14_ce0),
    .q0(threshs_m_thresholds_14_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActNgs #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_25_address0),
    .ce0(threshs_m_thresholds_25_ce0),
    .q0(threshs_m_thresholds_25_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActOgC #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_24_address0),
    .ce0(threshs_m_thresholds_24_ce0),
    .q0(threshs_m_thresholds_24_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActPgM #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_23_address0),
    .ce0(threshs_m_thresholds_23_ce0),
    .q0(threshs_m_thresholds_23_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActQgW #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_22_address0),
    .ce0(threshs_m_thresholds_22_ce0),
    .q0(threshs_m_thresholds_22_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActRg6 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_13_address0),
    .ce0(threshs_m_thresholds_13_ce0),
    .q0(threshs_m_thresholds_13_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActShg #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_12_address0),
    .ce0(threshs_m_thresholds_12_ce0),
    .q0(threshs_m_thresholds_12_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActThq #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_7_address0),
    .ce0(threshs_m_thresholds_7_ce0),
    .q0(threshs_m_thresholds_7_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActUhA #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_6_address0),
    .ce0(threshs_m_thresholds_6_ce0),
    .q0(threshs_m_thresholds_6_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActVhK #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_5_address0),
    .ce0(threshs_m_thresholds_5_ce0),
    .q0(threshs_m_thresholds_5_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActWhU #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_4_address0),
    .ce0(threshs_m_thresholds_4_ce0),
    .q0(threshs_m_thresholds_4_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActXh4 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_3_address0),
    .ce0(threshs_m_thresholds_3_ce0),
    .q0(threshs_m_thresholds_3_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActYie #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_2_address0),
    .ce0(threshs_m_thresholds_2_ce0),
    .q0(threshs_m_thresholds_2_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActZio #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_1_address0),
    .ce0(threshs_m_thresholds_1_ce0),
    .q0(threshs_m_thresholds_1_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Act0iy #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_address0),
    .ce0(threshs_m_thresholds_ce0),
    .q0(threshs_m_thresholds_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Act1iI #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_11_address0),
    .ce0(threshs_m_thresholds_11_ce0),
    .q0(threshs_m_thresholds_11_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Act2iS #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_10_address0),
    .ce0(threshs_m_thresholds_10_ce0),
    .q0(threshs_m_thresholds_10_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Act3i2 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_9_address0),
    .ce0(threshs_m_thresholds_9_ce0),
    .q0(threshs_m_thresholds_9_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Act4jc #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_8_address0),
    .ce0(threshs_m_thresholds_8_ce0),
    .q0(threshs_m_thresholds_8_q0)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_5jm #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
StreamingFCLayer_5jm_U1(
    .din0(tmp_V_fu_388),
    .din1(tmp_V_1_fu_392),
    .din2(tmp_V_2_fu_396),
    .din3(tmp_V_4_fu_400),
    .din4(tmp_V_5_fu_404),
    .din5(tmp_V_6_fu_408),
    .din6(tmp_V_7_fu_412),
    .din7(tmp_V_8_fu_416),
    .din8(tmp_V_9_fu_420),
    .din9(tmp_V_10_fu_424),
    .din10(tmp_V_11_fu_428),
    .din11(tmp_V_12_fu_432),
    .din12(tmp_V_13_fu_436),
    .din13(tmp_V_14_fu_440),
    .din14(tmp_V_15_fu_444),
    .din15(tmp_V_16_fu_448),
    .din16(tmp_V_17_fu_452),
    .din17(tmp_V_18_fu_456),
    .din18(tmp_V_19_fu_460),
    .din19(tmp_V_20_fu_464),
    .din20(tmp_V_21_fu_468),
    .din21(tmp_V_22_fu_472),
    .din22(tmp_V_23_fu_476),
    .din23(tmp_V_24_fu_480),
    .din24(tmp_V_25_fu_484),
    .din25(tmp_V_26_fu_488),
    .din26(tmp_V_27_fu_492),
    .din27(tmp_V_28_fu_496),
    .din28(tmp_V_29_fu_500),
    .din29(tmp_V_30_fu_504),
    .din30(tmp_V_31_fu_508),
    .din31(tmp_V_32_fu_512),
    .din32(inElem_V_1_fu_1483_p33),
    .dout(inElem_V_1_fu_1483_p34)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U2(
    .din0(mul_ln1352_fu_2068_p0),
    .din1(wgt_M_instance_0_V_reg_4630),
    .dout(mul_ln1352_fu_2068_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U3(
    .din0(mul_ln1352_1_fu_2095_p0),
    .din1(wgt_M_instance_1_V_reg_4635),
    .dout(mul_ln1352_1_fu_2095_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U4(
    .din0(mul_ln1352_2_fu_2122_p0),
    .din1(wgt_M_instance_2_V_reg_4640),
    .dout(mul_ln1352_2_fu_2122_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U5(
    .din0(mul_ln1352_3_fu_2149_p0),
    .din1(wgt_M_instance_3_V_reg_4645),
    .dout(mul_ln1352_3_fu_2149_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U6(
    .din0(mul_ln1352_4_fu_2176_p0),
    .din1(wgt_M_instance_4_V_reg_4650),
    .dout(mul_ln1352_4_fu_2176_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U7(
    .din0(mul_ln1352_5_fu_2203_p0),
    .din1(wgt_M_instance_5_V_reg_4655),
    .dout(mul_ln1352_5_fu_2203_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U8(
    .din0(mul_ln1352_6_fu_2226_p0),
    .din1(wgt_M_instance_6_V_reg_4660),
    .dout(mul_ln1352_6_fu_2226_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U9(
    .din0(mul_ln1352_7_fu_2253_p0),
    .din1(wgt_M_instance_7_V_reg_4665),
    .dout(mul_ln1352_7_fu_2253_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U10(
    .din0(mul_ln1352_8_fu_2294_p0),
    .din1(wgt_M_instance_0_V_1_reg_4670),
    .dout(mul_ln1352_8_fu_2294_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U11(
    .din0(mul_ln1352_9_fu_2307_p0),
    .din1(wgt_M_instance_1_V_1_reg_4675),
    .dout(mul_ln1352_9_fu_2307_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U12(
    .din0(mul_ln1352_10_fu_2320_p0),
    .din1(wgt_M_instance_2_V_1_reg_4680),
    .dout(mul_ln1352_10_fu_2320_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U13(
    .din0(mul_ln1352_11_fu_2333_p0),
    .din1(wgt_M_instance_3_V_1_reg_4685),
    .dout(mul_ln1352_11_fu_2333_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U14(
    .din0(mul_ln1352_12_fu_2346_p0),
    .din1(wgt_M_instance_4_V_1_reg_4690),
    .dout(mul_ln1352_12_fu_2346_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U15(
    .din0(mul_ln1352_13_fu_2359_p0),
    .din1(wgt_M_instance_5_V_1_reg_4695),
    .dout(mul_ln1352_13_fu_2359_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U16(
    .din0(mul_ln1352_14_fu_2368_p0),
    .din1(wgt_M_instance_6_V_1_reg_4700),
    .dout(mul_ln1352_14_fu_2368_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U17(
    .din0(mul_ln1352_15_fu_2381_p0),
    .din1(wgt_M_instance_7_V_1_reg_4705),
    .dout(mul_ln1352_15_fu_2381_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U18(
    .din0(mul_ln1352_16_fu_2422_p0),
    .din1(wgt_M_instance_0_V_2_reg_4710),
    .dout(mul_ln1352_16_fu_2422_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U19(
    .din0(mul_ln1352_17_fu_2435_p0),
    .din1(wgt_M_instance_1_V_2_reg_4715),
    .dout(mul_ln1352_17_fu_2435_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U20(
    .din0(mul_ln1352_18_fu_2448_p0),
    .din1(wgt_M_instance_2_V_2_reg_4720),
    .dout(mul_ln1352_18_fu_2448_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U21(
    .din0(mul_ln1352_19_fu_2461_p0),
    .din1(wgt_M_instance_3_V_2_reg_4725),
    .dout(mul_ln1352_19_fu_2461_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U22(
    .din0(mul_ln1352_20_fu_2474_p0),
    .din1(wgt_M_instance_4_V_2_reg_4730),
    .dout(mul_ln1352_20_fu_2474_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U23(
    .din0(mul_ln1352_21_fu_2487_p0),
    .din1(wgt_M_instance_5_V_2_reg_4735),
    .dout(mul_ln1352_21_fu_2487_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U24(
    .din0(mul_ln1352_22_fu_2496_p0),
    .din1(wgt_M_instance_6_V_2_reg_4740),
    .dout(mul_ln1352_22_fu_2496_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U25(
    .din0(mul_ln1352_23_fu_2509_p0),
    .din1(wgt_M_instance_7_V_2_reg_4745),
    .dout(mul_ln1352_23_fu_2509_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U26(
    .din0(mul_ln1352_24_fu_2550_p0),
    .din1(wgt_M_instance_0_V_3_reg_4750),
    .dout(mul_ln1352_24_fu_2550_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U27(
    .din0(mul_ln1352_25_fu_2563_p0),
    .din1(wgt_M_instance_1_V_3_reg_4755),
    .dout(mul_ln1352_25_fu_2563_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U28(
    .din0(mul_ln1352_26_fu_2576_p0),
    .din1(wgt_M_instance_2_V_3_reg_4760),
    .dout(mul_ln1352_26_fu_2576_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U29(
    .din0(mul_ln1352_27_fu_2589_p0),
    .din1(wgt_M_instance_3_V_3_reg_4765),
    .dout(mul_ln1352_27_fu_2589_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U30(
    .din0(mul_ln1352_28_fu_2602_p0),
    .din1(wgt_M_instance_4_V_3_reg_4770),
    .dout(mul_ln1352_28_fu_2602_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U31(
    .din0(mul_ln1352_29_fu_2615_p0),
    .din1(wgt_M_instance_5_V_3_reg_4775),
    .dout(mul_ln1352_29_fu_2615_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U32(
    .din0(mul_ln1352_30_fu_2624_p0),
    .din1(wgt_M_instance_6_V_3_reg_4780),
    .dout(mul_ln1352_30_fu_2624_p2)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U33(
    .din0(mul_ln1352_31_fu_2637_p0),
    .din1(wgt_M_instance_7_V_3_reg_4785),
    .dout(mul_ln1352_31_fu_2637_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd0) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278 <= inElem_V_1_fu_1483_p34;
    end else if ((((trunc_ln321_fu_1553_p1 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1553_p1 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278 <= in_V_V_TDATA;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278 <= ap_phi_reg_pp0_iter0_act_m_val_V_reg_1278;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_reg_1267 <= i_fu_1365_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_1267 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_reg_4790 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nf_assign_fu_516 <= select_ln301_fu_2750_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_assign_fu_516 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_2046_p2 == 1'd0) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sf_1_fu_384 <= sf_fu_2040_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_2046_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_1_fu_384 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        accu_V_0_0_0_fu_368 <= accu_0_0_V_fu_2837_p2;
        accu_V_0_1_0_fu_372 <= accu_0_1_V_fu_2877_p2;
        accu_V_0_2_0_fu_376 <= accu_0_2_V_fu_2917_p2;
        accu_V_0_3_0_fu_380 <= accu_0_3_V_fu_2957_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln700_11_reg_4824 <= add_ln700_11_fu_2397_p2;
        add_ln700_13_reg_4829 <= add_ln700_13_fu_2413_p2;
        add_ln700_17_reg_4839 <= add_ln700_17_fu_2519_p2;
        add_ln700_19_reg_4844 <= add_ln700_19_fu_2525_p2;
        add_ln700_1_reg_4799 <= add_ln700_1_fu_2263_p2;
        add_ln700_21_reg_4849 <= add_ln700_21_fu_2541_p2;
        add_ln700_25_reg_4859 <= add_ln700_25_fu_2647_p2;
        add_ln700_27_reg_4864 <= add_ln700_27_fu_2653_p2;
        add_ln700_29_reg_4869 <= add_ln700_29_fu_2669_p2;
        add_ln700_3_reg_4804 <= add_ln700_3_fu_2269_p2;
        add_ln700_5_reg_4809 <= add_ln700_5_fu_2285_p2;
        add_ln700_9_reg_4819 <= add_ln700_9_fu_2391_p2;
        icmp_ln271_reg_4622_pp0_iter1_reg <= icmp_ln271_reg_4622;
        icmp_ln289_reg_4790_pp0_iter1_reg <= icmp_ln289_reg_4790;
        mul_ln1352_13_reg_4814 <= mul_ln1352_13_fu_2359_p2;
        mul_ln1352_21_reg_4834 <= mul_ln1352_21_fu_2487_p2;
        mul_ln1352_29_reg_4854 <= mul_ln1352_29_fu_2615_p2;
        mul_ln1352_5_reg_4794 <= mul_ln1352_5_fu_2203_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_reg_4790_pp0_iter2_reg == 1'd1))) begin
        add_ln700_36_reg_5434 <= add_ln700_36_fu_3486_p2;
        add_ln700_43_reg_5439 <= add_ln700_43_fu_3534_p2;
        add_ln700_49_reg_5444 <= add_ln700_49_fu_3659_p2;
        add_ln700_56_reg_5449 <= add_ln700_56_fu_3707_p2;
        add_ln700_62_reg_5454 <= add_ln700_62_fu_3832_p2;
        add_ln700_69_reg_5459 <= add_ln700_69_fu_3880_p2;
        add_ln700_75_reg_5464 <= add_ln700_75_fu_4005_p2;
        add_ln700_82_reg_5469 <= add_ln700_82_fu_4053_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_1359_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln271_reg_4622 <= icmp_ln271_fu_1720_p2;
        icmp_ln289_reg_4790 <= icmp_ln289_fu_2046_p2;
        wgt_M_instance_0_V_1_reg_4670 <= {{weight_V_V_TDATA[35:32]}};
        wgt_M_instance_0_V_2_reg_4710 <= {{weight_V_V_TDATA[67:64]}};
        wgt_M_instance_0_V_3_reg_4750 <= {{weight_V_V_TDATA[99:96]}};
        wgt_M_instance_0_V_reg_4630 <= wgt_M_instance_0_V_fu_1726_p1;
        wgt_M_instance_1_V_1_reg_4675 <= {{weight_V_V_TDATA[39:36]}};
        wgt_M_instance_1_V_2_reg_4715 <= {{weight_V_V_TDATA[71:68]}};
        wgt_M_instance_1_V_3_reg_4755 <= {{weight_V_V_TDATA[103:100]}};
        wgt_M_instance_1_V_reg_4635 <= {{weight_V_V_TDATA[7:4]}};
        wgt_M_instance_2_V_1_reg_4680 <= {{weight_V_V_TDATA[43:40]}};
        wgt_M_instance_2_V_2_reg_4720 <= {{weight_V_V_TDATA[75:72]}};
        wgt_M_instance_2_V_3_reg_4760 <= {{weight_V_V_TDATA[107:104]}};
        wgt_M_instance_2_V_reg_4640 <= {{weight_V_V_TDATA[11:8]}};
        wgt_M_instance_3_V_1_reg_4685 <= {{weight_V_V_TDATA[47:44]}};
        wgt_M_instance_3_V_2_reg_4725 <= {{weight_V_V_TDATA[79:76]}};
        wgt_M_instance_3_V_3_reg_4765 <= {{weight_V_V_TDATA[111:108]}};
        wgt_M_instance_3_V_reg_4645 <= {{weight_V_V_TDATA[15:12]}};
        wgt_M_instance_4_V_1_reg_4690 <= {{weight_V_V_TDATA[51:48]}};
        wgt_M_instance_4_V_2_reg_4730 <= {{weight_V_V_TDATA[83:80]}};
        wgt_M_instance_4_V_3_reg_4770 <= {{weight_V_V_TDATA[115:112]}};
        wgt_M_instance_4_V_reg_4650 <= {{weight_V_V_TDATA[19:16]}};
        wgt_M_instance_5_V_1_reg_4695 <= {{weight_V_V_TDATA[55:52]}};
        wgt_M_instance_5_V_2_reg_4735 <= {{weight_V_V_TDATA[87:84]}};
        wgt_M_instance_5_V_3_reg_4775 <= {{weight_V_V_TDATA[119:116]}};
        wgt_M_instance_5_V_reg_4655 <= {{weight_V_V_TDATA[23:20]}};
        wgt_M_instance_6_V_1_reg_4700 <= {{weight_V_V_TDATA[59:56]}};
        wgt_M_instance_6_V_2_reg_4740 <= {{weight_V_V_TDATA[91:88]}};
        wgt_M_instance_6_V_3_reg_4780 <= {{weight_V_V_TDATA[123:120]}};
        wgt_M_instance_6_V_reg_4660 <= {{weight_V_V_TDATA[27:24]}};
        wgt_M_instance_7_V_1_reg_4705 <= {{weight_V_V_TDATA[63:60]}};
        wgt_M_instance_7_V_2_reg_4745 <= {{weight_V_V_TDATA[95:92]}};
        wgt_M_instance_7_V_3_reg_4785 <= {{weight_V_V_TDATA[127:124]}};
        wgt_M_instance_7_V_reg_4665 <= {{weight_V_V_TDATA[31:28]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln289_reg_4790_pp0_iter2_reg <= icmp_ln289_reg_4790_pp0_iter1_reg;
        icmp_ln289_reg_4790_pp0_iter3_reg <= icmp_ln289_reg_4790_pp0_iter2_reg;
        icmp_ln899_14_reg_5224_pp0_iter3_reg <= icmp_ln899_14_reg_5224;
        icmp_ln899_15_reg_5229_pp0_iter3_reg <= icmp_ln899_15_reg_5229;
        icmp_ln899_16_reg_5234_pp0_iter3_reg <= icmp_ln899_16_reg_5234;
        icmp_ln899_1_reg_5159_pp0_iter3_reg <= icmp_ln899_1_reg_5159;
        icmp_ln899_28_reg_5294_pp0_iter3_reg <= icmp_ln899_28_reg_5294;
        icmp_ln899_29_reg_5299_pp0_iter3_reg <= icmp_ln899_29_reg_5299;
        icmp_ln899_2_reg_5164_pp0_iter3_reg <= icmp_ln899_2_reg_5164;
        icmp_ln899_30_reg_5304_pp0_iter3_reg <= icmp_ln899_30_reg_5304;
        icmp_ln899_42_reg_5364_pp0_iter3_reg <= icmp_ln899_42_reg_5364;
        icmp_ln899_43_reg_5369_pp0_iter3_reg <= icmp_ln899_43_reg_5369;
        icmp_ln899_44_reg_5374_pp0_iter3_reg <= icmp_ln899_44_reg_5374;
        icmp_ln899_reg_5154_pp0_iter3_reg <= icmp_ln899_reg_5154;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_reg_4790_pp0_iter1_reg == 1'd1))) begin
        icmp_ln899_10_reg_5204 <= icmp_ln899_10_fu_3051_p2;
        icmp_ln899_11_reg_5209 <= icmp_ln899_11_fu_3057_p2;
        icmp_ln899_12_reg_5214 <= icmp_ln899_12_fu_3063_p2;
        icmp_ln899_13_reg_5219 <= icmp_ln899_13_fu_3069_p2;
        icmp_ln899_14_reg_5224 <= icmp_ln899_14_fu_3075_p2;
        icmp_ln899_15_reg_5229 <= icmp_ln899_15_fu_3081_p2;
        icmp_ln899_16_reg_5234 <= icmp_ln899_16_fu_3087_p2;
        icmp_ln899_17_reg_5239 <= icmp_ln899_17_fu_3093_p2;
        icmp_ln899_18_reg_5244 <= icmp_ln899_18_fu_3103_p2;
        icmp_ln899_19_reg_5249 <= icmp_ln899_19_fu_3113_p2;
        icmp_ln899_1_reg_5159 <= icmp_ln899_1_fu_2997_p2;
        icmp_ln899_20_reg_5254 <= icmp_ln899_20_fu_3123_p2;
        icmp_ln899_21_reg_5259 <= icmp_ln899_21_fu_3133_p2;
        icmp_ln899_22_reg_5264 <= icmp_ln899_22_fu_3143_p2;
        icmp_ln899_23_reg_5269 <= icmp_ln899_23_fu_3153_p2;
        icmp_ln899_24_reg_5274 <= icmp_ln899_24_fu_3163_p2;
        icmp_ln899_25_reg_5279 <= icmp_ln899_25_fu_3173_p2;
        icmp_ln899_26_reg_5284 <= icmp_ln899_26_fu_3183_p2;
        icmp_ln899_27_reg_5289 <= icmp_ln899_27_fu_3193_p2;
        icmp_ln899_28_reg_5294 <= icmp_ln899_28_fu_3199_p2;
        icmp_ln899_29_reg_5299 <= icmp_ln899_29_fu_3205_p2;
        icmp_ln899_2_reg_5164 <= icmp_ln899_2_fu_3003_p2;
        icmp_ln899_30_reg_5304 <= icmp_ln899_30_fu_3211_p2;
        icmp_ln899_31_reg_5309 <= icmp_ln899_31_fu_3217_p2;
        icmp_ln899_32_reg_5314 <= icmp_ln899_32_fu_3223_p2;
        icmp_ln899_33_reg_5319 <= icmp_ln899_33_fu_3229_p2;
        icmp_ln899_34_reg_5324 <= icmp_ln899_34_fu_3235_p2;
        icmp_ln899_35_reg_5329 <= icmp_ln899_35_fu_3241_p2;
        icmp_ln899_36_reg_5334 <= icmp_ln899_36_fu_3247_p2;
        icmp_ln899_37_reg_5339 <= icmp_ln899_37_fu_3253_p2;
        icmp_ln899_38_reg_5344 <= icmp_ln899_38_fu_3259_p2;
        icmp_ln899_39_reg_5349 <= icmp_ln899_39_fu_3265_p2;
        icmp_ln899_3_reg_5169 <= icmp_ln899_3_fu_3009_p2;
        icmp_ln899_40_reg_5354 <= icmp_ln899_40_fu_3271_p2;
        icmp_ln899_41_reg_5359 <= icmp_ln899_41_fu_3277_p2;
        icmp_ln899_42_reg_5364 <= icmp_ln899_42_fu_3283_p2;
        icmp_ln899_43_reg_5369 <= icmp_ln899_43_fu_3289_p2;
        icmp_ln899_44_reg_5374 <= icmp_ln899_44_fu_3295_p2;
        icmp_ln899_45_reg_5379 <= icmp_ln899_45_fu_3301_p2;
        icmp_ln899_46_reg_5384 <= icmp_ln899_46_fu_3307_p2;
        icmp_ln899_47_reg_5389 <= icmp_ln899_47_fu_3313_p2;
        icmp_ln899_48_reg_5394 <= icmp_ln899_48_fu_3319_p2;
        icmp_ln899_49_reg_5399 <= icmp_ln899_49_fu_3325_p2;
        icmp_ln899_4_reg_5174 <= icmp_ln899_4_fu_3015_p2;
        icmp_ln899_50_reg_5404 <= icmp_ln899_50_fu_3331_p2;
        icmp_ln899_51_reg_5409 <= icmp_ln899_51_fu_3337_p2;
        icmp_ln899_52_reg_5414 <= icmp_ln899_52_fu_3343_p2;
        icmp_ln899_53_reg_5419 <= icmp_ln899_53_fu_3349_p2;
        icmp_ln899_54_reg_5424 <= icmp_ln899_54_fu_3355_p2;
        icmp_ln899_55_reg_5429 <= icmp_ln899_55_fu_3361_p2;
        icmp_ln899_5_reg_5179 <= icmp_ln899_5_fu_3021_p2;
        icmp_ln899_6_reg_5184 <= icmp_ln899_6_fu_3027_p2;
        icmp_ln899_7_reg_5189 <= icmp_ln899_7_fu_3033_p2;
        icmp_ln899_8_reg_5194 <= icmp_ln899_8_fu_3039_p2;
        icmp_ln899_9_reg_5199 <= icmp_ln899_9_fu_3045_p2;
        icmp_ln899_reg_5154 <= icmp_ln899_fu_2987_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_10_fu_424 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_11_fu_428 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_12_fu_432 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_13_fu_436 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_14_fu_440 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_15_fu_444 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_16_fu_448 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_17_fu_452 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_18_fu_456 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_19_fu_460 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_1_fu_392 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_20_fu_464 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_21_fu_468 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_22_fu_472 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_23_fu_476 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_24_fu_480 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_25_fu_484 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_26_fu_488 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_27_fu_492 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_28_fu_496 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_29_fu_500 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_2_fu_396 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_30_fu_504 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_31_fu_508 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_32_fu_512 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_4_fu_400 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_5_fu_404 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_6_fu_408 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_7_fu_412 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_8_fu_416 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_9_fu_420 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1553_p1 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_fu_388 <= in_V_V_TDATA;
    end
end

always @ (*) begin
    if ((icmp_ln248_fu_1359_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln289_reg_4790 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_nf_assign_load_1 = select_ln301_fu_2750_p3;
    end else begin
        ap_sig_allocacmp_nf_assign_load_1 = nf_assign_fu_516;
    end
end

always @ (*) begin
    if (((icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_TDATA_blk_n = in_V_V_TVALID;
    end else begin
        in_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op98_read_state2 == 1'b1))) begin
        in_V_V_TREADY = 1'b1;
    end else begin
        in_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln289_reg_4790_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_V_V_TDATA_blk_n = out_V_V_TREADY;
    end else begin
        out_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_reg_4790_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_V_V_TVALID = 1'b1;
    end else begin
        out_V_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_10_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_11_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_12_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_13_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_14_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_15_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_16_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_17_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_18_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_19_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_1_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_20_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_21_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_22_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_23_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_24_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_25_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_26_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_27_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_28_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_29_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_2_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_30_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_31_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_32_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_33_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_34_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_35_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_36_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_37_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_38_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_39_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_3_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_40_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_41_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_42_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_43_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_44_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_45_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_46_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_47_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_48_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_49_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_4_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_50_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_51_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_52_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_53_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_54_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_55_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_5_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_6_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_7_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_8_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_9_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln248_fu_1359_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weight_V_V_TDATA_blk_n = weight_V_V_TVALID;
    end else begin
        weight_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_1359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weight_V_V_TREADY = 1'b1;
    end else begin
        weight_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln248_fu_1359_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln248_fu_1359_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accu_0_0_V_fu_2837_p2 = ($signed(add_ln700_2_fu_2815_p2) + $signed(sext_ln700_6_fu_2833_p1));

assign accu_0_1_V_fu_2877_p2 = ($signed(add_ln700_10_fu_2855_p2) + $signed(sext_ln700_13_fu_2873_p1));

assign accu_0_2_V_fu_2917_p2 = ($signed(add_ln700_18_fu_2895_p2) + $signed(sext_ln700_20_fu_2913_p1));

assign accu_0_3_V_fu_2957_p2 = ($signed(add_ln700_26_fu_2935_p2) + $signed(sext_ln700_27_fu_2953_p1));

assign add_ln700_10_fu_2855_p2 = ($signed(add_ln700_8_fu_2846_p2) + $signed(sext_ln700_9_fu_2852_p1));

assign add_ln700_11_fu_2397_p2 = ($signed(sext_ln170_6_fu_2300_p1) + $signed(sext_ln170_9_fu_2339_p1));

assign add_ln700_12_fu_2403_p2 = ($signed(sext_ln700_8_fu_2387_p1) + $signed(sext_ln170_7_fu_2313_p1));

assign add_ln700_13_fu_2413_p2 = ($signed(sext_ln170_8_fu_2326_p1) + $signed(sext_ln700_11_fu_2409_p1));

assign add_ln700_14_fu_2867_p2 = ($signed(sext_ln700_10_fu_2861_p1) + $signed(sext_ln700_12_fu_2864_p1));

assign add_ln700_16_fu_2886_p2 = ($signed(sext_ln700_14_fu_2883_p1) + $signed(select_ln271_1_fu_2782_p3));

assign add_ln700_17_fu_2519_p2 = ($signed(sext_ln170_16_fu_2480_p1) + $signed(sext_ln170_17_fu_2502_p1));

assign add_ln700_18_fu_2895_p2 = ($signed(add_ln700_16_fu_2886_p2) + $signed(sext_ln700_16_fu_2892_p1));

assign add_ln700_19_fu_2525_p2 = ($signed(sext_ln170_12_fu_2428_p1) + $signed(sext_ln170_15_fu_2467_p1));

assign add_ln700_1_fu_2263_p2 = ($signed(sext_ln170_4_fu_2182_p1) + $signed(sext_ln170_5_fu_2232_p1));

assign add_ln700_20_fu_2531_p2 = ($signed(sext_ln700_15_fu_2515_p1) + $signed(sext_ln170_13_fu_2441_p1));

assign add_ln700_21_fu_2541_p2 = ($signed(sext_ln170_14_fu_2454_p1) + $signed(sext_ln700_18_fu_2537_p1));

assign add_ln700_22_fu_2907_p2 = ($signed(sext_ln700_17_fu_2901_p1) + $signed(sext_ln700_19_fu_2904_p1));

assign add_ln700_24_fu_2926_p2 = ($signed(sext_ln700_21_fu_2923_p1) + $signed(select_ln271_fu_2775_p3));

assign add_ln700_25_fu_2647_p2 = ($signed(sext_ln170_22_fu_2608_p1) + $signed(sext_ln170_23_fu_2630_p1));

assign add_ln700_26_fu_2935_p2 = ($signed(add_ln700_24_fu_2926_p2) + $signed(sext_ln700_23_fu_2932_p1));

assign add_ln700_27_fu_2653_p2 = ($signed(sext_ln170_18_fu_2556_p1) + $signed(sext_ln170_21_fu_2595_p1));

assign add_ln700_28_fu_2659_p2 = ($signed(sext_ln700_22_fu_2643_p1) + $signed(sext_ln170_19_fu_2569_p1));

assign add_ln700_29_fu_2669_p2 = ($signed(sext_ln170_20_fu_2582_p1) + $signed(sext_ln700_25_fu_2665_p1));

assign add_ln700_2_fu_2815_p2 = ($signed(add_ln700_fu_2806_p2) + $signed(sext_ln700_2_fu_2812_p1));

assign add_ln700_30_fu_2947_p2 = ($signed(sext_ln700_24_fu_2941_p1) + $signed(sext_ln700_26_fu_2944_p1));

assign add_ln700_32_fu_4090_p2 = (zext_ln142_1_fu_4077_p1 + zext_ln142_2_fu_4086_p1);

assign add_ln700_33_fu_4100_p2 = (zext_ln700_1_fu_4096_p1 + select_ln700_fu_4064_p3);

assign add_ln700_34_fu_3466_p2 = (zext_ln142_3_fu_3372_p1 + zext_ln142_4_fu_3381_p1);

assign add_ln700_35_fu_3476_p2 = (zext_ln142_5_fu_3390_p1 + zext_ln142_6_fu_3399_p1);

assign add_ln700_36_fu_3486_p2 = (zext_ln700_3_fu_3482_p1 + zext_ln700_2_fu_3472_p1);

assign add_ln700_37_fu_4109_p2 = (zext_ln700_4_fu_4106_p1 + add_ln700_33_fu_4100_p2);

assign add_ln700_38_fu_3492_p2 = (zext_ln142_8_fu_3417_p1 + zext_ln142_9_fu_3426_p1);

assign add_ln700_39_fu_3498_p2 = (add_ln700_38_fu_3492_p2 + zext_ln142_7_fu_3408_p1);

assign add_ln700_3_fu_2269_p2 = ($signed(sext_ln170_fu_2074_p1) + $signed(sext_ln170_3_fu_2155_p1));

assign add_ln700_40_fu_3508_p2 = (zext_ln142_10_fu_3435_p1 + zext_ln142_11_fu_3444_p1);

assign add_ln700_41_fu_3518_p2 = (zext_ln142_12_fu_3453_p1 + zext_ln700_fu_3462_p1);

assign add_ln700_42_fu_3528_p2 = (zext_ln700_7_fu_3524_p1 + zext_ln700_6_fu_3514_p1);

assign add_ln700_43_fu_3534_p2 = (add_ln700_42_fu_3528_p2 + zext_ln700_5_fu_3504_p1);

assign add_ln700_44_fu_4118_p2 = (zext_ln700_8_fu_4115_p1 + add_ln700_37_fu_4109_p2);

assign add_ln700_45_fu_4155_p2 = (zext_ln142_13_fu_4142_p1 + zext_ln142_14_fu_4151_p1);

assign add_ln700_46_fu_4165_p2 = (zext_ln700_10_fu_4161_p1 + select_ln700_1_fu_4129_p3);

assign add_ln700_47_fu_3639_p2 = (zext_ln142_15_fu_3545_p1 + zext_ln142_16_fu_3554_p1);

assign add_ln700_48_fu_3649_p2 = (zext_ln142_17_fu_3563_p1 + zext_ln142_18_fu_3572_p1);

assign add_ln700_49_fu_3659_p2 = (zext_ln700_12_fu_3655_p1 + zext_ln700_11_fu_3645_p1);

assign add_ln700_4_fu_2275_p2 = ($signed(sext_ln700_1_fu_2259_p1) + $signed(sext_ln170_1_fu_2101_p1));

assign add_ln700_50_fu_4174_p2 = (zext_ln700_13_fu_4171_p1 + add_ln700_46_fu_4165_p2);

assign add_ln700_51_fu_3665_p2 = (zext_ln142_20_fu_3590_p1 + zext_ln142_21_fu_3599_p1);

assign add_ln700_52_fu_3671_p2 = (add_ln700_51_fu_3665_p2 + zext_ln142_19_fu_3581_p1);

assign add_ln700_53_fu_3681_p2 = (zext_ln142_22_fu_3608_p1 + zext_ln142_23_fu_3617_p1);

assign add_ln700_54_fu_3691_p2 = (zext_ln142_24_fu_3626_p1 + zext_ln700_9_fu_3635_p1);

assign add_ln700_55_fu_3701_p2 = (zext_ln700_16_fu_3697_p1 + zext_ln700_15_fu_3687_p1);

assign add_ln700_56_fu_3707_p2 = (add_ln700_55_fu_3701_p2 + zext_ln700_14_fu_3677_p1);

assign add_ln700_57_fu_4183_p2 = (zext_ln700_17_fu_4180_p1 + add_ln700_50_fu_4174_p2);

assign add_ln700_58_fu_4220_p2 = (zext_ln142_25_fu_4207_p1 + zext_ln142_26_fu_4216_p1);

assign add_ln700_59_fu_4230_p2 = (zext_ln700_19_fu_4226_p1 + select_ln700_2_fu_4194_p3);

assign add_ln700_5_fu_2285_p2 = ($signed(sext_ln170_2_fu_2128_p1) + $signed(sext_ln700_4_fu_2281_p1));

assign add_ln700_60_fu_3812_p2 = (zext_ln142_27_fu_3718_p1 + zext_ln142_28_fu_3727_p1);

assign add_ln700_61_fu_3822_p2 = (zext_ln142_29_fu_3736_p1 + zext_ln142_30_fu_3745_p1);

assign add_ln700_62_fu_3832_p2 = (zext_ln700_21_fu_3828_p1 + zext_ln700_20_fu_3818_p1);

assign add_ln700_63_fu_4239_p2 = (zext_ln700_22_fu_4236_p1 + add_ln700_59_fu_4230_p2);

assign add_ln700_64_fu_3838_p2 = (zext_ln142_32_fu_3763_p1 + zext_ln142_33_fu_3772_p1);

assign add_ln700_65_fu_3844_p2 = (add_ln700_64_fu_3838_p2 + zext_ln142_31_fu_3754_p1);

assign add_ln700_66_fu_3854_p2 = (zext_ln142_34_fu_3781_p1 + zext_ln142_35_fu_3790_p1);

assign add_ln700_67_fu_3864_p2 = (zext_ln142_36_fu_3799_p1 + zext_ln700_18_fu_3808_p1);

assign add_ln700_68_fu_3874_p2 = (zext_ln700_25_fu_3870_p1 + zext_ln700_24_fu_3860_p1);

assign add_ln700_69_fu_3880_p2 = (add_ln700_68_fu_3874_p2 + zext_ln700_23_fu_3850_p1);

assign add_ln700_6_fu_2827_p2 = ($signed(sext_ln700_3_fu_2821_p1) + $signed(sext_ln700_5_fu_2824_p1));

assign add_ln700_70_fu_4248_p2 = (zext_ln700_26_fu_4245_p1 + add_ln700_63_fu_4239_p2);

assign add_ln700_71_fu_4285_p2 = (zext_ln142_37_fu_4272_p1 + zext_ln142_38_fu_4281_p1);

assign add_ln700_72_fu_4295_p2 = (zext_ln700_28_fu_4291_p1 + select_ln700_3_fu_4259_p3);

assign add_ln700_73_fu_3985_p2 = (zext_ln142_39_fu_3891_p1 + zext_ln142_40_fu_3900_p1);

assign add_ln700_74_fu_3995_p2 = (zext_ln142_41_fu_3909_p1 + zext_ln142_42_fu_3918_p1);

assign add_ln700_75_fu_4005_p2 = (zext_ln700_30_fu_4001_p1 + zext_ln700_29_fu_3991_p1);

assign add_ln700_76_fu_4304_p2 = (zext_ln700_31_fu_4301_p1 + add_ln700_72_fu_4295_p2);

assign add_ln700_77_fu_4011_p2 = (zext_ln142_44_fu_3936_p1 + zext_ln142_45_fu_3945_p1);

assign add_ln700_78_fu_4017_p2 = (add_ln700_77_fu_4011_p2 + zext_ln142_43_fu_3927_p1);

assign add_ln700_79_fu_4027_p2 = (zext_ln142_46_fu_3954_p1 + zext_ln142_47_fu_3963_p1);

assign add_ln700_80_fu_4037_p2 = (zext_ln142_48_fu_3972_p1 + zext_ln700_27_fu_3981_p1);

assign add_ln700_81_fu_4047_p2 = (zext_ln700_34_fu_4043_p1 + zext_ln700_33_fu_4033_p1);

assign add_ln700_82_fu_4053_p2 = (add_ln700_81_fu_4047_p2 + zext_ln700_32_fu_4023_p1);

assign add_ln700_83_fu_4313_p2 = (zext_ln700_35_fu_4310_p1 + add_ln700_76_fu_4304_p2);

assign add_ln700_8_fu_2846_p2 = ($signed(sext_ln700_7_fu_2843_p1) + $signed(select_ln271_2_fu_2789_p3));

assign add_ln700_9_fu_2391_p2 = ($signed(sext_ln170_10_fu_2352_p1) + $signed(sext_ln170_11_fu_2374_p1));

assign add_ln700_fu_2806_p2 = ($signed(sext_ln700_fu_2803_p1) + $signed(select_ln271_3_fu_2796_p3));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op98_read_state2 == 1'b1)) | ((icmp_ln248_fu_1359_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state6_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op98_read_state2 == 1'b1)) | ((icmp_ln248_fu_1359_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state6_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op98_read_state2 == 1'b1)) | ((icmp_ln248_fu_1359_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (((in_V_V_TVALID == 1'b0) & (ap_predicate_op98_read_state2 == 1'b1)) | ((icmp_ln248_fu_1359_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_io = ((icmp_ln289_reg_4790_pp0_iter3_reg == 1'd1) & (out_V_V_TREADY == 1'b0));
end

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_act_m_val_V_reg_1278 = 'bx;

always @ (*) begin
    ap_predicate_op98_read_state2 = ((icmp_ln252_fu_1374_p2 == 1'd1) & (icmp_ln248_fu_1359_p2 == 1'd0));
end

assign arg_V_read_assign_1_fu_2078_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[7:4]}};

assign arg_V_read_assign_2_fu_2105_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[11:8]}};

assign arg_V_read_assign_3_fu_2132_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[15:12]}};

assign arg_V_read_assign_4_fu_2159_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[19:16]}};

assign arg_V_read_assign_5_fu_2186_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[23:20]}};

assign arg_V_read_assign_6_fu_2209_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[27:24]}};

assign arg_V_read_assign_7_fu_2236_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31:28]}};

assign i_fu_1365_p2 = (i_0_reg_1267 + 13'd1);

assign icmp_ln248_fu_1359_p2 = ((i_0_reg_1267 == 13'd4096) ? 1'b1 : 1'b0);

assign icmp_ln252_fu_1374_p2 = ((ap_sig_allocacmp_nf_assign_load_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1720_p2 = ((sf_1_fu_384 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_2046_p2 = ((sf_fu_2040_p2 == 32'd32) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_2744_p2 = ((nf_fu_2738_p2 == 32'd128) ? 1'b1 : 1'b0);

assign icmp_ln899_10_fu_3051_p2 = (($signed(accu_0_0_V_fu_2837_p2) < $signed(threshs_m_thresholds_53_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_11_fu_3057_p2 = (($signed(accu_0_0_V_fu_2837_p2) < $signed(threshs_m_thresholds_52_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_12_fu_3063_p2 = (($signed(accu_0_0_V_fu_2837_p2) < $signed(threshs_m_thresholds_51_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_13_fu_3069_p2 = (($signed(accu_0_0_V_fu_2837_p2) < $signed(threshs_m_thresholds_50_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_14_fu_3075_p2 = (($signed(accu_0_1_V_fu_2877_p2) < $signed(threshs_m_thresholds_41_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_15_fu_3081_p2 = (($signed(accu_0_1_V_fu_2877_p2) < $signed(threshs_m_thresholds_40_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_16_fu_3087_p2 = (($signed(accu_0_1_V_fu_2877_p2) < $signed(threshs_m_thresholds_35_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_17_fu_3093_p2 = (($signed(accu_0_1_V_fu_2877_p2) < $signed(threshs_m_thresholds_34_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_18_fu_3103_p2 = (($signed(accu_0_1_V_fu_2877_p2) < $signed(sext_ln142_2_fu_3099_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_19_fu_3113_p2 = (($signed(accu_0_1_V_fu_2877_p2) < $signed(sext_ln142_3_fu_3109_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_2997_p2 = (($signed(accu_0_0_V_fu_2837_p2) < $signed(sext_ln142_1_fu_2993_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_20_fu_3123_p2 = (($signed(accu_0_1_V_fu_2877_p2) < $signed(sext_ln142_4_fu_3119_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_21_fu_3133_p2 = (($signed(accu_0_1_V_fu_2877_p2) < $signed(sext_ln142_5_fu_3129_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_22_fu_3143_p2 = (($signed(accu_0_1_V_fu_2877_p2) < $signed(sext_ln142_6_fu_3139_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_23_fu_3153_p2 = (($signed(accu_0_1_V_fu_2877_p2) < $signed(sext_ln142_7_fu_3149_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_24_fu_3163_p2 = (($signed(accu_0_1_V_fu_2877_p2) < $signed(sext_ln142_8_fu_3159_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_25_fu_3173_p2 = (($signed(accu_0_1_V_fu_2877_p2) < $signed(sext_ln142_9_fu_3169_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_26_fu_3183_p2 = (($signed(accu_0_1_V_fu_2877_p2) < $signed(sext_ln142_10_fu_3179_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_27_fu_3193_p2 = (($signed(accu_0_1_V_fu_2877_p2) < $signed(sext_ln142_11_fu_3189_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_28_fu_3199_p2 = (($signed(accu_0_2_V_fu_2917_p2) < $signed(threshs_m_thresholds_27_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_29_fu_3205_p2 = (($signed(accu_0_2_V_fu_2917_p2) < $signed(threshs_m_thresholds_26_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_2_fu_3003_p2 = (($signed(accu_0_0_V_fu_2837_p2) < $signed(threshs_m_thresholds_49_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_30_fu_3211_p2 = (($signed(accu_0_2_V_fu_2917_p2) < $signed(threshs_m_thresholds_21_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_31_fu_3217_p2 = (($signed(accu_0_2_V_fu_2917_p2) < $signed(threshs_m_thresholds_20_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_32_fu_3223_p2 = (($signed(accu_0_2_V_fu_2917_p2) < $signed(threshs_m_thresholds_19_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_33_fu_3229_p2 = (($signed(accu_0_2_V_fu_2917_p2) < $signed(threshs_m_thresholds_18_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_34_fu_3235_p2 = (($signed(accu_0_2_V_fu_2917_p2) < $signed(threshs_m_thresholds_17_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_35_fu_3241_p2 = (($signed(accu_0_2_V_fu_2917_p2) < $signed(threshs_m_thresholds_16_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_36_fu_3247_p2 = (($signed(accu_0_2_V_fu_2917_p2) < $signed(threshs_m_thresholds_15_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_37_fu_3253_p2 = (($signed(accu_0_2_V_fu_2917_p2) < $signed(threshs_m_thresholds_14_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_38_fu_3259_p2 = (($signed(accu_0_2_V_fu_2917_p2) < $signed(threshs_m_thresholds_25_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_39_fu_3265_p2 = (($signed(accu_0_2_V_fu_2917_p2) < $signed(threshs_m_thresholds_24_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_3_fu_3009_p2 = (($signed(accu_0_0_V_fu_2837_p2) < $signed(threshs_m_thresholds_48_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_40_fu_3271_p2 = (($signed(accu_0_2_V_fu_2917_p2) < $signed(threshs_m_thresholds_23_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_41_fu_3277_p2 = (($signed(accu_0_2_V_fu_2917_p2) < $signed(threshs_m_thresholds_22_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_42_fu_3283_p2 = (($signed(accu_0_3_V_fu_2957_p2) < $signed(threshs_m_thresholds_13_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_43_fu_3289_p2 = (($signed(accu_0_3_V_fu_2957_p2) < $signed(threshs_m_thresholds_12_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_44_fu_3295_p2 = (($signed(accu_0_3_V_fu_2957_p2) < $signed(threshs_m_thresholds_7_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_45_fu_3301_p2 = (($signed(accu_0_3_V_fu_2957_p2) < $signed(threshs_m_thresholds_6_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_46_fu_3307_p2 = (($signed(accu_0_3_V_fu_2957_p2) < $signed(threshs_m_thresholds_5_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_47_fu_3313_p2 = (($signed(accu_0_3_V_fu_2957_p2) < $signed(threshs_m_thresholds_4_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_48_fu_3319_p2 = (($signed(accu_0_3_V_fu_2957_p2) < $signed(threshs_m_thresholds_3_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_49_fu_3325_p2 = (($signed(accu_0_3_V_fu_2957_p2) < $signed(threshs_m_thresholds_2_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_4_fu_3015_p2 = (($signed(accu_0_0_V_fu_2837_p2) < $signed(threshs_m_thresholds_47_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_50_fu_3331_p2 = (($signed(accu_0_3_V_fu_2957_p2) < $signed(threshs_m_thresholds_1_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_51_fu_3337_p2 = (($signed(accu_0_3_V_fu_2957_p2) < $signed(threshs_m_thresholds_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_52_fu_3343_p2 = (($signed(accu_0_3_V_fu_2957_p2) < $signed(threshs_m_thresholds_11_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_53_fu_3349_p2 = (($signed(accu_0_3_V_fu_2957_p2) < $signed(threshs_m_thresholds_10_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_54_fu_3355_p2 = (($signed(accu_0_3_V_fu_2957_p2) < $signed(threshs_m_thresholds_9_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_55_fu_3361_p2 = (($signed(accu_0_3_V_fu_2957_p2) < $signed(threshs_m_thresholds_8_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_5_fu_3021_p2 = (($signed(accu_0_0_V_fu_2837_p2) < $signed(threshs_m_thresholds_46_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_6_fu_3027_p2 = (($signed(accu_0_0_V_fu_2837_p2) < $signed(threshs_m_thresholds_45_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_7_fu_3033_p2 = (($signed(accu_0_0_V_fu_2837_p2) < $signed(threshs_m_thresholds_44_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_8_fu_3039_p2 = (($signed(accu_0_0_V_fu_2837_p2) < $signed(threshs_m_thresholds_43_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_9_fu_3045_p2 = (($signed(accu_0_0_V_fu_2837_p2) < $signed(threshs_m_thresholds_42_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_2987_p2 = (($signed(accu_0_0_V_fu_2837_p2) < $signed(sext_ln142_fu_2983_p1)) ? 1'b1 : 1'b0);

assign inElem_V_1_fu_1483_p33 = sf_1_fu_384[4:0];

assign mul_ln1352_10_fu_2320_p0 = zext_ln215_2_fu_2118_p1;

assign mul_ln1352_11_fu_2333_p0 = zext_ln215_3_fu_2145_p1;

assign mul_ln1352_12_fu_2346_p0 = zext_ln215_4_fu_2172_p1;

assign mul_ln1352_13_fu_2359_p0 = zext_ln215_5_fu_2199_p1;

assign mul_ln1352_14_fu_2368_p0 = zext_ln215_6_fu_2222_p1;

assign mul_ln1352_15_fu_2381_p0 = zext_ln215_7_fu_2249_p1;

assign mul_ln1352_16_fu_2422_p0 = zext_ln215_fu_2064_p1;

assign mul_ln1352_17_fu_2435_p0 = zext_ln215_1_fu_2091_p1;

assign mul_ln1352_18_fu_2448_p0 = zext_ln215_2_fu_2118_p1;

assign mul_ln1352_19_fu_2461_p0 = zext_ln215_3_fu_2145_p1;

assign mul_ln1352_1_fu_2095_p0 = zext_ln215_1_fu_2091_p1;

assign mul_ln1352_20_fu_2474_p0 = zext_ln215_4_fu_2172_p1;

assign mul_ln1352_21_fu_2487_p0 = zext_ln215_5_fu_2199_p1;

assign mul_ln1352_22_fu_2496_p0 = zext_ln215_6_fu_2222_p1;

assign mul_ln1352_23_fu_2509_p0 = zext_ln215_7_fu_2249_p1;

assign mul_ln1352_24_fu_2550_p0 = zext_ln215_fu_2064_p1;

assign mul_ln1352_25_fu_2563_p0 = zext_ln215_1_fu_2091_p1;

assign mul_ln1352_26_fu_2576_p0 = zext_ln215_2_fu_2118_p1;

assign mul_ln1352_27_fu_2589_p0 = zext_ln215_3_fu_2145_p1;

assign mul_ln1352_28_fu_2602_p0 = zext_ln215_4_fu_2172_p1;

assign mul_ln1352_29_fu_2615_p0 = zext_ln215_5_fu_2199_p1;

assign mul_ln1352_2_fu_2122_p0 = zext_ln215_2_fu_2118_p1;

assign mul_ln1352_30_fu_2624_p0 = zext_ln215_6_fu_2222_p1;

assign mul_ln1352_31_fu_2637_p0 = zext_ln215_7_fu_2249_p1;

assign mul_ln1352_3_fu_2149_p0 = zext_ln215_3_fu_2145_p1;

assign mul_ln1352_4_fu_2176_p0 = zext_ln215_4_fu_2172_p1;

assign mul_ln1352_5_fu_2203_p0 = zext_ln215_5_fu_2199_p1;

assign mul_ln1352_6_fu_2226_p0 = zext_ln215_6_fu_2222_p1;

assign mul_ln1352_7_fu_2253_p0 = zext_ln215_7_fu_2249_p1;

assign mul_ln1352_8_fu_2294_p0 = zext_ln215_fu_2064_p1;

assign mul_ln1352_9_fu_2307_p0 = zext_ln215_1_fu_2091_p1;

assign mul_ln1352_fu_2068_p0 = zext_ln215_fu_2064_p1;

assign nf_fu_2738_p2 = (nf_assign_fu_516 + 32'd1);

assign out_V_V_TDATA = {{{{add_ln700_83_fu_4313_p2}, {add_ln700_70_fu_4248_p2}}, {add_ln700_57_fu_4183_p2}}, {add_ln700_44_fu_4118_p2}};

assign select_ln271_1_fu_2782_p3 = ((icmp_ln271_reg_4622_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : accu_V_0_2_0_fu_376);

assign select_ln271_2_fu_2789_p3 = ((icmp_ln271_reg_4622_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : accu_V_0_1_0_fu_372);

assign select_ln271_3_fu_2796_p3 = ((icmp_ln271_reg_4622_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : accu_V_0_0_0_fu_368);

assign select_ln271_fu_2775_p3 = ((icmp_ln271_reg_4622_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : accu_V_0_3_0_fu_380);

assign select_ln301_fu_2750_p3 = ((icmp_ln301_fu_2744_p2[0:0] === 1'b1) ? 32'd0 : nf_fu_2738_p2);

assign select_ln700_1_fu_4129_p3 = ((xor_ln899_14_fu_4124_p2[0:0] === 1'b1) ? 4'd10 : 4'd9);

assign select_ln700_2_fu_4194_p3 = ((xor_ln899_28_fu_4189_p2[0:0] === 1'b1) ? 4'd10 : 4'd9);

assign select_ln700_3_fu_4259_p3 = ((xor_ln899_42_fu_4254_p2[0:0] === 1'b1) ? 4'd10 : 4'd9);

assign select_ln700_fu_4064_p3 = ((xor_ln899_fu_4059_p2[0:0] === 1'b1) ? 4'd10 : 4'd9);

assign sext_ln142_10_fu_3179_p1 = $signed(threshs_m_thresholds_37_q0);

assign sext_ln142_11_fu_3189_p1 = $signed(threshs_m_thresholds_36_q0);

assign sext_ln142_1_fu_2993_p1 = $signed(threshs_m_thresholds_54_q0);

assign sext_ln142_2_fu_3099_p1 = $signed(threshs_m_thresholds_33_q0);

assign sext_ln142_3_fu_3109_p1 = $signed(threshs_m_thresholds_32_q0);

assign sext_ln142_4_fu_3119_p1 = $signed(threshs_m_thresholds_31_q0);

assign sext_ln142_5_fu_3129_p1 = $signed(threshs_m_thresholds_30_q0);

assign sext_ln142_6_fu_3139_p1 = $signed(threshs_m_thresholds_29_q0);

assign sext_ln142_7_fu_3149_p1 = $signed(threshs_m_thresholds_28_q0);

assign sext_ln142_8_fu_3159_p1 = $signed(threshs_m_thresholds_39_q0);

assign sext_ln142_9_fu_3169_p1 = $signed(threshs_m_thresholds_38_q0);

assign sext_ln142_fu_2983_p1 = $signed(threshs_m_thresholds_55_q0);

assign sext_ln170_10_fu_2352_p1 = mul_ln1352_12_fu_2346_p2;

assign sext_ln170_11_fu_2374_p1 = mul_ln1352_14_fu_2368_p2;

assign sext_ln170_12_fu_2428_p1 = mul_ln1352_16_fu_2422_p2;

assign sext_ln170_13_fu_2441_p1 = mul_ln1352_17_fu_2435_p2;

assign sext_ln170_14_fu_2454_p1 = mul_ln1352_18_fu_2448_p2;

assign sext_ln170_15_fu_2467_p1 = mul_ln1352_19_fu_2461_p2;

assign sext_ln170_16_fu_2480_p1 = mul_ln1352_20_fu_2474_p2;

assign sext_ln170_17_fu_2502_p1 = mul_ln1352_22_fu_2496_p2;

assign sext_ln170_18_fu_2556_p1 = mul_ln1352_24_fu_2550_p2;

assign sext_ln170_19_fu_2569_p1 = mul_ln1352_25_fu_2563_p2;

assign sext_ln170_1_fu_2101_p1 = mul_ln1352_1_fu_2095_p2;

assign sext_ln170_20_fu_2582_p1 = mul_ln1352_26_fu_2576_p2;

assign sext_ln170_21_fu_2595_p1 = mul_ln1352_27_fu_2589_p2;

assign sext_ln170_22_fu_2608_p1 = mul_ln1352_28_fu_2602_p2;

assign sext_ln170_23_fu_2630_p1 = mul_ln1352_30_fu_2624_p2;

assign sext_ln170_2_fu_2128_p1 = mul_ln1352_2_fu_2122_p2;

assign sext_ln170_3_fu_2155_p1 = mul_ln1352_3_fu_2149_p2;

assign sext_ln170_4_fu_2182_p1 = mul_ln1352_4_fu_2176_p2;

assign sext_ln170_5_fu_2232_p1 = mul_ln1352_6_fu_2226_p2;

assign sext_ln170_6_fu_2300_p1 = mul_ln1352_8_fu_2294_p2;

assign sext_ln170_7_fu_2313_p1 = mul_ln1352_9_fu_2307_p2;

assign sext_ln170_8_fu_2326_p1 = mul_ln1352_10_fu_2320_p2;

assign sext_ln170_9_fu_2339_p1 = mul_ln1352_11_fu_2333_p2;

assign sext_ln170_fu_2074_p1 = mul_ln1352_fu_2068_p2;

assign sext_ln700_10_fu_2861_p1 = $signed(add_ln700_11_reg_4824);

assign sext_ln700_11_fu_2409_p1 = $signed(add_ln700_12_fu_2403_p2);

assign sext_ln700_12_fu_2864_p1 = $signed(add_ln700_13_reg_4829);

assign sext_ln700_13_fu_2873_p1 = $signed(add_ln700_14_fu_2867_p2);

assign sext_ln700_14_fu_2883_p1 = mul_ln1352_21_reg_4834;

assign sext_ln700_15_fu_2515_p1 = mul_ln1352_23_fu_2509_p2;

assign sext_ln700_16_fu_2892_p1 = $signed(add_ln700_17_reg_4839);

assign sext_ln700_17_fu_2901_p1 = $signed(add_ln700_19_reg_4844);

assign sext_ln700_18_fu_2537_p1 = $signed(add_ln700_20_fu_2531_p2);

assign sext_ln700_19_fu_2904_p1 = $signed(add_ln700_21_reg_4849);

assign sext_ln700_1_fu_2259_p1 = mul_ln1352_7_fu_2253_p2;

assign sext_ln700_20_fu_2913_p1 = $signed(add_ln700_22_fu_2907_p2);

assign sext_ln700_21_fu_2923_p1 = mul_ln1352_29_reg_4854;

assign sext_ln700_22_fu_2643_p1 = mul_ln1352_31_fu_2637_p2;

assign sext_ln700_23_fu_2932_p1 = $signed(add_ln700_25_reg_4859);

assign sext_ln700_24_fu_2941_p1 = $signed(add_ln700_27_reg_4864);

assign sext_ln700_25_fu_2665_p1 = $signed(add_ln700_28_fu_2659_p2);

assign sext_ln700_26_fu_2944_p1 = $signed(add_ln700_29_reg_4869);

assign sext_ln700_27_fu_2953_p1 = $signed(add_ln700_30_fu_2947_p2);

assign sext_ln700_2_fu_2812_p1 = $signed(add_ln700_1_reg_4799);

assign sext_ln700_3_fu_2821_p1 = $signed(add_ln700_3_reg_4804);

assign sext_ln700_4_fu_2281_p1 = $signed(add_ln700_4_fu_2275_p2);

assign sext_ln700_5_fu_2824_p1 = $signed(add_ln700_5_reg_4809);

assign sext_ln700_6_fu_2833_p1 = $signed(add_ln700_6_fu_2827_p2);

assign sext_ln700_7_fu_2843_p1 = mul_ln1352_13_reg_4814;

assign sext_ln700_8_fu_2387_p1 = mul_ln1352_15_fu_2381_p2;

assign sext_ln700_9_fu_2852_p1 = $signed(add_ln700_9_reg_4819);

assign sext_ln700_fu_2803_p1 = mul_ln1352_5_reg_4794;

assign sf_fu_2040_p2 = (32'd1 + sf_1_fu_384);

assign threshs_m_thresholds_10_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_11_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_12_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_13_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_14_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_15_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_16_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_17_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_18_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_19_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_1_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_20_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_21_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_22_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_23_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_24_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_25_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_26_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_27_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_28_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_29_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_2_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_30_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_31_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_32_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_33_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_34_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_35_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_36_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_37_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_38_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_39_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_3_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_40_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_41_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_42_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_43_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_44_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_45_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_46_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_47_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_48_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_49_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_4_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_50_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_51_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_52_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_53_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_54_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_55_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_5_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_6_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_7_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_8_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_9_address0 = zext_ln142_fu_2678_p1;

assign threshs_m_thresholds_address0 = zext_ln142_fu_2678_p1;

assign trunc_ln321_fu_1553_p1 = sf_1_fu_384[4:0];

assign trunc_ln647_fu_2057_p1 = ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[3:0];

assign wgt_M_instance_0_V_fu_1726_p1 = weight_V_V_TDATA[3:0];

assign xor_ln899_10_fu_3430_p2 = (icmp_ln899_10_reg_5204 ^ 1'd1);

assign xor_ln899_11_fu_3439_p2 = (icmp_ln899_11_reg_5209 ^ 1'd1);

assign xor_ln899_12_fu_3448_p2 = (icmp_ln899_12_reg_5214 ^ 1'd1);

assign xor_ln899_13_fu_3457_p2 = (icmp_ln899_13_reg_5219 ^ 1'd1);

assign xor_ln899_14_fu_4124_p2 = (icmp_ln899_14_reg_5224_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_15_fu_4137_p2 = (icmp_ln899_15_reg_5229_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_16_fu_4146_p2 = (icmp_ln899_16_reg_5234_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_17_fu_3540_p2 = (icmp_ln899_17_reg_5239 ^ 1'd1);

assign xor_ln899_18_fu_3549_p2 = (icmp_ln899_18_reg_5244 ^ 1'd1);

assign xor_ln899_19_fu_3558_p2 = (icmp_ln899_19_reg_5249 ^ 1'd1);

assign xor_ln899_1_fu_4072_p2 = (icmp_ln899_1_reg_5159_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_20_fu_3567_p2 = (icmp_ln899_20_reg_5254 ^ 1'd1);

assign xor_ln899_21_fu_3576_p2 = (icmp_ln899_21_reg_5259 ^ 1'd1);

assign xor_ln899_22_fu_3585_p2 = (icmp_ln899_22_reg_5264 ^ 1'd1);

assign xor_ln899_23_fu_3594_p2 = (icmp_ln899_23_reg_5269 ^ 1'd1);

assign xor_ln899_24_fu_3603_p2 = (icmp_ln899_24_reg_5274 ^ 1'd1);

assign xor_ln899_25_fu_3612_p2 = (icmp_ln899_25_reg_5279 ^ 1'd1);

assign xor_ln899_26_fu_3621_p2 = (icmp_ln899_26_reg_5284 ^ 1'd1);

assign xor_ln899_27_fu_3630_p2 = (icmp_ln899_27_reg_5289 ^ 1'd1);

assign xor_ln899_28_fu_4189_p2 = (icmp_ln899_28_reg_5294_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_29_fu_4202_p2 = (icmp_ln899_29_reg_5299_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_2_fu_4081_p2 = (icmp_ln899_2_reg_5164_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_30_fu_4211_p2 = (icmp_ln899_30_reg_5304_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_31_fu_3713_p2 = (icmp_ln899_31_reg_5309 ^ 1'd1);

assign xor_ln899_32_fu_3722_p2 = (icmp_ln899_32_reg_5314 ^ 1'd1);

assign xor_ln899_33_fu_3731_p2 = (icmp_ln899_33_reg_5319 ^ 1'd1);

assign xor_ln899_34_fu_3740_p2 = (icmp_ln899_34_reg_5324 ^ 1'd1);

assign xor_ln899_35_fu_3749_p2 = (icmp_ln899_35_reg_5329 ^ 1'd1);

assign xor_ln899_36_fu_3758_p2 = (icmp_ln899_36_reg_5334 ^ 1'd1);

assign xor_ln899_37_fu_3767_p2 = (icmp_ln899_37_reg_5339 ^ 1'd1);

assign xor_ln899_38_fu_3776_p2 = (icmp_ln899_38_reg_5344 ^ 1'd1);

assign xor_ln899_39_fu_3785_p2 = (icmp_ln899_39_reg_5349 ^ 1'd1);

assign xor_ln899_3_fu_3367_p2 = (icmp_ln899_3_reg_5169 ^ 1'd1);

assign xor_ln899_40_fu_3794_p2 = (icmp_ln899_40_reg_5354 ^ 1'd1);

assign xor_ln899_41_fu_3803_p2 = (icmp_ln899_41_reg_5359 ^ 1'd1);

assign xor_ln899_42_fu_4254_p2 = (icmp_ln899_42_reg_5364_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_43_fu_4267_p2 = (icmp_ln899_43_reg_5369_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_44_fu_4276_p2 = (icmp_ln899_44_reg_5374_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_45_fu_3886_p2 = (icmp_ln899_45_reg_5379 ^ 1'd1);

assign xor_ln899_46_fu_3895_p2 = (icmp_ln899_46_reg_5384 ^ 1'd1);

assign xor_ln899_47_fu_3904_p2 = (icmp_ln899_47_reg_5389 ^ 1'd1);

assign xor_ln899_48_fu_3913_p2 = (icmp_ln899_48_reg_5394 ^ 1'd1);

assign xor_ln899_49_fu_3922_p2 = (icmp_ln899_49_reg_5399 ^ 1'd1);

assign xor_ln899_4_fu_3376_p2 = (icmp_ln899_4_reg_5174 ^ 1'd1);

assign xor_ln899_50_fu_3931_p2 = (icmp_ln899_50_reg_5404 ^ 1'd1);

assign xor_ln899_51_fu_3940_p2 = (icmp_ln899_51_reg_5409 ^ 1'd1);

assign xor_ln899_52_fu_3949_p2 = (icmp_ln899_52_reg_5414 ^ 1'd1);

assign xor_ln899_53_fu_3958_p2 = (icmp_ln899_53_reg_5419 ^ 1'd1);

assign xor_ln899_54_fu_3967_p2 = (icmp_ln899_54_reg_5424 ^ 1'd1);

assign xor_ln899_55_fu_3976_p2 = (icmp_ln899_55_reg_5429 ^ 1'd1);

assign xor_ln899_5_fu_3385_p2 = (icmp_ln899_5_reg_5179 ^ 1'd1);

assign xor_ln899_6_fu_3394_p2 = (icmp_ln899_6_reg_5184 ^ 1'd1);

assign xor_ln899_7_fu_3403_p2 = (icmp_ln899_7_reg_5189 ^ 1'd1);

assign xor_ln899_8_fu_3412_p2 = (icmp_ln899_8_reg_5194 ^ 1'd1);

assign xor_ln899_9_fu_3421_p2 = (icmp_ln899_9_reg_5199 ^ 1'd1);

assign xor_ln899_fu_4059_p2 = (icmp_ln899_reg_5154_pp0_iter3_reg ^ 1'd1);

assign zext_ln142_10_fu_3435_p1 = xor_ln899_10_fu_3430_p2;

assign zext_ln142_11_fu_3444_p1 = xor_ln899_11_fu_3439_p2;

assign zext_ln142_12_fu_3453_p1 = xor_ln899_12_fu_3448_p2;

assign zext_ln142_13_fu_4142_p1 = xor_ln899_15_fu_4137_p2;

assign zext_ln142_14_fu_4151_p1 = xor_ln899_16_fu_4146_p2;

assign zext_ln142_15_fu_3545_p1 = xor_ln899_17_fu_3540_p2;

assign zext_ln142_16_fu_3554_p1 = xor_ln899_18_fu_3549_p2;

assign zext_ln142_17_fu_3563_p1 = xor_ln899_19_fu_3558_p2;

assign zext_ln142_18_fu_3572_p1 = xor_ln899_20_fu_3567_p2;

assign zext_ln142_19_fu_3581_p1 = xor_ln899_21_fu_3576_p2;

assign zext_ln142_1_fu_4077_p1 = xor_ln899_1_fu_4072_p2;

assign zext_ln142_20_fu_3590_p1 = xor_ln899_22_fu_3585_p2;

assign zext_ln142_21_fu_3599_p1 = xor_ln899_23_fu_3594_p2;

assign zext_ln142_22_fu_3608_p1 = xor_ln899_24_fu_3603_p2;

assign zext_ln142_23_fu_3617_p1 = xor_ln899_25_fu_3612_p2;

assign zext_ln142_24_fu_3626_p1 = xor_ln899_26_fu_3621_p2;

assign zext_ln142_25_fu_4207_p1 = xor_ln899_29_fu_4202_p2;

assign zext_ln142_26_fu_4216_p1 = xor_ln899_30_fu_4211_p2;

assign zext_ln142_27_fu_3718_p1 = xor_ln899_31_fu_3713_p2;

assign zext_ln142_28_fu_3727_p1 = xor_ln899_32_fu_3722_p2;

assign zext_ln142_29_fu_3736_p1 = xor_ln899_33_fu_3731_p2;

assign zext_ln142_2_fu_4086_p1 = xor_ln899_2_fu_4081_p2;

assign zext_ln142_30_fu_3745_p1 = xor_ln899_34_fu_3740_p2;

assign zext_ln142_31_fu_3754_p1 = xor_ln899_35_fu_3749_p2;

assign zext_ln142_32_fu_3763_p1 = xor_ln899_36_fu_3758_p2;

assign zext_ln142_33_fu_3772_p1 = xor_ln899_37_fu_3767_p2;

assign zext_ln142_34_fu_3781_p1 = xor_ln899_38_fu_3776_p2;

assign zext_ln142_35_fu_3790_p1 = xor_ln899_39_fu_3785_p2;

assign zext_ln142_36_fu_3799_p1 = xor_ln899_40_fu_3794_p2;

assign zext_ln142_37_fu_4272_p1 = xor_ln899_43_fu_4267_p2;

assign zext_ln142_38_fu_4281_p1 = xor_ln899_44_fu_4276_p2;

assign zext_ln142_39_fu_3891_p1 = xor_ln899_45_fu_3886_p2;

assign zext_ln142_3_fu_3372_p1 = xor_ln899_3_fu_3367_p2;

assign zext_ln142_40_fu_3900_p1 = xor_ln899_46_fu_3895_p2;

assign zext_ln142_41_fu_3909_p1 = xor_ln899_47_fu_3904_p2;

assign zext_ln142_42_fu_3918_p1 = xor_ln899_48_fu_3913_p2;

assign zext_ln142_43_fu_3927_p1 = xor_ln899_49_fu_3922_p2;

assign zext_ln142_44_fu_3936_p1 = xor_ln899_50_fu_3931_p2;

assign zext_ln142_45_fu_3945_p1 = xor_ln899_51_fu_3940_p2;

assign zext_ln142_46_fu_3954_p1 = xor_ln899_52_fu_3949_p2;

assign zext_ln142_47_fu_3963_p1 = xor_ln899_53_fu_3958_p2;

assign zext_ln142_48_fu_3972_p1 = xor_ln899_54_fu_3967_p2;

assign zext_ln142_4_fu_3381_p1 = xor_ln899_4_fu_3376_p2;

assign zext_ln142_5_fu_3390_p1 = xor_ln899_5_fu_3385_p2;

assign zext_ln142_6_fu_3399_p1 = xor_ln899_6_fu_3394_p2;

assign zext_ln142_7_fu_3408_p1 = xor_ln899_7_fu_3403_p2;

assign zext_ln142_8_fu_3417_p1 = xor_ln899_8_fu_3412_p2;

assign zext_ln142_9_fu_3426_p1 = xor_ln899_9_fu_3421_p2;

assign zext_ln142_fu_2678_p1 = nf_assign_fu_516;

assign zext_ln215_1_fu_2091_p1 = arg_V_read_assign_1_fu_2078_p4;

assign zext_ln215_2_fu_2118_p1 = arg_V_read_assign_2_fu_2105_p4;

assign zext_ln215_3_fu_2145_p1 = arg_V_read_assign_3_fu_2132_p4;

assign zext_ln215_4_fu_2172_p1 = arg_V_read_assign_4_fu_2159_p4;

assign zext_ln215_5_fu_2199_p1 = arg_V_read_assign_5_fu_2186_p4;

assign zext_ln215_6_fu_2222_p1 = arg_V_read_assign_6_fu_2209_p4;

assign zext_ln215_7_fu_2249_p1 = arg_V_read_assign_7_fu_2236_p4;

assign zext_ln215_fu_2064_p1 = trunc_ln647_fu_2057_p1;

assign zext_ln700_10_fu_4161_p1 = add_ln700_45_fu_4155_p2;

assign zext_ln700_11_fu_3645_p1 = add_ln700_47_fu_3639_p2;

assign zext_ln700_12_fu_3655_p1 = add_ln700_48_fu_3649_p2;

assign zext_ln700_13_fu_4171_p1 = add_ln700_49_reg_5444;

assign zext_ln700_14_fu_3677_p1 = add_ln700_52_fu_3671_p2;

assign zext_ln700_15_fu_3687_p1 = add_ln700_53_fu_3681_p2;

assign zext_ln700_16_fu_3697_p1 = add_ln700_54_fu_3691_p2;

assign zext_ln700_17_fu_4180_p1 = add_ln700_56_reg_5449;

assign zext_ln700_18_fu_3808_p1 = xor_ln899_41_fu_3803_p2;

assign zext_ln700_19_fu_4226_p1 = add_ln700_58_fu_4220_p2;

assign zext_ln700_1_fu_4096_p1 = add_ln700_32_fu_4090_p2;

assign zext_ln700_20_fu_3818_p1 = add_ln700_60_fu_3812_p2;

assign zext_ln700_21_fu_3828_p1 = add_ln700_61_fu_3822_p2;

assign zext_ln700_22_fu_4236_p1 = add_ln700_62_reg_5454;

assign zext_ln700_23_fu_3850_p1 = add_ln700_65_fu_3844_p2;

assign zext_ln700_24_fu_3860_p1 = add_ln700_66_fu_3854_p2;

assign zext_ln700_25_fu_3870_p1 = add_ln700_67_fu_3864_p2;

assign zext_ln700_26_fu_4245_p1 = add_ln700_69_reg_5459;

assign zext_ln700_27_fu_3981_p1 = xor_ln899_55_fu_3976_p2;

assign zext_ln700_28_fu_4291_p1 = add_ln700_71_fu_4285_p2;

assign zext_ln700_29_fu_3991_p1 = add_ln700_73_fu_3985_p2;

assign zext_ln700_2_fu_3472_p1 = add_ln700_34_fu_3466_p2;

assign zext_ln700_30_fu_4001_p1 = add_ln700_74_fu_3995_p2;

assign zext_ln700_31_fu_4301_p1 = add_ln700_75_reg_5464;

assign zext_ln700_32_fu_4023_p1 = add_ln700_78_fu_4017_p2;

assign zext_ln700_33_fu_4033_p1 = add_ln700_79_fu_4027_p2;

assign zext_ln700_34_fu_4043_p1 = add_ln700_80_fu_4037_p2;

assign zext_ln700_35_fu_4310_p1 = add_ln700_82_reg_5469;

assign zext_ln700_3_fu_3482_p1 = add_ln700_35_fu_3476_p2;

assign zext_ln700_4_fu_4106_p1 = add_ln700_36_reg_5434;

assign zext_ln700_5_fu_3504_p1 = add_ln700_39_fu_3498_p2;

assign zext_ln700_6_fu_3514_p1 = add_ln700_40_fu_3508_p2;

assign zext_ln700_7_fu_3524_p1 = add_ln700_41_fu_3518_p2;

assign zext_ln700_8_fu_4115_p1 = add_ln700_43_reg_5439;

assign zext_ln700_9_fu_3635_p1 = xor_ln899_27_fu_3630_p2;

assign zext_ln700_fu_3462_p1 = xor_ln899_13_fu_3457_p2;

endmodule //StreamingFCLayer_Batch_3_Matrix_Vector_Activa
