Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Fri Nov 10 08:47:37 2023
| Host         : Mikkel-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file TEST_HARNESS_control_sets_placed.rpt
| Design       : TEST_HARNESS
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    57 |
|    Minimum number of control sets                        |    57 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    57 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    47 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1508 |          491 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              46 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+----------------------------------+------------------------+------------------+----------------+--------------+
|   Clock Signal  |           Enable Signal          |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+----------------------------------+------------------------+------------------+----------------+--------------+
|  MCLK_IBUF_BUFG | II/I_I2CITF/state[3]_i_1_n_0     |                        |                2 |              4 |         2.00 |
|  MCLK_IBUF_BUFG | II/BUFFER_32[7]_i_1_n_0          | II/BUFFER_32           |                3 |              7 |         2.33 |
|  MCLK_IBUF_BUFG | II/DATA_IN[7]_i_1_n_0            |                        |                2 |              8 |         4.00 |
|  MCLK_IBUF_BUFG | II/I_I2CITF/DATA_OUT[7]_i_1_n_0  |                        |                1 |              8 |         8.00 |
|  MCLK_IBUF_BUFG | II/I_I2CITF/shiftreg[7]_i_1_n_0  |                        |                3 |              8 |         2.67 |
|  MCLK_IBUF_BUFG | II/BUFFER_32[15]_i_1_n_0         | II/BUFFER_32           |                2 |              8 |         4.00 |
|  MCLK_IBUF_BUFG | II/BUFFER_32[23]_i_1_n_0         | II/BUFFER_32           |                3 |              8 |         2.67 |
|  MCLK_IBUF_BUFG | II/BUFFER_32[31]_i_1_n_0         | II/BUFFER_32           |                4 |              8 |         2.00 |
|  MCLK_IBUF_BUFG | II/I_I2CITF/address_i[7]_i_1_n_0 |                        |                4 |              8 |         2.00 |
|  MCLK_IBUF_BUFG | II/BUFFER_32                     | II/BUFFER_8[7]_i_1_n_0 |                3 |             15 |         5.00 |
|  MCLK_IBUF_BUFG | II/MEMORY[0][31]_i_1_n_0         |                        |               10 |             32 |         3.20 |
|  MCLK_IBUF_BUFG | II/MEMORY[10][31]_i_1_n_0        |                        |                8 |             32 |         4.00 |
|  MCLK_IBUF_BUFG | II/MEMORY[31][31]_i_1_n_0        |                        |               18 |             32 |         1.78 |
|  MCLK_IBUF_BUFG | II/MEMORY[11][31]_i_1_n_0        |                        |               10 |             32 |         3.20 |
|  MCLK_IBUF_BUFG | II/MEMORY[13][31]_i_1_n_0        |                        |               11 |             32 |         2.91 |
|  MCLK_IBUF_BUFG | II/MEMORY[16][31]_i_1_n_0        |                        |                7 |             32 |         4.57 |
|  MCLK_IBUF_BUFG | II/MEMORY[17][31]_i_1_n_0        |                        |                8 |             32 |         4.00 |
|  MCLK_IBUF_BUFG | II/MEMORY[18][31]_i_1_n_0        |                        |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | II/MEMORY[1][31]_i_1_n_0         |                        |               10 |             32 |         3.20 |
|  MCLK_IBUF_BUFG | II/MEMORY[29][31]_i_1_n_0        |                        |               11 |             32 |         2.91 |
|  MCLK_IBUF_BUFG | II/MEMORY[2][31]_i_1_n_0         |                        |               14 |             32 |         2.29 |
|  MCLK_IBUF_BUFG | II/MEMORY[30][31]_i_1_n_0        |                        |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | II/MEMORY[6][31]_i_1_n_0         |                        |               14 |             32 |         2.29 |
|  MCLK_IBUF_BUFG | II/MEMORY[32][31]_i_1_n_0        |                        |                7 |             32 |         4.57 |
|  MCLK_IBUF_BUFG | II/MEMORY[33][31]_i_1_n_0        |                        |                6 |             32 |         5.33 |
|  MCLK_IBUF_BUFG | II/MEMORY[34][31]_i_1_n_0        |                        |                5 |             32 |         6.40 |
|  MCLK_IBUF_BUFG | II/MEMORY[35][31]_i_1_n_0        |                        |               10 |             32 |         3.20 |
|  MCLK_IBUF_BUFG | II/MEMORY[36][31]_i_1_n_0        |                        |                7 |             32 |         4.57 |
|  MCLK_IBUF_BUFG | II/MEMORY[37][31]_i_1_n_0        |                        |                7 |             32 |         4.57 |
|  MCLK_IBUF_BUFG | II/MEMORY[20][31]_i_1_n_0        |                        |               13 |             32 |         2.46 |
|  MCLK_IBUF_BUFG |                                  |                        |               17 |             32 |         1.88 |
|  MCLK_IBUF_BUFG | II/MEMORY[22][31]_i_1_n_0        |                        |                8 |             32 |         4.00 |
|  MCLK_IBUF_BUFG | II/MEMORY[23][31]_i_1_n_0        |                        |               17 |             32 |         1.88 |
|  MCLK_IBUF_BUFG | II/MEMORY[24][31]_i_1_n_0        |                        |               14 |             32 |         2.29 |
|  MCLK_IBUF_BUFG | II/MEMORY[25][31]_i_1_n_0        |                        |               10 |             32 |         3.20 |
|  MCLK_IBUF_BUFG | II/MEMORY[26][31]_i_1_n_0        |                        |               11 |             32 |         2.91 |
|  MCLK_IBUF_BUFG | II/MEMORY[27][31]_i_1_n_0        |                        |               12 |             32 |         2.67 |
|  MCLK_IBUF_BUFG | II/MEMORY[28][31]_i_1_n_0        |                        |               10 |             32 |         3.20 |
|  MCLK_IBUF_BUFG | II/MEMORY[15][31]_i_1_n_0        |                        |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | II/MEMORY[12][31]_i_1_n_0        |                        |               11 |             32 |         2.91 |
|  MCLK_IBUF_BUFG | II/MEMORY[19][31]_i_1_n_0        |                        |               12 |             32 |         2.67 |
|  MCLK_IBUF_BUFG | II/MEMORY[7][31]_i_1_n_0         |                        |               20 |             32 |         1.60 |
|  MCLK_IBUF_BUFG | II/MEMORY[9][31]_i_1_n_0         |                        |               19 |             32 |         1.68 |
|  MCLK_IBUF_BUFG | II/MEMORY[21][31]_i_1_n_0        |                        |                8 |             32 |         4.00 |
|  MCLK_IBUF_BUFG | II/MEMORY[8][31]_i_1_n_0         |                        |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | II/MEMORY[38][31]_i_1_n_0        |                        |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | II/MEMORY[39][31]_i_1_n_0        |                        |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | II/MEMORY[3][31]_i_1_n_0         |                        |               10 |             32 |         3.20 |
|  MCLK_IBUF_BUFG | II/MEMORY[40][31]_i_1_n_0        |                        |                6 |             32 |         5.33 |
|  MCLK_IBUF_BUFG | II/MEMORY[41][31]_i_1_n_0        |                        |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | II/MEMORY[42][31]_i_1_n_0        |                        |                7 |             32 |         4.57 |
|  MCLK_IBUF_BUFG | II/MEMORY[43][31]_i_1_n_0        |                        |               15 |             32 |         2.13 |
|  MCLK_IBUF_BUFG | II/MEMORY[44][31]_i_1_n_0        |                        |                6 |             32 |         5.33 |
|  MCLK_IBUF_BUFG | II/MEMORY[45][31]_i_1_n_0        |                        |               15 |             32 |         2.13 |
|  MCLK_IBUF_BUFG | II/MEMORY[4][31]_i_1_n_0         |                        |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | II/MEMORY[5][31]_i_1_n_0         |                        |               12 |             32 |         2.67 |
|  MCLK_IBUF_BUFG | II/MEMORY[14][31]_i_1_n_0        |                        |                8 |             32 |         4.00 |
+-----------------+----------------------------------+------------------------+------------------+----------------+--------------+


