---
title: PCIe
categories: HW
tags:
  - pcie
abbrlink: 6f17
date: 2021-11-18 15:15:29
---

### 名詞
+ Common clocking : 使用相同的 clock
+ SRNS(separate reference clock no SSC) : no SSC (須要求 clock 準確度)
+ SRIS(separate reference clock independent SSC)
+ SSC(spread spectrum clock) isolation
+ PSW(Program Status Word)

<!--more-->

#### PCIE clock mode 
+ Common Reference clock
+ Separate Reference Clock
	+ With No SSC(SRNS)
	SRNS allows worst case of 600 ppm
	+ With Independent SSC(SRIS)



### 參考資料
+ [Clocking Architectures in PCI Express](https://www.truechip.net/articles-details/clocking-architectures-in-pci-express/1114382405)
+ [Abbreviation Finder](https://www.abbreviationfinder.org/)