# NVM_Emulator_ZCU102
Three memory schemes - Address-Based, Iterative Write, and Racetrack Memory - have been implemented on the ZCU102 platform, each accompanied with an integrated wear-out simulator.
