
EchoTerminalSPI.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000025c  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000a  00800060  0000025c  000002d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  000002da  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000030c  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 000000d8  00000000  00000000  00000348  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000efe  00000000  00000000  00000420  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000007d1  00000000  00000000  0000131e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000090b  00000000  00000000  00001aef  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000001b8  00000000  00000000  000023fc  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005fb  00000000  00000000  000025b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000dc8  00000000  00000000  00002baf  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000090  00000000  00000000  00003977  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	ec e5       	ldi	r30, 0x5C	; 92
  68:	f2 e0       	ldi	r31, 0x02	; 2
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	aa 36       	cpi	r26, 0x6A	; 106
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>
  76:	0e 94 27 01 	call	0x24e	; 0x24e <main>
  7a:	0c 94 2c 01 	jmp	0x258	; 0x258 <_exit>

0000007e <__bad_interrupt>:
  7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <DIO_SetPinDirection>:
   
   /* set pin resistor to pull up. */
   SET_BIT(*prt_port_data, pin);
   
   return E_DIO_SUCCESS;
}
  82:	68 30       	cpi	r22, 0x08	; 8
  84:	80 f5       	brcc	.+96     	; 0xe6 <DIO_SetPinDirection+0x64>
  86:	81 30       	cpi	r24, 0x01	; 1
  88:	79 f0       	breq	.+30     	; 0xa8 <DIO_SetPinDirection+0x26>
  8a:	28 f0       	brcs	.+10     	; 0x96 <DIO_SetPinDirection+0x14>
  8c:	82 30       	cpi	r24, 0x02	; 2
  8e:	31 f0       	breq	.+12     	; 0x9c <DIO_SetPinDirection+0x1a>
  90:	83 30       	cpi	r24, 0x03	; 3
  92:	39 f0       	breq	.+14     	; 0xa2 <DIO_SetPinDirection+0x20>
  94:	2a c0       	rjmp	.+84     	; 0xea <DIO_SetPinDirection+0x68>
  96:	ea e3       	ldi	r30, 0x3A	; 58
  98:	f0 e0       	ldi	r31, 0x00	; 0
  9a:	08 c0       	rjmp	.+16     	; 0xac <DIO_SetPinDirection+0x2a>
  9c:	e4 e3       	ldi	r30, 0x34	; 52
  9e:	f0 e0       	ldi	r31, 0x00	; 0
  a0:	05 c0       	rjmp	.+10     	; 0xac <DIO_SetPinDirection+0x2a>
  a2:	e1 e3       	ldi	r30, 0x31	; 49
  a4:	f0 e0       	ldi	r31, 0x00	; 0
  a6:	02 c0       	rjmp	.+4      	; 0xac <DIO_SetPinDirection+0x2a>
  a8:	e7 e3       	ldi	r30, 0x37	; 55
  aa:	f0 e0       	ldi	r31, 0x00	; 0
  ac:	41 30       	cpi	r20, 0x01	; 1
  ae:	61 f4       	brne	.+24     	; 0xc8 <DIO_SetPinDirection+0x46>
  b0:	20 81       	ld	r18, Z
  b2:	81 e0       	ldi	r24, 0x01	; 1
  b4:	90 e0       	ldi	r25, 0x00	; 0
  b6:	02 c0       	rjmp	.+4      	; 0xbc <DIO_SetPinDirection+0x3a>
  b8:	88 0f       	add	r24, r24
  ba:	99 1f       	adc	r25, r25
  bc:	6a 95       	dec	r22
  be:	e2 f7       	brpl	.-8      	; 0xb8 <DIO_SetPinDirection+0x36>
  c0:	82 2b       	or	r24, r18
  c2:	80 83       	st	Z, r24
  c4:	80 e0       	ldi	r24, 0x00	; 0
  c6:	08 95       	ret
  c8:	41 11       	cpse	r20, r1
  ca:	11 c0       	rjmp	.+34     	; 0xee <DIO_SetPinDirection+0x6c>
  cc:	20 81       	ld	r18, Z
  ce:	81 e0       	ldi	r24, 0x01	; 1
  d0:	90 e0       	ldi	r25, 0x00	; 0
  d2:	02 c0       	rjmp	.+4      	; 0xd8 <DIO_SetPinDirection+0x56>
  d4:	88 0f       	add	r24, r24
  d6:	99 1f       	adc	r25, r25
  d8:	6a 95       	dec	r22
  da:	e2 f7       	brpl	.-8      	; 0xd4 <DIO_SetPinDirection+0x52>
  dc:	80 95       	com	r24
  de:	82 23       	and	r24, r18
  e0:	80 83       	st	Z, r24
  e2:	80 e0       	ldi	r24, 0x00	; 0
  e4:	08 95       	ret
  e6:	82 e0       	ldi	r24, 0x02	; 2
  e8:	08 95       	ret
  ea:	83 e0       	ldi	r24, 0x03	; 3
  ec:	08 95       	ret
  ee:	81 e0       	ldi	r24, 0x01	; 1
  f0:	08 95       	ret

000000f2 <DIO_WritePin>:
* @return function error state.
*/
DIO_ERROR_state_t DIO_WritePin(uint8_t port, uint8_t pin, uint8_t data)
{
   /* check if invalid pin is given. */
   if(PIN_7 < pin)
  f2:	68 30       	cpi	r22, 0x08	; 8
  f4:	80 f5       	brcc	.+96     	; 0x156 <DIO_WritePin+0x64>

   /* pointers to carry the required port registers address. */
   volatile uint8_t * prt_port_data = NULL_PTR;
   
   /* sets the data pointer according to the required port. */
   switch(port)
  f6:	81 30       	cpi	r24, 0x01	; 1
  f8:	79 f0       	breq	.+30     	; 0x118 <DIO_WritePin+0x26>
  fa:	28 f0       	brcs	.+10     	; 0x106 <DIO_WritePin+0x14>
  fc:	82 30       	cpi	r24, 0x02	; 2
  fe:	31 f0       	breq	.+12     	; 0x10c <DIO_WritePin+0x1a>
 100:	83 30       	cpi	r24, 0x03	; 3
 102:	39 f0       	breq	.+14     	; 0x112 <DIO_WritePin+0x20>
 104:	2a c0       	rjmp	.+84     	; 0x15a <DIO_WritePin+0x68>
   {
      case PORTA:
         prt_port_data = &PORTA_DATA;
 106:	eb e3       	ldi	r30, 0x3B	; 59
 108:	f0 e0       	ldi	r31, 0x00	; 0
 10a:	08 c0       	rjmp	.+16     	; 0x11c <DIO_WritePin+0x2a>
         break;
      case PORTB:
         prt_port_data = &PORTB_DATA;
         break;
      case PORTC:
         prt_port_data = &PORTC_DATA;
 10c:	e5 e3       	ldi	r30, 0x35	; 53
 10e:	f0 e0       	ldi	r31, 0x00	; 0
         break;
 110:	05 c0       	rjmp	.+10     	; 0x11c <DIO_WritePin+0x2a>
      case PORTD:
         prt_port_data = &PORTD_DATA;
 112:	e2 e3       	ldi	r30, 0x32	; 50
 114:	f0 e0       	ldi	r31, 0x00	; 0
         break;
 116:	02 c0       	rjmp	.+4      	; 0x11c <DIO_WritePin+0x2a>
   {
      case PORTA:
         prt_port_data = &PORTA_DATA;
         break;
      case PORTB:
         prt_port_data = &PORTB_DATA;
 118:	e8 e3       	ldi	r30, 0x38	; 56
 11a:	f0 e0       	ldi	r31, 0x00	; 0
         break;
      default:
         return E_DIO_INVALID_PORT;
   }
   /* set or clear value in the pin. */
   if(HIGH == data)
 11c:	41 30       	cpi	r20, 0x01	; 1
 11e:	61 f4       	brne	.+24     	; 0x138 <DIO_WritePin+0x46>
   {
      SET_BIT(*prt_port_data,pin);
 120:	20 81       	ld	r18, Z
 122:	81 e0       	ldi	r24, 0x01	; 1
 124:	90 e0       	ldi	r25, 0x00	; 0
 126:	02 c0       	rjmp	.+4      	; 0x12c <DIO_WritePin+0x3a>
 128:	88 0f       	add	r24, r24
 12a:	99 1f       	adc	r25, r25
 12c:	6a 95       	dec	r22
 12e:	e2 f7       	brpl	.-8      	; 0x128 <DIO_WritePin+0x36>
 130:	82 2b       	or	r24, r18
 132:	80 83       	st	Z, r24
   {
      return E_DIO_INVALID_WRITE_DATA;
   }
   
   /* return success message. */
   return E_DIO_SUCCESS;
 134:	80 e0       	ldi	r24, 0x00	; 0
 136:	08 95       	ret
   /* set or clear value in the pin. */
   if(HIGH == data)
   {
      SET_BIT(*prt_port_data,pin);
   }
   else if(LOW == data)
 138:	41 11       	cpse	r20, r1
 13a:	11 c0       	rjmp	.+34     	; 0x15e <DIO_WritePin+0x6c>
   {
      CLEAR_BIT(*prt_port_data,pin);
 13c:	20 81       	ld	r18, Z
 13e:	81 e0       	ldi	r24, 0x01	; 1
 140:	90 e0       	ldi	r25, 0x00	; 0
 142:	02 c0       	rjmp	.+4      	; 0x148 <DIO_WritePin+0x56>
 144:	88 0f       	add	r24, r24
 146:	99 1f       	adc	r25, r25
 148:	6a 95       	dec	r22
 14a:	e2 f7       	brpl	.-8      	; 0x144 <DIO_WritePin+0x52>
 14c:	80 95       	com	r24
 14e:	82 23       	and	r24, r18
 150:	80 83       	st	Z, r24
   {
      return E_DIO_INVALID_WRITE_DATA;
   }
   
   /* return success message. */
   return E_DIO_SUCCESS;
 152:	80 e0       	ldi	r24, 0x00	; 0
 154:	08 95       	ret
DIO_ERROR_state_t DIO_WritePin(uint8_t port, uint8_t pin, uint8_t data)
{
   /* check if invalid pin is given. */
   if(PIN_7 < pin)
   {
      return E_DIO_INVALID_PIN;
 156:	82 e0       	ldi	r24, 0x02	; 2
 158:	08 95       	ret
         break;
      case PORTD:
         prt_port_data = &PORTD_DATA;
         break;
      default:
         return E_DIO_INVALID_PORT;
 15a:	83 e0       	ldi	r24, 0x03	; 3
 15c:	08 95       	ret
      CLEAR_BIT(*prt_port_data,pin);
   }
   /* if data is invalid. */
   else
   {
      return E_DIO_INVALID_WRITE_DATA;
 15e:	84 e0       	ldi	r24, 0x04	; 4
   }
   
   /* return success message. */
   return E_DIO_SUCCESS;
}
 160:	08 95       	ret

00000162 <SPI_Init>:
* @param [in]  SpiNumber   -  SPI channel number.
*
* @return function error state.
*/
SPI_ERROR_state_t SPI_Init(uint8_t SpiNumber)
{
 162:	1f 93       	push	r17
 164:	cf 93       	push	r28
 166:	df 93       	push	r29
   switch(SpiNumber)
 168:	81 11       	cpse	r24, r1
 16a:	2f c0       	rjmp	.+94     	; 0x1ca <SPI_Init+0x68>
   {
      #ifdef SPI_CH_0
      case SPI_CH_0:
         /* initialize master node */
         if( (SPI_CH_0_CONTROL_MASK & MASTER_SELECT) )
 16c:	d0 91 68 00 	lds	r29, 0x0068	; 0x800068 <SPI_CH_0_CONTROL_MASK>
 170:	cd 2f       	mov	r28, r29
 172:	c0 71       	andi	r28, 0x10	; 16
 174:	d4 ff       	sbrs	r29, 4
 176:	1f c0       	rjmp	.+62     	; 0x1b6 <SPI_Init+0x54>
         {
            /* initialize slave select pins */
            #ifdef SPI_CH_0_SS_CH_0
               DIO_SetPinDirection(SPI_CH_0_SS_CH_0_PORT, SPI_CH_0_SS_CH_0_PIN, OUTPUT);
 178:	10 91 60 00 	lds	r17, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 17c:	c0 91 61 00 	lds	r28, 0x0061	; 0x800061 <SPI_CH_0_SS_CH_0_PORT>
 180:	41 e0       	ldi	r20, 0x01	; 1
 182:	61 2f       	mov	r22, r17
 184:	8c 2f       	mov	r24, r28
 186:	0e 94 41 00 	call	0x82	; 0x82 <DIO_SetPinDirection>
               DIO_WritePin(SPI_CH_0_SS_CH_0_PORT, SPI_CH_0_SS_CH_0_PIN, HIGH);
 18a:	41 e0       	ldi	r20, 0x01	; 1
 18c:	61 2f       	mov	r22, r17
 18e:	8c 2f       	mov	r24, r28
 190:	0e 94 79 00 	call	0xf2	; 0xf2 <DIO_WritePin>
            #endif
            /* initialize MOSI and clock source pins */
            DIO_SetPinDirection(SPI_CH_0_MOSI_PORT, SPI_CH_0_MOSI_PIN, OUTPUT);
 194:	41 e0       	ldi	r20, 0x01	; 1
 196:	60 91 66 00 	lds	r22, 0x0066	; 0x800066 <SPI_CH_0_MOSI_PIN>
 19a:	80 91 67 00 	lds	r24, 0x0067	; 0x800067 <SPI_CH_0_MOSI_PORT>
 19e:	0e 94 41 00 	call	0x82	; 0x82 <DIO_SetPinDirection>
            DIO_SetPinDirection(SPI_CH_0_SCK_PORT, SPI_CH_0_SCK_PIN, OUTPUT);
 1a2:	41 e0       	ldi	r20, 0x01	; 1
 1a4:	60 91 62 00 	lds	r22, 0x0062	; 0x800062 <SPI_CH_0_SCK_PIN>
 1a8:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <SPI_CH_0_SCK_PORT>
 1ac:	0e 94 41 00 	call	0x82	; 0x82 <DIO_SetPinDirection>
            /* sets SPI control register */
            SPI_CONTROL_R = SPI_CH_0_CONTROL_MASK;
 1b0:	dd b9       	out	0x0d, r29	; 13
         return E_SPI_INVALID_CH;
      
   }
   
   /* return success message */
   return E_SPI_SUCCESS;
 1b2:	c0 e0       	ldi	r28, 0x00	; 0
 1b4:	0b c0       	rjmp	.+22     	; 0x1cc <SPI_Init+0x6a>
         }
         /* initialize slave node */
         else
         {
            /* initialize MISO pins */
            DIO_SetPinDirection(SPI_CH_0_MISO_PORT, SPI_CH_0_MISO_PIN, OUTPUT);
 1b6:	41 e0       	ldi	r20, 0x01	; 1
 1b8:	60 91 64 00 	lds	r22, 0x0064	; 0x800064 <SPI_CH_0_MISO_PIN>
 1bc:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <SPI_CH_0_MISO_PORT>
 1c0:	0e 94 41 00 	call	0x82	; 0x82 <DIO_SetPinDirection>
            /* sets SPI control register */
            SPI_CONTROL_R = SPI_EN;
 1c4:	80 e4       	ldi	r24, 0x40	; 64
 1c6:	8d b9       	out	0x0d, r24	; 13
 1c8:	01 c0       	rjmp	.+2      	; 0x1cc <SPI_Init+0x6a>
         }
         break;
      #endif
      default:
         return E_SPI_INVALID_CH;
 1ca:	c6 e0       	ldi	r28, 0x06	; 6
      
   }
   
   /* return success message */
   return E_SPI_SUCCESS;
}
 1cc:	8c 2f       	mov	r24, r28
 1ce:	df 91       	pop	r29
 1d0:	cf 91       	pop	r28
 1d2:	1f 91       	pop	r17
 1d4:	08 95       	ret

000001d6 <SPI_TransmitChar>:
* @param [in]  slave_CH    -  slave select line.
*
* @return function error state.
*/
SPI_ERROR_state_t SPI_TransmitChar(uint8_t SpiNumber, uint8_t TxChar, uint8_t slave_CH)
{
 1d6:	0f 93       	push	r16
 1d8:	1f 93       	push	r17
 1da:	cf 93       	push	r28
 1dc:	df 93       	push	r29
   volatile uint8_t * ptr_SPIStatusR;
   uint8_t u8_SSPort;
   uint8_t u8_SSPin;
   
   /* get the required spi data */
   switch(SpiNumber)
 1de:	81 11       	cpse	r24, r1
 1e0:	22 c0       	rjmp	.+68     	; 0x226 <SPI_TransmitChar+0x50>
      default:
         return E_SPI_INVALID_CH;
   }
   
   /* get the required slave select port and pin */
   switch(slave_CH)
 1e2:	44 23       	and	r20, r20
 1e4:	19 f0       	breq	.+6      	; 0x1ec <SPI_TransmitChar+0x16>
 1e6:	4f 3f       	cpi	r20, 0xFF	; 255
 1e8:	29 f0       	breq	.+10     	; 0x1f4 <SPI_TransmitChar+0x1e>
 1ea:	1f c0       	rjmp	.+62     	; 0x22a <SPI_TransmitChar+0x54>
   {
      #ifdef SPI_CH_0_SS_CH_0
      case SPI_CH_0_SS_CH_0:
         u8_SSPort = SPI_CH_0_SS_CH_0_PORT;
 1ec:	10 91 61 00 	lds	r17, 0x0061	; 0x800061 <SPI_CH_0_SS_CH_0_PORT>
         u8_SSPin = SPI_CH_0_SS_CH_0_PIN;
 1f0:	00 91 60 00 	lds	r16, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 1f4:	c4 2f       	mov	r28, r20
 1f6:	d6 2f       	mov	r29, r22
         break;
      default:
         return E_SPI_INVALID_SS_CH;
   }
   
   if(SLAVE_SS_CH != slave_CH)
 1f8:	4f 3f       	cpi	r20, 0xFF	; 255
 1fa:	29 f0       	breq	.+10     	; 0x206 <SPI_TransmitChar+0x30>
   {
      /* select slave line */
      DIO_WritePin(u8_SSPort, u8_SSPin, LOW);
 1fc:	40 e0       	ldi	r20, 0x00	; 0
 1fe:	60 2f       	mov	r22, r16
 200:	81 2f       	mov	r24, r17
 202:	0e 94 79 00 	call	0xf2	; 0xf2 <DIO_WritePin>
   }
   
   /* sets character in the SPI register */
   *ptr_SPIDataR = TxChar;
 206:	df b9       	out	0x0f, r29	; 15
   
   /* loops until transmitting is complete */
   while(!(*ptr_SPIStatusR & SPI_TRANSMIT_COMPLETE_BIT ));
 208:	77 9b       	sbis	0x0e, 7	; 14
 20a:	fe cf       	rjmp	.-4      	; 0x208 <SPI_TransmitChar+0x32>
   /* check if there is a write collision error flag */
   if( (*ptr_SPIStatusR & SPI_WRITE_COLLISION_BIT ) )
 20c:	8e b1       	in	r24, 0x0e	; 14
 20e:	d8 2f       	mov	r29, r24
 210:	d0 74       	andi	r29, 0x40	; 64
 212:	86 fd       	sbrc	r24, 6
 214:	0c c0       	rjmp	.+24     	; 0x22e <SPI_TransmitChar+0x58>
   {
      return E_SPI_WRITE_COLLISION;
   }
   
   if(SLAVE_SS_CH != slave_CH)
 216:	cf 3f       	cpi	r28, 0xFF	; 255
 218:	59 f0       	breq	.+22     	; 0x230 <SPI_TransmitChar+0x5a>
   {
      /* unselect slave line */
      DIO_WritePin(u8_SSPort, u8_SSPin, HIGH);
 21a:	41 e0       	ldi	r20, 0x01	; 1
 21c:	60 2f       	mov	r22, r16
 21e:	81 2f       	mov	r24, r17
 220:	0e 94 79 00 	call	0xf2	; 0xf2 <DIO_WritePin>
 224:	05 c0       	rjmp	.+10     	; 0x230 <SPI_TransmitChar+0x5a>
         ptr_SPIDataR = &SPI_DATA_R;
         ptr_SPIStatusR = &SPI_STATUS_R;
         break;
      #endif
      default:
         return E_SPI_INVALID_CH;
 226:	d6 e0       	ldi	r29, 0x06	; 6
 228:	03 c0       	rjmp	.+6      	; 0x230 <SPI_TransmitChar+0x5a>
         break;
      #endif
      case SLAVE_SS_CH:
         break;
      default:
         return E_SPI_INVALID_SS_CH;
 22a:	d5 e0       	ldi	r29, 0x05	; 5
 22c:	01 c0       	rjmp	.+2      	; 0x230 <SPI_TransmitChar+0x5a>
   /* loops until transmitting is complete */
   while(!(*ptr_SPIStatusR & SPI_TRANSMIT_COMPLETE_BIT ));
   /* check if there is a write collision error flag */
   if( (*ptr_SPIStatusR & SPI_WRITE_COLLISION_BIT ) )
   {
      return E_SPI_WRITE_COLLISION;
 22e:	d1 e0       	ldi	r29, 0x01	; 1
      DIO_WritePin(u8_SSPort, u8_SSPin, HIGH);
   }
   
   /* return success message */
   return E_SPI_SUCCESS;
}
 230:	8d 2f       	mov	r24, r29
 232:	df 91       	pop	r29
 234:	cf 91       	pop	r28
 236:	1f 91       	pop	r17
 238:	0f 91       	pop	r16
 23a:	08 95       	ret

0000023c <ECU_1_Function>:
/**
* @brief: This function is the master node main function.
*/
static void ECU_1_Function(void)
{
   SPI_Init(SPI_CH_0);
 23c:	80 e0       	ldi	r24, 0x00	; 0
 23e:	0e 94 b1 00 	call	0x162	; 0x162 <SPI_Init>
   {
      for(volatile uint16_t j=0; j<2666; j++);
   }*/
   
//   SPI_SelectSlave(SPI_CH_0_SS_CH_0);
   SPI_TransmitChar(SPI_CH_0, 0x1F, SPI_CH_0_SS_CH_0);
 242:	40 e0       	ldi	r20, 0x00	; 0
 244:	6f e1       	ldi	r22, 0x1F	; 31
 246:	80 e0       	ldi	r24, 0x00	; 0
 248:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <SPI_TransmitChar>
 24c:	08 95       	ret

0000024e <main>:
-----------------------------------*/


int main(void)
{
   ECU_1_Function();
 24e:	0e 94 1e 01 	call	0x23c	; 0x23c <ECU_1_Function>
   //ECU_2_Function();
}
 252:	80 e0       	ldi	r24, 0x00	; 0
 254:	90 e0       	ldi	r25, 0x00	; 0
 256:	08 95       	ret

00000258 <_exit>:
 258:	f8 94       	cli

0000025a <__stop_program>:
 25a:	ff cf       	rjmp	.-2      	; 0x25a <__stop_program>
