# Circuit Netlist Export - Visual Guide

## Architecture Overview

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    Schematic Editor                          â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”            â”‚
â”‚  â”‚  Symbol    â”‚  â”‚   Wires    â”‚  â”‚  Geometry  â”‚            â”‚
â”‚  â”‚  Instances â”‚  â”‚  a â†’ b     â”‚  â”‚  Positions â”‚            â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚                  â”‚                  â”‚
         â”‚                  â”‚                  â”‚
         â–¼                  â–¼                  â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                   Export Functions                           â”‚
â”‚                                                               â”‚
â”‚  ğŸ’¾ Save (unchanged)     ğŸ”Œ Netlist (NEW!)                   â”‚
â”‚  schematic.v1.json      circuit.v1.json                      â”‚
â”‚  - Geometry             - Components with refs                â”‚
â”‚  - Editor state         - Nets (connectivity)                â”‚
â”‚  - No semantics         - Semantic information               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## Netlist Extraction Process

```
Step 1: Wire Graph Construction
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    R1:pin2 â”€â”€â”€â”€wire1â”€â”€â”€â”€ R2:pin1
       â”‚
       â”‚
    wire2
       â”‚
       â–¼
    GND:pin1

Step 2: Union-Find Algorithm
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    NET1: {R1:pin2, R2:pin1}
    GND:  {R2:pin2, GND:pin1}

Step 3: Generate Output
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    Components: [R1, R2, GND]
    Nets:
      - NET1: [(R1, pin2), (R2, pin1)]
      - GND:  [(R2, pin2), (GND, pin1)]
```

## Example Circuit

### Input: Schematic (schematic.v1.json)
```
     VCC
      â”‚
      R1 (10k)
      â”‚
      â”œâ”€â”€â”€â”€â”€â”€â”
      â”‚      â”‚
      R2     C1
      â”‚      â”‚
     GND    GND
```

### Output: Netlist (circuit.v1.json)

```json
{
  "type": "circuit.v1",
  "components": [
    { "ref": "R1", "symbolId": "R" },
    { "ref": "R2", "symbolId": "R" },
    { "ref": "C1", "symbolId": "C" },
    { "ref": "VCC", "symbolId": "VCC" },
    { "ref": "GND", "symbolId": "GND" }
  ],
  "nets": [
    {
      "name": "VCC",
      "nodes": [
        { "ref": "VCC", "pin": "1" },
        { "ref": "R1", "pin": "1" }
      ]
    },
    {
      "name": "NET1",
      "nodes": [
        { "ref": "R1", "pin": "2" },
        { "ref": "R2", "pin": "1" },
        { "ref": "C1", "pin": "1" }
      ]
    },
    {
      "name": "GND",
      "nodes": [
        { "ref": "R2", "pin": "2" },
        { "ref": "C1", "pin": "2" },
        { "ref": "GND", "pin": "1" }
      ]
    }
  ]
}
```

## UI Changes

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  ğŸ“ Schematic Editor                                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  [Auto Tidy] [ELK Layout] [ğŸ”+] [ğŸ”-] [ğŸ¯]              â”‚
â”‚  [ğŸ’¾ Save] [ğŸ”Œ Netlist] [ğŸ“‚ Load]    â† NEW BUTTON!      â”‚
â”‚  [ğŸ“¦ Import Symbols] [ğŸ“˜ Examples]                       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## Use Cases

### 1. PCB Layout
```
circuit.v1.json â†’ PCB Tool
                   â”œâ”€ Place components (refs match)
                   â”œâ”€ Route nets
                   â””â”€ DRC checks
```

### 2. Bill of Materials (BOM)
```
circuit.v1.json â†’ BOM Generator
                   â”œâ”€ R1: 10kÎ©, 0805
                   â”œâ”€ R2: 1kÎ©, 0805
                   â””â”€ C1: 100nF, 0603
```

### 3. SPICE Simulation
```
circuit.v1.json â†’ SPICE Netlist
                   â”œâ”€ R1 VCC NET1 10k
                   â”œâ”€ R2 NET1 GND 1k
                   â””â”€ C1 NET1 GND 100n
```

### 4. Design Validation
```
circuit.v1.json â†’ Validator
                   â”œâ”€ Check floating nets
                   â”œâ”€ Power connectivity
                   â””â”€ Component values
```

## Technical Highlights

### Union-Find Algorithm
- **Time**: O(nâ‹…Î±(n)) â‰ˆ O(n) where Î± is inverse Ackermann
- **Space**: O(n) for parent map
- **Optimizations**: Path compression + union by rank

### Reference Generation
```typescript
prefixMap = {
  'R': 'R',      // Resistor    â†’ R1, R2, R3...
  'C': 'C',      // Capacitor   â†’ C1, C2, C3...
  'L': 'L',      // Inductor    â†’ L1, L2, L3...
  'D': 'D',      // Diode       â†’ D1, D2, D3...
  'Q': 'Q',      // Transistor  â†’ Q1, Q2, Q3...
  'U': 'U',      // IC          â†’ U1, U2, U3...
  'GND': 'GND',  // Ground      â†’ GND (no number)
  'VCC': 'VCC',  // Power       â†’ VCC (no number)
}
```

### Net Naming Strategy
1. **Power nets**: Use power symbol name (GND, VCC, VDD)
2. **Signal nets**: Sequential numbering (NET1, NET2, NET3...)
3. **Empty nets**: Ignored (< 2 nodes)

## Compatibility

| Format | Status | Notes |
|--------|--------|-------|
| schematic.v1.json | âœ… Unchanged | Primary geometry format |
| patch library | âœ… Unchanged | Reusable subcircuits |
| circuit.v1.json | âœ… NEW | Derived netlist export |
| symbol library | âœ… Unchanged | Component definitions |

## Future Roadmap

### Phase 1 (Completed) âœ…
- Basic netlist extraction
- Auto-generated refs
- Power net naming
- UI button integration

### Phase 2 (Future)
- [ ] Component metadata UI (value, footprint)
- [ ] Manual ref editing
- [ ] Net name customization
- [ ] Hierarchical design support

### Phase 3 (Future)
- [ ] DRC integration
- [ ] BOM export
- [ ] SPICE netlist format
- [ ] PCB export integration

---

**Key Principle**: Geometry is primary, netlist is derived. The editor remains a geometry-first tool, with semantic information extracted on demand.
