Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Sep 15 15:41:23 2024
| Host         : LAPTOP-3HRAKL57 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.107        0.000                      0                   53        0.251        0.000                      0                   53        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.107        0.000                      0                   53        0.251        0.000                      0                   53        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 d/scan_timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/col_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.828ns (20.700%)  route 3.172ns (79.300%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  d/scan_timer_reg[17]/Q
                         net (fo=2, routed)           1.020     6.554    d/scan_timer[17]
    SLICE_X12Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.678 f  d/scan_timer[19]_i_7/O
                         net (fo=2, routed)           0.817     7.495    d/scan_timer[19]_i_7_n_0
    SLICE_X12Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.619 r  d/scan_timer[19]_i_1/O
                         net (fo=21, routed)          1.335     8.955    d/scan_timer[19]_i_1_n_0
    SLICE_X12Y101        LUT2 (Prop_lut2_I0_O)        0.124     9.079 r  d/col_select[0]_i_1/O
                         net (fo=1, routed)           0.000     9.079    d/col_select[0]_i_1_n_0
    SLICE_X12Y101        FDRE                                         r  d/col_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.616    14.957    d/clk_100MHz_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  d/col_select_reg[0]/C
                         clock pessimism              0.187    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X12Y101        FDRE (Setup_fdre_C_D)        0.077    15.186    d/col_select_reg[0]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  6.107    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 d/scan_timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/col_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 0.854ns (21.212%)  route 3.172ns (78.788%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  d/scan_timer_reg[17]/Q
                         net (fo=2, routed)           1.020     6.554    d/scan_timer[17]
    SLICE_X12Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.678 f  d/scan_timer[19]_i_7/O
                         net (fo=2, routed)           0.817     7.495    d/scan_timer[19]_i_7_n_0
    SLICE_X12Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.619 r  d/scan_timer[19]_i_1/O
                         net (fo=21, routed)          1.335     8.955    d/scan_timer[19]_i_1_n_0
    SLICE_X12Y101        LUT3 (Prop_lut3_I1_O)        0.150     9.105 r  d/col_select[1]_i_1/O
                         net (fo=1, routed)           0.000     9.105    d/col_select[1]_i_1_n_0
    SLICE_X12Y101        FDRE                                         r  d/col_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.616    14.957    d/clk_100MHz_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  d/col_select_reg[1]/C
                         clock pessimism              0.187    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X12Y101        FDRE (Setup_fdre_C_D)        0.118    15.227    d/col_select_reg[1]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 d/scan_timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.704ns (21.067%)  route 2.638ns (78.933%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  d/scan_timer_reg[17]/Q
                         net (fo=2, routed)           1.020     6.554    d/scan_timer[17]
    SLICE_X12Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.678 f  d/scan_timer[19]_i_7/O
                         net (fo=2, routed)           0.817     7.495    d/scan_timer[19]_i_7_n_0
    SLICE_X12Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.619 r  d/scan_timer[19]_i_1/O
                         net (fo=21, routed)          0.801     8.421    d/scan_timer[19]_i_1_n_0
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.441    14.782    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[17]/C
                         clock pessimism              0.297    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X13Y98         FDRE (Setup_fdre_C_R)       -0.429    14.615    d/scan_timer_reg[17]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 d/scan_timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.704ns (21.067%)  route 2.638ns (78.933%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  d/scan_timer_reg[17]/Q
                         net (fo=2, routed)           1.020     6.554    d/scan_timer[17]
    SLICE_X12Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.678 f  d/scan_timer[19]_i_7/O
                         net (fo=2, routed)           0.817     7.495    d/scan_timer[19]_i_7_n_0
    SLICE_X12Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.619 r  d/scan_timer[19]_i_1/O
                         net (fo=21, routed)          0.801     8.421    d/scan_timer[19]_i_1_n_0
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.441    14.782    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[18]/C
                         clock pessimism              0.297    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X13Y98         FDRE (Setup_fdre_C_R)       -0.429    14.615    d/scan_timer_reg[18]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 d/scan_timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.704ns (21.067%)  route 2.638ns (78.933%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  d/scan_timer_reg[17]/Q
                         net (fo=2, routed)           1.020     6.554    d/scan_timer[17]
    SLICE_X12Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.678 f  d/scan_timer[19]_i_7/O
                         net (fo=2, routed)           0.817     7.495    d/scan_timer[19]_i_7_n_0
    SLICE_X12Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.619 r  d/scan_timer[19]_i_1/O
                         net (fo=21, routed)          0.801     8.421    d/scan_timer[19]_i_1_n_0
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.441    14.782    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[19]/C
                         clock pessimism              0.297    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X13Y98         FDRE (Setup_fdre_C_R)       -0.429    14.615    d/scan_timer_reg[19]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 d/scan_timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.704ns (22.031%)  route 2.491ns (77.969%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  d/scan_timer_reg[17]/Q
                         net (fo=2, routed)           1.020     6.554    d/scan_timer[17]
    SLICE_X12Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.678 f  d/scan_timer[19]_i_7/O
                         net (fo=2, routed)           0.817     7.495    d/scan_timer[19]_i_7_n_0
    SLICE_X12Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.619 r  d/scan_timer[19]_i_1/O
                         net (fo=21, routed)          0.655     8.274    d/scan_timer[19]_i_1_n_0
    SLICE_X13Y95         FDRE                                         r  d/scan_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.440    14.781    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y95         FDRE                                         r  d/scan_timer_reg[5]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X13Y95         FDRE (Setup_fdre_C_R)       -0.429    14.589    d/scan_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 d/scan_timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.704ns (22.031%)  route 2.491ns (77.969%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  d/scan_timer_reg[17]/Q
                         net (fo=2, routed)           1.020     6.554    d/scan_timer[17]
    SLICE_X12Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.678 f  d/scan_timer[19]_i_7/O
                         net (fo=2, routed)           0.817     7.495    d/scan_timer[19]_i_7_n_0
    SLICE_X12Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.619 r  d/scan_timer[19]_i_1/O
                         net (fo=21, routed)          0.655     8.274    d/scan_timer[19]_i_1_n_0
    SLICE_X13Y95         FDRE                                         r  d/scan_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.440    14.781    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y95         FDRE                                         r  d/scan_timer_reg[6]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X13Y95         FDRE (Setup_fdre_C_R)       -0.429    14.589    d/scan_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 d/scan_timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.704ns (22.031%)  route 2.491ns (77.969%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  d/scan_timer_reg[17]/Q
                         net (fo=2, routed)           1.020     6.554    d/scan_timer[17]
    SLICE_X12Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.678 f  d/scan_timer[19]_i_7/O
                         net (fo=2, routed)           0.817     7.495    d/scan_timer[19]_i_7_n_0
    SLICE_X12Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.619 r  d/scan_timer[19]_i_1/O
                         net (fo=21, routed)          0.655     8.274    d/scan_timer[19]_i_1_n_0
    SLICE_X13Y95         FDRE                                         r  d/scan_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.440    14.781    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y95         FDRE                                         r  d/scan_timer_reg[7]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X13Y95         FDRE (Setup_fdre_C_R)       -0.429    14.589    d/scan_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 d/scan_timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.704ns (22.031%)  route 2.491ns (77.969%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  d/scan_timer_reg[17]/Q
                         net (fo=2, routed)           1.020     6.554    d/scan_timer[17]
    SLICE_X12Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.678 f  d/scan_timer[19]_i_7/O
                         net (fo=2, routed)           0.817     7.495    d/scan_timer[19]_i_7_n_0
    SLICE_X12Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.619 r  d/scan_timer[19]_i_1/O
                         net (fo=21, routed)          0.655     8.274    d/scan_timer[19]_i_1_n_0
    SLICE_X13Y95         FDRE                                         r  d/scan_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.440    14.781    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y95         FDRE                                         r  d/scan_timer_reg[8]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X13Y95         FDRE (Setup_fdre_C_R)       -0.429    14.589    d/scan_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 d/scan_timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.704ns (22.070%)  route 2.486ns (77.930%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  d/scan_timer_reg[17]/Q
                         net (fo=2, routed)           1.020     6.554    d/scan_timer[17]
    SLICE_X12Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.678 f  d/scan_timer[19]_i_7/O
                         net (fo=2, routed)           0.817     7.495    d/scan_timer[19]_i_7_n_0
    SLICE_X12Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.619 r  d/scan_timer[19]_i_1/O
                         net (fo=21, routed)          0.649     8.269    d/scan_timer[19]_i_1_n_0
    SLICE_X13Y97         FDRE                                         r  d/scan_timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.441    14.782    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y97         FDRE                                         r  d/scan_timer_reg[13]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y97         FDRE (Setup_fdre_C_R)       -0.429    14.590    d/scan_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  6.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 d/col_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/col_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.647     1.531    d/clk_100MHz_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  d/col_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164     1.695 r  d/col_select_reg[0]/Q
                         net (fo=10, routed)          0.175     1.870    d/sel0[4]
    SLICE_X12Y101        LUT3 (Prop_lut3_I0_O)        0.043     1.913 r  d/col_select[1]_i_1/O
                         net (fo=1, routed)           0.000     1.913    d/col_select[1]_i_1_n_0
    SLICE_X12Y101        FDRE                                         r  d/col_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.921     2.049    d/clk_100MHz_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  d/col_select_reg[1]/C
                         clock pessimism             -0.518     1.531    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.131     1.662    d/col_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 d/scan_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.447    d/clk_100MHz_IBUF_BUFG
    SLICE_X12Y95         FDRE                                         r  d/scan_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  d/scan_timer_reg[0]/Q
                         net (fo=4, routed)           0.190     1.801    d/scan_timer[0]
    SLICE_X12Y95         LUT1 (Prop_lut1_I0_O)        0.043     1.844 r  d/scan_timer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.844    d/scan_timer_0[0]
    SLICE_X12Y95         FDRE                                         r  d/scan_timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.833     1.961    d/clk_100MHz_IBUF_BUFG
    SLICE_X12Y95         FDRE                                         r  d/scan_timer_reg[0]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X12Y95         FDRE (Hold_fdre_C_D)         0.133     1.580    d/scan_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 d/col_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/col_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.647     1.531    d/clk_100MHz_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  d/col_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164     1.695 r  d/col_select_reg[0]/Q
                         net (fo=10, routed)          0.175     1.870    d/sel0[4]
    SLICE_X12Y101        LUT2 (Prop_lut2_I1_O)        0.045     1.915 r  d/col_select[0]_i_1/O
                         net (fo=1, routed)           0.000     1.915    d/col_select[0]_i_1_n_0
    SLICE_X12Y101        FDRE                                         r  d/col_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.921     2.049    d/clk_100MHz_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  d/col_select_reg[0]/C
                         clock pessimism             -0.518     1.531    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.120     1.651    d/col_select_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 d/scan_timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.565     1.448    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y97         FDRE                                         r  d/scan_timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d/scan_timer_reg[16]/Q
                         net (fo=3, routed)           0.120     1.710    d/scan_timer[16]
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  d/scan_timer_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.818    d/data0[16]
    SLICE_X13Y97         FDRE                                         r  d/scan_timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.962    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y97         FDRE                                         r  d/scan_timer_reg[16]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y97         FDRE (Hold_fdre_C_D)         0.105     1.553    d/scan_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 d/scan_timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.565     1.448    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d/scan_timer_reg[17]/Q
                         net (fo=2, routed)           0.114     1.703    d/scan_timer[17]
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  d/scan_timer_reg[19]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.818    d/data0[17]
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.962    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[17]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.105     1.553    d/scan_timer_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 d/scan_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.447    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y95         FDRE                                         r  d/scan_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d/scan_timer_reg[5]/Q
                         net (fo=2, routed)           0.114     1.702    d/scan_timer[5]
    SLICE_X13Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.817 r  d/scan_timer_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.817    d/data0[5]
    SLICE_X13Y95         FDRE                                         r  d/scan_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.833     1.961    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y95         FDRE                                         r  d/scan_timer_reg[5]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y95         FDRE (Hold_fdre_C_D)         0.105     1.552    d/scan_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 d/scan_timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.565     1.448    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d/scan_timer_reg[19]/Q
                         net (fo=2, routed)           0.120     1.710    d/scan_timer[19]
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  d/scan_timer_reg[19]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.821    d/data0[19]
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.962    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  d/scan_timer_reg[19]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.105     1.553    d/scan_timer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 d/scan_timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.565     1.448    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y97         FDRE                                         r  d/scan_timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d/scan_timer_reg[13]/Q
                         net (fo=3, routed)           0.117     1.707    d/scan_timer[13]
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.822 r  d/scan_timer_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.822    d/data0[13]
    SLICE_X13Y97         FDRE                                         r  d/scan_timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.962    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y97         FDRE                                         r  d/scan_timer_reg[13]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y97         FDRE (Hold_fdre_C_D)         0.105     1.553    d/scan_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 d/scan_timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.565     1.448    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y97         FDRE                                         r  d/scan_timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d/scan_timer_reg[15]/Q
                         net (fo=3, routed)           0.122     1.711    d/scan_timer[15]
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  d/scan_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    d/data0[15]
    SLICE_X13Y97         FDRE                                         r  d/scan_timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.962    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y97         FDRE                                         r  d/scan_timer_reg[15]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y97         FDRE (Hold_fdre_C_D)         0.105     1.553    d/scan_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 d/scan_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.447    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y94         FDRE                                         r  d/scan_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d/scan_timer_reg[3]/Q
                         net (fo=2, routed)           0.122     1.710    d/scan_timer[3]
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  d/scan_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    d/data0[3]
    SLICE_X13Y94         FDRE                                         r  d/scan_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.833     1.961    d/clk_100MHz_IBUF_BUFG
    SLICE_X13Y94         FDRE                                         r  d/scan_timer_reg[3]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y94         FDRE (Hold_fdre_C_D)         0.105     1.552    d/scan_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y103  d/col_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y103  d/col_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y103  d/col_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y103  d/col_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y101  d/col_select_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y101  d/col_select_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y102  d/dec_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y102  d/dec_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y102  d/dec_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y101  d/col_select_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y101  d/col_select_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y102  d/dec_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y102  d/dec_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y102  d/dec_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y102  d/dec_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y97   d/scan_timer_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y97   d/scan_timer_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y97   d/scan_timer_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y97   d/scan_timer_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y103  d/col_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y103  d/col_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y103  d/col_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y103  d/col_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y95   d/scan_timer_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y96   d/scan_timer_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y96   d/scan_timer_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y96   d/scan_timer_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y94   d/scan_timer_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y94   d/scan_timer_reg[2]/C



