

================================================================
== Vitis HLS Report for 'Load_Input'
================================================================
* Date:           Sat Apr 20 12:10:05 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dense
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      521|      521|  2.084 us|  2.084 us|  521|  521|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1      |      384|      384|         3|          -|          -|   128|        no|
        |- input_zero  |      127|      127|         1|          1|          1|   128|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     391|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     143|    -|
|Register         |        -|     -|     172|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     172|     534|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln23_fu_186_p2    |         +|   0|  0|   71|          64|          64|
    |empty_223_fu_233_p2   |         +|   0|  0|   15|           8|           1|
    |i_fu_314_p2           |         +|   0|  0|   14|           7|           1|
    |In_Min_fu_258_p2      |         -|   0|  0|   39|          32|          32|
    |exitcond53_fu_227_p2  |      icmp|   0|  0|   11|           8|           9|
    |icmp_ln29_fu_358_p2   |      icmp|   0|  0|   10|           7|           2|
    |icmp_ln31_fu_309_p2   |      icmp|   0|  0|   20|          32|          32|
    |empty_227_fu_280_p2   |       shl|   0|  0|  179|          64|          64|
    |mask_fu_298_p2        |       shl|   0|  0|   16|           2|           8|
    |shl_ln32_fu_351_p2    |       shl|   0|  0|   16|           2|           8|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0|  391|         226|         221|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |IN1_blk_n_AR           |   9|          2|    1|          2|
    |IN1_blk_n_R            |   9|          2|    1|          2|
    |ap_NS_fsm              |  65|         14|    1|         14|
    |i13_reg_163            |   9|          2|    7|         14|
    |input_buffer_address1  |  14|          3|    5|         15|
    |input_buffer_d1        |  14|          3|   64|        192|
    |input_buffer_we1       |  14|          3|    8|         24|
    |loop_index_fu_106      |   9|          2|    8|         16|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 143|         31|   95|        279|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |IN1_addr_read_reg_412  |  16|   0|   16|          0|
    |IN1_addr_reg_376       |  64|   0|   64|          0|
    |In_Min_reg_407         |  32|   0|   32|          0|
    |ap_CS_fsm              |  13|   0|   13|          0|
    |empty_224_reg_396      |   2|   0|    2|          0|
    |i13_reg_163            |   7|   0|    7|          0|
    |loop_index_fu_106      |   8|   0|    8|          0|
    |offset_reg_387         |  25|   0|   32|          7|
    |tmp_194_reg_402        |   5|   0|    5|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 172|   0|  179|          7|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|    Load_Input|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|    Load_Input|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|    Load_Input|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|    Load_Input|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|    Load_Input|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|    Load_Input|  return value|
|m_axi_IN1_AWVALID      |  out|    1|       m_axi|           IN1|       pointer|
|m_axi_IN1_AWREADY      |   in|    1|       m_axi|           IN1|       pointer|
|m_axi_IN1_AWADDR       |  out|   64|       m_axi|           IN1|       pointer|
|m_axi_IN1_AWID         |  out|    1|       m_axi|           IN1|       pointer|
|m_axi_IN1_AWLEN        |  out|   32|       m_axi|           IN1|       pointer|
|m_axi_IN1_AWSIZE       |  out|    3|       m_axi|           IN1|       pointer|
|m_axi_IN1_AWBURST      |  out|    2|       m_axi|           IN1|       pointer|
|m_axi_IN1_AWLOCK       |  out|    2|       m_axi|           IN1|       pointer|
|m_axi_IN1_AWCACHE      |  out|    4|       m_axi|           IN1|       pointer|
|m_axi_IN1_AWPROT       |  out|    3|       m_axi|           IN1|       pointer|
|m_axi_IN1_AWQOS        |  out|    4|       m_axi|           IN1|       pointer|
|m_axi_IN1_AWREGION     |  out|    4|       m_axi|           IN1|       pointer|
|m_axi_IN1_AWUSER       |  out|    1|       m_axi|           IN1|       pointer|
|m_axi_IN1_WVALID       |  out|    1|       m_axi|           IN1|       pointer|
|m_axi_IN1_WREADY       |   in|    1|       m_axi|           IN1|       pointer|
|m_axi_IN1_WDATA        |  out|   16|       m_axi|           IN1|       pointer|
|m_axi_IN1_WSTRB        |  out|    2|       m_axi|           IN1|       pointer|
|m_axi_IN1_WLAST        |  out|    1|       m_axi|           IN1|       pointer|
|m_axi_IN1_WID          |  out|    1|       m_axi|           IN1|       pointer|
|m_axi_IN1_WUSER        |  out|    1|       m_axi|           IN1|       pointer|
|m_axi_IN1_ARVALID      |  out|    1|       m_axi|           IN1|       pointer|
|m_axi_IN1_ARREADY      |   in|    1|       m_axi|           IN1|       pointer|
|m_axi_IN1_ARADDR       |  out|   64|       m_axi|           IN1|       pointer|
|m_axi_IN1_ARID         |  out|    1|       m_axi|           IN1|       pointer|
|m_axi_IN1_ARLEN        |  out|   32|       m_axi|           IN1|       pointer|
|m_axi_IN1_ARSIZE       |  out|    3|       m_axi|           IN1|       pointer|
|m_axi_IN1_ARBURST      |  out|    2|       m_axi|           IN1|       pointer|
|m_axi_IN1_ARLOCK       |  out|    2|       m_axi|           IN1|       pointer|
|m_axi_IN1_ARCACHE      |  out|    4|       m_axi|           IN1|       pointer|
|m_axi_IN1_ARPROT       |  out|    3|       m_axi|           IN1|       pointer|
|m_axi_IN1_ARQOS        |  out|    4|       m_axi|           IN1|       pointer|
|m_axi_IN1_ARREGION     |  out|    4|       m_axi|           IN1|       pointer|
|m_axi_IN1_ARUSER       |  out|    1|       m_axi|           IN1|       pointer|
|m_axi_IN1_RVALID       |   in|    1|       m_axi|           IN1|       pointer|
|m_axi_IN1_RREADY       |  out|    1|       m_axi|           IN1|       pointer|
|m_axi_IN1_RDATA        |   in|   16|       m_axi|           IN1|       pointer|
|m_axi_IN1_RLAST        |   in|    1|       m_axi|           IN1|       pointer|
|m_axi_IN1_RID          |   in|    1|       m_axi|           IN1|       pointer|
|m_axi_IN1_RFIFONUM     |   in|   11|       m_axi|           IN1|       pointer|
|m_axi_IN1_RUSER        |   in|    1|       m_axi|           IN1|       pointer|
|m_axi_IN1_RRESP        |   in|    2|       m_axi|           IN1|       pointer|
|m_axi_IN1_BVALID       |   in|    1|       m_axi|           IN1|       pointer|
|m_axi_IN1_BREADY       |  out|    1|       m_axi|           IN1|       pointer|
|m_axi_IN1_BRESP        |   in|    2|       m_axi|           IN1|       pointer|
|m_axi_IN1_BID          |   in|    1|       m_axi|           IN1|       pointer|
|m_axi_IN1_BUSER        |   in|    1|       m_axi|           IN1|       pointer|
|feature_in             |   in|   64|     ap_none|    feature_in|        scalar|
|input_buffer_address1  |  out|    5|   ap_memory|  input_buffer|         array|
|input_buffer_ce1       |  out|    1|   ap_memory|  input_buffer|         array|
|input_buffer_we1       |  out|    8|   ap_memory|  input_buffer|         array|
|input_buffer_d1        |  out|   64|   ap_memory|  input_buffer|         array|
|In_LP_now              |   in|   25|     ap_none|     In_LP_now|        scalar|
|CHin                   |   in|   32|     ap_none|          CHin|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

