ModuleName event_4
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 360 ,Y1: 144 ,X2: 384 ,Y2: 144
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 224 ,Y1: 192 ,X2: 248 ,Y2: 192
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 304 ,Y1: 240 ,X2: 304 ,Y2: 264
Edge X1: 280 ,Y1: 264 ,X2: 304 ,Y2: 264
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 224 ,Y1: 144 ,X2: 248 ,Y2: 144
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 616 ,Y1: 264 ,X2: 640 ,Y2: 264
Edge X1: 616 ,Y1: 264 ,X2: 616 ,Y2: 288
Edge X1: 608 ,Y1: 264 ,X2: 616 ,Y2: 264
Edge X1: 616 ,Y1: 288 ,X2: 616 ,Y2: 312
Edge X1: 616 ,Y1: 288 ,X2: 640 ,Y2: 288
Edge X1: 616 ,Y1: 312 ,X2: 616 ,Y2: 336
Edge X1: 616 ,Y1: 312 ,X2: 640 ,Y2: 312
Edge X1: 616 ,Y1: 336 ,X2: 640 ,Y2: 336
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 536 ,Y1: 272 ,X2: 544 ,Y2: 272
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 616 ,Y1: 240 ,X2: 640 ,Y2: 240
Edge X1: 616 ,Y1: 216 ,X2: 616 ,Y2: 240
Edge X1: 616 ,Y1: 216 ,X2: 640 ,Y2: 216
Edge X1: 616 ,Y1: 192 ,X2: 616 ,Y2: 216
Edge X1: 616 ,Y1: 192 ,X2: 640 ,Y2: 192
Edge X1: 616 ,Y1: 168 ,X2: 616 ,Y2: 192
Edge X1: 616 ,Y1: 168 ,X2: 640 ,Y2: 168
Edge X1: 608 ,Y1: 168 ,X2: 616 ,Y2: 168
Edge X1: 608 ,Y1: 168 ,X2: 608 ,Y2: 184
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 144 ,Y1: 104 ,X2: 496 ,Y2: 104
Edge X1: 144 ,Y1: 104 ,X2: 144 ,Y2: 152
Edge X1: 496 ,Y1: 104 ,X2: 496 ,Y2: 176
Edge X1: 496 ,Y1: 176 ,X2: 496 ,Y2: 256
Edge X1: 496 ,Y1: 176 ,X2: 544 ,Y2: 176
Edge X1: 496 ,Y1: 256 ,X2: 544 ,Y2: 256
Edge X1: 128 ,Y1: 152 ,X2: 144 ,Y2: 152
Edge X1: 144 ,Y1: 152 ,X2: 160 ,Y2: 152
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 160 ,X2: 560 ,Y2: 160
Edge X1: 464 ,Y1: 160 ,X2: 464 ,Y2: 192
Edge X1: 560 ,Y1: 120 ,X2: 560 ,Y2: 160
Edge X1: 464 ,Y1: 120 ,X2: 560 ,Y2: 120
Edge X1: 464 ,Y1: 120 ,X2: 464 ,Y2: 144
Edge X1: 160 ,Y1: 120 ,X2: 464 ,Y2: 120
Edge X1: 440 ,Y1: 144 ,X2: 464 ,Y2: 144
Edge X1: 160 ,Y1: 120 ,X2: 160 ,Y2: 136
Edge X1: 464 ,Y1: 192 ,X2: 464 ,Y2: 264
Edge X1: 464 ,Y1: 192 ,X2: 544 ,Y2: 192
Edge X1: 464 ,Y1: 264 ,X2: 472 ,Y2: 264
Edge X1: 472 ,Y1: 264 ,X2: 472 ,Y2: 272
Edge X1: 472 ,Y1: 272 ,X2: 480 ,Y2: 272
End
Branches
End
End
Ports
Port Left: 224 Top: 192 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 280 Top: 264 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 640 Top: 168 ,Orientation: 0
Portname: led_1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 640 Top: 288 ,Orientation: 0
Portname: led_4 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 640 Top: 216 ,Orientation: 0
Portname: led_5 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 640 Top: 312 ,Orientation: 0
Portname: led_6 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 640 Top: 240 ,Orientation: 0
Portname: led_7 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 640 Top: 264 ,Orientation: 0
Portname: led_2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 640 Top: 192 ,Orientation: 0
Portname: led_3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 128 Top: 152 ,Orientation: 0
Portname: button_inp ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 640 Top: 336 ,Orientation: 0
Portname: led_8 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 272 Top: 136
Name: s0
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 384 Top: 136
Name: s1
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 480 Top: 264
Name: s3
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 160 Top: 128
Name: s5
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 544 Top: 248
Name: s4
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 544 Top: 168
Name: s6
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
End
Texts
End
Links
End
