// Seed: 745350404
module module_0 (
    id_1[1 : 1'b0],
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  assign id_2 = id_2;
endmodule
module module_1 #(
    parameter id_16 = 32'd35,
    parameter id_29 = 32'd93
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[id_29 : id_16],
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24[-1'b0 : 1],
    id_25,
    id_26,
    id_27,
    id_28,
    _id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  input wire id_37;
  inout wire id_36;
  output wire id_35;
  output wire id_34;
  inout wire id_33;
  input wire id_32;
  input wire id_31;
  output reg id_30;
  output wire _id_29;
  output wire id_28;
  module_0 modCall_1 (
      id_24,
      id_3,
      id_19,
      id_35,
      id_11
  );
  output wire id_27;
  output wire id_26;
  input wire id_25;
  input logic [7:0] id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  input wire _id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_38, id_39;
  logic id_40;
  always id_30 = 1'b0;
endmodule
