Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Nikol\OneDrive\Documents\Complex_Digital_Sys\DE10-Standard_v.1.0.1_SystemBuilder\CodeGenerated\DE10_Standard\WireShark\Wire_Shark.qsys --synthesis=VHDL --output-directory=C:\Users\Nikol\OneDrive\Documents\Complex_Digital_Sys\DE10-Standard_v.1.0.1_SystemBuilder\CodeGenerated\DE10_Standard\WireShark\Wire_Shark\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading WireShark/Wire_Shark.qsys
Progress: Reading input file
Progress: Adding Filter_0 [Filter 1.0]
Progress: Parameterizing module Filter_0
Progress: Adding SGDMA_RX [altera_avalon_sgdma 18.1]
Progress: Parameterizing module SGDMA_RX
Progress: Adding SGDMA_TX [altera_avalon_sgdma 18.1]
Progress: Parameterizing module SGDMA_TX
Progress: Adding TSE_MAC [altera_eth_tse 18.1]
Progress: Parameterizing module TSE_MAC
Progress: Adding UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module UART
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding demultiplexer_0 [demultiplexer 18.1]
Progress: Parameterizing module demultiplexer_0
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module descriptor_memory
Progress: Adding nios2e [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2e
Progress: Adding onchip_memory_nios [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory_nios
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Wire_Shark.SGDMA_RX: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Wire_Shark.SGDMA_TX: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Wire_Shark.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Wire_Shark.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: Wire_Shark.pll_0: Able to implement PLL with user settings
Info: Wire_Shark.demultiplexer_0.out0/SGDMA_RX.in: The sink has a error signal of 6 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: Wire_Shark.demultiplexer_0.out1/Filter_0.avalon_streaming_sink: The source has a ready signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: Wire_Shark.demultiplexer_0.out1/Filter_0.avalon_streaming_sink: The source has a valid signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: Wire_Shark.demultiplexer_0.out1/Filter_0.avalon_streaming_sink: The source has a empty signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: Wire_Shark.TSE_MAC.receive/demultiplexer_0.in: Max channel is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: Wire_Shark.TSE_MAC.receive/demultiplexer_0.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: Wire_Shark.TSE_MAC.receive/demultiplexer_0.in: The sink has a channel signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: Wire_Shark.TSE_MAC.receive/demultiplexer_0.in: The source has a error signal of 6 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Warning: Wire_Shark.TSE_MAC: TSE_MAC.mac_misc_connection must be exported, or connected to a matching conduit.
Warning: Wire_Shark.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Info: Wire_Shark: Generating Wire_Shark "Wire_Shark" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
Warning: avalon_st_adapter_001.data_format_adapter_0: The symbols per beat on input interface(4) and the output interface(4) match,  but the input interface is using the empty signal, while the output interface is not using the empty signal.  Empty signal data may be lost between the input and the output interface (across this adapter).
Info: avalon_st_adapter_002: Inserting channel_adapter: channel_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting timing_adapter: timing_adapter_0
Info: Filter_0: "Wire_Shark" instantiated Filter "Filter_0"
Info: SGDMA_RX: Starting RTL generation for module 'Wire_Shark_SGDMA_RX'
Info: SGDMA_RX:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=Wire_Shark_SGDMA_RX --dir=C:/Users/Nikol/AppData/Local/Temp/alt9100_6451979526256224539.dir/0047_SGDMA_RX_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Nikol/AppData/Local/Temp/alt9100_6451979526256224539.dir/0047_SGDMA_RX_gen//Wire_Shark_SGDMA_RX_component_configuration.pl  --do_build_sim=0  ]
Info: SGDMA_RX: Done RTL generation for module 'Wire_Shark_SGDMA_RX'
Info: SGDMA_RX: "Wire_Shark" instantiated altera_avalon_sgdma "SGDMA_RX"
Info: SGDMA_TX: Starting RTL generation for module 'Wire_Shark_SGDMA_TX'
Info: SGDMA_TX:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=Wire_Shark_SGDMA_TX --dir=C:/Users/Nikol/AppData/Local/Temp/alt9100_6451979526256224539.dir/0048_SGDMA_TX_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Nikol/AppData/Local/Temp/alt9100_6451979526256224539.dir/0048_SGDMA_TX_gen//Wire_Shark_SGDMA_TX_component_configuration.pl  --do_build_sim=0  ]
Info: SGDMA_TX: Done RTL generation for module 'Wire_Shark_SGDMA_TX'
Info: SGDMA_TX: "Wire_Shark" instantiated altera_avalon_sgdma "SGDMA_TX"
Info: TSE_MAC: "Wire_Shark" instantiated altera_eth_tse "TSE_MAC"
Info: UART: Starting RTL generation for module 'Wire_Shark_UART'
Info: UART:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Wire_Shark_UART --dir=C:/Users/Nikol/AppData/Local/Temp/alt9100_6451979526256224539.dir/0049_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Nikol/AppData/Local/Temp/alt9100_6451979526256224539.dir/0049_UART_gen//Wire_Shark_UART_component_configuration.pl  --do_build_sim=0  ]
Info: UART: Done RTL generation for module 'Wire_Shark_UART'
Info: UART: "Wire_Shark" instantiated altera_avalon_jtag_uart "UART"
Info: demultiplexer_0: "Wire_Shark" instantiated demultiplexer "demultiplexer_0"
Info: descriptor_memory: Starting RTL generation for module 'Wire_Shark_descriptor_memory'
Info: descriptor_memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Wire_Shark_descriptor_memory --dir=C:/Users/Nikol/AppData/Local/Temp/alt9100_6451979526256224539.dir/0051_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Nikol/AppData/Local/Temp/alt9100_6451979526256224539.dir/0051_descriptor_memory_gen//Wire_Shark_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]
Info: descriptor_memory: Done RTL generation for module 'Wire_Shark_descriptor_memory'
Info: descriptor_memory: "Wire_Shark" instantiated altera_avalon_onchip_memory2 "descriptor_memory"
Info: nios2e: "Wire_Shark" instantiated altera_nios2_gen2 "nios2e"
Info: onchip_memory_nios: Starting RTL generation for module 'Wire_Shark_onchip_memory_nios'
Info: onchip_memory_nios:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Wire_Shark_onchip_memory_nios --dir=C:/Users/Nikol/AppData/Local/Temp/alt9100_6451979526256224539.dir/0052_onchip_memory_nios_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Nikol/AppData/Local/Temp/alt9100_6451979526256224539.dir/0052_onchip_memory_nios_gen//Wire_Shark_onchip_memory_nios_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory_nios: Done RTL generation for module 'Wire_Shark_onchip_memory_nios'
Info: onchip_memory_nios: "Wire_Shark" instantiated altera_avalon_onchip_memory2 "onchip_memory_nios"
Info: pll_0: "Wire_Shark" instantiated altera_pll "pll_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Wire_Shark" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Wire_Shark" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "Wire_Shark" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "Wire_Shark" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_002: "Wire_Shark" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: rst_controller: "Wire_Shark" instantiated altera_reset_controller "rst_controller"
Info: i_tse_mac: "TSE_MAC" instantiated altera_eth_tse_mac "i_tse_mac"
Info: cpu: Starting RTL generation for module 'Wire_Shark_nios2e_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Wire_Shark_nios2e_cpu --dir=C:/Users/Nikol/AppData/Local/Temp/alt9100_6451979526256224539.dir/0057_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Nikol/AppData/Local/Temp/alt9100_6451979526256224539.dir/0057_cpu_gen//Wire_Shark_nios2e_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.04.18 17:58:28 (*) Starting Nios II generation
Info: cpu: # 2022.04.18 17:58:28 (*)   Checking for plaintext license.
Info: cpu: # 2022.04.18 17:58:28 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2022.04.18 17:58:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.04.18 17:58:28 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.04.18 17:58:28 (*)   Plaintext license not found.
Info: cpu: # 2022.04.18 17:58:28 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.04.18 17:58:28 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.04.18 17:58:28 (*)   Creating all objects for CPU
Info: cpu: # 2022.04.18 17:58:30 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.04.18 17:58:30 (*)   Creating plain-text RTL
Info: cpu: # 2022.04.18 17:58:31 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Wire_Shark_nios2e_cpu'
Info: cpu: "nios2e" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2e_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2e_data_master_translator"
Info: UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "UART_avalon_jtag_slave_translator"
Info: nios2e_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2e_data_master_agent"
Info: UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "UART_avalon_jtag_slave_agent"
Info: UART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "UART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: router_015: "mm_interconnect_0" instantiated altera_merlin_router "router_015"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_005"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file C:/Users/Nikol/OneDrive/Documents/Complex_Digital_Sys/DE10-Standard_v.1.0.1_SystemBuilder/CodeGenerated/DE10_Standard/WireShark/Wire_Shark/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file C:/Users/Nikol/OneDrive/Documents/Complex_Digital_Sys/DE10-Standard_v.1.0.1_SystemBuilder/CodeGenerated/DE10_Standard/WireShark/Wire_Shark/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info: Reusing file C:/Users/Nikol/OneDrive/Documents/Complex_Digital_Sys/DE10-Standard_v.1.0.1_SystemBuilder/CodeGenerated/DE10_Standard/WireShark/Wire_Shark/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Nikol/OneDrive/Documents/Complex_Digital_Sys/DE10-Standard_v.1.0.1_SystemBuilder/CodeGenerated/DE10_Standard/WireShark/Wire_Shark/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Nikol/OneDrive/Documents/Complex_Digital_Sys/DE10-Standard_v.1.0.1_SystemBuilder/CodeGenerated/DE10_Standard/WireShark/Wire_Shark/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_005"
Info: Reusing file C:/Users/Nikol/OneDrive/Documents/Complex_Digital_Sys/DE10-Standard_v.1.0.1_SystemBuilder/CodeGenerated/DE10_Standard/WireShark/Wire_Shark/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: data_format_adapter_0: "avalon_st_adapter_001" instantiated data_format_adapter "data_format_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter_001" instantiated timing_adapter "timing_adapter_0"
Info: channel_adapter_0: "avalon_st_adapter_002" instantiated channel_adapter "channel_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter_002" instantiated timing_adapter "timing_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Wire_Shark: Done "Wire_Shark" with 52 modules, 184 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
