# Chapter 7.5: Timing Closure

## ğŸ“‹ Chapter Overview

**Timing closure** is the process of achieving a design that meets all timing constraints. It's often the most challenging and time-consuming part of the VLSI design flow, requiring iterative optimization across multiple domains.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Understand the timing closure flow
- Apply various timing optimization techniques
- Handle timing violations systematically
- Use multi-corner multi-mode (MCMM) analysis

---

## 7.5.1 The Timing Closure Challenge

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TIMING CLOSURE FLOW                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Timing closure is iterative and multi-dimensional:               â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                      RTL Design                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                             â”‚                                        â”‚
â”‚                             â–¼                                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚              Synthesis (Logic Optimization)                  â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                             â”‚                                        â”‚
â”‚                             â–¼                                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                    Placement                                 â”‚   â”‚
â”‚   â”‚           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                      â”‚   â”‚
â”‚   â”‚           â”‚  Timing-driven placement â”‚ â†â”€â”                  â”‚   â”‚
â”‚   â”‚           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚                  â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                             â”‚                â”‚                       â”‚
â”‚                             â–¼                â”‚                       â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚               Clock Tree Synthesis      â”‚                    â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                             â”‚                â”‚                       â”‚
â”‚                             â–¼                â”‚                       â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                    Routing              â”‚                    â”‚   â”‚
â”‚   â”‚           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚                   â”‚   â”‚
â”‚   â”‚           â”‚   Timing-driven routing  â”‚ â”€â”˜                   â”‚   â”‚
â”‚   â”‚           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                      â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                             â”‚                                        â”‚
â”‚                             â–¼                                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                   Post-Route STA                             â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚      Timing met? â”€â”€â”€â”€Noâ”€â”€â†’ Iterate (ECO, optimization)      â”‚   â”‚
â”‚   â”‚           â”‚                                                  â”‚   â”‚
â”‚   â”‚          Yes                                                 â”‚   â”‚
â”‚   â”‚           â†“                                                  â”‚   â”‚
â”‚   â”‚       Signoff                                                â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   ECO = Engineering Change Order (small targeted fixes)            â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7.5.2 Optimization Techniques

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TIMING OPTIMIZATION ARSENAL                       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   1. GATE SIZING                                                    â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚ â€¢ Upsize gates on critical paths (lower R, faster)         â”‚   â”‚
â”‚   â”‚ â€¢ Downsize gates on non-critical paths (save power/area)   â”‚   â”‚
â”‚   â”‚ â€¢ Use sizing engines in synthesis/P&R tools                â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Before:  â”€[Ã—1]â”€â”€â”€â”€[Ã—1]â”€â”€â”€â”€[Ã—1]â”€â”€â”€â”€  (slow)                       â”‚
â”‚   After:   â”€[Ã—2]â”€â”€â”€â”€[Ã—4]â”€â”€â”€â”€[Ã—2]â”€â”€â”€â”€  (faster critical path)       â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   2. CELL THRESHOLD SWAPPING (Vt Swap)                             â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚ Cell Type â”‚ Speed    â”‚ Leakage    â”‚ Use Case                â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚ LVT       â”‚ Fast     â”‚ High       â”‚ Critical paths          â”‚   â”‚
â”‚   â”‚ SVT       â”‚ Medium   â”‚ Medium     â”‚ Default                 â”‚   â”‚
â”‚   â”‚ HVT       â”‚ Slow     â”‚ Low        â”‚ Non-critical paths      â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   3. BUFFER INSERTION/REMOVAL                                       â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚ Insert buffers to:                                          â”‚   â”‚
â”‚   â”‚ â€¢ Drive large fanout loads                                  â”‚   â”‚
â”‚   â”‚ â€¢ Fix hold violations (add delay)                          â”‚   â”‚
â”‚   â”‚ â€¢ Break long wires (reduce RC delay)                       â”‚   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚ Remove buffers when:                                        â”‚   â”‚
â”‚   â”‚ â€¢ Excessive delay on critical paths                        â”‚   â”‚
â”‚   â”‚ â€¢ Power optimization needed                                â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   4. LOGIC RESTRUCTURING                                           â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚ â€¢ Reduce logic depth on critical paths                     â”‚   â”‚
â”‚   â”‚ â€¢ Clone gates to reduce fanout                             â”‚   â”‚
â”‚   â”‚ â€¢ Merge/split combinational logic                          â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Before:     A â”€â”€â”                                                â”‚
â”‚               B â”€â”€â”¼â”€[AND]â”€â”                                        â”‚
â”‚               C â”€â”€â”˜       â”‚                                        â”‚
â”‚               D â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€[AND]â”€â”€ Y    (3 levels)                â”‚
â”‚                           â”‚                                        â”‚
â”‚   After:      A â”€â”€â”                                                â”‚
â”‚               B â”€â”€â”¼â”€[AND3]â”€â”€ Y           (2 levels)                â”‚
â”‚               C â”€â”€â”¤                                                â”‚
â”‚               D â”€â”€â”˜                                                â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7.5.3 Fixing Setup Violations

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SETUP VIOLATION FIXES                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Setup violation: Data arrives too late                           â”‚
â”‚   Need to: REDUCE path delay                                       â”‚
â”‚                                                                      â”‚
â”‚   Violation:                                                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚  Path delay = 2.5ns                                         â”‚   â”‚
â”‚   â”‚  Required   = 2.0ns (clock period - setup time)            â”‚   â”‚
â”‚   â”‚  Slack      = -0.5ns â† VIOLATION                           â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Fix strategies (in order of preference):                         â”‚
â”‚                                                                      â”‚
â”‚   1. Upsize gates on critical path                                 â”‚
â”‚      Benefit: Simple, localized change                             â”‚
â”‚      Cost: More area, more power                                   â”‚
â”‚                                                                      â”‚
â”‚   2. Use faster cells (LVT swap)                                   â”‚
â”‚      Benefit: Large speed improvement                              â”‚
â”‚      Cost: Higher leakage power                                    â”‚
â”‚                                                                      â”‚
â”‚   3. Reduce wire length (placement change)                         â”‚
â”‚      Benefit: Reduces RC delay                                     â”‚
â”‚      Cost: May affect other paths, area                            â”‚
â”‚                                                                      â”‚
â”‚   4. Logic restructuring                                           â”‚
â”‚      Benefit: Fundamental improvement                              â”‚
â”‚      Cost: Complex, may need re-synthesis                          â”‚
â”‚                                                                      â”‚
â”‚   5. Reduce clock frequency (last resort)                          â”‚
â”‚      Benefit: Always works                                         â”‚
â”‚      Cost: Performance degradation!                                â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Example fix:                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚ Before: FFâ”€[Ã—1]â”€[Ã—1]â”€[Ã—1]â”€[Ã—1]â”€FF  Delay = 2.5ns           â”‚   â”‚
â”‚   â”‚         HVT  HVT  HVT  HVT                                  â”‚   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚ After:  FFâ”€[Ã—2]â”€[Ã—2]â”€[Ã—1]â”€[Ã—1]â”€FF  Delay = 1.8ns âœ“        â”‚   â”‚
â”‚   â”‚         LVT  LVT  SVT  SVT                                  â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7.5.4 Fixing Hold Violations

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    HOLD VIOLATION FIXES                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Hold violation: Data changes too fast (arrives before hold time) â”‚
â”‚   Need to: INCREASE path delay                                     â”‚
â”‚                                                                      â”‚
â”‚   Violation:                                                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚  Path delay = 50ps                                          â”‚   â”‚
â”‚   â”‚  Hold time  = 100ps                                         â”‚   â”‚
â”‚   â”‚  Slack      = 50 - 100 = -50ps â† VIOLATION                 â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Fix strategies:                                                   â”‚
â”‚                                                                      â”‚
â”‚   1. INSERT DELAY BUFFERS (most common)                            â”‚
â”‚                                                                      â”‚
â”‚      Before: FF1 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ FF2  (path too short)              â”‚
â”‚                                                                      â”‚
â”‚      After:  FF1 â”€â”€[BUF]â”€[BUF]â”€â†’ FF2  (delay added)                â”‚
â”‚                    â†‘                                                â”‚
â”‚                 Hold buffers                                        â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   2. USE SLOWER CELLS                                              â”‚
â”‚                                                                      â”‚
â”‚      Before: FF1 â”€[LVT gate]â”€â†’ FF2                                 â”‚
â”‚      After:  FF1 â”€[HVT gate]â”€â†’ FF2  (slower, adds delay)           â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   3. LENGTHEN WIRE (routing detour)                                â”‚
â”‚                                                                      â”‚
â”‚      Before:  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’     (direct path)                     â”‚
â”‚      After:   â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â†’    (detour adds RC delay)            â”‚
â”‚                    â””â”€â”€â”€â”€â”˜                                           â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Key differences from setup fixes:                                â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Setup Fix              â”‚ Hold Fix                            â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Reduce delay           â”‚ Increase delay                      â”‚  â”‚
â”‚   â”‚ Upsize gates           â”‚ Downsize or add buffers             â”‚  â”‚
â”‚   â”‚ Use LVT cells          â”‚ Use HVT cells or delay cells        â”‚  â”‚
â”‚   â”‚ Shorten wires          â”‚ Lengthen wires (last resort)        â”‚  â”‚
â”‚   â”‚ Frequency dependent    â”‚ Frequency INDEPENDENT               â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚   Important: Hold fixes should not worsen setup!                   â”‚
â”‚   Add delay only on SHORT paths, not on critical paths             â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7.5.5 Multi-Corner Multi-Mode Analysis

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    MCMM (MULTI-CORNER MULTI-MODE)                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   PROCESS-VOLTAGE-TEMPERATURE (PVT) CORNERS:                       â”‚
â”‚                                                                      â”‚
â”‚   Circuit performance varies with operating conditions:            â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Corner    â”‚ Process â”‚ Voltage â”‚ Temp    â”‚ Cells     â”‚ Use   â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ SS_0.9V   â”‚ Slow    â”‚ 0.9V    â”‚ 125Â°C   â”‚ Slowest   â”‚ Setup â”‚  â”‚
â”‚   â”‚ FF_1.1V   â”‚ Fast    â”‚ 1.1V    â”‚ -40Â°C   â”‚ Fastest   â”‚ Hold  â”‚  â”‚
â”‚   â”‚ TT_1.0V   â”‚ Typical â”‚ 1.0V    â”‚ 25Â°C    â”‚ Nominal   â”‚ Power â”‚  â”‚
â”‚   â”‚ SF/FS     â”‚ Skewed  â”‚ Various â”‚ Various â”‚ Mismatch  â”‚ Both  â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   OPERATING MODES:                                                  â”‚
â”‚                                                                      â”‚
â”‚   Different constraints for different chip operating states:       â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Mode          â”‚ Clock Freq â”‚ Constraints                     â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Functional    â”‚ 1 GHz      â”‚ Full speed operation            â”‚  â”‚
â”‚   â”‚ Test/Scan     â”‚ 100 MHz    â”‚ Slower clock for testing        â”‚  â”‚
â”‚   â”‚ Sleep         â”‚ None       â”‚ Leakage, retention              â”‚  â”‚
â”‚   â”‚ Turbo         â”‚ 1.5 GHz    â”‚ Maximum performance             â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   MCMM Analysis matrix:                                             â”‚
â”‚                                                                      â”‚
â”‚                    Corners                                          â”‚
â”‚             â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”                               â”‚
â”‚             â”‚ SS  â”‚ FF  â”‚ TT  â”‚ SF  â”‚                               â”‚
â”‚         â”Œâ”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤                               â”‚
â”‚         â”‚Funcâ”‚  âœ“  â”‚  âœ“  â”‚  âœ“  â”‚  âœ“  â”‚ â† Check all                  â”‚
â”‚   Modes â”œâ”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤                               â”‚
â”‚         â”‚Testâ”‚  âœ“  â”‚  âœ“  â”‚     â”‚     â”‚ â† Subset                     â”‚
â”‚         â”œâ”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤                               â”‚
â”‚         â”‚Sleepâ”‚   â”‚     â”‚  âœ“  â”‚     â”‚ â† Leakage focus              â”‚
â”‚         â””â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜                               â”‚
â”‚                                                                      â”‚
â”‚   Must meet timing in ALL relevant corners Ã— modes                 â”‚
â”‚                                                                      â”‚
â”‚   Critical: SS corner for setup, FF corner for hold               â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7.5.6 Timing Closure Checklist

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TIMING CLOSURE CHECKLIST                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Before signoff, verify:                                           â”‚
â”‚                                                                      â”‚
â”‚   â–¡ Setup timing met in slow corner (SS, low V, high T)           â”‚
â”‚     â””â”€ WNS â‰¥ 0, TNS = 0                                           â”‚
â”‚                                                                      â”‚
â”‚   â–¡ Hold timing met in fast corner (FF, high V, low T)            â”‚
â”‚     â””â”€ WNS â‰¥ 0, TNS = 0                                           â”‚
â”‚                                                                      â”‚
â”‚   â–¡ All operating modes analyzed                                   â”‚
â”‚     â””â”€ Functional, test, sleep, etc.                              â”‚
â”‚                                                                      â”‚
â”‚   â–¡ Clock constraints correct                                      â”‚
â”‚     â””â”€ Frequency, uncertainty, latency                            â”‚
â”‚                                                                      â”‚
â”‚   â–¡ I/O constraints met                                            â”‚
â”‚     â””â”€ Input/output delays, max transition                        â”‚
â”‚                                                                      â”‚
â”‚   â–¡ Clock domain crossings handled                                 â”‚
â”‚     â””â”€ Synchronizers, false paths set                             â”‚
â”‚                                                                      â”‚
â”‚   â–¡ Special paths identified                                       â”‚
â”‚     â””â”€ False paths, multi-cycle paths                             â”‚
â”‚                                                                      â”‚
â”‚   â–¡ SI (Signal Integrity) analysis done                           â”‚
â”‚     â””â”€ Crosstalk, noise margins                                   â”‚
â”‚                                                                      â”‚
â”‚   â–¡ On-chip variation (OCV) accounted for                         â”‚
â”‚     â””â”€ Derate factors applied                                     â”‚
â”‚                                                                      â”‚
â”‚   â–¡ Post-route timing matches pre-route                           â”‚
â”‚     â””â”€ No new violations after routing                            â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Common timing closure mistakes:                                  â”‚
â”‚                                                                      â”‚
â”‚   âœ— Ignoring wire delays in early analysis                        â”‚
â”‚   âœ— Not checking all PVT corners                                  â”‚
â”‚   âœ— Incorrect constraint specification                            â”‚
â”‚   âœ— Over-constraining (margin too high)                           â”‚
â”‚   âœ— Under-constraining (missing real paths)                       â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Problem | Root Cause | Solution |
|---------|------------|----------|
| Setup Violation | Path too slow | Upsize gates, LVT swap, reduce logic depth |
| Hold Violation | Path too fast | Add delay buffers, HVT swap |
| High WNS | Many critical paths | Global optimization, relax constraints |
| Corner Failures | PVT sensitivity | Multi-corner analysis, margin |
| Post-route issues | Wire delays | Better placement, buffer insertion |

---

## â“ Quick Revision Questions

1. **What is the difference between fixing setup and hold violations?**

2. **Why is hold timing frequency-independent while setup timing is frequency-dependent?**

3. **List the steps in the timing closure flow from synthesis to signoff.**

4. **What PVT corner is worst for setup timing? For hold timing?**

5. **A path has -200ps setup slack in SS corner but +50ps in FF corner. Is this a problem?**

6. **Why must hold fixes avoid affecting setup timing on the same path?**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Wire Delay Models](04-wire-delay-models.md) | [Unit 7 Home](README.md) | [Unit 8: Power Optimization â†’](../08-Power-Optimization/README.md) |
