Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 14 09:10:53 2022
| Host         : DESKTOP-NT56GQ3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zeabus_hydrophone_timing_summary_routed.rpt -pb zeabus_hydrophone_timing_summary_routed.pb -rpx zeabus_hydrophone_timing_summary_routed.rpx -warn_on_violation
| Design       : zeabus_hydrophone
| Device       : 7a15t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (26)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 10 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.734      -10.872                     16                 2327        0.104        0.000                      0                 2327        7.313        0.000                       0                  1209  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_in     {0.000 19.231}     38.462          26.000          
  adc_clk  {-6.160 1.653}     15.625          63.999          
  pll_fb   {0.000 19.231}     38.462          26.000          
  sys_clk  {0.000 7.813}      15.625          63.999          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                         14.171        0.000                       0                     2  
  adc_clk                                                                                                                                                      13.470        0.000                       0                     2  
  pll_fb                                                                                                                                                       14.171        0.000                       0                     2  
  sys_clk          -0.734      -10.872                     16                 2294        0.104        0.000                      0                 2294        7.313        0.000                       0                  1203  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk       sys_clk             0.626        0.000                      0                   30        1.238        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  1.694        0.000                      0                    3        1.213        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         38.462      36.307     BUFGCTRL_X0Y2   clock_buf/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { -6.160 1.653 }
Period(ns):         15.625
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         15.625      13.470     BUFGCTRL_X0Y1   CLKB_2_OBUF_BUFG_inst/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         15.625      14.376     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       38.462      121.538    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           16  Failing Endpoints,  Worst Slack       -0.734ns,  Total Violation      -10.872ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 adc1/filter1/avg_binning1/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 3.454ns (43.409%)  route 4.503ns (56.591%))
  Logic Levels:           10  (CARRY4=5 LUT1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.023ns = ( 15.835 - 7.813 ) 
    Source Clock Delay      (SCD):    8.521ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.552     8.521    adc1/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  adc1/filter1/avg_binning1/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     8.977 f  adc1/filter1/avg_binning1/d_out_reg[3]/Q
                         net (fo=2, routed)           0.439     9.416    adc1/filter1/d_out[3]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     9.540 r  adc1/filter1/FIFO36E1_inst_i_23/O
                         net (fo=1, routed)           0.000     9.540    adc1/filter1/FIFO36E1_inst_i_23_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.118 f  adc1/filter1/FIFO36E1_inst_i_7/O[2]
                         net (fo=4, routed)           0.421    10.539    adc1/filter1/d_round[0]
    SLICE_X11Y22         LUT1 (Prop_lut1_I0_O)        0.301    10.840 r  adc1/filter1/t_counter[15]_i_213/O
                         net (fo=1, routed)           0.499    11.339    adc1/filter1/t_counter[15]_i_213_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.919 r  adc1/filter1/t_counter_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.919    adc1/filter1/t_counter_reg[15]_i_136_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.033 r  adc1/filter1/t_counter_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.009    12.042    adc1/filter1/t_counter_reg[15]_i_75_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.264 r  adc1/filter1/t_counter_reg[15]_i_68/O[0]
                         net (fo=2, routed)           0.503    12.767    config_man/t_counter_reg[15]_i_10_2[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.299    13.066 f  config_man/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.655    13.720    config_man/t_counter[15]_i_79_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.844 r  config_man/t_counter[15]_i_27/O
                         net (fo=1, routed)           0.000    13.844    config_man/t_counter[15]_i_27_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.376 r  config_man/t_counter_reg[15]_i_10/CO[3]
                         net (fo=3, routed)           1.452    15.828    slave_fifo/trigger/t_counter3_alias
    SLICE_X8Y31          LUT6 (Prop_lut6_I3_O)        0.124    15.952 r  slave_fifo/t_counter[15]_i_1_comp/O
                         net (fo=15, routed)          0.525    16.478    trigger/SR[0]
    SLICE_X10Y31         FDRE                                         r  trigger/t_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.441    15.835    trigger/ifclk_out_OBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  trigger/t_counter_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.467    16.302    
                         clock uncertainty           -0.039    16.263    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.519    15.744    trigger/t_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.744    
                         arrival time                         -16.478    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 adc1/filter1/avg_binning1/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 3.454ns (43.409%)  route 4.503ns (56.591%))
  Logic Levels:           10  (CARRY4=5 LUT1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.023ns = ( 15.835 - 7.813 ) 
    Source Clock Delay      (SCD):    8.521ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.552     8.521    adc1/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  adc1/filter1/avg_binning1/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     8.977 f  adc1/filter1/avg_binning1/d_out_reg[3]/Q
                         net (fo=2, routed)           0.439     9.416    adc1/filter1/d_out[3]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     9.540 r  adc1/filter1/FIFO36E1_inst_i_23/O
                         net (fo=1, routed)           0.000     9.540    adc1/filter1/FIFO36E1_inst_i_23_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.118 f  adc1/filter1/FIFO36E1_inst_i_7/O[2]
                         net (fo=4, routed)           0.421    10.539    adc1/filter1/d_round[0]
    SLICE_X11Y22         LUT1 (Prop_lut1_I0_O)        0.301    10.840 r  adc1/filter1/t_counter[15]_i_213/O
                         net (fo=1, routed)           0.499    11.339    adc1/filter1/t_counter[15]_i_213_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.919 r  adc1/filter1/t_counter_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.919    adc1/filter1/t_counter_reg[15]_i_136_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.033 r  adc1/filter1/t_counter_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.009    12.042    adc1/filter1/t_counter_reg[15]_i_75_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.264 r  adc1/filter1/t_counter_reg[15]_i_68/O[0]
                         net (fo=2, routed)           0.503    12.767    config_man/t_counter_reg[15]_i_10_2[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.299    13.066 f  config_man/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.655    13.720    config_man/t_counter[15]_i_79_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.844 r  config_man/t_counter[15]_i_27/O
                         net (fo=1, routed)           0.000    13.844    config_man/t_counter[15]_i_27_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.376 r  config_man/t_counter_reg[15]_i_10/CO[3]
                         net (fo=3, routed)           1.452    15.828    slave_fifo/trigger/t_counter3_alias
    SLICE_X8Y31          LUT6 (Prop_lut6_I3_O)        0.124    15.952 r  slave_fifo/t_counter[15]_i_1_comp/O
                         net (fo=15, routed)          0.525    16.478    trigger/SR[0]
    SLICE_X10Y31         FDRE                                         r  trigger/t_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.441    15.835    trigger/ifclk_out_OBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  trigger/t_counter_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.467    16.302    
                         clock uncertainty           -0.039    16.263    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.519    15.744    trigger/t_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.744    
                         arrival time                         -16.478    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 adc1/filter1/avg_binning1/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 3.454ns (43.409%)  route 4.503ns (56.591%))
  Logic Levels:           10  (CARRY4=5 LUT1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.023ns = ( 15.835 - 7.813 ) 
    Source Clock Delay      (SCD):    8.521ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.552     8.521    adc1/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  adc1/filter1/avg_binning1/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     8.977 f  adc1/filter1/avg_binning1/d_out_reg[3]/Q
                         net (fo=2, routed)           0.439     9.416    adc1/filter1/d_out[3]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     9.540 r  adc1/filter1/FIFO36E1_inst_i_23/O
                         net (fo=1, routed)           0.000     9.540    adc1/filter1/FIFO36E1_inst_i_23_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.118 f  adc1/filter1/FIFO36E1_inst_i_7/O[2]
                         net (fo=4, routed)           0.421    10.539    adc1/filter1/d_round[0]
    SLICE_X11Y22         LUT1 (Prop_lut1_I0_O)        0.301    10.840 r  adc1/filter1/t_counter[15]_i_213/O
                         net (fo=1, routed)           0.499    11.339    adc1/filter1/t_counter[15]_i_213_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.919 r  adc1/filter1/t_counter_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.919    adc1/filter1/t_counter_reg[15]_i_136_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.033 r  adc1/filter1/t_counter_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.009    12.042    adc1/filter1/t_counter_reg[15]_i_75_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.264 r  adc1/filter1/t_counter_reg[15]_i_68/O[0]
                         net (fo=2, routed)           0.503    12.767    config_man/t_counter_reg[15]_i_10_2[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.299    13.066 f  config_man/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.655    13.720    config_man/t_counter[15]_i_79_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.844 r  config_man/t_counter[15]_i_27/O
                         net (fo=1, routed)           0.000    13.844    config_man/t_counter[15]_i_27_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.376 r  config_man/t_counter_reg[15]_i_10/CO[3]
                         net (fo=3, routed)           1.452    15.828    slave_fifo/trigger/t_counter3_alias
    SLICE_X8Y31          LUT6 (Prop_lut6_I3_O)        0.124    15.952 r  slave_fifo/t_counter[15]_i_1_comp/O
                         net (fo=15, routed)          0.525    16.478    trigger/SR[0]
    SLICE_X10Y31         FDRE                                         r  trigger/t_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.441    15.835    trigger/ifclk_out_OBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  trigger/t_counter_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.467    16.302    
                         clock uncertainty           -0.039    16.263    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.519    15.744    trigger/t_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.744    
                         arrival time                         -16.478    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 adc1/filter1/avg_binning1/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 3.454ns (43.409%)  route 4.503ns (56.591%))
  Logic Levels:           10  (CARRY4=5 LUT1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.023ns = ( 15.835 - 7.813 ) 
    Source Clock Delay      (SCD):    8.521ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.552     8.521    adc1/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  adc1/filter1/avg_binning1/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     8.977 f  adc1/filter1/avg_binning1/d_out_reg[3]/Q
                         net (fo=2, routed)           0.439     9.416    adc1/filter1/d_out[3]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     9.540 r  adc1/filter1/FIFO36E1_inst_i_23/O
                         net (fo=1, routed)           0.000     9.540    adc1/filter1/FIFO36E1_inst_i_23_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.118 f  adc1/filter1/FIFO36E1_inst_i_7/O[2]
                         net (fo=4, routed)           0.421    10.539    adc1/filter1/d_round[0]
    SLICE_X11Y22         LUT1 (Prop_lut1_I0_O)        0.301    10.840 r  adc1/filter1/t_counter[15]_i_213/O
                         net (fo=1, routed)           0.499    11.339    adc1/filter1/t_counter[15]_i_213_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.919 r  adc1/filter1/t_counter_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.919    adc1/filter1/t_counter_reg[15]_i_136_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.033 r  adc1/filter1/t_counter_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.009    12.042    adc1/filter1/t_counter_reg[15]_i_75_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.264 r  adc1/filter1/t_counter_reg[15]_i_68/O[0]
                         net (fo=2, routed)           0.503    12.767    config_man/t_counter_reg[15]_i_10_2[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.299    13.066 f  config_man/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.655    13.720    config_man/t_counter[15]_i_79_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.844 r  config_man/t_counter[15]_i_27/O
                         net (fo=1, routed)           0.000    13.844    config_man/t_counter[15]_i_27_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.376 r  config_man/t_counter_reg[15]_i_10/CO[3]
                         net (fo=3, routed)           1.452    15.828    slave_fifo/trigger/t_counter3_alias
    SLICE_X8Y31          LUT6 (Prop_lut6_I3_O)        0.124    15.952 r  slave_fifo/t_counter[15]_i_1_comp/O
                         net (fo=15, routed)          0.525    16.478    trigger/SR[0]
    SLICE_X10Y31         FDRE                                         r  trigger/t_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.441    15.835    trigger/ifclk_out_OBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  trigger/t_counter_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.467    16.302    
                         clock uncertainty           -0.039    16.263    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.519    15.744    trigger/t_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.744    
                         arrival time                         -16.478    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 adc1/filter1/avg_binning1/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 3.454ns (43.409%)  route 4.503ns (56.591%))
  Logic Levels:           10  (CARRY4=5 LUT1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.023ns = ( 15.835 - 7.813 ) 
    Source Clock Delay      (SCD):    8.521ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.552     8.521    adc1/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  adc1/filter1/avg_binning1/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     8.977 f  adc1/filter1/avg_binning1/d_out_reg[3]/Q
                         net (fo=2, routed)           0.439     9.416    adc1/filter1/d_out[3]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     9.540 r  adc1/filter1/FIFO36E1_inst_i_23/O
                         net (fo=1, routed)           0.000     9.540    adc1/filter1/FIFO36E1_inst_i_23_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.118 f  adc1/filter1/FIFO36E1_inst_i_7/O[2]
                         net (fo=4, routed)           0.421    10.539    adc1/filter1/d_round[0]
    SLICE_X11Y22         LUT1 (Prop_lut1_I0_O)        0.301    10.840 r  adc1/filter1/t_counter[15]_i_213/O
                         net (fo=1, routed)           0.499    11.339    adc1/filter1/t_counter[15]_i_213_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.919 r  adc1/filter1/t_counter_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.919    adc1/filter1/t_counter_reg[15]_i_136_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.033 r  adc1/filter1/t_counter_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.009    12.042    adc1/filter1/t_counter_reg[15]_i_75_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.264 r  adc1/filter1/t_counter_reg[15]_i_68/O[0]
                         net (fo=2, routed)           0.503    12.767    config_man/t_counter_reg[15]_i_10_2[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.299    13.066 f  config_man/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.655    13.720    config_man/t_counter[15]_i_79_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.844 r  config_man/t_counter[15]_i_27/O
                         net (fo=1, routed)           0.000    13.844    config_man/t_counter[15]_i_27_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.376 r  config_man/t_counter_reg[15]_i_10/CO[3]
                         net (fo=3, routed)           1.452    15.828    slave_fifo/trigger/t_counter3_alias
    SLICE_X8Y31          LUT6 (Prop_lut6_I3_O)        0.124    15.952 r  slave_fifo/t_counter[15]_i_1_comp/O
                         net (fo=15, routed)          0.525    16.478    trigger/SR[0]
    SLICE_X10Y31         FDRE                                         r  trigger/t_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.441    15.835    trigger/ifclk_out_OBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  trigger/t_counter_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.467    16.302    
                         clock uncertainty           -0.039    16.263    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.519    15.744    trigger/t_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.744    
                         arrival time                         -16.478    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 adc1/filter1/avg_binning1/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 3.454ns (43.409%)  route 4.503ns (56.591%))
  Logic Levels:           10  (CARRY4=5 LUT1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.023ns = ( 15.835 - 7.813 ) 
    Source Clock Delay      (SCD):    8.521ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.552     8.521    adc1/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  adc1/filter1/avg_binning1/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     8.977 f  adc1/filter1/avg_binning1/d_out_reg[3]/Q
                         net (fo=2, routed)           0.439     9.416    adc1/filter1/d_out[3]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     9.540 r  adc1/filter1/FIFO36E1_inst_i_23/O
                         net (fo=1, routed)           0.000     9.540    adc1/filter1/FIFO36E1_inst_i_23_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.118 f  adc1/filter1/FIFO36E1_inst_i_7/O[2]
                         net (fo=4, routed)           0.421    10.539    adc1/filter1/d_round[0]
    SLICE_X11Y22         LUT1 (Prop_lut1_I0_O)        0.301    10.840 r  adc1/filter1/t_counter[15]_i_213/O
                         net (fo=1, routed)           0.499    11.339    adc1/filter1/t_counter[15]_i_213_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.919 r  adc1/filter1/t_counter_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.919    adc1/filter1/t_counter_reg[15]_i_136_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.033 r  adc1/filter1/t_counter_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.009    12.042    adc1/filter1/t_counter_reg[15]_i_75_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.264 r  adc1/filter1/t_counter_reg[15]_i_68/O[0]
                         net (fo=2, routed)           0.503    12.767    config_man/t_counter_reg[15]_i_10_2[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.299    13.066 f  config_man/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.655    13.720    config_man/t_counter[15]_i_79_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.844 r  config_man/t_counter[15]_i_27/O
                         net (fo=1, routed)           0.000    13.844    config_man/t_counter[15]_i_27_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.376 r  config_man/t_counter_reg[15]_i_10/CO[3]
                         net (fo=3, routed)           1.452    15.828    slave_fifo/trigger/t_counter3_alias
    SLICE_X8Y31          LUT6 (Prop_lut6_I3_O)        0.124    15.952 r  slave_fifo/t_counter[15]_i_1_comp/O
                         net (fo=15, routed)          0.525    16.478    trigger/SR[0]
    SLICE_X10Y31         FDRE                                         r  trigger/t_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.441    15.835    trigger/ifclk_out_OBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  trigger/t_counter_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.467    16.302    
                         clock uncertainty           -0.039    16.263    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.519    15.744    trigger/t_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.744    
                         arrival time                         -16.478    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.715ns  (required time - arrival time)
  Source:                 adc1/filter1/avg_binning1/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 3.454ns (43.523%)  route 4.482ns (56.477%))
  Logic Levels:           10  (CARRY4=5 LUT1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.021ns = ( 15.833 - 7.813 ) 
    Source Clock Delay      (SCD):    8.521ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.552     8.521    adc1/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  adc1/filter1/avg_binning1/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     8.977 f  adc1/filter1/avg_binning1/d_out_reg[3]/Q
                         net (fo=2, routed)           0.439     9.416    adc1/filter1/d_out[3]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     9.540 r  adc1/filter1/FIFO36E1_inst_i_23/O
                         net (fo=1, routed)           0.000     9.540    adc1/filter1/FIFO36E1_inst_i_23_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.118 f  adc1/filter1/FIFO36E1_inst_i_7/O[2]
                         net (fo=4, routed)           0.421    10.539    adc1/filter1/d_round[0]
    SLICE_X11Y22         LUT1 (Prop_lut1_I0_O)        0.301    10.840 r  adc1/filter1/t_counter[15]_i_213/O
                         net (fo=1, routed)           0.499    11.339    adc1/filter1/t_counter[15]_i_213_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.919 r  adc1/filter1/t_counter_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.919    adc1/filter1/t_counter_reg[15]_i_136_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.033 r  adc1/filter1/t_counter_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.009    12.042    adc1/filter1/t_counter_reg[15]_i_75_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.264 r  adc1/filter1/t_counter_reg[15]_i_68/O[0]
                         net (fo=2, routed)           0.503    12.767    config_man/t_counter_reg[15]_i_10_2[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.299    13.066 f  config_man/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.655    13.720    config_man/t_counter[15]_i_79_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.844 r  config_man/t_counter[15]_i_27/O
                         net (fo=1, routed)           0.000    13.844    config_man/t_counter[15]_i_27_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.376 r  config_man/t_counter_reg[15]_i_10/CO[3]
                         net (fo=3, routed)           1.452    15.828    slave_fifo/trigger/t_counter3_alias
    SLICE_X8Y31          LUT6 (Prop_lut6_I3_O)        0.124    15.952 r  slave_fifo/t_counter[15]_i_1_comp/O
                         net (fo=15, routed)          0.504    16.457    trigger/SR[0]
    SLICE_X8Y30          FDRE                                         r  trigger/t_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.439    15.833    trigger/ifclk_out_OBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  trigger/t_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.467    16.300    
                         clock uncertainty           -0.039    16.261    
    SLICE_X8Y30          FDRE (Setup_fdre_C_R)       -0.519    15.742    trigger/t_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.742    
                         arrival time                         -16.457    
  -------------------------------------------------------------------
                         slack                                 -0.715    

Slack (VIOLATED) :        -0.715ns  (required time - arrival time)
  Source:                 adc1/filter1/avg_binning1/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 3.454ns (43.523%)  route 4.482ns (56.477%))
  Logic Levels:           10  (CARRY4=5 LUT1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.021ns = ( 15.833 - 7.813 ) 
    Source Clock Delay      (SCD):    8.521ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.552     8.521    adc1/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  adc1/filter1/avg_binning1/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     8.977 f  adc1/filter1/avg_binning1/d_out_reg[3]/Q
                         net (fo=2, routed)           0.439     9.416    adc1/filter1/d_out[3]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     9.540 r  adc1/filter1/FIFO36E1_inst_i_23/O
                         net (fo=1, routed)           0.000     9.540    adc1/filter1/FIFO36E1_inst_i_23_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.118 f  adc1/filter1/FIFO36E1_inst_i_7/O[2]
                         net (fo=4, routed)           0.421    10.539    adc1/filter1/d_round[0]
    SLICE_X11Y22         LUT1 (Prop_lut1_I0_O)        0.301    10.840 r  adc1/filter1/t_counter[15]_i_213/O
                         net (fo=1, routed)           0.499    11.339    adc1/filter1/t_counter[15]_i_213_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.919 r  adc1/filter1/t_counter_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.919    adc1/filter1/t_counter_reg[15]_i_136_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.033 r  adc1/filter1/t_counter_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.009    12.042    adc1/filter1/t_counter_reg[15]_i_75_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.264 r  adc1/filter1/t_counter_reg[15]_i_68/O[0]
                         net (fo=2, routed)           0.503    12.767    config_man/t_counter_reg[15]_i_10_2[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.299    13.066 f  config_man/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.655    13.720    config_man/t_counter[15]_i_79_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.844 r  config_man/t_counter[15]_i_27/O
                         net (fo=1, routed)           0.000    13.844    config_man/t_counter[15]_i_27_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.376 r  config_man/t_counter_reg[15]_i_10/CO[3]
                         net (fo=3, routed)           1.452    15.828    slave_fifo/trigger/t_counter3_alias
    SLICE_X8Y31          LUT6 (Prop_lut6_I3_O)        0.124    15.952 r  slave_fifo/t_counter[15]_i_1_comp/O
                         net (fo=15, routed)          0.504    16.457    trigger/SR[0]
    SLICE_X8Y30          FDRE                                         r  trigger/t_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.439    15.833    trigger/ifclk_out_OBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  trigger/t_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.467    16.300    
                         clock uncertainty           -0.039    16.261    
    SLICE_X8Y30          FDRE (Setup_fdre_C_R)       -0.519    15.742    trigger/t_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.742    
                         arrival time                         -16.457    
  -------------------------------------------------------------------
                         slack                                 -0.715    

Slack (VIOLATED) :        -0.715ns  (required time - arrival time)
  Source:                 adc1/filter1/avg_binning1/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 3.454ns (43.523%)  route 4.482ns (56.477%))
  Logic Levels:           10  (CARRY4=5 LUT1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.021ns = ( 15.833 - 7.813 ) 
    Source Clock Delay      (SCD):    8.521ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.552     8.521    adc1/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  adc1/filter1/avg_binning1/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     8.977 f  adc1/filter1/avg_binning1/d_out_reg[3]/Q
                         net (fo=2, routed)           0.439     9.416    adc1/filter1/d_out[3]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     9.540 r  adc1/filter1/FIFO36E1_inst_i_23/O
                         net (fo=1, routed)           0.000     9.540    adc1/filter1/FIFO36E1_inst_i_23_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.118 f  adc1/filter1/FIFO36E1_inst_i_7/O[2]
                         net (fo=4, routed)           0.421    10.539    adc1/filter1/d_round[0]
    SLICE_X11Y22         LUT1 (Prop_lut1_I0_O)        0.301    10.840 r  adc1/filter1/t_counter[15]_i_213/O
                         net (fo=1, routed)           0.499    11.339    adc1/filter1/t_counter[15]_i_213_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.919 r  adc1/filter1/t_counter_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.919    adc1/filter1/t_counter_reg[15]_i_136_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.033 r  adc1/filter1/t_counter_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.009    12.042    adc1/filter1/t_counter_reg[15]_i_75_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.264 r  adc1/filter1/t_counter_reg[15]_i_68/O[0]
                         net (fo=2, routed)           0.503    12.767    config_man/t_counter_reg[15]_i_10_2[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.299    13.066 f  config_man/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.655    13.720    config_man/t_counter[15]_i_79_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.844 r  config_man/t_counter[15]_i_27/O
                         net (fo=1, routed)           0.000    13.844    config_man/t_counter[15]_i_27_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.376 r  config_man/t_counter_reg[15]_i_10/CO[3]
                         net (fo=3, routed)           1.452    15.828    slave_fifo/trigger/t_counter3_alias
    SLICE_X8Y31          LUT6 (Prop_lut6_I3_O)        0.124    15.952 r  slave_fifo/t_counter[15]_i_1_comp/O
                         net (fo=15, routed)          0.504    16.457    trigger/SR[0]
    SLICE_X8Y30          FDRE                                         r  trigger/t_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.439    15.833    trigger/ifclk_out_OBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  trigger/t_counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.467    16.300    
                         clock uncertainty           -0.039    16.261    
    SLICE_X8Y30          FDRE (Setup_fdre_C_R)       -0.519    15.742    trigger/t_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.742    
                         arrival time                         -16.457    
  -------------------------------------------------------------------
                         slack                                 -0.715    

Slack (VIOLATED) :        -0.715ns  (required time - arrival time)
  Source:                 adc1/filter1/avg_binning1/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 3.454ns (43.523%)  route 4.482ns (56.477%))
  Logic Levels:           10  (CARRY4=5 LUT1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.021ns = ( 15.833 - 7.813 ) 
    Source Clock Delay      (SCD):    8.521ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.552     8.521    adc1/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  adc1/filter1/avg_binning1/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     8.977 f  adc1/filter1/avg_binning1/d_out_reg[3]/Q
                         net (fo=2, routed)           0.439     9.416    adc1/filter1/d_out[3]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     9.540 r  adc1/filter1/FIFO36E1_inst_i_23/O
                         net (fo=1, routed)           0.000     9.540    adc1/filter1/FIFO36E1_inst_i_23_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.118 f  adc1/filter1/FIFO36E1_inst_i_7/O[2]
                         net (fo=4, routed)           0.421    10.539    adc1/filter1/d_round[0]
    SLICE_X11Y22         LUT1 (Prop_lut1_I0_O)        0.301    10.840 r  adc1/filter1/t_counter[15]_i_213/O
                         net (fo=1, routed)           0.499    11.339    adc1/filter1/t_counter[15]_i_213_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.919 r  adc1/filter1/t_counter_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.919    adc1/filter1/t_counter_reg[15]_i_136_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.033 r  adc1/filter1/t_counter_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.009    12.042    adc1/filter1/t_counter_reg[15]_i_75_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.264 r  adc1/filter1/t_counter_reg[15]_i_68/O[0]
                         net (fo=2, routed)           0.503    12.767    config_man/t_counter_reg[15]_i_10_2[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.299    13.066 f  config_man/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.655    13.720    config_man/t_counter[15]_i_79_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.844 r  config_man/t_counter[15]_i_27/O
                         net (fo=1, routed)           0.000    13.844    config_man/t_counter[15]_i_27_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.376 r  config_man/t_counter_reg[15]_i_10/CO[3]
                         net (fo=3, routed)           1.452    15.828    slave_fifo/trigger/t_counter3_alias
    SLICE_X8Y31          LUT6 (Prop_lut6_I3_O)        0.124    15.952 r  slave_fifo/t_counter[15]_i_1_comp/O
                         net (fo=15, routed)          0.504    16.457    trigger/SR[0]
    SLICE_X8Y30          FDRE                                         r  trigger/t_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.439    15.833    trigger/ifclk_out_OBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  trigger/t_counter_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.467    16.300    
                         clock uncertainty           -0.039    16.261    
    SLICE_X8Y30          FDRE (Setup_fdre_C_R)       -0.519    15.742    trigger/t_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.742    
                         arrival time                         -16.457    
  -------------------------------------------------------------------
                         slack                                 -0.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 poten_i2c/txr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/sr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.436ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.583     2.604    poten_i2c/ifclk_out_OBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  poten_i2c/txr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     2.745 r  poten_i2c/txr_reg[5]/Q
                         net (fo=1, routed)           0.052     2.797    poten_i2c/byte_controller/Q[5]
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.045     2.842 r  poten_i2c/byte_controller/sr[5]_i_1/O
                         net (fo=1, routed)           0.000     2.842    poten_i2c/byte_controller/sr[5]_i_1_n_0
    SLICE_X6Y27          FDRE                                         r  poten_i2c/byte_controller/sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.851     3.436    poten_i2c/byte_controller/ifclk_out_OBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  poten_i2c/byte_controller/sr_reg[5]/C
                         clock pessimism             -0.819     2.617    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.121     2.738    poten_i2c/byte_controller/sr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trigger/h_counter_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/rd_en_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk fall@7.813ns - sys_clk fall@7.813ns)
  Data Path Delay:        0.259ns  (logic 0.191ns (73.677%)  route 0.068ns (26.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 11.227 - 7.813 ) 
    Source Clock Delay      (SCD):    2.582ns = ( 10.395 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.561    10.395    trigger/ifclk_out_OBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  trigger/h_counter_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.146    10.541 r  trigger/h_counter_reg[6]/Q
                         net (fo=5, routed)           0.068    10.609    trigger/h_counter_reg[6]
    SLICE_X12Y33         LUT4 (Prop_lut4_I2_O)        0.045    10.654 r  trigger/rd_en_i_1/O
                         net (fo=1, routed)           0.000    10.654    trigger/rd_en_i_1_n_0
    SLICE_X12Y33         FDRE                                         r  trigger/rd_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     8.231 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     8.920    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.949 f  clock_buf/O
                         net (fo=1, routed)           0.822     9.771    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     9.824 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546    10.369    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.398 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.829    11.227    trigger/ifclk_out_OBUF_BUFG
    SLICE_X12Y33         FDRE                                         r  trigger/rd_en_reg/C  (IS_INVERTED)
                         clock pessimism             -0.819    10.408    
    SLICE_X12Y33         FDRE (Hold_fdre_C_D)         0.124    10.532    trigger/rd_en_reg
  -------------------------------------------------------------------
                         required time                        -10.532    
                         arrival time                          10.654    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/DI[15]
                            (rising edge-triggered cell FIFO36E1 clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.128ns (29.962%)  route 0.299ns (70.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.582     2.603    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  slave_fifo/rx_buf_dd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     2.731 r  slave_fifo/rx_buf_dd_reg[15]/Q
                         net (fo=1, routed)           0.299     3.030    slave_fifo/rx_buf_dd[15]
    RAMB36_X0Y4          FIFO36E1                                     r  slave_fifo/fifo_arrival/DI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.866     3.452    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X0Y4          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.798     2.654    
    RAMB36_X0Y4          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[15])
                                                      0.243     2.897    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/DI[13]
                            (rising edge-triggered cell FIFO36E1 clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.128ns (29.973%)  route 0.299ns (70.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.582     2.603    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  slave_fifo/rx_buf_dd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     2.731 r  slave_fifo/rx_buf_dd_reg[13]/Q
                         net (fo=1, routed)           0.299     3.030    slave_fifo/rx_buf_dd[13]
    RAMB36_X0Y4          FIFO36E1                                     r  slave_fifo/fifo_arrival/DI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.866     3.452    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X0Y4          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.798     2.654    
    RAMB36_X0Y4          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[13])
                                                      0.242     2.896    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 poten_i2c/byte_controller/ld_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/dcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.306%)  route 0.086ns (31.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.582     2.603    poten_i2c/byte_controller/ifclk_out_OBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  poten_i2c/byte_controller/ld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     2.744 r  poten_i2c/byte_controller/ld_reg/Q
                         net (fo=12, routed)          0.086     2.831    poten_i2c/byte_controller/ld_reg_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.045     2.876 r  poten_i2c/byte_controller/dcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.876    poten_i2c/byte_controller/dcnt[1]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  poten_i2c/byte_controller/dcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.850     3.435    poten_i2c/byte_controller/ifclk_out_OBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  poten_i2c/byte_controller/dcnt_reg[1]/C
                         clock pessimism             -0.819     2.616    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121     2.737    poten_i2c/byte_controller/dcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 adc2/filter1/m_filter1/d_reg[4][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter1/m_filter1/d_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.679%)  route 0.303ns (70.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.592     2.613    adc2/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  adc2/filter1/m_filter1/d_reg[4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.128     2.741 r  adc2/filter1/m_filter1/d_reg[4][12]/Q
                         net (fo=5, routed)           0.303     3.045    adc2/filter1/m_filter1/d_reg[4]_0[12]
    SLICE_X1Y45          FDRE                                         r  adc2/filter1/m_filter1/d_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.866     3.451    adc2/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  adc2/filter1/m_filter1/d_reg[3][12]/C
                         clock pessimism             -0.564     2.887    
    SLICE_X1Y45          FDRE (Hold_fdre_C_D)         0.019     2.906    adc2/filter1/m_filter1/d_reg[3][12]
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 poten_i2c/byte_controller/bit_controller/dSDA_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/bit_controller/sto_condition_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.820ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.585     2.606    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X5Y19          FDSE                                         r  poten_i2c/byte_controller/bit_controller/dSDA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDSE (Prop_fdse_C_Q)         0.141     2.747 f  poten_i2c/byte_controller/bit_controller/dSDA_reg/Q
                         net (fo=1, routed)           0.058     2.806    poten_i2c/byte_controller/bit_controller/dSDA
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.045     2.851 r  poten_i2c/byte_controller/bit_controller/sto_condition_i_1/O
                         net (fo=1, routed)           0.000     2.851    poten_i2c/byte_controller/bit_controller/sto_condition
    SLICE_X4Y19          FDRE                                         r  poten_i2c/byte_controller/bit_controller/sto_condition_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.854     3.439    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  poten_i2c/byte_controller/bit_controller/sto_condition_reg/C
                         clock pessimism             -0.820     2.619    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.092     2.711    poten_i2c/byte_controller/bit_controller/sto_condition_reg
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/DI[3]
                            (rising edge-triggered cell FIFO36E1 clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.128ns (29.534%)  route 0.305ns (70.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.582     2.603    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  slave_fifo/rx_buf_dd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     2.731 r  slave_fifo/rx_buf_dd_reg[3]/Q
                         net (fo=1, routed)           0.305     3.037    slave_fifo/rx_buf_dd[3]
    RAMB36_X0Y4          FIFO36E1                                     r  slave_fifo/fifo_arrival/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.866     3.452    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X0Y4          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.798     2.654    
    RAMB36_X0Y4          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[3])
                                                      0.243     2.897    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 poten_i2c/txr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.436ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.583     2.604    poten_i2c/ifclk_out_OBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  poten_i2c/txr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     2.745 r  poten_i2c/txr_reg[0]/Q
                         net (fo=1, routed)           0.087     2.832    poten_i2c/byte_controller/bit_controller/sr_reg[0][0]
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.045     2.877 r  poten_i2c/byte_controller/bit_controller/sr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.877    poten_i2c/byte_controller/bit_controller_n_11
    SLICE_X6Y27          FDRE                                         r  poten_i2c/byte_controller/sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.851     3.436    poten_i2c/byte_controller/ifclk_out_OBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  poten_i2c/byte_controller/sr_reg[0]/C
                         clock pessimism             -0.819     2.617    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.120     2.737    poten_i2c/byte_controller/sr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 poten_i2c/byte_controller/ld_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/dcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.808%)  route 0.088ns (32.192%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.582     2.603    poten_i2c/byte_controller/ifclk_out_OBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  poten_i2c/byte_controller/ld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     2.744 r  poten_i2c/byte_controller/ld_reg/Q
                         net (fo=12, routed)          0.088     2.833    poten_i2c/byte_controller/ld_reg_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I4_O)        0.045     2.878 r  poten_i2c/byte_controller/dcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.878    poten_i2c/byte_controller/dcnt[0]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  poten_i2c/byte_controller/dcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.850     3.435    poten_i2c/byte_controller/ifclk_out_OBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  poten_i2c/byte_controller/dcnt_reg[0]/C
                         clock pessimism             -0.819     2.616    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121     2.737    poten_i2c/byte_controller/dcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 7.813 }
Period(ns):         15.625
Sources:            { PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y6     slave_fifo/fifo_departure/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y6     slave_fifo/fifo_departure/WRCLK
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y5     trigger/FIFO36E1_inst/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y5     trigger/FIFO36E1_inst/WRCLK
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y4     slave_fifo/fifo_arrival/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y4     slave_fifo/fifo_arrival/WRCLK
Min Period        n/a     BUFG/I             n/a            2.155         15.625      13.470     BUFGCTRL_X0Y0   ifclk_out_OBUF_BUFG_inst/I
Min Period        n/a     IDDR/C             n/a            1.474         15.625      14.151     ILOGIC_X1Y42    adc1/genblk1[4].adc_data_inst/C
Min Period        n/a     IDDR/C             n/a            1.474         15.625      14.151     ILOGIC_X1Y18    adc1/genblk1[5].adc_data_inst/C
Min Period        n/a     IDDR/C             n/a            1.474         15.625      14.151     ILOGIC_X1Y17    adc1/genblk1[6].adc_data_inst/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y17    adc1/filter1/m_filter1/pipeline1_reg[1][12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X10Y17    adc1/filter1/m_filter1/pipeline1_reg[2][12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X10Y17    adc1/filter1/m_filter1/pipeline1_reg[2][13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X28Y37    adc2/filter2/avg_binning1/strb_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X10Y17    adc1/filter1/m_filter1/pipeline1_reg[2][9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X15Y17    adc1/filter1/m_filter1/pipeline1_reg[3][10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X15Y17    adc1/filter1/m_filter1/pipeline1_reg[3][12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y17    adc1/filter1/m_filter1/pipeline1_reg[3][13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X13Y15    adc1/filter1/m_filter1/pipeline1_reg[3][1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X13Y15    adc1/filter1/m_filter1/pipeline1_reg[3][6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X7Y23     config_man/trigger_level_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X8Y32     trigger/strb_dd_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X7Y26     config_man/poten1_value_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X5Y26     config_man/poten1_value_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X5Y26     config_man/poten1_value_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X5Y26     config_man/poten1_value_reg[3]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X5Y26     config_man/poten1_value_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X7Y26     config_man/poten1_value_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X7Y26     config_man/poten1_value_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X7Y26     config_man/poten1_value_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 D_2[3]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[3].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.483ns  (logic 0.483ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 10.417 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    A16                                               0.000     9.664 r  D_2[3] (IN)
                         net (fo=0)                   0.000     9.664    D_2[3]
    A16                  IBUF (Prop_ibuf_I_O)         0.483    10.146 r  D_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000    10.146    adc2/d_in[3]
    ILOGIC_X0Y83         IDDR                                         r  adc2/genblk1[3].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.583    10.417    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y83         IDDR                                         f  adc2/genblk1[3].adc_data_inst/C
                         clock pessimism              0.516    10.933    
                         clock uncertainty           -0.159    10.774    
    ILOGIC_X0Y83         IDDR (Setup_iddr_C_D)       -0.002    10.772    adc2/genblk1[3].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.772    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 D_2[0]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[0].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.478ns  (logic 0.478ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.603ns = ( 10.416 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    A14                                               0.000     9.664 r  D_2[0] (IN)
                         net (fo=0)                   0.000     9.664    D_2[0]
    A14                  IBUF (Prop_ibuf_I_O)         0.478    10.142 r  D_2_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.142    adc2/d_in[0]
    ILOGIC_X0Y81         IDDR                                         r  adc2/genblk1[0].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.582    10.416    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y81         IDDR                                         f  adc2/genblk1[0].adc_data_inst/C
                         clock pessimism              0.516    10.932    
                         clock uncertainty           -0.159    10.773    
    ILOGIC_X0Y81         IDDR (Setup_iddr_C_D)       -0.002    10.771    adc2/genblk1[0].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 D_2[8]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[8].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.469ns  (logic 0.469ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 10.414 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    A18                                               0.000     9.664 r  D_2[8] (IN)
                         net (fo=0)                   0.000     9.664    D_2[8]
    A18                  IBUF (Prop_ibuf_I_O)         0.469    10.133 r  D_2_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000    10.133    adc2/d_in[8]
    ILOGIC_X0Y79         IDDR                                         r  adc2/genblk1[8].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.580    10.414    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y79         IDDR                                         f  adc2/genblk1[8].adc_data_inst/C
                         clock pessimism              0.516    10.930    
                         clock uncertainty           -0.159    10.771    
    ILOGIC_X0Y79         IDDR (Setup_iddr_C_D)       -0.002    10.769    adc2/genblk1[8].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.769    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 D_2[10]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[10].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.465ns  (logic 0.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.600ns = ( 10.413 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    E16                                               0.000     9.664 r  D_2[10] (IN)
                         net (fo=0)                   0.000     9.664    D_2[10]
    E16                  IBUF (Prop_ibuf_I_O)         0.465    10.129 r  D_2_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000    10.129    adc2/d_in[10]
    ILOGIC_X0Y77         IDDR                                         r  adc2/genblk1[10].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.579    10.413    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y77         IDDR                                         f  adc2/genblk1[10].adc_data_inst/C
                         clock pessimism              0.516    10.929    
                         clock uncertainty           -0.159    10.770    
    ILOGIC_X0Y77         IDDR (Setup_iddr_C_D)       -0.002    10.768    adc2/genblk1[10].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.768    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 D_2[7]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[7].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.463ns  (logic 0.463ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 10.412 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    C15                                               0.000     9.664 r  D_2[7] (IN)
                         net (fo=0)                   0.000     9.664    D_2[7]
    C15                  IBUF (Prop_ibuf_I_O)         0.463    10.126 r  D_2_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000    10.126    adc2/d_in[7]
    ILOGIC_X0Y75         IDDR                                         r  adc2/genblk1[7].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.578    10.412    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y75         IDDR                                         f  adc2/genblk1[7].adc_data_inst/C
                         clock pessimism              0.516    10.928    
                         clock uncertainty           -0.159    10.769    
    ILOGIC_X0Y75         IDDR (Setup_iddr_C_D)       -0.002    10.767    adc2/genblk1[7].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.767    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 D_2[9]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[9].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.468ns  (logic 0.468ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 10.419 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    C17                                               0.000     9.664 r  D_2[9] (IN)
                         net (fo=0)                   0.000     9.664    D_2[9]
    C17                  IBUF (Prop_ibuf_I_O)         0.468    10.132 r  D_2_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000    10.132    adc2/d_in[9]
    ILOGIC_X0Y59         IDDR                                         r  adc2/genblk1[9].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.585    10.419    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y59         IDDR                                         f  adc2/genblk1[9].adc_data_inst/C
                         clock pessimism              0.516    10.935    
                         clock uncertainty           -0.159    10.776    
    ILOGIC_X0Y59         IDDR (Setup_iddr_C_D)       -0.002    10.774    adc2/genblk1[9].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 D_2[6]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[6].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.464ns  (logic 0.464ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 10.417 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    B17                                               0.000     9.664 r  D_2[6] (IN)
                         net (fo=0)                   0.000     9.664    D_2[6]
    B17                  IBUF (Prop_ibuf_I_O)         0.464    10.128 r  D_2_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000    10.128    adc2/d_in[6]
    ILOGIC_X0Y85         IDDR                                         r  adc2/genblk1[6].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.583    10.417    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y85         IDDR                                         f  adc2/genblk1[6].adc_data_inst/C
                         clock pessimism              0.516    10.933    
                         clock uncertainty           -0.159    10.774    
    ILOGIC_X0Y85         IDDR (Setup_iddr_C_D)       -0.002    10.772    adc2/genblk1[6].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.772    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 OTR_2
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.465ns  (logic 0.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 10.419 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    E18                                               0.000     9.664 r  OTR_2 (IN)
                         net (fo=0)                   0.000     9.664    OTR_2
    E18                  IBUF (Prop_ibuf_I_O)         0.465    10.129 r  OTR_2_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.129    adc2/overflow
    ILOGIC_X0Y58         IDDR                                         r  adc2/IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.585    10.419    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y58         IDDR                                         f  adc2/IDDR_inst/C
                         clock pessimism              0.516    10.935    
                         clock uncertainty           -0.159    10.776    
    ILOGIC_X0Y58         IDDR (Setup_iddr_C_D)       -0.002    10.774    adc2/IDDR_inst
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 D_2[1]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[1].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.464ns  (logic 0.464ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 10.419 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    B12                                               0.000     9.664 r  D_2[1] (IN)
                         net (fo=0)                   0.000     9.664    D_2[1]
    B12                  IBUF (Prop_ibuf_I_O)         0.464    10.128 r  D_2_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000    10.128    adc2/d_in[1]
    ILOGIC_X0Y93         IDDR                                         r  adc2/genblk1[1].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.585    10.419    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y93         IDDR                                         f  adc2/genblk1[1].adc_data_inst/C
                         clock pessimism              0.516    10.935    
                         clock uncertainty           -0.159    10.776    
    ILOGIC_X0Y93         IDDR (Setup_iddr_C_D)       -0.002    10.774    adc2/genblk1[1].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 D_1[13]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[13].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.461ns  (logic 0.461ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 10.418 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    V2                                                0.000     9.664 r  D_1[13] (IN)
                         net (fo=0)                   0.000     9.664    D_1[13]
    V2                   IBUF (Prop_ibuf_I_O)         0.461    10.124 r  D_1_IBUF[13]_inst/O
                         net (fo=1, routed)           0.000    10.124    adc1/d_in[13]
    ILOGIC_X1Y31         IDDR                                         r  adc1/genblk1[13].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.584    10.418    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y31         IDDR                                         f  adc1/genblk1[13].adc_data_inst/C
                         clock pessimism              0.516    10.934    
                         clock uncertainty           -0.159    10.775    
    ILOGIC_X1Y31         IDDR (Setup_iddr_C_D)       -0.002    10.773    adc1/genblk1[13].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.773    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  0.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.238ns  (arrival time - required time)
  Source:                 D_1[11]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[11].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.368ns  (logic 1.368ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.649ns = ( 16.462 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    K6                                                0.000    16.379 r  D_1[11] (IN)
                         net (fo=0)                   0.000    16.379    D_1[11]
    K6                   IBUF (Prop_ibuf_I_O)         1.368    17.747 r  D_1_IBUF[11]_inst/O
                         net (fo=1, routed)           0.000    17.747    adc1/d_in[11]
    ILOGIC_X1Y49         IDDR                                         r  adc1/genblk1[11].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.681    16.462    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y49         IDDR                                         f  adc1/genblk1[11].adc_data_inst/C
                         clock pessimism             -0.303    16.159    
                         clock uncertainty            0.159    16.318    
    ILOGIC_X1Y49         IDDR (Hold_iddr_C_D)         0.191    16.509    adc1/genblk1[11].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.509    
                         arrival time                          17.747    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 D_1[2]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[2].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.388ns  (logic 1.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 16.459 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    K5                                                0.000    16.379 r  D_1[2] (IN)
                         net (fo=0)                   0.000    16.379    D_1[2]
    K5                   IBUF (Prop_ibuf_I_O)         1.388    17.767 r  D_1_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000    17.767    adc1/d_in[2]
    ILOGIC_X1Y40         IDDR                                         r  adc1/genblk1[2].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.678    16.459    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y40         IDDR                                         f  adc1/genblk1[2].adc_data_inst/C
                         clock pessimism             -0.303    16.156    
                         clock uncertainty            0.159    16.315    
    ILOGIC_X1Y40         IDDR (Hold_iddr_C_D)         0.191    16.506    adc1/genblk1[2].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.506    
                         arrival time                          17.767    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 D_1[8]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[8].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.389ns  (logic 1.389ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 16.459 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    L6                                                0.000    16.379 r  D_1[8] (IN)
                         net (fo=0)                   0.000    16.379    D_1[8]
    L6                   IBUF (Prop_ibuf_I_O)         1.389    17.768 r  D_1_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000    17.768    adc1/d_in[8]
    ILOGIC_X1Y38         IDDR                                         r  adc1/genblk1[8].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.678    16.459    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y38         IDDR                                         f  adc1/genblk1[8].adc_data_inst/C
                         clock pessimism             -0.303    16.156    
                         clock uncertainty            0.159    16.315    
    ILOGIC_X1Y38         IDDR (Hold_iddr_C_D)         0.191    16.506    adc1/genblk1[8].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.506    
                         arrival time                          17.768    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 D_1[4]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[4].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.391ns  (logic 1.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.647ns = ( 16.460 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    M3                                                0.000    16.379 r  D_1[4] (IN)
                         net (fo=0)                   0.000    16.379    D_1[4]
    M3                   IBUF (Prop_ibuf_I_O)         1.391    17.770 r  D_1_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000    17.770    adc1/d_in[4]
    ILOGIC_X1Y42         IDDR                                         r  adc1/genblk1[4].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.679    16.460    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y42         IDDR                                         f  adc1/genblk1[4].adc_data_inst/C
                         clock pessimism             -0.303    16.157    
                         clock uncertainty            0.159    16.316    
    ILOGIC_X1Y42         IDDR (Hold_iddr_C_D)         0.191    16.507    adc1/genblk1[4].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.507    
                         arrival time                          17.770    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 D_1[7]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[7].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.390ns  (logic 1.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 16.459 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    L5                                                0.000    16.379 r  D_1[7] (IN)
                         net (fo=0)                   0.000    16.379    D_1[7]
    L5                   IBUF (Prop_ibuf_I_O)         1.390    17.769 r  D_1_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000    17.769    adc1/d_in[7]
    ILOGIC_X1Y37         IDDR                                         r  adc1/genblk1[7].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.678    16.459    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y37         IDDR                                         f  adc1/genblk1[7].adc_data_inst/C
                         clock pessimism             -0.303    16.156    
                         clock uncertainty            0.159    16.315    
    ILOGIC_X1Y37         IDDR (Hold_iddr_C_D)         0.191    16.506    adc1/genblk1[7].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.506    
                         arrival time                          17.769    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 D_1[3]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[3].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.391ns  (logic 1.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.647ns = ( 16.460 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    M2                                                0.000    16.379 r  D_1[3] (IN)
                         net (fo=0)                   0.000    16.379    D_1[3]
    M2                   IBUF (Prop_ibuf_I_O)         1.391    17.771 r  D_1_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000    17.771    adc1/d_in[3]
    ILOGIC_X1Y41         IDDR                                         r  adc1/genblk1[3].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.679    16.460    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y41         IDDR                                         f  adc1/genblk1[3].adc_data_inst/C
                         clock pessimism             -0.303    16.157    
                         clock uncertainty            0.159    16.316    
    ILOGIC_X1Y41         IDDR (Hold_iddr_C_D)         0.191    16.507    adc1/genblk1[3].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.507    
                         arrival time                          17.771    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 D_1[10]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[10].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.387ns  (logic 1.387ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.643ns = ( 16.456 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    N6                                                0.000    16.379 r  D_1[10] (IN)
                         net (fo=0)                   0.000    16.379    D_1[10]
    N6                   IBUF (Prop_ibuf_I_O)         1.387    17.767 r  D_1_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000    17.767    adc1/d_in[10]
    ILOGIC_X1Y13         IDDR                                         r  adc1/genblk1[10].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.675    16.456    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y13         IDDR                                         f  adc1/genblk1[10].adc_data_inst/C
                         clock pessimism             -0.303    16.153    
                         clock uncertainty            0.159    16.312    
    ILOGIC_X1Y13         IDDR (Hold_iddr_C_D)         0.191    16.503    adc1/genblk1[10].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.503    
                         arrival time                          17.767    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 D_1[1]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[1].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.391ns  (logic 1.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 16.459 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    L4                                                0.000    16.379 r  D_1[1] (IN)
                         net (fo=0)                   0.000    16.379    D_1[1]
    L4                   IBUF (Prop_ibuf_I_O)         1.391    17.770 r  D_1_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000    17.770    adc1/d_in[1]
    ILOGIC_X1Y39         IDDR                                         r  adc1/genblk1[1].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.678    16.459    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y39         IDDR                                         f  adc1/genblk1[1].adc_data_inst/C
                         clock pessimism             -0.303    16.156    
                         clock uncertainty            0.159    16.315    
    ILOGIC_X1Y39         IDDR (Hold_iddr_C_D)         0.191    16.506    adc1/genblk1[1].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.506    
                         arrival time                          17.770    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 D_1[0]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[0].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.393ns  (logic 1.393ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.648ns = ( 16.461 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    L3                                                0.000    16.379 r  D_1[0] (IN)
                         net (fo=0)                   0.000    16.379    D_1[0]
    L3                   IBUF (Prop_ibuf_I_O)         1.393    17.772 r  D_1_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    17.772    adc1/d_in[0]
    ILOGIC_X1Y45         IDDR                                         r  adc1/genblk1[0].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.680    16.461    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y45         IDDR                                         f  adc1/genblk1[0].adc_data_inst/C
                         clock pessimism             -0.303    16.158    
                         clock uncertainty            0.159    16.317    
    ILOGIC_X1Y45         IDDR (Hold_iddr_C_D)         0.191    16.508    adc1/genblk1[0].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.508    
                         arrival time                          17.772    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 D_1[6]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[6].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk rise@0.000ns - adc_clk fall@1.653ns)
  Data Path Delay:        1.386ns  (logic 1.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.640ns
    Source Clock Delay      (SCD):    4.914ns = ( 6.567 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     3.045 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     4.913    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.004 f  clock_buf/O
                         net (fo=1, routed)           1.479     6.484    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.567 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     8.567    
    N4                                                0.000     8.567 r  D_1[6] (IN)
                         net (fo=0)                   0.000     8.567    D_1[6]
    N4                   IBUF (Prop_ibuf_I_O)         1.386     9.953 r  D_1_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     9.953    adc1/d_in[6]
    ILOGIC_X1Y17         IDDR                                         r  adc1/genblk1[6].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.672     8.640    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y17         IDDR                                         r  adc1/genblk1[6].adc_data_inst/C
                         clock pessimism             -0.303     8.337    
                         clock uncertainty            0.159     8.496    
    ILOGIC_X1Y17         IDDR (Hold_iddr_C_D)         0.191     8.687    adc1/genblk1[6].adc_data_inst
  -------------------------------------------------------------------
                         required time                         -8.687    
                         arrival time                           9.953    
  -------------------------------------------------------------------
                         slack                                  1.265    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.940ns (25.831%)  route 2.699ns (74.169%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.062ns = ( 15.874 - 7.813 ) 
    Source Clock Delay      (SCD):    8.602ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.633     8.602    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456     9.058 f  reset_inst/rst_reg/Q
                         net (fo=37, routed)          1.333    10.390    reset_inst/rst_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.153    10.543 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.612    11.156    trigger/LED_GREEN_OBUF
    SLICE_X5Y32          LUT6 (Prop_lut6_I1_O)        0.331    11.487 f  trigger/fifo_departure_i_2/O
                         net (fo=2, routed)           0.754    12.241    slave_fifo/fifo_rst_internal
    RAMB36_X0Y6          FIFO36E1                                     f  slave_fifo/fifo_departure/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.481    15.874    slave_fifo/RDCLK0
    RAMB36_X0Y6          FIFO36E1                                     r  slave_fifo/fifo_departure/RDCLK  (IS_INVERTED)
                         clock pessimism              0.467    16.342    
                         clock uncertainty           -0.039    16.302    
    RAMB36_X0Y6          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    13.934    slave_fifo/fifo_departure
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                         -12.241    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             8.984ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (sys_clk rise@15.625ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.940ns (22.647%)  route 3.211ns (77.353%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.051ns = ( 23.676 - 15.625 ) 
    Source Clock Delay      (SCD):    8.602ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.633     8.602    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456     9.058 f  reset_inst/rst_reg/Q
                         net (fo=37, routed)          1.333    10.390    reset_inst/rst_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.153    10.543 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.612    11.156    trigger/LED_GREEN_OBUF
    SLICE_X5Y32          LUT6 (Prop_lut6_I1_O)        0.331    11.487 f  trigger/fifo_departure_i_2/O
                         net (fo=2, routed)           1.266    12.752    slave_fifo/fifo_rst_internal
    RAMB36_X0Y4          FIFO36E1                                     f  slave_fifo/fifo_arrival/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.470    23.676    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X0Y4          FIFO36E1                                     r  slave_fifo/fifo_arrival/RDCLK
                         clock pessimism              0.467    24.143    
                         clock uncertainty           -0.039    24.104    
    RAMB36_X0Y4          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.736    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         21.736    
                         arrival time                         -12.752    
  -------------------------------------------------------------------
                         slack                                  8.984    

Slack (MET) :             9.068ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/FIFO36E1_inst/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (sys_clk rise@15.625ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 0.940ns (23.084%)  route 3.132ns (76.916%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.057ns = ( 23.682 - 15.625 ) 
    Source Clock Delay      (SCD):    8.602ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.633     8.602    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456     9.058 f  reset_inst/rst_reg/Q
                         net (fo=37, routed)          1.333    10.390    reset_inst/rst_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.153    10.543 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=18, routed)          1.113    11.657    trigger/LED_GREEN_OBUF
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.331    11.988 f  trigger/FIFO36E1_inst_i_2/O
                         net (fo=1, routed)           0.686    12.674    trigger/fifo_rst_internal_0
    RAMB36_X0Y5          FIFO36E1                                     f  trigger/FIFO36E1_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        1.476    23.682    trigger/ifclk_out_OBUF_BUFG
    RAMB36_X0Y5          FIFO36E1                                     r  trigger/FIFO36E1_inst/RDCLK
                         clock pessimism              0.467    24.149    
                         clock uncertainty           -0.039    24.110    
    RAMB36_X0Y5          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.742    trigger/FIFO36E1_inst
  -------------------------------------------------------------------
                         required time                         21.742    
                         arrival time                         -12.674    
  -------------------------------------------------------------------
                         slack                                  9.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.213ns  (arrival time - required time)
  Source:                 trigger/rst_4d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/FIFO36E1_inst/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.775%)  route 0.484ns (72.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.587     2.608    trigger/ifclk_out_OBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  trigger/rst_4d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     2.749 f  trigger/rst_4d_reg/Q
                         net (fo=7, routed)           0.158     2.907    trigger/rst_4d
    SLICE_X5Y32          LUT6 (Prop_lut6_I1_O)        0.045     2.952 f  trigger/FIFO36E1_inst_i_2/O
                         net (fo=1, routed)           0.326     3.278    trigger/fifo_rst_internal_0
    RAMB36_X0Y5          FIFO36E1                                     f  trigger/FIFO36E1_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.866     3.452    trigger/ifclk_out_OBUF_BUFG
    RAMB36_X0Y5          FIFO36E1                                     r  trigger/FIFO36E1_inst/RDCLK
                         clock pessimism             -0.798     2.654    
    RAMB36_X0Y5          FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589     2.065    trigger/FIFO36E1_inst
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.268ns  (arrival time - required time)
  Source:                 adc2/rst_2d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.562%)  route 0.542ns (74.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.587     2.608    adc2/ifclk_out_OBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  adc2/rst_2d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     2.749 f  adc2/rst_2d_reg/Q
                         net (fo=6, routed)           0.189     2.938    trigger/rst_2d
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.045     2.983 f  trigger/fifo_departure_i_2/O
                         net (fo=2, routed)           0.353     3.336    slave_fifo/fifo_rst_internal
    RAMB36_X0Y6          FIFO36E1                                     f  slave_fifo/fifo_departure/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.869     3.455    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X0Y6          FIFO36E1                                     r  slave_fifo/fifo_departure/WRCLK
                         clock pessimism             -0.798     2.657    
    RAMB36_X0Y6          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.068    slave_fifo/fifo_departure
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           3.336    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.501ns  (arrival time - required time)
  Source:                 adc2/rst_2d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.432%)  route 0.771ns (80.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.587     2.608    adc2/ifclk_out_OBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  adc2/rst_2d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     2.749 f  adc2/rst_2d_reg/Q
                         net (fo=6, routed)           0.189     2.938    trigger/rst_2d
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.045     2.983 f  trigger/fifo_departure_i_2/O
                         net (fo=2, routed)           0.583     3.565    slave_fifo/fifo_rst_internal
    RAMB36_X0Y4          FIFO36E1                                     f  slave_fifo/fifo_arrival/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1202, routed)        0.866     3.452    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X0Y4          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.798     2.654    
    RAMB36_X0Y4          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.065    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           3.565    
  -------------------------------------------------------------------
                         slack                                  1.501    





