

================================================================
== Vitis HLS Report for 'relu_ap_fixed_9_8_5_3_0_ap_ufixed_8_8_5_3_0_ReLU_config11_s'
================================================================
* Date:           Wed Feb 26 01:38:21 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.023 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      23|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|       -|    -|
|Register             |        -|     -|        -|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        0|      23|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|        0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|        0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |icmp_ln45_fu_28_p2  |      icmp|   0|  0|  16|           9|           1|
    |ap_return           |    select|   0|  0|   7|           1|           7|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  23|          10|           8|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_ready    |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<9, 8, 5, 3, 0>, ap_ufixed<8, 8, 5, 3, 0>, ReLU_config11>|  return value|
|ap_return   |  out|    7|  ap_ctrl_hs|  relu<ap_fixed<9, 8, 5, 3, 0>, ap_ufixed<8, 8, 5, 3, 0>, ReLU_config11>|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<9, 8, 5, 3, 0>, ap_ufixed<8, 8, 5, 3, 0>, ReLU_config11>|  return value|
|data_5_val  |   in|    9|     ap_none|                                                              data_5_val|        scalar|
+------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.02>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 2 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_5_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %data_5_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.71ns)   --->   "%icmp_ln45 = icmp_sgt  i9 %data_5_val_read, i9 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 4 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %data_5_val_read, i32 1, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 5 'partselect' 'trunc_ln' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.30ns)   --->   "%res_5_0_cast = select i1 %icmp_ln45, i7 %trunc_ln, i7 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 6 'select' 'res_5_0_cast' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ret_ln45 = ret i7 %res_5_0_cast" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 7 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln42 (specpipeline) [ 00]
data_5_val_read   (read        ) [ 00]
icmp_ln45         (icmp        ) [ 01]
trunc_ln          (partselect  ) [ 00]
res_5_0_cast      (select      ) [ 00]
ret_ln45          (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_5_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="data_5_val_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="9" slack="0"/>
<pin id="24" dir="0" index="1" bw="9" slack="0"/>
<pin id="25" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_val_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="icmp_ln45_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="9" slack="0"/>
<pin id="30" dir="0" index="1" bw="9" slack="0"/>
<pin id="31" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="trunc_ln_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="7" slack="0"/>
<pin id="36" dir="0" index="1" bw="9" slack="0"/>
<pin id="37" dir="0" index="2" bw="1" slack="0"/>
<pin id="38" dir="0" index="3" bw="4" slack="0"/>
<pin id="39" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="res_5_0_cast_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="7" slack="0"/>
<pin id="47" dir="0" index="2" bw="7" slack="0"/>
<pin id="48" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_5_0_cast/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="10" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="22" pin="2"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="12" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="40"><net_src comp="14" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="22" pin="2"/><net_sink comp="34" pin=1"/></net>

<net id="42"><net_src comp="16" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="43"><net_src comp="18" pin="0"/><net_sink comp="34" pin=3"/></net>

<net id="49"><net_src comp="28" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="34" pin="4"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="20" pin="0"/><net_sink comp="44" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: relu<ap_fixed<9, 8, 5, 3, 0>, ap_ufixed<8, 8, 5, 3, 0>, ReLU_config11> : data_5_val | {1 }
  - Chain level:
	State 1
		res_5_0_cast : 1
		ret_ln45 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |       icmp_ln45_fu_28      |    0    |    16   |
|----------|----------------------------|---------|---------|
|  select  |     res_5_0_cast_fu_44     |    0    |    7    |
|----------|----------------------------|---------|---------|
|   read   | data_5_val_read_read_fu_22 |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       trunc_ln_fu_34       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    23   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   23   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   23   |
+-----------+--------+--------+
