<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>CMPPD—Compare Packed Double-Precision Floating-Point Values</title>
</head>
<body>
<h1 id="cmppd-compare-packed-double-precision-floating-point-values">CMPPD—Compare Packed Double-Precision Floating-Point Values</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32Feature</td>
	<td>CPUID Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>66 0F C2 /r ib</td>
	<td>RMI</td>
	<td>V/V</td>
	<td>SSE2</td>
	<td>Compare packed double-precision floatingCMPPD xmm1, xmm2/m128, imm8imm8 as comparison predicate.</td>
</tr>
<tr>
	<td>VEX.NDS.128.66.0F.WIG C2 /r ib</td>
	<td>RVMI</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Compare packed double-precision floatingVCMPPD xmm1, xmm2, xmm3/m128, imm8bits 4:0 of imm8 as a comparison predicate.</td>
</tr>
<tr>
	<td>VEX.NDS.256.66.0F.WIG C2 /r ib</td>
	<td>RVMI</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Compare packed double-precision floatingVCMPPD ymm1, ymm2, ymm3/m256, imm8bits 4:0 of imm8 as a comparison predicate.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RMI</td>
	<td>ModRM:reg (r, w)</td>
	<td>ModRM:r/m (r)</td>
	<td>imm8</td>
	<td>NA</td>
</tr>
<tr>
	<td>RVMI</td>
	<td>ModRM:reg (w)</td>
	<td>VEX.vvvv (r)</td>
	<td>ModRM:r/m (r)</td>
	<td>imm8</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Performs a SIMD compare of the packed double-precision floating-point values in the source operand (second operand) and the destination operand (first operand) and returns the results of the comparison to the destination operand. The comparison predicate operand (third operand) specifies the type of comparison performed on each of the pairs of packed values. The result of each comparison is a quadword mask of all 1s (comparison true) or all 0s (comparison false). The sign of zero is ignored for comparisons, so that -0.0 is equal to +0.0. 128-bit Legacy SSE version: The first source and destination operand (first operand) is an XMM register. The second source operand (second operand) can be an XMM register or 128-bit memory location. The comparison predicate operand is an 8-bit immediate, bits 2:0 of the immediate define the type of comparison to be performed (see Table 3-7). Bits 7:3 of the immediate is reserved. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. Two comparisons are performed with results written to bits 127:0 of the destination operand.</p>
<table>
<tr>
	<td>Table 3-7.</td>
	<td>Comparison Predicate for CMPPD and CMPPS Instructions</td>
</tr>
<tr>
	<td>Description</td>
	<td>QNaN Oper-and Signals Invalid Operand</td>
</tr>
<tr>
	<td>Equal</td>
	<td>No</td>
</tr>
<tr>
	<td>Less-than</td>
	<td>Yes</td>
</tr>
<tr>
	<td>Less-than-or-equal</td>
	<td>Yes</td>
</tr>
<tr>
	<td>Greater than</td>
	<td>Yes Operands, Use LT</td>
</tr>
<tr>
	<td>Greater-than-or-equal</td>
	<td>Yes Operands, Use LE</td>
</tr>
<tr>
	<td>Unordered</td>
	<td>No</td>
</tr>
<tr>
	<td>Not-equal</td>
	<td>No</td>
</tr>
<tr>
	<td>Not-less-than</td>
	<td>Yes (Contd.)</td>
</tr>
<tr>
	<td>Description</td>
	<td>QNaN Oper-and Signals Invalid Operand</td>
</tr>
<tr>
	<td>Not-less-than-or-equal</td>
	<td>Yes</td>
</tr>
<tr>
	<td>Not-greater-than</td>
	<td>Yes Operands, Use NLT</td>
</tr>
<tr>
	<td>Not-greater-than-or-equal</td>
	<td>Yes Operands, Use NLE</td>
</tr>
<tr>
	<td>Ordered</td>
	<td>No</td>
</tr>
</table>
<p>The unordered relationship is true when at least one of the two source operands being compared is a NaN; the ordered relationship is true when neither source operand is a NaN.</p>
<p>A subsequent computational instruction that uses the mask result in the destination operand as an input operand will not generate an exception, because a mask of all 0s corresponds to a floating-point value of +0.0 and a mask of all 1s corresponds to a QNaN.</p>
<p>Note that the processors with “CPUID.1H:ECX.AVX =0” do not implement the greater-than, greater-than-or-equal,not-greater-than, and not-greater-than-or-equal relations. These comparisons can be made either by using the inverse relationship (that is, use the “not-less-than-or-equal” to make a “greater-than” comparison) or by using software emulation. When using software emulation, the program must swap the operands (copying registers when necessary to protect the data that will now be in the destination), and then perform the compare using a different predicate. The predicate to be used for these emulations is listed in Table 3-7 under the heading Emulation.</p>
<p>Compilers and assemblers may implement the following two-operand pseudo-ops in addition to the three-operand CMPPD instruction, for processors with “CPUID.1H:ECX.AVX =0”. See Table 3-8. Compiler should treat reserved Imm8 values as illegal syntax.</p>
<table>
<tr>
	<td>:Pseudo-Op CMPEQPD xmm1, xmm2CMPLTPD xmm1, xmm2CMPLEPD xmm1, xmm2CMPUNORDPD xmm1, xmm2CMPNEQPD xmm1, xmm2CMPNLTPD xmm1, xmm2CMPNLEPD xmm1, xmm2CMPORDPD xmm1, xmm2</td>
	<td>Table 3-8.</td>
	<td>Pseudo-Op and CMPPD Implementation CMPPD Implementation CMPPD xmm1, xmm2, 0CMPPD xmm1, xmm2, 1CMPPD xmm1, xmm2, 2CMPPD xmm1, xmm2, 3CMPPD xmm1, xmm2, 4CMPPD xmm1, xmm2, 5CMPPD xmm1, xmm2, 6CMPPD xmm1, xmm2, 7</td>
</tr>
</table>
<p>The greater-than relations that the processor does not implement, require more than one instruction to emulate in software and therefore should not be implemented as pseudo-ops. (For these, the programmer should reverse the operands of the corresponding less than relations and use move instructions to ensure that the mask is moved to the correct destination register and that the source operand is left intact.)</p>
<p>In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).</p>
<p>Enhanced Comparison Predicate for VEX-Encoded VCMPPD VEX.128 encoded version: The first source operand (second operand) is an XMM register. The second source operand (third operand) can be an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed. Two comparisons are performed with results written to bits 127:0 of the destination operand.</p>
<p>VEX.256 encoded version: The first source operand (second operand) is a YMM register. The second source operand (third operand) can be a YMM register or a 256-bit memory location. The destination operand (first operand) is a YMM register. Four comparisons are performed with results written to the destination operand. The comparison predicate operand is an 8-bit immediate:</p>
<table>
<tr>
	<td>•</td>
	<td>For instructions encoded using the VEX prefix, bits 4:0 define the type of comparison to be performed (see Table 3-9). Bits 5 through 7 of the immediate are reserved. Comparison Predicate for VCMPPD and VCMPPS Instructions</td>
</tr>
<tr>
	<td>Predicate</td>
	<td>Signals #IA on QNAN Unordered1</td>
</tr>
<tr>
	<td>EQ_OQ (EQ)</td>
	<td>No</td>
</tr>
<tr>
	<td>LT_OS (LT)</td>
	<td>Yes</td>
</tr>
<tr>
	<td>LE_OS (LE)</td>
	<td>Yes signaling)</td>
</tr>
<tr>
	<td>UNORD_Q (UNORD)</td>
	<td>No</td>
</tr>
<tr>
	<td>NEQ_UQ (NEQ)</td>
	<td>No signaling)</td>
</tr>
<tr>
	<td>NLT_US (NLT)</td>
	<td>Yes</td>
</tr>
<tr>
	<td>NLE_US (NLE)</td>
	<td>Yes signaling)</td>
</tr>
<tr>
	<td>ORD_Q (ORD)</td>
	<td>No</td>
</tr>
<tr>
	<td>EQ_UQ</td>
	<td>No</td>
</tr>
<tr>
	<td>NGE_US (NGE)</td>
	<td>Yes (unordered, signaling)</td>
</tr>
<tr>
	<td>NGT_US (NGT)</td>
	<td>Yes naling)</td>
</tr>
<tr>
	<td>FALSE_OQ(FALSE)</td>
	<td>No</td>
</tr>
<tr>
	<td>NEQ_OQ</td>
	<td>No</td>
</tr>
<tr>
	<td>GE_OS (GE)</td>
	<td>Yes naling)</td>
</tr>
<tr>
	<td>GT_OS (GT)</td>
	<td>Yes</td>
</tr>
<tr>
	<td>TRUE_UQ(TRUE)</td>
	<td>No</td>
</tr>
<tr>
	<td>EQ_OS</td>
	<td>Yes</td>
</tr>
<tr>
	<td>LT_OQ</td>
	<td>No</td>
</tr>
<tr>
	<td>LE_OQ</td>
	<td>No signaling)</td>
</tr>
<tr>
	<td>UNORD_S</td>
	<td>Yes</td>
</tr>
<tr>
	<td>NEQ_US</td>
	<td>Yes</td>
</tr>
<tr>
	<td>NLT_UQ</td>
	<td>No naling)</td>
</tr>
<tr>
	<td>NLE_UQ</td>
	<td>No nonsignaling)</td>
</tr>
<tr>
	<td>ORD_S</td>
	<td>Yes</td>
</tr>
<tr>
	<td>EQ_US</td>
	<td>Yes (Contd.)</td>
</tr>
<tr>
	<td>Predicate</td>
	<td>Signals #IA on QNAN Unordered1</td>
</tr>
<tr>
	<td>NGE_UQ</td>
	<td>No dered, nonsignaling)</td>
</tr>
<tr>
	<td>NGT_UQ</td>
	<td>No signaling)</td>
</tr>
<tr>
	<td>FALSE_OS</td>
	<td>Yes</td>
</tr>
<tr>
	<td>NEQ_OS</td>
	<td>Yes</td>
</tr>
<tr>
	<td>GE_OQ</td>
	<td>No nonsignaling)</td>
</tr>
<tr>
	<td>GT_OQ</td>
	<td>No ing)</td>
</tr>
<tr>
	<td>TRUE_US</td>
	<td>Yes</td>
</tr>
</table>
<p class="notes">Notes: 1. If either operand A or B is a NAN.</p>
<p>Processors with “CPUID.1H:ECX.AVX =1” implement the full complement of 32 predicates shown in Table 3-9, software emulation is no longer needed. Compilers and assemblers may implement the following three-operand pseudo-ops in addition to the four-operand VCMPPD instruction. See Table 3-10, where the notations of reg1 reg2,and reg3 represent either XMM registers or YMM registers. Compiler should treat reserved Imm8 values as illegal syntax. Alternately, intrinsics can map the pseudo-ops to pre-defined constants to support a simpler intrinsic interface.</p>
<table>
<tr>
	<td>:Pseudo-Op VCMPEQPD reg1, reg2, reg3VCMPLTPD reg1, reg2, reg3VCMPLEPD reg1, reg2, reg3VCMPUNORDPD reg1, reg2, reg3VCMPNEQPD reg1, reg2, reg3VCMPNLTPD reg1, reg2, reg3VCMPNLEPD reg1, reg2, reg3VCMPORDPD reg1, reg2, reg3VCMPEQ_UQPD reg1, reg2, reg3VCMPNGEPD reg1, reg2, reg3VCMPNGTPD reg1, reg2, reg3VCMPFALSEPD reg1, reg2, reg3VCMPNEQ_OQPD reg1, reg2, reg3VCMPGEPD reg1, reg2, reg3VCMPGTPD reg1, reg2, reg3VCMPTRUEPD reg1, reg2, reg3VCMPEQ_OSPD reg1, reg2, reg3VCMPLT_OQPD reg1, reg2, reg3VCMPLE_OQPD reg1, reg2, reg3Pseudo-Op VCMPUNORD_SPD reg1, reg2, reg3VCMPNEQ_USPD reg1, reg2, reg3VCMPNLT_UQPD reg1, reg2, reg3VCMPNLE_UQPD reg1, reg2, reg3VCMPORD_SPD reg1, reg2, reg3VCMPEQ_USPD reg1, reg2, reg3VCMPNGE_UQPD reg1, reg2, reg3VCMPNGT_UQPD reg1, reg2, reg3VCMPFALSE_OSPD reg1, reg2, reg3VCMPNEQ_OSPD reg1, reg2, reg3VCMPGE_OQPD reg1, reg2, reg3VCMPGT_OQPD reg1, reg2, reg3VCMPTRUE_USPD reg1, reg2, reg3</td>
	<td>Table 3-10. Table 3-10.</td>
	<td>Pseudo-Op and VCMPPD Implementation CMPPD Implementation VCMPPD reg1, reg2, reg3, 0VCMPPD reg1, reg2, reg3, 1VCMPPD reg1, reg2, reg3, 2VCMPPD reg1, reg2, reg3, 3VCMPPD reg1, reg2, reg3, 4VCMPPD reg1, reg2, reg3, 5VCMPPD reg1, reg2, reg3, 6VCMPPD reg1, reg2, reg3, 7VCMPPD reg1, reg2, reg3, 8VCMPPD reg1, reg2, reg3, 9VCMPPD reg1, reg2, reg3, 0AH VCMPPD reg1, reg2, reg3, 0BH VCMPPD reg1, reg2, reg3, 0CH VCMPPD reg1, reg2, reg3, 0DH VCMPPD reg1, reg2, reg3, 0EH VCMPPD reg1, reg2, reg3, 0FH VCMPPD reg1, reg2, reg3, 10H VCMPPD reg1, reg2, reg3, 11H VCMPPD reg1, reg2, reg3, 12H Pseudo-Op and VCMPPD Implementation CMPPD Implementation VCMPPD reg1, reg2, reg3, 13H VCMPPD reg1, reg2, reg3, 14H VCMPPD reg1, reg2, reg3, 15H VCMPPD reg1, reg2, reg3, 16H VCMPPD reg1, reg2, reg3, 17H VCMPPD reg1, reg2, reg3, 18H VCMPPD reg1, reg2, reg3, 19H VCMPPD reg1, reg2, reg3, 1AH VCMPPD reg1, reg2, reg3, 1BH VCMPPD reg1, reg2, reg3, 1CH VCMPPD reg1, reg2, reg3, 1DH VCMPPD reg1, reg2, reg3, 1EH VCMPPD reg1, reg2, reg3, 1FH</td>
</tr>
</table>
<h2 id="operation">Operation</h2>
<pre>CASE (COMPARISON PREDICATE) OF
  0: OP3 ← EQ_OQ; OP5 ← EQ_OQ;
  1: OP3 ← LT_OS; OP5 ← LT_OS;
  2: OP3 ← LE_OS; OP5 ← LE_OS;
  3: OP3 ← UNORD_Q; OP5 ← UNORD_Q;
  4: OP3 ← NEQ_UQ; OP5 ← NEQ_UQ;
  5: OP3 ← NLT_US; OP5 ← NLT_US;
  6: OP3 ← NLE_US; OP5 ← NLE_US;
  7: OP3 ← ORD_Q; OP5 ← ORD_Q;
  8: OP5 ← EQ_UQ;
  9: OP5 ← NGE_US;
  10: OP5 ← NGT_US;
  11: OP5 ← FALSE_OQ;
  12: OP5 ← NEQ_OQ;
  13: OP5 ← GE_OS;
  14: OP5 ← GT_OS;
  15: OP5 ← TRUE_UQ;
  16: OP5 ← EQ_OS;
  17: OP5 ← LT_OQ;
  18: OP5 ← LE_OQ;
  19: OP5 ← UNORD_S;
  20: OP5 ← NEQ_US;
  21: OP5 ← NLT_UQ;
  22: OP5 ← NLE_UQ;
  23: OP5 ← ORD_S;
  24: OP5 ← EQ_US;
  25: OP5 ← NGE_UQ;
  26: OP5 ← NGT_UQ;
  27: OP5 ← FALSE_OS;
  28: OP5 ← NEQ_OS;
  29: OP5 ← GE_OQ;
  30: OP5 ← GT_OQ;
  31: OP5 ← TRUE_US;
  DEFAULT: Reserved;
CMPPD (128-bit Legacy SSE version)
CMP0 ← SRC1[63:0] OP3 SRC2[63:0];
CMP1 ← SRC1[127:64] OP3 SRC2[127:64];
IF CMP0 = TRUE
  THEN DEST[63:0] ← FFFFFFFFFFFFFFFFH;
  ELSE DEST[63:0] ← 0000000000000000H; FI;
IF CMP1 = TRUE
  THEN DEST[127:64] ← FFFFFFFFFFFFFFFFH;
  ELSE DEST[127:64] ← 0000000000000000H; FI;
DEST[VLMAX-1:128] (Unmodified)
VCMPPD (VEX.128 encoded version)
CMP0 ← SRC1[63:0] OP5 SRC2[63:0];
CMP1 ← SRC1[127:64] OP5 SRC2[127:64];
IF CMP0 = TRUE
  THEN DEST[63:0] ← FFFFFFFFFFFFFFFFH;
  ELSE DEST[63:0] ← 0000000000000000H; FI;
IF CMP1 = TRUE
  THEN DEST[127:64] ← FFFFFFFFFFFFFFFFH;
  ELSE DEST[127:64] ← 0000000000000000H; FI;
DEST[VLMAX-1:128] ← 0
VCMPPD (VEX.256 encoded version)
CMP0 ← SRC1[63:0] OP5 SRC2[63:0];
CMP1 ← SRC1[127:64] OP5 SRC2[127:64];
CMP2 ← SRC1[191:128] OP5 SRC2[191:128];
CMP3 ← SRC1[255:192] OP5 SRC2[255:192];
IF CMP0 = TRUE
  THEN DEST[63:0] ← FFFFFFFFFFFFFFFFH;
  ELSE DEST[63:0] ← 0000000000000000H; FI;
IF CMP1 = TRUE
  THEN DEST[127:64] ← FFFFFFFFFFFFFFFFH;
  ELSE DEST[127:64] ← 0000000000000000H; FI;
IF CMP2 = TRUE
  THEN DEST[191:128] ← FFFFFFFFFFFFFFFFH;
  ELSE DEST[191:128] ← 0000000000000000H; FI;
IF CMP3 = TRUE
  THEN DEST[255:192] ← FFFFFFFFFFFFFFFFH;
  ELSE DEST[255:192] ← 0000000000000000H; FI;
</pre>
<h2 id="intel-c-c---compiler-intrinsic-equivalents">Intel C/C++ Compiler Intrinsic Equivalents</h2>
<table>
<tr>
	<td>CMPPD for equality:</td>
	<td>__m128d _mm_cmpeq_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
	<td>CMPPD for less-than:CMPPD for less-than-or-equal: __m128d _mm_cmple_pd(__m128d a, __m128d b)</td>
	<td>__m128d _mm_cmplt_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
	<td>CMPPD for greater-than:</td>
	<td>__m128d _mm_cmpgt_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
	<td>CMPPD for greater-than-or-equal:</td>
	<td>__m128d _mm_cmpge_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
	<td>CMPPD for inequality:</td>
	<td>__m128d _mm_cmpneq_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
	<td>CMPPD for not-less-than:</td>
	<td>__m128d _mm_cmpnlt_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
	<td>CMPPD for not-greater-than:</td>
	<td>__m128d _mm_cmpngt_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
	<td>CMPPD for not-greater-than-or-equal:</td>
	<td>__m128d _mm_cmpnge_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
	<td>CMPPD for ordered:</td>
	<td>__m128d _mm_cmpord_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
	<td>CMPPD for unordered:</td>
	<td>__m128d _mm_cmpunord_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
	<td>CMPPD for not-less-than-or-equal:__m256 _mm256_cmp_pd(__m256 a, __m256 b, const int imm)</td>
	<td>__m128d _mm_cmpnle_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
	<td>VCMPPD:</td>
	<td>__m128 _mm_cmp_pd(__m128 a, __m128 b, const int imm)</td>
</tr>
</table>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>Invalid if SNaN operand and invalid if QNaN and predicate as listed in above table, Denormal.</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 2.</p>
</body>
</html>
