#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Wed Mar 11 12:16:29 2020
# Process ID: 7482
# Current directory: /home/polp/Desktop/HWSynQuiz2020/set_2/test_1.runs/impl_1
# Command line: vivado -log system.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system.tcl -notrace
# Log file: /home/polp/Desktop/HWSynQuiz2020/set_2/test_1.runs/impl_1/system.vdi
# Journal file: /home/polp/Desktop/HWSynQuiz2020/set_2/test_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system.tcl -notrace
Command: link_design -top system -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1690.254 ; gain = 0.000 ; free physical = 21488 ; free virtual = 31913
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1837.656 ; gain = 0.000 ; free physical = 21394 ; free virtual = 31819
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1841.625 ; gain = 365.691 ; free physical = 21394 ; free virtual = 31819
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:01 . Memory (MB): peak = 1994.906 ; gain = 153.281 ; free physical = 21362 ; free virtual = 31813

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 102fcd1d9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2373.906 ; gain = 379.000 ; free physical = 21008 ; free virtual = 31421

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 102fcd1d9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2532.844 ; gain = 0.000 ; free physical = 20846 ; free virtual = 31259
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 102fcd1d9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2532.844 ; gain = 0.000 ; free physical = 20846 ; free virtual = 31259
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 102fcd1d9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2532.844 ; gain = 0.000 ; free physical = 20846 ; free virtual = 31259
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 102fcd1d9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2532.844 ; gain = 0.000 ; free physical = 20846 ; free virtual = 31259
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 102fcd1d9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2532.844 ; gain = 0.000 ; free physical = 20846 ; free virtual = 31259
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 102fcd1d9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2532.844 ; gain = 0.000 ; free physical = 20846 ; free virtual = 31259
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2532.844 ; gain = 0.000 ; free physical = 20846 ; free virtual = 31259
Ending Logic Optimization Task | Checksum: 102fcd1d9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2532.844 ; gain = 0.000 ; free physical = 20846 ; free virtual = 31259

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 102fcd1d9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2532.844 ; gain = 0.000 ; free physical = 20846 ; free virtual = 31259

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 102fcd1d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2532.844 ; gain = 0.000 ; free physical = 20846 ; free virtual = 31259

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2532.844 ; gain = 0.000 ; free physical = 20846 ; free virtual = 31259
Ending Netlist Obfuscation Task | Checksum: 102fcd1d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2532.844 ; gain = 0.000 ; free physical = 20846 ; free virtual = 31259
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2532.844 ; gain = 691.219 ; free physical = 20846 ; free virtual = 31259
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2532.844 ; gain = 0.000 ; free physical = 20846 ; free virtual = 31259
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2564.859 ; gain = 0.000 ; free physical = 20845 ; free virtual = 31259
INFO: [Common 17-1381] The checkpoint '/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.runs/impl_1/system_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_drc_opted.rpt -pb system_drc_opted.pb -rpx system_drc_opted.rpx
Command: report_drc -file system_drc_opted.rpt -pb system_drc_opted.pb -rpx system_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/polp/Desktop/Vivado/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/polp/Desktop/HWSynQuiz2020/set_2/test_1.runs/impl_1/system_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20832 ; free virtual = 31245
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fb49334f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20832 ; free virtual = 31245
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20832 ; free virtual = 31245

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c5f455e3

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20814 ; free virtual = 31228

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17d54696f

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20829 ; free virtual = 31242

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17d54696f

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20829 ; free virtual = 31242
Phase 1 Placer Initialization | Checksum: 17d54696f

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20829 ; free virtual = 31242

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15c1eb8c6

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20828 ; free virtual = 31241

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20799 ; free virtual = 31228

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: d50d076f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20799 ; free virtual = 31228
Phase 2.2 Global Placement Core | Checksum: 1b6ce7df2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20799 ; free virtual = 31228
Phase 2 Global Placement | Checksum: 1b6ce7df2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20799 ; free virtual = 31228

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b751d9e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20798 ; free virtual = 31228

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12fb4d78a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20797 ; free virtual = 31227

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 179767e47

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20797 ; free virtual = 31227

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1beb943d1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20797 ; free virtual = 31227

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 198f1489f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20794 ; free virtual = 31224

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 198f1489f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20794 ; free virtual = 31224

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e4368e15

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20794 ; free virtual = 31224
Phase 3 Detail Placement | Checksum: 1e4368e15

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20794 ; free virtual = 31224

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20355c411

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 20355c411

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20795 ; free virtual = 31225
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.083. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15f404e76

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20795 ; free virtual = 31225
Phase 4.1 Post Commit Optimization | Checksum: 15f404e76

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20795 ; free virtual = 31225

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15f404e76

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20796 ; free virtual = 31226

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15f404e76

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20796 ; free virtual = 31226

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20796 ; free virtual = 31226
Phase 4.4 Final Placement Cleanup | Checksum: 166f4b683

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20796 ; free virtual = 31226
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 166f4b683

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20796 ; free virtual = 31226
Ending Placer Task | Checksum: 1359f8563

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20796 ; free virtual = 31226
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20805 ; free virtual = 31235
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20804 ; free virtual = 31235
INFO: [Common 17-1381] The checkpoint '/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.runs/impl_1/system_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20819 ; free virtual = 31230
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_placed.rpt -pb system_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2659.676 ; gain = 0.000 ; free physical = 20824 ; free virtual = 31235
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 581dd6f0 ConstDB: 0 ShapeSum: dd81ae73 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 62d72425

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2688.098 ; gain = 0.000 ; free physical = 20704 ; free virtual = 31117
Post Restoration Checksum: NetGraph: 4263fcc6 NumContArr: 2073275f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 62d72425

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2688.098 ; gain = 0.000 ; free physical = 20672 ; free virtual = 31084

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 62d72425

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.082 ; gain = 17.984 ; free physical = 20639 ; free virtual = 31051

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 62d72425

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.082 ; gain = 17.984 ; free physical = 20639 ; free virtual = 31051
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: fb11e7ba

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2717.105 ; gain = 29.008 ; free physical = 20632 ; free virtual = 31045
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.000  | TNS=0.000  | WHS=-0.065 | THS=-0.065 |

Phase 2 Router Initialization | Checksum: 165cf78ca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2717.105 ; gain = 29.008 ; free physical = 20631 ; free virtual = 31044

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00143506 %
  Global Horizontal Routing Utilization  = 0.00195211 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 38
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15
  Number of Partially Routed Nets     = 23
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1da41fd06

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2722.109 ; gain = 34.012 ; free physical = 20631 ; free virtual = 31044

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.792  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 3727cbd6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2722.109 ; gain = 34.012 ; free physical = 20630 ; free virtual = 31043
Phase 4 Rip-up And Reroute | Checksum: 3727cbd6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2722.109 ; gain = 34.012 ; free physical = 20630 ; free virtual = 31043

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 3727cbd6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2722.109 ; gain = 34.012 ; free physical = 20630 ; free virtual = 31043

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 3727cbd6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2722.109 ; gain = 34.012 ; free physical = 20630 ; free virtual = 31043
Phase 5 Delay and Skew Optimization | Checksum: 3727cbd6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2722.109 ; gain = 34.012 ; free physical = 20630 ; free virtual = 31043

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1055175bd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2722.109 ; gain = 34.012 ; free physical = 20630 ; free virtual = 31043
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.885  | TNS=0.000  | WHS=0.249  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1055175bd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2722.109 ; gain = 34.012 ; free physical = 20630 ; free virtual = 31043
Phase 6 Post Hold Fix | Checksum: 1055175bd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2722.109 ; gain = 34.012 ; free physical = 20630 ; free virtual = 31043

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00534162 %
  Global Horizontal Routing Utilization  = 0.0104112 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1055175bd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2722.109 ; gain = 34.012 ; free physical = 20630 ; free virtual = 31043

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1055175bd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.109 ; gain = 36.012 ; free physical = 20629 ; free virtual = 31042

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 199a50c5d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.109 ; gain = 36.012 ; free physical = 20631 ; free virtual = 31044

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.885  | TNS=0.000  | WHS=0.249  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 199a50c5d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.109 ; gain = 36.012 ; free physical = 20631 ; free virtual = 31044
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.109 ; gain = 36.012 ; free physical = 20663 ; free virtual = 31076

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2724.109 ; gain = 64.434 ; free physical = 20663 ; free virtual = 31076
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.109 ; gain = 0.000 ; free physical = 20663 ; free virtual = 31076
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2724.109 ; gain = 0.000 ; free physical = 20661 ; free virtual = 31075
INFO: [Common 17-1381] The checkpoint '/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.runs/impl_1/system_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_drc_routed.rpt -pb system_drc_routed.pb -rpx system_drc_routed.rpx
Command: report_drc -file system_drc_routed.rpt -pb system_drc_routed.pb -rpx system_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/polp/Desktop/HWSynQuiz2020/set_2/test_1.runs/impl_1/system_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_methodology_drc_routed.rpt -pb system_methodology_drc_routed.pb -rpx system_methodology_drc_routed.rpx
Command: report_methodology -file system_methodology_drc_routed.rpt -pb system_methodology_drc_routed.pb -rpx system_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/polp/Desktop/HWSynQuiz2020/set_2/test_1.runs/impl_1/system_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_power_routed.rpt -pb system_power_summary_routed.pb -rpx system_power_routed.rpx
Command: report_power -file system_power_routed.rpt -pb system_power_summary_routed.pb -rpx system_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_route_status.rpt -pb system_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_bus_skew_routed.rpt -pb system_bus_skew_routed.pb -rpx system_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force system.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/polp/Desktop/HWSynQuiz2020/set_2/test_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Mar 11 12:17:33 2020. For additional details about this file, please refer to the WebTalk help file at /home/polp/Desktop/Vivado/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 3063.719 ; gain = 167.285 ; free physical = 20596 ; free virtual = 31022
INFO: [Common 17-206] Exiting Vivado at Wed Mar 11 12:17:33 2020...
