VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {mtm_Alu}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {worst}
  {PVT Mode} {max}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {1.700}
  {Temperature} {80.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v17.13-s098_1 ((64bit) 02/08/2018 11:36 (Linux 2.6.18-194.el5))}
  {DATE} {September 12, 2019}
END_BANNER
PATH 1
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/bit_counter_reg[5]} {CLK}
  ENDPT {u_mtm_Alu_serializer/bit_counter_reg[5]} {D} {UCL_DFF} {R} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.006}
    {-} {Setup} {0.155}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.552}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.726}
    {=} {Slack Time} {46.826}
  END_SLK_CLC
  SLK 46.826
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 96.826} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 96.828} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {R} {AUS} {R} {} {UCL_BUF4} { 0.552} { 0.000} {1.084} {} { 50.554} { 97.379} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.032} { 0.000} {1.100} {0.432} { 50.585} { 97.411} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {R} {AUS} {R} {} {UCL_BUF} { 0.520} { 0.000} {0.699} {} { 51.105} { 97.930} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.701} {0.143} { 51.112} { 97.938} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.136} { 0.000} {0.247} {} { 51.248} { 98.073} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.247} {0.009} { 51.248} { 98.073} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {F} {AUS} {R} {} {UCL_NOR2} { 0.133} { 0.000} {0.203} {} { 51.381} { 98.206} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.203} {0.006} { 51.381} { 98.206} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {R} {AUS} {F} {} {UCL_NAND2A} { 0.189} { 0.000} {0.313} {} { 51.570} { 98.395} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.313} {0.013} { 51.570} { 98.396} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.105} { 0.000} {0.149} {} { 51.675} { 98.501} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.149} {0.007} { 51.675} { 98.501} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {R} {AUS} {R} {} {UCL_BUF4} { 0.543} { 0.000} {1.007} {} { 52.219} { 99.044} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.008} { 0.000} {1.009} {0.406} { 52.227} { 99.052} {} {} {} 
    INST {u_mtm_Alu_serializer/g2692} {EIN0} {R} {AUS} {F} {} {UCL_NAND2A} { 0.309} { 0.000} {0.517} {} { 52.536} { 99.361} {} {3} {(301.73,293.36) (302.40,292.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_91} {} { 0.000} { 0.000} {0.517} {0.016} { 52.536} { 99.362} {} {} {} 
    INST {u_mtm_Alu_serializer/g2500} {EIN2} {F} {AUS} {R} {} {UCL_OAI21} { 0.190} { 0.000} {0.322} {} { 52.726} { 99.551} {} {1} {(308.12,305.61) (309.04,307.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_155} {} { 0.000} { 0.000} {0.322} {0.006} { 52.726} { 99.552} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.377} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.376} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.115} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.111} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.276} { 0.000} {0.281} {} {-0.010} {-46.836} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.016} { 0.000} {0.286} {0.193} { 0.006} {-46.820} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/bit_counter_reg[4]} {CLK}
  ENDPT {u_mtm_Alu_serializer/bit_counter_reg[4]} {D} {UCL_DFF} {R} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.006}
    {-} {Setup} {0.154}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.552}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.724}
    {=} {Slack Time} {46.828}
  END_SLK_CLC
  SLK 46.828
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 96.828} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 96.830} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {R} {AUS} {R} {} {UCL_BUF4} { 0.552} { 0.000} {1.084} {} { 50.554} { 97.381} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.032} { 0.000} {1.100} {0.432} { 50.585} { 97.413} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {R} {AUS} {R} {} {UCL_BUF} { 0.520} { 0.000} {0.699} {} { 51.105} { 97.932} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.701} {0.143} { 51.112} { 97.940} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.136} { 0.000} {0.247} {} { 51.248} { 98.075} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.247} {0.009} { 51.248} { 98.076} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {F} {AUS} {R} {} {UCL_NOR2} { 0.133} { 0.000} {0.203} {} { 51.381} { 98.208} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.203} {0.006} { 51.381} { 98.208} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {R} {AUS} {F} {} {UCL_NAND2A} { 0.189} { 0.000} {0.313} {} { 51.570} { 98.398} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.313} {0.013} { 51.570} { 98.398} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.105} { 0.000} {0.149} {} { 51.675} { 98.503} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.149} {0.007} { 51.675} { 98.503} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {R} {AUS} {R} {} {UCL_BUF4} { 0.543} { 0.000} {1.007} {} { 52.219} { 99.046} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.008} { 0.000} {1.009} {0.406} { 52.227} { 99.054} {} {} {} 
    INST {u_mtm_Alu_serializer/g2692} {EIN0} {R} {AUS} {F} {} {UCL_NAND2A} { 0.309} { 0.000} {0.517} {} { 52.536} { 99.363} {} {3} {(301.73,293.36) (302.40,292.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_91} {} { 0.000} { 0.000} {0.517} {0.016} { 52.536} { 99.364} {} {} {} 
    INST {u_mtm_Alu_serializer/g2502} {EIN2} {F} {AUS} {R} {} {UCL_OAI21} { 0.188} { 0.000} {0.320} {} { 52.724} { 99.552} {} {1} {(300.92,305.61) (301.84,307.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_154} {} { 0.000} { 0.000} {0.320} {0.006} { 52.724} { 99.552} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.379} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.378} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.117} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.114} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.276} { 0.000} {0.281} {} {-0.010} {-46.838} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.016} { 0.000} {0.286} {0.193} { 0.006} {-46.821} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/bit_counter_reg[2]} {CLK}
  ENDPT {u_mtm_Alu_serializer/bit_counter_reg[2]} {D} {UCL_DFF} {R} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.006}
    {-} {Setup} {0.154}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.552}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.722}
    {=} {Slack Time} {46.830}
  END_SLK_CLC
  SLK 46.830
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 96.830} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 96.832} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {R} {AUS} {R} {} {UCL_BUF4} { 0.552} { 0.000} {1.084} {} { 50.553} { 97.383} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.032} { 0.000} {1.100} {0.432} { 50.585} { 97.415} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {R} {AUS} {R} {} {UCL_BUF} { 0.520} { 0.000} {0.699} {} { 51.105} { 97.934} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.701} {0.143} { 51.112} { 97.942} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.136} { 0.000} {0.247} {} { 51.248} { 98.077} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.247} {0.009} { 51.248} { 98.078} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {F} {AUS} {R} {} {UCL_NOR2} { 0.133} { 0.000} {0.203} {} { 51.381} { 98.210} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.203} {0.006} { 51.381} { 98.210} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {R} {AUS} {F} {} {UCL_NAND2A} { 0.189} { 0.000} {0.313} {} { 51.570} { 98.400} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.313} {0.013} { 51.570} { 98.400} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.105} { 0.000} {0.149} {} { 51.675} { 98.505} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.149} {0.007} { 51.675} { 98.505} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {R} {AUS} {R} {} {UCL_BUF4} { 0.543} { 0.000} {1.007} {} { 52.219} { 99.048} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.008} { 0.000} {1.009} {0.406} { 52.227} { 99.056} {} {} {} 
    INST {u_mtm_Alu_serializer/g2692} {EIN0} {R} {AUS} {F} {} {UCL_NAND2A} { 0.309} { 0.000} {0.517} {} { 52.536} { 99.365} {} {3} {(301.73,293.36) (302.40,292.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_91} {} { 0.000} { 0.000} {0.517} {0.016} { 52.536} { 99.366} {} {} {} 
    INST {u_mtm_Alu_serializer/g2631} {EIN2} {F} {AUS} {R} {} {UCL_OAI21} { 0.186} { 0.000} {0.316} {} { 52.722} { 99.552} {} {1} {(317.48,294.09) (318.40,295.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_149} {} { 0.000} { 0.000} {0.316} {0.006} { 52.722} { 99.552} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.381} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.380} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.119} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.116} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.276} { 0.000} {0.281} {} {-0.010} {-46.840} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.016} { 0.000} {0.285} {0.193} { 0.006} {-46.824} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_core/packet_counter_reg[3]} {CLK}
  ENDPT {u_mtm_Alu_core/packet_counter_reg[3]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.006}
    {-} {Setup} {0.043}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.662}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.811}
    {=} {Slack Time} {46.852}
  END_SLK_CLC
  SLK 46.852
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 96.852} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 96.854} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.459} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.489} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.070} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.006} { 0.000} {0.744} {0.143} { 51.224} { 98.075} {} {} {} 
    INST {u_mtm_Alu_core/FE_DBTC13_rst_n} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.142} { 0.000} {0.226} {} { 51.366} { 98.217} {} {1} {(236.84,311.36) (237.76,312.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_core/FE_DBTN13_rst_n} {} { 0.000} { 0.000} {0.226} {0.006} { 51.366} { 98.217} {} {} {} 
    INST {u_mtm_Alu_core/FE_OFC16_FE_DBTN13_rst_n} {EIN} {R} {AUS} {R} {} {UCL_BUF4} { 0.541} { 0.000} {0.904} {} { 51.906} { 98.758} {} {56} {(229.64,305.60) (231.84,304.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_core/FE_OFN16_FE_DBTN13_rst_n} {} { 0.009} { 0.000} {0.907} {0.364} { 51.915} { 98.767} {} {} {} 
    INST {u_mtm_Alu_core/g27269} {EIN2} {R} {AUS} {F} {} {UCL_NOR3} { 0.215} { 0.000} {0.377} {} { 52.130} { 98.982} {} {2} {(182.96,305.92) (182.32,304.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_core/n_792} {} { 0.000} { 0.000} {0.377} {0.012} { 52.130} { 98.982} {} {} {} 
    INST {u_mtm_Alu_core/g27209} {EIN2} {F} {AUS} {R} {} {UCL_AOI21} { 0.435} { 0.022} {0.808} {} { 52.566} { 99.417} {} {3} {(180.68,312.08) (181.60,312.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_core/n_898} {} { 0.000} { 0.000} {0.808} {0.021} { 52.566} { 99.418} {} {} {} 
    INST {u_mtm_Alu_core/g27064} {EIN1} {R} {AUS} {F} {} {UCL_OAI22} { 0.245} { 0.000} {0.342} {} { 52.811} { 99.662} {} {1} {(145.40,294.08) (144.16,295.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_core/n_994} {} { 0.000} { 0.000} {0.342} {0.007} { 52.811} { 99.662} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.403} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.402} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.141} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.008} { 0.000} {0.257} {0.183} {-0.282} {-47.133} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.283} { 0.000} {0.276} {} { 0.001} {-46.851} {} {30} {(140.36,224.96) (147.04,223.36)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.005} { 0.000} {0.277} {0.196} { 0.006} {-46.846} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_core/packet_counter_reg[1]} {CLK}
  ENDPT {u_mtm_Alu_core/packet_counter_reg[1]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.007}
    {-} {Setup} {0.043}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.664}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.809}
    {=} {Slack Time} {46.855}
  END_SLK_CLC
  SLK 46.855
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 96.855} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 96.857} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.463} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.492} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.073} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.006} { 0.000} {0.744} {0.143} { 51.224} { 98.079} {} {} {} 
    INST {u_mtm_Alu_core/FE_DBTC13_rst_n} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.142} { 0.000} {0.226} {} { 51.366} { 98.221} {} {1} {(236.84,311.36) (237.76,312.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_core/FE_DBTN13_rst_n} {} { 0.000} { 0.000} {0.226} {0.006} { 51.366} { 98.221} {} {} {} 
    INST {u_mtm_Alu_core/FE_OFC16_FE_DBTN13_rst_n} {EIN} {R} {AUS} {R} {} {UCL_BUF4} { 0.541} { 0.000} {0.904} {} { 51.906} { 98.761} {} {56} {(229.64,305.60) (231.84,304.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_core/FE_OFN16_FE_DBTN13_rst_n} {} { 0.009} { 0.000} {0.907} {0.364} { 51.915} { 98.770} {} {} {} 
    INST {u_mtm_Alu_core/g27269} {EIN2} {R} {AUS} {F} {} {UCL_NOR3} { 0.215} { 0.000} {0.377} {} { 52.130} { 98.985} {} {2} {(182.96,305.92) (182.32,304.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_core/n_792} {} { 0.000} { 0.000} {0.377} {0.012} { 52.130} { 98.985} {} {} {} 
    INST {u_mtm_Alu_core/g27209} {EIN2} {F} {AUS} {R} {} {UCL_AOI21} { 0.435} { 0.022} {0.808} {} { 52.566} { 99.421} {} {3} {(180.68,312.08) (181.60,312.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_core/n_898} {} { 0.000} { 0.000} {0.808} {0.021} { 52.566} { 99.421} {} {} {} 
    INST {u_mtm_Alu_core/g27135} {EIN1} {R} {AUS} {F} {} {UCL_OAI22} { 0.243} { 0.000} {0.340} {} { 52.809} { 99.664} {} {1} {(159.80,311.36) (158.56,309.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_core/n_917} {} { 0.000} { 0.000} {0.340} {0.007} { 52.809} { 99.664} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.406} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.405} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.145} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.008} { 0.000} {0.257} {0.183} {-0.282} {-47.137} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.283} { 0.000} {0.276} {} { 0.001} {-46.854} {} {30} {(140.36,224.96) (147.04,223.36)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.006} { 0.000} {0.278} {0.196} { 0.007} {-46.847} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_core/packet_counter_reg[2]} {CLK}
  ENDPT {u_mtm_Alu_core/packet_counter_reg[2]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.007}
    {-} {Setup} {0.041}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.667}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.796}
    {=} {Slack Time} {46.871}
  END_SLK_CLC
  SLK 46.871
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 96.871} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 96.873} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.479} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.508} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.089} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.006} { 0.000} {0.744} {0.143} { 51.224} { 98.095} {} {} {} 
    INST {u_mtm_Alu_core/FE_DBTC13_rst_n} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.142} { 0.000} {0.226} {} { 51.366} { 98.237} {} {1} {(236.84,311.36) (237.76,312.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_core/FE_DBTN13_rst_n} {} { 0.000} { 0.000} {0.226} {0.006} { 51.366} { 98.237} {} {} {} 
    INST {u_mtm_Alu_core/FE_OFC16_FE_DBTN13_rst_n} {EIN} {R} {AUS} {R} {} {UCL_BUF4} { 0.541} { 0.000} {0.904} {} { 51.906} { 98.777} {} {56} {(229.64,305.60) (231.84,304.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_core/FE_OFN16_FE_DBTN13_rst_n} {} { 0.009} { 0.000} {0.907} {0.364} { 51.915} { 98.786} {} {} {} 
    INST {u_mtm_Alu_core/g27269} {EIN2} {R} {AUS} {F} {} {UCL_NOR3} { 0.215} { 0.000} {0.377} {} { 52.130} { 99.001} {} {2} {(182.96,305.92) (182.32,304.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_core/n_792} {} { 0.000} { 0.000} {0.377} {0.012} { 52.130} { 99.001} {} {} {} 
    INST {u_mtm_Alu_core/g27209} {EIN2} {F} {AUS} {R} {} {UCL_AOI21} { 0.435} { 0.022} {0.808} {} { 52.566} { 99.437} {} {3} {(180.68,312.08) (181.60,312.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_core/n_898} {} { 0.000} { 0.000} {0.808} {0.021} { 52.566} { 99.437} {} {} {} 
    INST {u_mtm_Alu_core/g27139} {EIN1} {R} {AUS} {F} {} {UCL_OAI22} { 0.230} { 0.000} {0.323} {} { 52.795} { 99.666} {} {1} {(143.24,311.36) (142.00,309.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_core/n_913} {} { 0.000} { 0.000} {0.323} {0.006} { 52.796} { 99.667} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.422} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.421} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.160} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.008} { 0.000} {0.257} {0.183} {-0.282} {-47.153} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.283} { 0.000} {0.276} {} { 0.001} {-46.870} {} {30} {(140.36,224.96) (147.04,223.36)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.006} { 0.000} {0.278} {0.196} { 0.007} {-46.864} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/bit_counter_reg[3]} {CLK}
  ENDPT {u_mtm_Alu_serializer/bit_counter_reg[3]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.006}
    {-} {Setup} {0.030}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.676}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.703}
    {=} {Slack Time} {46.973}
  END_SLK_CLC
  SLK 46.973
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 96.973} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 96.975} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.581} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.610} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.191} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.198} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.392} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.392} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.494} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.494} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.611} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.611} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.696} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.696} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.266} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.009} { 0.000} {1.071} {0.406} { 52.302} { 99.275} {} {} {} 
    INST {u_mtm_Alu_serializer/g2687} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.242} { 0.000} {0.354} {} { 52.543} { 99.516} {} {2} {(289.47,293.46) (289.60,294.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_94} {} { 0.000} { 0.000} {0.354} {0.011} { 52.544} { 99.517} {} {} {} 
    INST {u_mtm_Alu_serializer/g2628} {EIN2} {R} {AUS} {F} {} {UCL_OAI21} { 0.159} { 0.000} {0.257} {} { 52.703} { 99.676} {} {1} {(293.00,294.09) (293.92,295.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_152} {} { 0.000} { 0.000} {0.257} {0.006} { 52.703} { 99.676} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.524} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.523} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.262} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.259} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.276} { 0.000} {0.281} {} {-0.010} {-46.983} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.016} { 0.000} {0.286} {0.193} { 0.006} {-46.967} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[21]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[21]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.999}
    {-} {Setup} {0.018}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.681}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.650}
    {=} {Slack Time} {47.031}
  END_SLK_CLC
  SLK 47.031
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.031} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.033} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.638} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.668} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.249} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.255} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.450} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.450} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.552} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.552} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.668} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.668} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.754} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.754} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.323} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.042} { 0.000} {1.078} {0.406} { 52.334} { 99.365} {} {} {} 
    INST {u_mtm_Alu_serializer/g2683} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.315} { 0.000} {0.162} {} { 52.650} { 99.680} {} {1} {(316.76,161.60) (314.80,160.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_97} {} { 0.000} { 0.000} {0.162} {0.008} { 52.650} { 99.681} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.582} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.581} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.320} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.317} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.281} { 0.000} {0.269} {} {-0.005} {-47.035} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.003} { 0.000} {0.270} {0.192} {-0.001} {-47.032} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[42]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[42]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.998}
    {-} {Setup} {0.017}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.681}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.646}
    {=} {Slack Time} {47.035}
  END_SLK_CLC
  SLK 47.035
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.035} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.037} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.642} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.672} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.253} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.259} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.454} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.454} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.556} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.556} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.672} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.672} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.758} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.758} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.327} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.041} { 0.000} {1.078} {0.406} { 52.334} { 99.368} {} {} {} 
    INST {u_mtm_Alu_serializer/g2654} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.313} { 0.000} {0.154} {} { 52.646} { 99.681} {} {1} {(318.20,132.80) (316.24,133.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_126} {} { 0.000} { 0.000} {0.154} {0.007} { 52.646} { 99.681} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.586} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.585} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.324} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.321} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.281} { 0.000} {0.269} {} {-0.005} {-47.039} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.270} {0.192} {-0.002} {-47.037} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[43]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[43]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.998}
    {-} {Setup} {0.016}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.682}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.646}
    {=} {Slack Time} {47.036}
  END_SLK_CLC
  SLK 47.036
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.036} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.037} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.643} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.673} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.253} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.260} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.454} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.455} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.557} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.557} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.673} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.673} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.759} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.759} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.328} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.042} { 0.000} {1.078} {0.406} { 52.334} { 99.370} {} {} {} 
    INST {u_mtm_Alu_serializer/g2643} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.312} { 0.000} {0.151} {} { 52.646} { 99.681} {} {1} {(313.88,144.32) (311.92,145.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_137} {} { 0.000} { 0.000} {0.151} {0.007} { 52.646} { 99.682} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.587} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.585} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.325} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.321} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.281} { 0.000} {0.269} {} {-0.005} {-47.040} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.270} {0.192} {-0.002} {-47.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[44]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[44]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.999}
    {-} {Setup} {0.014}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.685}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.647}
    {=} {Slack Time} {47.037}
  END_SLK_CLC
  SLK 47.037
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.037} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.039} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.645} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.675} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.255} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.262} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.456} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.456} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.558} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.558} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.675} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.675} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.760} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.760} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.330} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.042} { 0.000} {1.078} {0.406} { 52.335} { 99.372} {} {} {} 
    INST {u_mtm_Alu_serializer/g2685} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.313} { 0.000} {0.152} {} { 52.647} { 99.685} {} {1} {(314.60,184.64) (312.64,183.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_95} {} { 0.000} { 0.000} {0.152} {0.007} { 52.647} { 99.685} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.589} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.587} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.327} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.323} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.276} { 0.000} {0.281} {} {-0.010} {-47.047} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.284} {0.193} {-0.001} {-47.039} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[53]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[53]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.999}
    {-} {Setup} {0.013}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.685}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.645}
    {=} {Slack Time} {47.040}
  END_SLK_CLC
  SLK 47.040
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.040} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.042} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.648} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.678} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.258} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.265} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.459} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.459} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.561} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.561} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.678} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.678} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.763} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.763} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.333} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.042} { 0.000} {1.078} {0.406} { 52.335} { 99.375} {} {} {} 
    INST {u_mtm_Alu_serializer/g2668} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.311} { 0.000} {0.150} {} { 52.645} { 99.685} {} {1} {(313.88,173.12) (311.92,172.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_112} {} { 0.000} { 0.000} {0.150} {0.007} { 52.645} { 99.685} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.591} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.590} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.330} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.326} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.276} { 0.000} {0.281} {} {-0.010} {-47.050} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.284} {0.193} {-0.001} {-47.041} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[8]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[8]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.005}
    {-} {Setup} {0.016}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.689}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.648}
    {=} {Slack Time} {47.041}
  END_SLK_CLC
  SLK 47.041
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.041} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.043} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.649} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.679} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.259} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.266} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.460} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.460} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.562} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.562} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.679} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.679} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.764} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.764} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.334} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.009} { 0.000} {1.071} {0.406} { 52.302} { 99.343} {} {} {} 
    INST {u_mtm_Alu_serializer/g2687} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.242} { 0.000} {0.354} {} { 52.543} { 99.585} {} {2} {(289.47,293.46) (289.60,294.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_94} {} { 0.000} { 0.000} {0.354} {0.011} { 52.544} { 99.585} {} {} {} 
    INST {u_mtm_Alu_serializer/g2633} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.104} { 0.000} {0.167} {} { 52.648} { 99.689} {} {1} {(288.68,289.04) (288.88,287.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_147} {} { 0.000} { 0.000} {0.167} {0.006} { 52.648} { 99.689} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.592} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.591} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.331} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.327} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.276} { 0.000} {0.281} {} {-0.010} {-47.051} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.015} { 0.000} {0.285} {0.193} { 0.005} {-47.036} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[34]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[34]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.998}
    {-} {Setup} {0.016}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.682}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.641}
    {=} {Slack Time} {47.041}
  END_SLK_CLC
  SLK 47.041
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.041} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.043} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.649} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.679} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.259} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.266} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.460} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.460} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.562} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.562} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.679} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.679} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.764} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.764} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.334} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.039} { 0.000} {1.078} {0.406} { 52.332} { 99.373} {} {} {} 
    INST {u_mtm_Alu_serializer/g2644} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.309} { 0.000} {0.149} {} { 52.641} { 99.682} {} {1} {(296.60,109.76) (294.64,110.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_136} {} { 0.000} { 0.000} {0.149} {0.007} { 52.641} { 99.682} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.593} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.591} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.331} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.327} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.281} { 0.000} {0.269} {} {-0.005} {-47.046} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.270} {0.192} {-0.002} {-47.043} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[36]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[36]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.001}
    {-} {Setup} {0.015}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.686}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.644}
    {=} {Slack Time} {47.042}
  END_SLK_CLC
  SLK 47.042
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.042} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.044} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.650} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.680} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.260} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.267} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.461} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.461} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.563} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.563} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.680} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.680} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.765} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.765} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.335} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.039} { 0.000} {1.078} {0.406} { 52.332} { 99.374} {} {} {} 
    INST {u_mtm_Alu_serializer/g2646} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.312} { 0.000} {0.154} {} { 52.644} { 99.686} {} {1} {(302.36,92.48) (300.40,91.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_134} {} { 0.000} { 0.000} {0.154} {0.007} { 52.644} { 99.686} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.593} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.592} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.332} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.328} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.279} { 0.000} {0.280} {} {-0.007} {-47.049} {} {32} {(240.44,121.28) (247.12,119.68)} 
    NET {} {} {} {} {} {CTS_8} {} { 0.008} { 0.000} {0.282} {0.195} { 0.001} {-47.041} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[19]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[19]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.994}
    {-} {Setup} {0.013}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.681}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.637}
    {=} {Slack Time} {47.044}
  END_SLK_CLC
  SLK 47.044
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.044} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.046} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.652} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.681} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.262} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.269} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.463} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.463} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.565} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.565} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.682} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.682} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.767} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.767} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.337} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.033} { 0.000} {1.077} {0.406} { 52.326} { 99.370} {} {} {} 
    INST {u_mtm_Alu_serializer/g2681} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.311} { 0.000} {0.147} {} { 52.637} { 99.681} {} {1} {(280.76,155.84) (278.80,156.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_99} {} { 0.000} { 0.000} {0.147} {0.007} { 52.637} { 99.681} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.595} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.594} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.333} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.330} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.276} { 0.000} {0.281} {} {-0.010} {-47.054} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.004} { 0.000} {0.282} {0.193} {-0.006} {-47.050} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[35]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[35]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.002}
    {-} {Setup} {0.014}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.688}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.644}
    {=} {Slack Time} {47.044}
  END_SLK_CLC
  SLK 47.044
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.044} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.046} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.652} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.682} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.262} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.269} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.463} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.463} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.565} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.565} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.682} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.682} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.767} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.767} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.337} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.039} { 0.000} {1.078} {0.406} { 52.331} { 99.375} {} {} {} 
    INST {u_mtm_Alu_serializer/g2645} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.313} { 0.000} {0.154} {} { 52.644} { 99.688} {} {1} {(300.92,80.96) (298.96,80.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_135} {} { 0.000} { 0.000} {0.154} {0.007} { 52.644} { 99.688} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.595} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.594} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.334} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.330} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.279} { 0.000} {0.280} {} {-0.007} {-47.051} {} {32} {(240.44,121.28) (247.12,119.68)} 
    NET {} {} {} {} {} {CTS_8} {} { 0.010} { 0.000} {0.282} {0.195} { 0.002} {-47.042} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[31]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[31]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.999}
    {-} {Setup} {0.015}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.684}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.640}
    {=} {Slack Time} {47.044}
  END_SLK_CLC
  SLK 47.044
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.044} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.046} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.652} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.682} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.262} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.269} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.463} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.464} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.566} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.566} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.682} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.682} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.767} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.768} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.337} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.042} { 0.000} {1.078} {0.406} { 52.334} { 99.379} {} {} {} 
    INST {u_mtm_Alu_serializer/g2641} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.305} { 0.000} {0.143} {} { 52.640} { 99.684} {} {1} {(311.00,150.08) (309.04,149.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_139} {} { 0.000} { 0.000} {0.143} {0.006} { 52.640} { 99.684} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.596} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.594} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.334} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.330} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.281} { 0.000} {0.269} {} {-0.005} {-47.049} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.003} { 0.000} {0.270} {0.192} {-0.001} {-47.046} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[39]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[39]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.001}
    {-} {Setup} {0.014}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.687}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.642}
    {=} {Slack Time} {47.045}
  END_SLK_CLC
  SLK 47.045
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.045} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.047} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.653} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.682} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.263} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.270} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.464} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.464} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.566} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.566} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.682} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.683} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.768} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.768} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.337} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.039} { 0.000} {1.078} {0.406} { 52.331} { 99.376} {} {} {} 
    INST {u_mtm_Alu_serializer/g2650} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.311} { 0.000} {0.151} {} { 52.642} { 99.687} {} {1} {(294.44,80.96) (292.48,80.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_130} {} { 0.000} { 0.000} {0.151} {0.007} { 52.642} { 99.687} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.596} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.595} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.334} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.331} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.279} { 0.000} {0.280} {} {-0.007} {-47.052} {} {32} {(240.44,121.28) (247.12,119.68)} 
    NET {} {} {} {} {} {CTS_8} {} { 0.008} { 0.000} {0.282} {0.195} { 0.001} {-47.044} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[50]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[50]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.004}
    {-} {Setup} {0.017}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.687}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.642}
    {=} {Slack Time} {47.045}
  END_SLK_CLC
  SLK 47.045
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.045} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.047} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.653} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.682} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.263} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.270} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.464} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.464} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.566} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.566} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.683} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.683} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.768} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.768} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.338} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.034} { 0.000} {1.077} {0.406} { 52.326} { 99.371} {} {} {} 
    INST {u_mtm_Alu_serializer/g2664} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.315} { 0.000} {0.153} {} { 52.642} { 99.687} {} {1} {(271.40,161.60) (269.44,160.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_116} {} { 0.000} { 0.000} {0.153} {0.008} { 52.642} { 99.687} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.596} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.595} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.334} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.008} { 0.000} {0.257} {0.183} {-0.282} {-47.327} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.280} { 0.000} {0.268} {} {-0.002} {-47.047} {} {31} {(174.92,224.96) (181.60,223.36)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.006} { 0.000} {0.269} {0.189} { 0.004} {-47.041} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[33]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[33]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.000}
    {-} {Setup} {0.013}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.687}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.642}
    {=} {Slack Time} {47.045}
  END_SLK_CLC
  SLK 47.045
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.045} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.047} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.653} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.683} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.263} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.270} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.464} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.464} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.566} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.566} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.683} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.683} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.768} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.768} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.338} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.042} { 0.000} {1.078} {0.406} { 52.335} { 99.380} {} {} {} 
    INST {u_mtm_Alu_serializer/g2629} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.307} { 0.000} {0.147} {} { 52.642} { 99.687} {} {1} {(313.16,196.16) (311.20,195.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_151} {} { 0.000} { 0.000} {0.147} {0.006} { 52.642} { 99.687} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.596} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.595} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.335} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.331} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.276} { 0.000} {0.281} {} {-0.010} {-47.055} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.285} {0.193} { 0.000} {-47.045} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[20]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[20]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.998}
    {-} {Setup} {0.014}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.684}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.638}
    {=} {Slack Time} {47.046}
  END_SLK_CLC
  SLK 47.046
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.046} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.047} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.653} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.683} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.263} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.270} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.464} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.465} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.567} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.567} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.683} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.683} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.769} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.769} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.338} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.041} { 0.000} {1.078} {0.406} { 52.333} { 99.379} {} {} {} 
    INST {u_mtm_Alu_serializer/g2682} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.305} { 0.000} {0.141} {} { 52.638} { 99.684} {} {1} {(316.04,115.52) (314.08,114.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_98} {} { 0.000} { 0.000} {0.141} {0.006} { 52.638} { 99.684} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.597} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.595} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.335} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.331} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.281} { 0.000} {0.269} {} {-0.005} {-47.050} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.003} { 0.000} {0.270} {0.192} {-0.002} {-47.048} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[24]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[24]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.999}
    {-} {Setup} {0.013}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.686}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.640}
    {=} {Slack Time} {47.046}
  END_SLK_CLC
  SLK 47.046
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.046} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.048} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.654} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.683} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.264} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.271} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.465} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.465} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.567} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.567} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.684} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.684} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.769} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.769} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.339} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.040} { 0.000} {1.078} {0.406} { 52.333} { 99.379} {} {} {} 
    INST {u_mtm_Alu_serializer/g2634} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.308} { 0.000} {0.146} {} { 52.640} { 99.686} {} {1} {(307.40,109.76) (305.44,110.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_146} {} { 0.000} { 0.000} {0.146} {0.006} { 52.640} { 99.686} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.597} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.596} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.335} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.332} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.279} { 0.000} {0.280} {} {-0.007} {-47.053} {} {32} {(240.44,121.28) (247.12,119.68)} 
    NET {} {} {} {} {} {CTS_8} {} { 0.007} { 0.000} {0.281} {0.195} {-0.001} {-47.046} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[41]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[41]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.998}
    {-} {Setup} {0.015}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.682}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.636}
    {=} {Slack Time} {47.046}
  END_SLK_CLC
  SLK 47.046
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.046} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.048} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.654} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.684} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.264} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.271} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.465} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.465} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.567} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.567} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.684} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.684} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.769} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.769} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.339} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.037} { 0.000} {1.077} {0.406} { 52.329} { 99.375} {} {} {} 
    INST {u_mtm_Alu_serializer/g2652} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.307} { 0.000} {0.147} {} { 52.636} { 99.682} {} {1} {(280.04,109.76) (278.08,110.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_128} {} { 0.000} { 0.000} {0.147} {0.006} { 52.636} { 99.682} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.597} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.596} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.336} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.332} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.281} { 0.000} {0.269} {} {-0.005} {-47.051} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.270} {0.192} {-0.002} {-47.048} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[47]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[47]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.998}
    {-} {Setup} {0.015}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.683}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.636}
    {=} {Slack Time} {47.046}
  END_SLK_CLC
  SLK 47.046
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.046} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.048} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.654} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.684} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.264} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.271} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.465} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.465} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.567} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.567} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.684} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.684} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.769} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.769} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.339} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.036} { 0.000} {1.077} {0.406} { 52.328} { 99.375} {} {} {} 
    INST {u_mtm_Alu_serializer/g2660} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.308} { 0.000} {0.144} {} { 52.636} { 99.683} {} {1} {(287.96,127.04) (286.00,126.08)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_120} {} { 0.000} { 0.000} {0.144} {0.006} { 52.636} { 99.683} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.598} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.596} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.336} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.332} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.281} { 0.000} {0.269} {} {-0.005} {-47.051} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.270} {0.192} {-0.002} {-47.049} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[49]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[49]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.998}
    {-} {Setup} {0.015}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.682}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.635}
    {=} {Slack Time} {47.047}
  END_SLK_CLC
  SLK 47.047
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.047} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.049} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.655} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.685} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.265} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.272} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.466} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.466} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.568} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.568} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.685} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.685} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.770} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.770} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.340} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.037} { 0.000} {1.077} {0.406} { 52.329} { 99.376} {} {} {} 
    INST {u_mtm_Alu_serializer/g2662} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.306} { 0.000} {0.147} {} { 52.635} { 99.682} {} {1} {(275.00,109.76) (273.04,110.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_118} {} { 0.000} { 0.000} {0.147} {0.006} { 52.635} { 99.682} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.598} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.597} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.337} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.333} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.281} { 0.000} {0.269} {} {-0.005} {-47.052} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.270} {0.192} {-0.002} {-47.049} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[45]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[45]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.997}
    {-} {Setup} {0.014}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.683}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.636}
    {=} {Slack Time} {47.047}
  END_SLK_CLC
  SLK 47.047
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.047} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.049} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.655} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.685} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.265} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.272} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.466} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.466} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.568} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.568} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.685} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.685} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.770} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.770} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.340} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.033} { 0.000} {1.077} {0.406} { 52.326} { 99.373} {} {} {} 
    INST {u_mtm_Alu_serializer/g2657} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.310} { 0.000} {0.152} {} { 52.635} { 99.683} {} {1} {(280.04,167.36) (278.08,168.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_123} {} { 0.000} { 0.000} {0.152} {0.007} { 52.636} { 99.683} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.598} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.597} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.337} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.333} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.276} { 0.000} {0.281} {} {-0.010} {-47.057} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.283} {0.193} {-0.003} {-47.051} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[38]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[38]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.999}
    {-} {Setup} {0.013}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.686}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.638}
    {=} {Slack Time} {47.047}
  END_SLK_CLC
  SLK 47.047
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.047} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.049} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.655} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.685} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.265} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.272} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.466} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.466} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.568} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.568} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.685} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.685} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.770} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.770} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.340} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.038} { 0.000} {1.078} {0.406} { 52.331} { 99.378} {} {} {} 
    INST {u_mtm_Alu_serializer/g2649} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.307} { 0.000} {0.146} {} { 52.638} { 99.686} {} {1} {(288.68,98.24) (286.72,99.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_131} {} { 0.000} { 0.000} {0.146} {0.006} { 52.638} { 99.686} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.598} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.597} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.337} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.333} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.279} { 0.000} {0.280} {} {-0.007} {-47.055} {} {32} {(240.44,121.28) (247.12,119.68)} 
    NET {} {} {} {} {} {CTS_8} {} { 0.006} { 0.000} {0.281} {0.195} {-0.001} {-47.048} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[37]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[37]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.998}
    {-} {Setup} {0.015}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.683}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.635}
    {=} {Slack Time} {47.048}
  END_SLK_CLC
  SLK 47.048
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.048} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.050} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.656} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.685} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.266} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.273} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.467} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.467} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.569} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.569} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.685} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.686} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.771} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.771} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.340} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.036} { 0.000} {1.077} {0.406} { 52.328} { 99.376} {} {} {} 
    INST {u_mtm_Alu_serializer/g2647} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.307} { 0.000} {0.143} {} { 52.635} { 99.683} {} {1} {(276.44,121.28) (274.48,122.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_133} {} { 0.000} { 0.000} {0.143} {0.006} { 52.635} { 99.683} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.599} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.598} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.337} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.334} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.281} { 0.000} {0.269} {} {-0.005} {-47.052} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.270} {0.192} {-0.002} {-47.050} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[22]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[22]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.001}
    {-} {Setup} {0.012}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.689}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.641}
    {=} {Slack Time} {47.048}
  END_SLK_CLC
  SLK 47.048
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.048} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.050} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.656} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.686} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.266} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.273} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.467} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.467} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.569} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.569} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.686} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.686} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.771} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.771} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.341} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.042} { 0.000} {1.078} {0.406} { 52.335} { 99.383} {} {} {} 
    INST {u_mtm_Alu_serializer/g2684} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.306} { 0.000} {0.143} {} { 52.641} { 99.689} {} {1} {(310.28,201.92) (308.32,202.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_96} {} { 0.000} { 0.000} {0.143} {0.006} { 52.641} { 99.689} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.599} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.598} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.338} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.334} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.276} { 0.000} {0.281} {} {-0.010} {-47.058} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.011} { 0.000} {0.285} {0.193} { 0.001} {-47.047} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[48]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[48]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.998}
    {-} {Setup} {0.013}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.685}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.637}
    {=} {Slack Time} {47.048}
  END_SLK_CLC
  SLK 47.048
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.048} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.050} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.656} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.686} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.266} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.273} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.467} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.467} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.569} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.569} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.686} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.686} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.771} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.771} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.341} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.037} { 0.000} {1.077} {0.406} { 52.330} { 99.378} {} {} {} 
    INST {u_mtm_Alu_serializer/g2661} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.307} { 0.000} {0.145} {} { 52.637} { 99.685} {} {1} {(276.44,92.48) (274.48,91.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_119} {} { 0.000} { 0.000} {0.145} {0.006} { 52.637} { 99.685} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.600} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.598} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.338} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.334} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.279} { 0.000} {0.280} {} {-0.007} {-47.056} {} {32} {(240.44,121.28) (247.12,119.68)} 
    NET {} {} {} {} {} {CTS_8} {} { 0.005} { 0.000} {0.281} {0.195} {-0.002} {-47.050} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[27]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[27]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.999}
    {-} {Setup} {0.014}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.684}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.635}
    {=} {Slack Time} {47.049}
  END_SLK_CLC
  SLK 47.049
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.049} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.051} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.657} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.687} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.267} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.274} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.468} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.468} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.570} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.570} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.687} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.687} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.772} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.772} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.342} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.035} { 0.000} {1.077} {0.406} { 52.327} { 99.377} {} {} {} 
    INST {u_mtm_Alu_serializer/g2637} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.307} { 0.000} {0.142} {} { 52.635} { 99.684} {} {1} {(283.64,138.56) (281.68,137.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_143} {} { 0.000} { 0.000} {0.142} {0.006} { 52.635} { 99.684} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.601} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.599} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.339} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.335} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.281} { 0.000} {0.269} {} {-0.005} {-47.054} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.003} { 0.000} {0.270} {0.192} {-0.001} {-47.051} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[29]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[29]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.998}
    {-} {Setup} {0.016}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.683}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.633}
    {=} {Slack Time} {47.050}
  END_SLK_CLC
  SLK 47.050
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.050} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.052} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.658} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.687} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.268} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.275} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.469} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.469} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.571} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.571} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.688} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.688} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.773} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.773} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.343} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.032} { 0.000} {1.077} {0.406} { 52.325} { 99.375} {} {} {} 
    INST {u_mtm_Alu_serializer/g2639} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.308} { 0.000} {0.148} {} { 52.633} { 99.683} {} {1} {(264.20,161.60) (262.24,160.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_141} {} { 0.000} { 0.000} {0.148} {0.006} { 52.633} { 99.683} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.601} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.600} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.339} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.336} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.281} { 0.000} {0.269} {} {-0.005} {-47.055} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.003} { 0.000} {0.270} {0.192} {-0.002} {-47.052} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[46]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[46]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.001}
    {-} {Setup} {0.013}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.688}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.638}
    {=} {Slack Time} {47.051}
  END_SLK_CLC
  SLK 47.051
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.051} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.053} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.658} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.688} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.269} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.275} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.470} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.470} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.572} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.572} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.688} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.688} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.774} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.774} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.343} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.039} { 0.000} {1.078} {0.406} { 52.331} { 99.382} {} {} {} 
    INST {u_mtm_Alu_serializer/g2658} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.306} { 0.000} {0.145} {} { 52.638} { 99.688} {} {1} {(308.84,80.96) (306.88,80.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_122} {} { 0.000} { 0.000} {0.145} {0.006} { 52.638} { 99.688} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.602} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.601} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.340} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.337} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.279} { 0.000} {0.280} {} {-0.007} {-47.058} {} {32} {(240.44,121.28) (247.12,119.68)} 
    NET {} {} {} {} {} {CTS_8} {} { 0.009} { 0.000} {0.282} {0.195} { 0.001} {-47.049} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[23]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[23]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.998}
    {-} {Setup} {0.014}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.684}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.633}
    {=} {Slack Time} {47.051}
  END_SLK_CLC
  SLK 47.051
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.051} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.053} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.659} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.688} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.269} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.276} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.470} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.470} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.572} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.572} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.688} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.688} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.774} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.774} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.343} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.035} { 0.000} {1.077} {0.406} { 52.327} { 99.378} {} {} {} 
    INST {u_mtm_Alu_serializer/g2656} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.306} { 0.000} {0.141} {} { 52.633} { 99.684} {} {1} {(283.64,150.08) (281.68,149.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_124} {} { 0.000} { 0.000} {0.141} {0.006} { 52.633} { 99.684} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.602} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.601} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.340} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.337} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.281} { 0.000} {0.269} {} {-0.005} {-47.055} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.003} { 0.000} {0.270} {0.192} {-0.002} {-47.052} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[28]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[28]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.998}
    {-} {Setup} {0.014}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.683}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.632}
    {=} {Slack Time} {47.052}
  END_SLK_CLC
  SLK 47.052
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.052} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.054} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.660} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.689} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.270} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.277} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.471} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.471} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.573} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.573} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.689} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.690} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.775} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.775} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.344} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.036} { 0.000} {1.077} {0.406} { 52.328} { 99.380} {} {} {} 
    INST {u_mtm_Alu_serializer/g2638} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.303} { 0.000} {0.142} {} { 52.632} { 99.683} {} {1} {(292.28,127.04) (290.32,126.08)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_142} {} { 0.000} { 0.000} {0.142} {0.005} { 52.632} { 99.683} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.603} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.602} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.341} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.338} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.281} { 0.000} {0.269} {} {-0.005} {-47.056} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.270} {0.192} {-0.002} {-47.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[30]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[30]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.998}
    {-} {Setup} {0.014}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.685}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.633}
    {=} {Slack Time} {47.052}
  END_SLK_CLC
  SLK 47.052
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.052} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.054} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.660} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.690} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.270} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.277} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.471} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.471} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.573} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.573} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.690} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.690} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.775} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.775} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.345} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.035} { 0.000} {1.077} {0.406} { 52.327} { 99.380} {} {} {} 
    INST {u_mtm_Alu_serializer/g2640} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.305} { 0.000} {0.138} {} { 52.632} { 99.685} {} {1} {(272.84,138.56) (270.88,137.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_140} {} { 0.000} { 0.000} {0.138} {0.006} { 52.633} { 99.685} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.603} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.602} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.342} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.338} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.281} { 0.000} {0.269} {} {-0.005} {-47.057} {} {32} {(238.28,132.80) (244.96,131.20)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.003} { 0.000} {0.270} {0.192} {-0.002} {-47.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[13]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[13]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.996}
    {-} {Setup} {0.017}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.679}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.624}
    {=} {Slack Time} {47.055}
  END_SLK_CLC
  SLK 47.055
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.055} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.057} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.663} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.693} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.273} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.280} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.474} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.474} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.576} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.576} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.693} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.693} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.778} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.778} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.348} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.021} { 0.000} {1.075} {0.406} { 52.314} { 99.369} {} {} {} 
    INST {u_mtm_Alu_serializer/g2675} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.310} { 0.000} {0.145} {} { 52.624} { 99.679} {} {1} {(256.28,248.00) (254.32,248.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_105} {} { 0.000} { 0.000} {0.145} {0.007} { 52.624} { 99.679} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.606} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.605} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.345} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.008} { 0.000} {0.257} {0.183} {-0.282} {-47.337} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.275} { 0.000} {0.261} {} {-0.006} {-47.061} {} {30} {(218.84,248.00) (225.52,246.40)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.261} {0.182} {-0.004} {-47.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[25]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[25]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.996}
    {-} {Setup} {0.012}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.684}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.629}
    {=} {Slack Time} {47.055}
  END_SLK_CLC
  SLK 47.055
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.055} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.057} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.663} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.693} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.273} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.280} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.474} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.475} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.577} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.577} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.693} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.693} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.778} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.779} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.348} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.033} { 0.000} {1.077} {0.406} { 52.326} { 99.381} {} {} {} 
    INST {u_mtm_Alu_serializer/g2635} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.303} { 0.000} {0.141} {} { 52.629} { 99.684} {} {1} {(275.00,167.36) (273.04,168.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_145} {} { 0.000} { 0.000} {0.141} {0.005} { 52.629} { 99.684} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.607} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.605} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.345} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.341} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.276} { 0.000} {0.281} {} {-0.010} {-47.066} {} {30} {(246.20,155.84) (252.88,154.24)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.283} {0.193} {-0.004} {-47.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[40]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[40]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.003}
    {-} {Setup} {0.012}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.691}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.635}
    {=} {Slack Time} {47.057}
  END_SLK_CLC
  SLK 47.057
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.057} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.059} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.664} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.694} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.275} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.281} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.476} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.476} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.578} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.578} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.694} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.694} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.780} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.780} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.349} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.039} { 0.000} {1.078} {0.406} { 52.331} { 99.388} {} {} {} 
    INST {u_mtm_Alu_serializer/g2651} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.303} { 0.000} {0.140} {} { 52.635} { 99.691} {} {1} {(305.96,75.20) (304.00,76.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_129} {} { 0.000} { 0.000} {0.140} {0.005} { 52.635} { 99.691} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.608} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.607} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.346} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.004} { 0.000} {0.256} {0.183} {-0.286} {-47.343} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.279} { 0.000} {0.280} {} {-0.007} {-47.064} {} {32} {(240.44,121.28) (247.12,119.68)} 
    NET {} {} {} {} {} {CTS_8} {} { 0.010} { 0.000} {0.282} {0.195} { 0.003} {-47.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[5]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[5]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.997}
    {-} {Setup} {0.017}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.680}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.623}
    {=} {Slack Time} {47.057}
  END_SLK_CLC
  SLK 47.057
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.057} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.059} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.664} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.694} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.275} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.281} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.476} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.476} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.578} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.578} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.694} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.694} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.780} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.780} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.349} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.022} { 0.000} {1.075} {0.406} { 52.314} { 99.371} {} {} {} 
    INST {u_mtm_Alu_serializer/g2665} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.309} { 0.000} {0.145} {} { 52.623} { 99.680} {} {1} {(266.36,253.76) (264.40,252.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_115} {} { 0.000} { 0.000} {0.145} {0.007} { 52.623} { 99.680} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.608} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.607} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.346} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.008} { 0.000} {0.257} {0.183} {-0.282} {-47.338} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.275} { 0.000} {0.261} {} {-0.006} {-47.063} {} {30} {(218.84,248.00) (225.52,246.40)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.261} {0.182} {-0.003} {-47.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[51]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[51]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.004}
    {-} {Setup} {0.014}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.690}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.630}
    {=} {Slack Time} {47.060}
  END_SLK_CLC
  SLK 47.060
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.060} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.062} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.668} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.697} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.278} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.285} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.479} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.479} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.581} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.581} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.698} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.698} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.783} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.783} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.353} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.032} { 0.000} {1.077} {0.406} { 52.324} { 99.384} {} {} {} 
    INST {u_mtm_Alu_serializer/g2648} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.305} { 0.000} {0.139} {} { 52.630} { 99.690} {} {1} {(263.48,173.12) (261.52,172.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_132} {} { 0.000} { 0.000} {0.139} {0.006} { 52.630} { 99.690} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.611} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.610} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.349} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.008} { 0.000} {0.257} {0.183} {-0.282} {-47.342} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.280} { 0.000} {0.268} {} {-0.002} {-47.062} {} {31} {(174.92,224.96) (181.60,223.36)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.006} { 0.000} {0.269} {0.189} { 0.004} {-47.056} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[18]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[18]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.001}
    {-} {Setup} {0.015}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.686}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.626}
    {=} {Slack Time} {47.060}
  END_SLK_CLC
  SLK 47.060
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.060} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.062} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.668} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.698} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.278} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.285} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.479} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.480} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.582} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.582} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.698} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.698} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.783} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.784} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.353} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.026} { 0.000} {1.076} {0.406} { 52.319} { 99.379} {} {} {} 
    INST {u_mtm_Alu_serializer/g2680} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.307} { 0.000} {0.145} {} { 52.626} { 99.686} {} {1} {(249.80,207.68) (247.84,206.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_100} {} { 0.000} { 0.000} {0.145} {0.006} { 52.626} { 99.686} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.612} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.610} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.350} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.008} { 0.000} {0.257} {0.183} {-0.282} {-47.342} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.280} { 0.000} {0.268} {} {-0.002} {-47.063} {} {31} {(174.92,224.96) (181.60,223.36)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.004} { 0.000} {0.269} {0.189} { 0.001} {-47.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[17]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[17]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.002}
    {-} {Setup} {0.014}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.688}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.627}
    {=} {Slack Time} {47.061}
  END_SLK_CLC
  SLK 47.061
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.061} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.062} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.668} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.698} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.278} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.285} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.479} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.480} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.582} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.582} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.698} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.698} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.784} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.784} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.353} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.029} { 0.000} {1.076} {0.406} { 52.321} { 99.382} {} {} {} 
    INST {u_mtm_Alu_serializer/g2679} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.306} { 0.000} {0.140} {} { 52.627} { 99.688} {} {1} {(250.52,190.40) (248.56,191.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_101} {} { 0.000} { 0.000} {0.140} {0.006} { 52.627} { 99.688} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.612} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.610} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.350} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.008} { 0.000} {0.257} {0.183} {-0.282} {-47.342} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.280} { 0.000} {0.268} {} {-0.002} {-47.063} {} {31} {(174.92,224.96) (181.60,223.36)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.269} {0.189} { 0.002} {-47.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[2]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[2]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.997}
    {-} {Setup} {0.016}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.681}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.620}
    {=} {Slack Time} {47.061}
  END_SLK_CLC
  SLK 47.061
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.061} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.063} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.669} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.698} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.279} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.286} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.480} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.480} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.582} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.582} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.698} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.699} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.784} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.784} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.353} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.022} { 0.000} {1.075} {0.406} { 52.314} { 99.375} {} {} {} 
    INST {u_mtm_Alu_serializer/g2630} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.306} { 0.000} {0.139} {} { 52.620} { 99.681} {} {1} {(264.20,242.24) (262.24,241.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_150} {} { 0.000} { 0.000} {0.139} {0.006} { 52.620} { 99.681} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.612} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.611} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.350} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.008} { 0.000} {0.257} {0.183} {-0.282} {-47.342} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.275} { 0.000} {0.261} {} {-0.006} {-47.067} {} {30} {(218.84,248.00) (225.52,246.40)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.261} {0.182} {-0.003} {-47.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[26]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[26]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.004}
    {-} {Setup} {0.014}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.690}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.628}
    {=} {Slack Time} {47.062}
  END_SLK_CLC
  SLK 47.062
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.062} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.064} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.670} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.700} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.280} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.287} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.481} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.481} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.583} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.583} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.700} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.700} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.785} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.785} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.355} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.031} { 0.000} {1.077} {0.406} { 52.324} { 99.386} {} {} {} 
    INST {u_mtm_Alu_serializer/g2636} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.304} { 0.000} {0.137} {} { 52.628} { 99.690} {} {1} {(261.32,184.64) (259.36,183.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_144} {} { 0.000} { 0.000} {0.137} {0.006} { 52.628} { 99.690} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.613} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.612} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.352} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.008} { 0.000} {0.257} {0.183} {-0.282} {-47.344} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.280} { 0.000} {0.268} {} {-0.002} {-47.064} {} {31} {(174.92,224.96) (181.60,223.36)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.006} { 0.000} {0.269} {0.189} { 0.004} {-47.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[15]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[15]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.001}
    {-} {Setup} {0.014}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.687}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.625}
    {=} {Slack Time} {47.063}
  END_SLK_CLC
  SLK 47.063
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.062} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.064} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.670} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.700} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.280} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.287} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.481} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.482} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.584} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.584} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.700} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.700} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.786} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.786} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.355} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.027} { 0.000} {1.076} {0.406} { 52.320} { 99.382} {} {} {} 
    INST {u_mtm_Alu_serializer/g2677} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.305} { 0.000} {0.140} {} { 52.625} { 99.687} {} {1} {(248.36,201.92) (246.40,202.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_103} {} { 0.000} { 0.000} {0.140} {0.006} { 52.625} { 99.687} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.614} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.612} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.352} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.008} { 0.000} {0.257} {0.183} {-0.282} {-47.344} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.280} { 0.000} {0.268} {} {-0.002} {-47.065} {} {31} {(174.92,224.96) (181.60,223.36)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.004} { 0.000} {0.269} {0.189} { 0.001} {-47.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[16]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[16]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {100.001}
    {-} {Setup} {0.014}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.687}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.623}
    {=} {Slack Time} {47.064}
  END_SLK_CLC
  SLK 47.064
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.064} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.066} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.672} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.701} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.282} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.289} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.483} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.483} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.585} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.585} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.701} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.702} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.787} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.787} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.356} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.026} { 0.000} {1.076} {0.406} { 52.318} { 99.382} {} {} {} 
    INST {u_mtm_Alu_serializer/g2678} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.305} { 0.000} {0.141} {} { 52.623} { 99.687} {} {1} {(250.52,213.44) (248.56,214.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_102} {} { 0.000} { 0.000} {0.141} {0.006} { 52.623} { 99.687} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.615} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.614} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.353} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.008} { 0.000} {0.257} {0.183} {-0.282} {-47.346} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_6} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.280} { 0.000} {0.268} {} {-0.002} {-47.066} {} {31} {(174.92,224.96) (181.60,223.36)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.004} { 0.000} {0.269} {0.189} { 0.001} {-47.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[7]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[7]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.999}
    {-} {Setup} {0.016}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.683}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.618}
    {=} {Slack Time} {47.065}
  END_SLK_CLC
  SLK 47.065
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.065} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.066} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.672} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.702} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.282} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.289} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.483} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.484} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.586} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.586} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.702} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.702} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.788} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.788} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.357} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.018} { 0.000} {1.074} {0.406} { 52.310} { 99.375} {} {} {} 
    INST {u_mtm_Alu_serializer/g2670} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.308} { 0.000} {0.142} {} { 52.618} { 99.682} {} {1} {(258.44,271.04) (256.48,272.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_110} {} { 0.000} { 0.000} {0.142} {0.006} { 52.618} { 99.683} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.616} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.614} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.354} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.008} { 0.000} {0.257} {0.183} {-0.282} {-47.346} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.275} { 0.000} {0.261} {} {-0.006} {-47.071} {} {30} {(218.84,248.00) (225.52,246.40)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.261} {0.182} {-0.001} {-47.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_serializer/buffer_reg[3]} {CLK}
  ENDPT {u_mtm_Alu_serializer/buffer_reg[3]} {D} {UCL_DFF} {F} {leading} {clk} {clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {F} {leading} {clk} {clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {99.997}
    {-} {Setup} {0.016}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {99.681}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {52.617}
    {=} {Slack Time} {47.065}
  END_SLK_CLC
  SLK 47.065
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {F} {} {} {rst_n} {} {} {} {0.200} {0.390} { 50.000} { 97.065} {} {56} {(0.00,173.04) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.204} {0.390} { 50.002} { 97.066} {} {} {} 
    INST {FE_OFC1_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.606} { 0.000} {1.125} {} { 50.608} { 97.672} {} {62} {(21.56,173.12) (23.76,174.72)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.030} { 0.000} {1.141} {0.432} { 50.637} { 97.702} {} {} {} 
    INST {FE_OFC2_rst_n} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.580} { 0.000} {0.743} {} { 51.218} { 98.282} {} {21} {(83.48,288.32) (85.68,289.92)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.744} {0.143} { 51.225} { 98.289} {} {} {} 
    INST {u_mtm_Alu_serializer/g2762} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.194} { 0.000} {0.275} {} { 51.419} { 98.483} {} {1} {(282.99,288.94) (283.12,288.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_17} {} { 0.000} { 0.000} {0.275} {0.009} { 51.419} { 98.484} {} {} {} 
    INST {u_mtm_Alu_serializer/g2708} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.102} { 0.000} {0.149} {} { 51.521} { 98.586} {} {1} {(284.47,266.00) (285.28,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_72} {} { 0.000} { 0.000} {0.149} {0.006} { 51.521} { 98.586} {} {} {} 
    INST {u_mtm_Alu_serializer/g2705} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.117} { 0.000} {0.182} {} { 51.638} { 98.702} {} {3} {(294.53,266.00) (295.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_76} {} { 0.000} { 0.000} {0.182} {0.013} { 51.638} { 98.702} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_DBTC0_n_76} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.085} { 0.000} {0.113} {} { 51.723} { 98.788} {} {1} {(296.60,265.28) (297.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_DBTN0_n_76} {} { 0.000} { 0.000} {0.113} {0.007} { 51.723} { 98.788} {} {} {} 
    INST {u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.569} { 0.000} {1.068} {} { 52.293} { 99.357} {} {57} {(302.36,271.04) (304.56,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/FE_OFN0_FE_DBTN0_n_76} {} { 0.018} { 0.000} {1.074} {0.406} { 52.311} { 99.375} {} {} {} 
    INST {u_mtm_Alu_serializer/g2659} {EIN1} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.306} { 0.000} {0.139} {} { 52.617} { 99.681} {} {1} {(253.40,265.28) (251.44,264.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_121} {} { 0.000} { 0.000} {0.139} {0.006} { 52.617} { 99.681} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.032} {-0.551} {-47.616} {} {1} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.200} {0.032} {-0.550} {-47.614} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.290} {-47.354} {} {9} {(90.68,121.28) (97.36,119.68)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.008} { 0.000} {0.257} {0.183} {-0.282} {-47.346} {} {} {} 
    INST {CTS_ccl_a_BUF_clk_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.275} { 0.000} {0.261} {} {-0.006} {-47.071} {} {30} {(218.84,248.00) (225.52,246.40)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.261} {0.182} {-0.003} {-47.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50

