{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750366011620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750366011629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 19 14:46:51 2025 " "Processing started: Thu Jun 19 14:46:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750366011629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366011629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Gambling_Tec -c Gambling_Tec " "Command: quartus_map --read_settings_files=on --write_settings_files=off Gambling_Tec -c Gambling_Tec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366011629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750366012370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750366012370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ROM " "Found entity 1: tb_ROM" {  } { { "tb_ROM.sv" "" { Text "C:/Users/josee/CE3201_PF/tb_ROM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gambling_tec_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_gambling_tec_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Gambling_Tec_ROM " "Found entity 1: tb_Gambling_Tec_ROM" {  } { { "tb_Gambling_Tec_ROM.sv" "" { Text "C:/Users/josee/CE3201_PF/tb_Gambling_Tec_ROM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.sv" "" { Text "C:/Users/josee/CE3201_PF/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_Deco " "Found entity 1: Alu_Deco" {  } { { "Alu_Deco.sv" "" { Text "C:/Users/josee/CE3201_PF/Alu_Deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file condition_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Check " "Found entity 1: Condition_Check" {  } { { "Condition_Check.sv" "" { Text "C:/Users/josee/CE3201_PF/Condition_Check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_cell.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit_cell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register32 " "Found entity 1: Register32" {  } { { "Bit_cell.sv" "" { Text "C:/Users/josee/CE3201_PF/Bit_cell.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.sv" "" { Text "C:/Users/josee/CE3201_PF/Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "C:/Users/josee/CE3201_PF/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022776 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.sv " "Entity \"Mux\" obtained from \"Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "Mux.sv" "" { Text "C:/Users/josee/CE3201_PF/Mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1750366022781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.sv" "" { Text "C:/Users/josee/CE3201_PF/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.sv" "" { Text "C:/Users/josee/CE3201_PF/Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022787 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extender.sv(18) " "Verilog HDL warning at Extender.sv(18): extended using \"x\" or \"z\"" {  } { { "Extender.sv" "" { Text "C:/Users/josee/CE3201_PF/Extender.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750366022790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.sv" "" { Text "C:/Users/josee/CE3201_PF/Extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.sv" "" { Text "C:/Users/josee/CE3201_PF/Data_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/josee/CE3201_PF/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "C:/Users/josee/CE3201_PF/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gambling_tec.sv 1 1 " "Found 1 design units, including 1 entities, in source file gambling_tec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Gambling_Tec " "Found entity 1: Gambling_Tec" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "CPU_tb.sv" "" { Text "C:/Users/josee/CE3201_PF/CPU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "C:/Users/josee/CE3201_PF/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Register_File " "Found entity 1: tb_Register_File" {  } { { "tb_Register_File.sv" "" { Text "C:/Users/josee/CE3201_PF/tb_Register_File.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Control_Unit " "Found entity 1: tb_Control_Unit" {  } { { "tb_Control_Unit.sv" "" { Text "C:/Users/josee/CE3201_PF/tb_Control_Unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 4 4 " "Found 4 design units, including 4 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022846 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_Logic " "Found entity 2: PC_Logic" {  } { { "Decoder.sv" "" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022846 ""} { "Info" "ISGN_ENTITY_NAME" "3 Main_Decoder " "Found entity 3: Main_Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022846 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALU_Decoder " "Found entity 4: ALU_Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gambling_tec.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_gambling_tec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Gambling_Tec " "Found entity 1: tb_Gambling_Tec" {  } { { "tb_Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/tb_Gambling_Tec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Data_Memory " "Found entity 1: tb_Data_Memory" {  } { { "tb_Data_Memory.sv" "" { Text "C:/Users/josee/CE3201_PF/tb_Data_Memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gambling_tec_space_asm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_gambling_tec_space_asm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Gambling_Tec_SPACE_ASM " "Found entity 1: tb_Gambling_Tec_SPACE_ASM" {  } { { "tb_Gambling_Tec_SPACE_ASM.sv" "" { Text "C:/Users/josee/CE3201_PF/tb_Gambling_Tec_SPACE_ASM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gambling_tec_integration.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_gambling_tec_integration.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Gambling_Tec_Integration " "Found entity 1: tb_Gambling_Tec_Integration" {  } { { "tb_Gambling_Tec_Integration.sv" "" { Text "C:/Users/josee/CE3201_PF/tb_Gambling_Tec_Integration.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_key.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2_key.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ps2_Key " "Found entity 1: Ps2_Key" {  } { { "Ps2_Key.sv" "" { Text "C:/Users/josee/CE3201_PF/Ps2_Key.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022875 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Vga_Controller.sv(77) " "Verilog HDL Module Instantiation warning at Vga_Controller.sv(77): ignored dangling comma in List of Port Connections" {  } { { "Vga_Controller.sv" "" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 77 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750366022878 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Vga_Controller.sv(305) " "Verilog HDL Module Instantiation warning at Vga_Controller.sv(305): ignored dangling comma in List of Port Connections" {  } { { "Vga_Controller.sv" "" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 305 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750366022879 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q_X Q_x Vga_Controller.sv(20) " "Verilog HDL Declaration information at Vga_Controller.sv(20): object \"Q_X\" differs only in case from object \"Q_x\" in the same scope" {  } { { "Vga_Controller.sv" "" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750366022879 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q_Y Q_y Vga_Controller.sv(20) " "Verilog HDL Declaration information at Vga_Controller.sv(20): object \"Q_Y\" differs only in case from object \"Q_y\" in the same scope" {  } { { "Vga_Controller.sv" "" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750366022879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Vga_Controller " "Found entity 1: Vga_Controller" {  } { { "Vga_Controller.sv" "" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "column.sv 1 1 " "Found 1 design units, including 1 entities, in source file column.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Column " "Found entity 1: Column" {  } { { "Column.sv" "" { Text "C:/Users/josee/CE3201_PF/Column.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "C:/Users/josee/CE3201_PF/Comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "C:/Users/josee/CE3201_PF/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_arrow.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_arrow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_Arrow " "Found entity 1: Draw_Arrow" {  } { { "Draw_Arrow.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_arrow_dowm.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_arrow_dowm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_Arrow_Dowm " "Found entity 1: Draw_Arrow_Dowm" {  } { { "Draw_Arrow_Dowm.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow_Dowm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_c.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_C " "Found entity 1: Draw_C" {  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_cash.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_cash.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_CASH " "Found entity 1: Draw_CASH" {  } { { "Draw_CASH.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_CASH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_win.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_win.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_WIN " "Found entity 1: Draw_WIN" {  } { { "Draw_WIN.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_x.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_X " "Found entity 1: Draw_X" {  } { { "Draw_X.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_X.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_vga_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_vga_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_Vga_Deco " "Found entity 1: Mem_Vga_Deco" {  } { { "Mem_Vga_Deco.sv" "" { Text "C:/Users/josee/CE3201_PF/Mem_Vga_Deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg_Display " "Found entity 1: SevenSeg_Display" {  } { { "SevenSeg_Display.sv" "" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_area.sv 1 1 " "Found 1 design units, including 1 entities, in source file square_area.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Square_Area " "Found entity 1: Square_Area" {  } { { "Square_Area.sv" "" { Text "C:/Users/josee/CE3201_PF/Square_Area.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b Symbol.sv(10) " "Verilog HDL Declaration information at Symbol.sv(10): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "Symbol.sv" "" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750366022952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Symbol " "Found entity 1: Symbol" {  } { { "Symbol.sv" "" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.sv" "" { Text "C:/Users/josee/CE3201_PF/clk_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_bds.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_bds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_BDS " "Found entity 1: deco_BDS" {  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux93.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux93.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux93 " "Found entity 1: Mux93" {  } { { "Mux93.sv" "" { Text "C:/Users/josee/CE3201_PF/Mux93.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "panel.sv 1 1 " "Found 1 design units, including 1 entities, in source file panel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Panel " "Found entity 1: Panel" {  } { { "Panel.sv" "" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.sv 1 1 " "Found 1 design units, including 1 entities, in source file button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Button " "Found entity 1: Button" {  } { { "Button.sv" "" { Text "C:/Users/josee/CE3201_PF/Button.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tile.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_tile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Rom_tile " "Found entity 1: Rom_tile" {  } { { "Rom_tile.sv" "" { Text "C:/Users/josee/CE3201_PF/Rom_tile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366022991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366022991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Hs Gambling_Tec.sv(30) " "Verilog HDL Implicit Net warning at Gambling_Tec.sv(30): created implicit net for \"Hs\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366022991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Vs Gambling_Tec.sv(31) " "Verilog HDL Implicit Net warning at Gambling_Tec.sv(31): created implicit net for \"Vs\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366022991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stop Gambling_Tec.sv(39) " "Verilog HDL Implicit Net warning at Gambling_Tec.sv(39): created implicit net for \"stop\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366022991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUOP Decoder.sv(35) " "Verilog HDL Implicit Net warning at Decoder.sv(35): created implicit net for \"ALUOP\"" {  } { { "Decoder.sv" "" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366022991 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Gambling_Tec " "Elaborating entity \"Gambling_Tec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750366023098 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 Gambling_Tec.sv(67) " "Verilog HDL assignment warning at Gambling_Tec.sv(67): truncated value with size 10 to match size of target (8)" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366023100 "|Gambling_Tec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:div_clo " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:div_clo\"" {  } { { "Gambling_Tec.sv" "div_clo" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vga_Controller Vga_Controller:vga_control " "Elaborating entity \"Vga_Controller\" for hierarchy \"Vga_Controller:vga_control\"" {  } { { "Gambling_Tec.sv" "vga_control" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023128 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Area_screen Vga_Controller.sv(29) " "Verilog HDL or VHDL warning at Vga_Controller.sv(29): object \"Area_screen\" assigned a value but never read" {  } { { "Vga_Controller.sv" "" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750366023129 "|Gambling_Tec|Vga_Controller:vga_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Area_marco Vga_Controller.sv(39) " "Verilog HDL or VHDL warning at Vga_Controller.sv(39): object \"Area_marco\" assigned a value but never read" {  } { { "Vga_Controller.sv" "" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750366023129 "|Gambling_Tec|Vga_Controller:vga_control"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "R_slot " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"R_slot\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750366023143 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "G_slot " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"G_slot\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750366023143 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "B_slot " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"B_slot\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750366023143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Vga_Controller:vga_control\|Counter:count_y " "Elaborating entity \"Counter\" for hierarchy \"Vga_Controller:vga_control\|Counter:count_y\"" {  } { { "Vga_Controller.sv" "count_y" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Vga_Controller:vga_control\|Register:reg_x " "Elaborating entity \"Register\" for hierarchy \"Vga_Controller:vga_control\|Register:reg_x\"" {  } { { "Vga_Controller.sv" "reg_x" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Vga_Controller:vga_control\|Comparator:cmp_x " "Elaborating entity \"Comparator\" for hierarchy \"Vga_Controller:vga_control\|Comparator:cmp_x\"" {  } { { "Vga_Controller.sv" "cmp_x" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Panel Vga_Controller:vga_control\|Panel:panel_izquierdo " "Elaborating entity \"Panel\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_izquierdo\"" {  } { { "Vga_Controller.sv" "panel_izquierdo" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D\"" {  } { { "Panel.sv" "cua_D" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:sombra\"" {  } { { "Panel.sv" "sombra" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D2\"" {  } { { "Panel.sv" "cua_D2" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D3\"" {  } { { "Panel.sv" "cua_D3" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D4 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D4\"" {  } { { "Panel.sv" "cua_D4" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_BDS Vga_Controller:vga_control\|deco_BDS:deco " "Elaborating entity \"deco_BDS\" for hierarchy \"Vga_Controller:vga_control\|deco_BDS:deco\"" {  } { { "Vga_Controller.sv" "deco" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023238 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 deco_BDS.sv(10) " "Verilog HDL assignment warning at deco_BDS.sv(10): truncated value with size 10 to match size of target (4)" {  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366023238 "|Gambling_Tec|Vga_Controller:vga_control|deco_BDS:deco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 deco_BDS.sv(11) " "Verilog HDL assignment warning at deco_BDS.sv(11): truncated value with size 10 to match size of target (4)" {  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366023238 "|Gambling_Tec|Vga_Controller:vga_control|deco_BDS:deco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 deco_BDS.sv(12) " "Verilog HDL assignment warning at deco_BDS.sv(12): truncated value with size 10 to match size of target (4)" {  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366023239 "|Gambling_Tec|Vga_Controller:vga_control|deco_BDS:deco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg_Display Vga_Controller:vga_control\|SevenSeg_Display:display_seg " "Elaborating entity \"SevenSeg_Display\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\"" {  } { { "Vga_Controller.sv" "display_seg" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segA " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segA\"" {  } { { "SevenSeg_Display.sv" "segA" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segB " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segB\"" {  } { { "SevenSeg_Display.sv" "segB" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segC " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segC\"" {  } { { "SevenSeg_Display.sv" "segC" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segD " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segD\"" {  } { { "SevenSeg_Display.sv" "segD" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segE " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segE\"" {  } { { "SevenSeg_Display.sv" "segE" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segF " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segF\"" {  } { { "SevenSeg_Display.sv" "segF" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segG " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segG\"" {  } { { "SevenSeg_Display.sv" "segG" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg_Display Vga_Controller:vga_control\|SevenSeg_Display:display_seg1 " "Elaborating entity \"SevenSeg_Display\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\"" {  } { { "Vga_Controller.sv" "display_seg1" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segA " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segA\"" {  } { { "SevenSeg_Display.sv" "segA" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segB " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segB\"" {  } { { "SevenSeg_Display.sv" "segB" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segC " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segC\"" {  } { { "SevenSeg_Display.sv" "segC" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segD " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segD\"" {  } { { "SevenSeg_Display.sv" "segD" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segE " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segE\"" {  } { { "SevenSeg_Display.sv" "segE" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segF " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segF\"" {  } { { "SevenSeg_Display.sv" "segF" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segG " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segG\"" {  } { { "SevenSeg_Display.sv" "segG" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg_Display Vga_Controller:vga_control\|SevenSeg_Display:display_seg2 " "Elaborating entity \"SevenSeg_Display\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\"" {  } { { "Vga_Controller.sv" "display_seg2" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segA " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segA\"" {  } { { "SevenSeg_Display.sv" "segA" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segB " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segB\"" {  } { { "SevenSeg_Display.sv" "segB" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segC " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segC\"" {  } { { "SevenSeg_Display.sv" "segC" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segD " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segD\"" {  } { { "SevenSeg_Display.sv" "segD" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segE " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segE\"" {  } { { "SevenSeg_Display.sv" "segE" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segF " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segF\"" {  } { { "SevenSeg_Display.sv" "segF" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segG " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segG\"" {  } { { "SevenSeg_Display.sv" "segG" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Column Vga_Controller:vga_control\|Column:c1 " "Elaborating entity \"Column\" for hierarchy \"Vga_Controller:vga_control\|Column:c1\"" {  } { { "Vga_Controller.sv" "c1" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D\"" {  } { { "Column.sv" "cua_D" { Text "C:/Users/josee/CE3201_PF/Column.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c1\|Square_Area:sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c1\|Square_Area:sombra\"" {  } { { "Column.sv" "sombra" { Text "C:/Users/josee/CE3201_PF/Column.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D2\"" {  } { { "Column.sv" "cua_D2" { Text "C:/Users/josee/CE3201_PF/Column.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D3\"" {  } { { "Column.sv" "cua_D3" { Text "C:/Users/josee/CE3201_PF/Column.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D4 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D4\"" {  } { { "Column.sv" "cua_D4" { Text "C:/Users/josee/CE3201_PF/Column.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Column Vga_Controller:vga_control\|Column:c2 " "Elaborating entity \"Column\" for hierarchy \"Vga_Controller:vga_control\|Column:c2\"" {  } { { "Vga_Controller.sv" "c2" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D\"" {  } { { "Column.sv" "cua_D" { Text "C:/Users/josee/CE3201_PF/Column.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c2\|Square_Area:sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c2\|Square_Area:sombra\"" {  } { { "Column.sv" "sombra" { Text "C:/Users/josee/CE3201_PF/Column.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D2\"" {  } { { "Column.sv" "cua_D2" { Text "C:/Users/josee/CE3201_PF/Column.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D3\"" {  } { { "Column.sv" "cua_D3" { Text "C:/Users/josee/CE3201_PF/Column.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D4 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D4\"" {  } { { "Column.sv" "cua_D4" { Text "C:/Users/josee/CE3201_PF/Column.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Column Vga_Controller:vga_control\|Column:c3 " "Elaborating entity \"Column\" for hierarchy \"Vga_Controller:vga_control\|Column:c3\"" {  } { { "Vga_Controller.sv" "c3" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D\"" {  } { { "Column.sv" "cua_D" { Text "C:/Users/josee/CE3201_PF/Column.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c3\|Square_Area:sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c3\|Square_Area:sombra\"" {  } { { "Column.sv" "sombra" { Text "C:/Users/josee/CE3201_PF/Column.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D2\"" {  } { { "Column.sv" "cua_D2" { Text "C:/Users/josee/CE3201_PF/Column.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D3\"" {  } { { "Column.sv" "cua_D3" { Text "C:/Users/josee/CE3201_PF/Column.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D4 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D4\"" {  } { { "Column.sv" "cua_D4" { Text "C:/Users/josee/CE3201_PF/Column.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Draw_C Vga_Controller:vga_control\|Draw_C:colo " "Elaborating entity \"Draw_C\" for hierarchy \"Vga_Controller:vga_control\|Draw_C:colo\"" {  } { { "Vga_Controller.sv" "colo" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Draw_C.sv(15) " "Verilog HDL assignment warning at Draw_C.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366023599 "|Gambling_Tec|Vga_Controller:vga_control|Draw_C:colo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Draw_C.sv(16) " "Verilog HDL assignment warning at Draw_C.sv(16): truncated value with size 32 to match size of target (4)" {  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366023599 "|Gambling_Tec|Vga_Controller:vga_control|Draw_C:colo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.data_a 0 Draw_C.sv(32) " "Net \"font_rom.data_a\" at Draw_C.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366023601 "|Gambling_Tec|Vga_Controller:vga_control|Draw_C:colo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.waddr_a 0 Draw_C.sv(32) " "Net \"font_rom.waddr_a\" at Draw_C.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366023601 "|Gambling_Tec|Vga_Controller:vga_control|Draw_C:colo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.we_a 0 Draw_C.sv(32) " "Net \"font_rom.we_a\" at Draw_C.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366023601 "|Gambling_Tec|Vga_Controller:vga_control|Draw_C:colo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Draw_Arrow Vga_Controller:vga_control\|Draw_Arrow:arro " "Elaborating entity \"Draw_Arrow\" for hierarchy \"Vga_Controller:vga_control\|Draw_Arrow:arro\"" {  } { { "Vga_Controller.sv" "arro" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023609 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Draw_Arrow.sv(15) " "Verilog HDL assignment warning at Draw_Arrow.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "Draw_Arrow.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366023610 "|Gambling_Tec|Vga_Controller:vga_control|Draw_Arrow:arro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Draw_Arrow.sv(16) " "Verilog HDL assignment warning at Draw_Arrow.sv(16): truncated value with size 32 to match size of target (4)" {  } { { "Draw_Arrow.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366023610 "|Gambling_Tec|Vga_Controller:vga_control|Draw_Arrow:arro"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.data_a 0 Draw_Arrow.sv(32) " "Net \"font_rom.data_a\" at Draw_Arrow.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_Arrow.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366023611 "|Gambling_Tec|Vga_Controller:vga_control|Draw_Arrow:arro"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.waddr_a 0 Draw_Arrow.sv(32) " "Net \"font_rom.waddr_a\" at Draw_Arrow.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_Arrow.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366023611 "|Gambling_Tec|Vga_Controller:vga_control|Draw_Arrow:arro"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.we_a 0 Draw_Arrow.sv(32) " "Net \"font_rom.we_a\" at Draw_Arrow.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_Arrow.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366023611 "|Gambling_Tec|Vga_Controller:vga_control|Draw_Arrow:arro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Draw_Arrow_Dowm Vga_Controller:vga_control\|Draw_Arrow_Dowm:arro2 " "Elaborating entity \"Draw_Arrow_Dowm\" for hierarchy \"Vga_Controller:vga_control\|Draw_Arrow_Dowm:arro2\"" {  } { { "Vga_Controller.sv" "arro2" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023620 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Draw_Arrow_Dowm.sv(15) " "Verilog HDL assignment warning at Draw_Arrow_Dowm.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "Draw_Arrow_Dowm.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow_Dowm.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366023620 "|Gambling_Tec|Vga_Controller:vga_control|Draw_Arrow_Dowm:arro2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Draw_Arrow_Dowm.sv(16) " "Verilog HDL assignment warning at Draw_Arrow_Dowm.sv(16): truncated value with size 32 to match size of target (4)" {  } { { "Draw_Arrow_Dowm.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow_Dowm.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366023620 "|Gambling_Tec|Vga_Controller:vga_control|Draw_Arrow_Dowm:arro2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.data_a 0 Draw_Arrow_Dowm.sv(32) " "Net \"font_rom.data_a\" at Draw_Arrow_Dowm.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_Arrow_Dowm.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow_Dowm.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366023621 "|Gambling_Tec|Vga_Controller:vga_control|Draw_Arrow_Dowm:arro2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.waddr_a 0 Draw_Arrow_Dowm.sv(32) " "Net \"font_rom.waddr_a\" at Draw_Arrow_Dowm.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_Arrow_Dowm.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow_Dowm.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366023622 "|Gambling_Tec|Vga_Controller:vga_control|Draw_Arrow_Dowm:arro2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.we_a 0 Draw_Arrow_Dowm.sv(32) " "Net \"font_rom.we_a\" at Draw_Arrow_Dowm.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_Arrow_Dowm.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow_Dowm.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366023622 "|Gambling_Tec|Vga_Controller:vga_control|Draw_Arrow_Dowm:arro2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Draw_X Vga_Controller:vga_control\|Draw_X:ex " "Elaborating entity \"Draw_X\" for hierarchy \"Vga_Controller:vga_control\|Draw_X:ex\"" {  } { { "Vga_Controller.sv" "ex" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Draw_X.sv(15) " "Verilog HDL assignment warning at Draw_X.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "Draw_X.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_X.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366023630 "|Gambling_Tec|Vga_Controller:vga_control|Draw_X:ex"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Draw_X.sv(16) " "Verilog HDL assignment warning at Draw_X.sv(16): truncated value with size 32 to match size of target (4)" {  } { { "Draw_X.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_X.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366023631 "|Gambling_Tec|Vga_Controller:vga_control|Draw_X:ex"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.data_a 0 Draw_X.sv(32) " "Net \"font_rom.data_a\" at Draw_X.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_X.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_X.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366023632 "|Gambling_Tec|Vga_Controller:vga_control|Draw_X:ex"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.waddr_a 0 Draw_X.sv(32) " "Net \"font_rom.waddr_a\" at Draw_X.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_X.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_X.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366023632 "|Gambling_Tec|Vga_Controller:vga_control|Draw_X:ex"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.we_a 0 Draw_X.sv(32) " "Net \"font_rom.we_a\" at Draw_X.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_X.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_X.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366023632 "|Gambling_Tec|Vga_Controller:vga_control|Draw_X:ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button Vga_Controller:vga_control\|Button:Btn1 " "Elaborating entity \"Button\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn1\"" {  } { { "Vga_Controller.sv" "Btn1" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Button:Btn1\|Square_Area:Cua_Btn " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn1\|Square_Area:Cua_Btn\"" {  } { { "Button.sv" "Cua_Btn" { Text "C:/Users/josee/CE3201_PF/Button.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Button:Btn1\|Square_Area:Cua_Btn_sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn1\|Square_Area:Cua_Btn_sombra\"" {  } { { "Button.sv" "Cua_Btn_sombra" { Text "C:/Users/josee/CE3201_PF/Button.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button Vga_Controller:vga_control\|Button:Btn2 " "Elaborating entity \"Button\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn2\"" {  } { { "Vga_Controller.sv" "Btn2" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Button:Btn2\|Square_Area:Cua_Btn " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn2\|Square_Area:Cua_Btn\"" {  } { { "Button.sv" "Cua_Btn" { Text "C:/Users/josee/CE3201_PF/Button.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Button:Btn2\|Square_Area:Cua_Btn_sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn2\|Square_Area:Cua_Btn_sombra\"" {  } { { "Button.sv" "Cua_Btn_sombra" { Text "C:/Users/josee/CE3201_PF/Button.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button Vga_Controller:vga_control\|Button:Btn3 " "Elaborating entity \"Button\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn3\"" {  } { { "Vga_Controller.sv" "Btn3" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Button:Btn3\|Square_Area:Cua_Btn " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn3\|Square_Area:Cua_Btn\"" {  } { { "Button.sv" "Cua_Btn" { Text "C:/Users/josee/CE3201_PF/Button.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Button:Btn3\|Square_Area:Cua_Btn_sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn3\|Square_Area:Cua_Btn_sombra\"" {  } { { "Button.sv" "Cua_Btn_sombra" { Text "C:/Users/josee/CE3201_PF/Button.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Panel Vga_Controller:vga_control\|Panel:panel_msg " "Elaborating entity \"Panel\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_msg\"" {  } { { "Vga_Controller.sv" "panel_msg" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D\"" {  } { { "Panel.sv" "cua_D" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:sombra\"" {  } { { "Panel.sv" "sombra" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D2\"" {  } { { "Panel.sv" "cua_D2" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D3\"" {  } { { "Panel.sv" "cua_D3" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D4 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D4\"" {  } { { "Panel.sv" "cua_D4" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Draw_CASH Vga_Controller:vga_control\|Draw_CASH:cash_display " "Elaborating entity \"Draw_CASH\" for hierarchy \"Vga_Controller:vga_control\|Draw_CASH:cash_display\"" {  } { { "Vga_Controller.sv" "cash_display" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023774 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Draw_CASH.sv(19) " "Verilog HDL assignment warning at Draw_CASH.sv(19): truncated value with size 32 to match size of target (3)" {  } { { "Draw_CASH.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_CASH.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366023775 "|Gambling_Tec|Vga_Controller:vga_control|Draw_CASH:cash_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Draw_CASH.sv(20) " "Verilog HDL assignment warning at Draw_CASH.sv(20): truncated value with size 32 to match size of target (6)" {  } { { "Draw_CASH.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_CASH.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366023775 "|Gambling_Tec|Vga_Controller:vga_control|Draw_CASH:cash_display"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.data_a 0 Draw_CASH.sv(24) " "Net \"font_rom.data_a\" at Draw_CASH.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_CASH.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_CASH.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366023776 "|Gambling_Tec|Vga_Controller:vga_control|Draw_CASH:cash_display"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.waddr_a 0 Draw_CASH.sv(24) " "Net \"font_rom.waddr_a\" at Draw_CASH.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_CASH.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_CASH.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366023776 "|Gambling_Tec|Vga_Controller:vga_control|Draw_CASH:cash_display"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.we_a 0 Draw_CASH.sv(24) " "Net \"font_rom.we_a\" at Draw_CASH.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_CASH.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_CASH.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366023777 "|Gambling_Tec|Vga_Controller:vga_control|Draw_CASH:cash_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Draw_WIN Vga_Controller:vga_control\|Draw_WIN:Winnig " "Elaborating entity \"Draw_WIN\" for hierarchy \"Vga_Controller:vga_control\|Draw_WIN:Winnig\"" {  } { { "Vga_Controller.sv" "Winnig" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023785 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Draw_WIN.sv(19) " "Verilog HDL assignment warning at Draw_WIN.sv(19): truncated value with size 32 to match size of target (3)" {  } { { "Draw_WIN.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366023786 "|Gambling_Tec|Vga_Controller:vga_control|Draw_WIN:Winnig"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Draw_WIN.sv(20) " "Verilog HDL assignment warning at Draw_WIN.sv(20): truncated value with size 32 to match size of target (6)" {  } { { "Draw_WIN.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366023786 "|Gambling_Tec|Vga_Controller:vga_control|Draw_WIN:Winnig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.data_a 0 Draw_WIN.sv(24) " "Net \"font_rom.data_a\" at Draw_WIN.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_WIN.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366023788 "|Gambling_Tec|Vga_Controller:vga_control|Draw_WIN:Winnig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.waddr_a 0 Draw_WIN.sv(24) " "Net \"font_rom.waddr_a\" at Draw_WIN.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_WIN.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366023788 "|Gambling_Tec|Vga_Controller:vga_control|Draw_WIN:Winnig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.we_a 0 Draw_WIN.sv(24) " "Net \"font_rom.we_a\" at Draw_WIN.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_WIN.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366023788 "|Gambling_Tec|Vga_Controller:vga_control|Draw_WIN:Winnig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Vga_Controller:vga_control\|Counter:conut " "Elaborating entity \"Counter\" for hierarchy \"Vga_Controller:vga_control\|Counter:conut\"" {  } { { "Vga_Controller.sv" "conut" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_0_0 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_0\"" {  } { { "Vga_Controller.sv" "slot_0_0" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_0_1 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_1\"" {  } { { "Vga_Controller.sv" "slot_0_1" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_0_2 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_2\"" {  } { { "Vga_Controller.sv" "slot_0_2" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_1_0 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_0\"" {  } { { "Vga_Controller.sv" "slot_1_0" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_1_1 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_1\"" {  } { { "Vga_Controller.sv" "slot_1_1" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366023996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_1_2 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_2\"" {  } { { "Vga_Controller.sv" "slot_1_2" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_2_0 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_0\"" {  } { { "Vga_Controller.sv" "slot_2_0" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_2_1 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_1\"" {  } { { "Vga_Controller.sv" "slot_2_1" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_2_2 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_2\"" {  } { { "Vga_Controller.sv" "slot_2_2" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux93 Vga_Controller:vga_control\|Mux93:color_selector " "Elaborating entity \"Mux93\" for hierarchy \"Vga_Controller:vga_control\|Mux93:color_selector\"" {  } { { "Vga_Controller.sv" "color_selector" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024199 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Mux93.sv(8) " "Verilog HDL Case Statement information at Mux93.sv(8): all case item expressions in this case statement are onehot" {  } { { "Mux93.sv" "" { Text "C:/Users/josee/CE3201_PF/Mux93.sv" 8 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1750366024200 "|Gambling_Tec|Vga_Controller:vga_control|Mux93:color_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom_tile Vga_Controller:vga_control\|Rom_tile:rom_tile " "Elaborating entity \"Rom_tile\" for hierarchy \"Vga_Controller:vga_control\|Rom_tile:rom_tile\"" {  } { { "Vga_Controller.sv" "rom_tile" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024219 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Rom_tile.sv(45) " "Verilog HDL Case Statement information at Rom_tile.sv(45): all case item expressions in this case statement are onehot" {  } { { "Rom_tile.sv" "" { Text "C:/Users/josee/CE3201_PF/Rom_tile.sv" 45 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1750366024221 "|Gambling_Tec|Vga_Controller:vga_control|Rom_tile:rom_tile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite_i.data_a 0 Rom_tile.sv(18) " "Net \"sprite_i.data_a\" at Rom_tile.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "Rom_tile.sv" "" { Text "C:/Users/josee/CE3201_PF/Rom_tile.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366024222 "|Gambling_Tec|Vga_Controller:vga_control|Rom_tile:rom_tile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite_i.waddr_a 0 Rom_tile.sv(18) " "Net \"sprite_i.waddr_a\" at Rom_tile.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "Rom_tile.sv" "" { Text "C:/Users/josee/CE3201_PF/Rom_tile.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366024222 "|Gambling_Tec|Vga_Controller:vga_control|Rom_tile:rom_tile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite_i.we_a 0 Rom_tile.sv(18) " "Net \"sprite_i.we_a\" at Rom_tile.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "Rom_tile.sv" "" { Text "C:/Users/josee/CE3201_PF/Rom_tile.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366024222 "|Gambling_Tec|Vga_Controller:vga_control|Rom_tile:rom_tile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom0 " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom0\"" {  } { { "Gambling_Tec.sv" "rom0" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024230 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "43 0 63 ROM.sv(9) " "Verilog HDL warning at ROM.sv(9): number of words (43) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "ROM.sv" "" { Text "C:/Users/josee/CE3201_PF/ROM.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1750366024231 "|Gambling_Tec|ROM:rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 ROM.sv(6) " "Net \"RAM.data_a\" at ROM.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.sv" "" { Text "C:/Users/josee/CE3201_PF/ROM.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366024234 "|Gambling_Tec|ROM:rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 ROM.sv(6) " "Net \"RAM.waddr_a\" at ROM.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.sv" "" { Text "C:/Users/josee/CE3201_PF/ROM.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366024234 "|Gambling_Tec|ROM:rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 ROM.sv(6) " "Net \"RAM.we_a\" at ROM.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.sv" "" { Text "C:/Users/josee/CE3201_PF/ROM.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366024234 "|Gambling_Tec|ROM:rom0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ps2_Key Ps2_Key:ps2_inst " "Elaborating entity \"Ps2_Key\" for hierarchy \"Ps2_Key:ps2_inst\"" {  } { { "Gambling_Tec.sv" "ps2_inst" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024241 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Ps2_Key.sv(54) " "Verilog HDL assignment warning at Ps2_Key.sv(54): truncated value with size 32 to match size of target (8)" {  } { { "Ps2_Key.sv" "" { Text "C:/Users/josee/CE3201_PF/Ps2_Key.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366024242 "|Gambling_Tec|Ps2_Key:ps2_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Ps2_Key.sv(66) " "Verilog HDL assignment warning at Ps2_Key.sv(66): truncated value with size 32 to match size of target (12)" {  } { { "Ps2_Key.sv" "" { Text "C:/Users/josee/CE3201_PF/Ps2_Key.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366024242 "|Gambling_Tec|Ps2_Key:ps2_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Ps2_Key.sv(82) " "Verilog HDL assignment warning at Ps2_Key.sv(82): truncated value with size 32 to match size of target (4)" {  } { { "Ps2_Key.sv" "" { Text "C:/Users/josee/CE3201_PF/Ps2_Key.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366024242 "|Gambling_Tec|Ps2_Key:ps2_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:process " "Elaborating entity \"CPU\" for hierarchy \"CPU:process\"" {  } { { "Gambling_Tec.sv" "process" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux CPU:process\|Mux:next_PC_inst " "Elaborating entity \"Mux\" for hierarchy \"CPU:process\|Mux:next_PC_inst\"" {  } { { "CPU.sv" "next_PC_inst" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register CPU:process\|Register:PC_Register " "Elaborating entity \"Register\" for hierarchy \"CPU:process\|Register:PC_Register\"" {  } { { "CPU.sv" "PC_Register" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux CPU:process\|Mux:RA1_inst " "Elaborating entity \"Mux\" for hierarchy \"CPU:process\|Mux:RA1_inst\"" {  } { { "CPU.sv" "RA1_inst" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder CPU:process\|Adder:PCPlus4_inst " "Elaborating entity \"Adder\" for hierarchy \"CPU:process\|Adder:PCPlus4_inst\"" {  } { { "CPU.sv" "PCPlus4_inst" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File CPU:process\|Register_File:Reg_file_inst " "Elaborating entity \"Register_File\" for hierarchy \"CPU:process\|Register_File:Reg_file_inst\"" {  } { { "CPU.sv" "Reg_file_inst" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender CPU:process\|Extender:Extender_ins " "Elaborating entity \"Extender\" for hierarchy \"CPU:process\|Extender:Extender_ins\"" {  } { { "CPU.sv" "Extender_ins" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:process\|ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"CPU:process\|ALU:ALU_inst\"" {  } { { "CPU.sv" "ALU_inst" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit CPU:process\|Control_Unit:CU_Inst " "Elaborating entity \"Control_Unit\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\"" {  } { { "CPU.sv" "CU_Inst" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst " "Elaborating entity \"Decoder\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\"" {  } { { "Control_Unit.sv" "decoder_inst" { Text "C:/Users/josee/CE3201_PF/Control_Unit.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Logic CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|PC_Logic:pc_logic_inst " "Elaborating entity \"PC_Logic\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|PC_Logic:pc_logic_inst\"" {  } { { "Decoder.sv" "pc_logic_inst" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Decoder CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|Main_Decoder:main_decoder_inst " "Elaborating entity \"Main_Decoder\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|Main_Decoder:main_decoder_inst\"" {  } { { "Decoder.sv" "main_decoder_inst" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024402 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Decoder.sv(78) " "Verilog HDL Case Statement warning at Decoder.sv(78): incomplete case statement has no default case item" {  } { { "Decoder.sv" "" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 78 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1750366024403 "|Gambling_Tec|CPU:process|Control_Unit:CU_Inst|Decoder:decoder_inst|Main_Decoder:main_decoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|ALU_Decoder:alu_decoder_inst " "Elaborating entity \"ALU_Decoder\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|ALU_Decoder:alu_decoder_inst\"" {  } { { "Decoder.sv" "alu_decoder_inst" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register CPU:process\|Control_Unit:CU_Inst\|Register:Register_Flag1 " "Elaborating entity \"Register\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Register:Register_Flag1\"" {  } { { "Control_Unit.sv" "Register_Flag1" { Text "C:/Users/josee/CE3201_PF/Control_Unit.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 2 Register.sv(12) " "Verilog HDL assignment warning at Register.sv(12): truncated value with size 10 to match size of target (2)" {  } { { "Register.sv" "" { Text "C:/Users/josee/CE3201_PF/Register.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366024419 "|Gambling_Tec|CPU:process|Control_Unit:CU_Inst|Register:Register_Flag1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Check CPU:process\|Control_Unit:CU_Inst\|Condition_Check:inst_Condition_Check " "Elaborating entity \"Condition_Check\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Condition_Check:inst_Condition_Check\"" {  } { { "Control_Unit.sv" "inst_Condition_Check" { Text "C:/Users/josee/CE3201_PF/Control_Unit.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:data_mem_inst " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:data_mem_inst\"" {  } { { "Gambling_Tec.sv" "data_mem_inst" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366024432 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Vga_Controller:vga_control\|state2\[0\] " "Net \"Vga_Controller:vga_control\|state2\[0\]\" is missing source, defaulting to GND" {  } { { "Vga_Controller.sv" "state2\[0\]" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 361 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750366025012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Vga_Controller:vga_control\|state3\[0\] " "Net \"Vga_Controller:vga_control\|state3\[0\]\" is missing source, defaulting to GND" {  } { { "Vga_Controller.sv" "state3\[0\]" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 361 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750366025012 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1750366025012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ab84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ab84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ab84 " "Found entity 1: altsyncram_ab84" {  } { { "db/altsyncram_ab84.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/altsyncram_ab84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366026857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366026857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/mux_elc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366027125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366027125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366027264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366027264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s8i " "Found entity 1: cntr_s8i" {  } { { "db/cntr_s8i.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/cntr_s8i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366027459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366027459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366027522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366027522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/cntr_4vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366027634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366027634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366027780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366027780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366027902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366027902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366027963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366027963 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366028471 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1750366028573 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.06.19.14:47:12 Progress: Loading sld176eced6/alt_sld_fab_wrapper_hw.tcl " "2025.06.19.14:47:12 Progress: Loading sld176eced6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366032793 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366036480 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366036667 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366040525 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366040617 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366040711 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366040834 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366040838 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366040839 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1750366041582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld176eced6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld176eced6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld176eced6/alt_sld_fab.v" "" { Text "C:/Users/josee/CE3201_PF/db/ip/sld176eced6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366041801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366041801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366041890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366041890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366041901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366041901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366041971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366041971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366042072 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366042072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366042072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366042150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366042150 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "7 " "Found 7 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM:rom0\|RAM " "RAM logic \"ROM:rom0\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "ROM.sv" "RAM" { Text "C:/Users/josee/CE3201_PF/ROM.sv" 6 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1750366043788 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Vga_Controller:vga_control\|Draw_WIN:Winnig\|font_rom " "RAM logic \"Vga_Controller:vga_control\|Draw_WIN:Winnig\|font_rom\" is uninferred due to inappropriate RAM size" {  } { { "Draw_WIN.sv" "font_rom" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1750366043788 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Vga_Controller:vga_control\|Draw_CASH:cash_display\|font_rom " "RAM logic \"Vga_Controller:vga_control\|Draw_CASH:cash_display\|font_rom\" is uninferred due to inappropriate RAM size" {  } { { "Draw_CASH.sv" "font_rom" { Text "C:/Users/josee/CE3201_PF/Draw_CASH.sv" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1750366043788 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Vga_Controller:vga_control\|Draw_X:ex\|font_rom " "RAM logic \"Vga_Controller:vga_control\|Draw_X:ex\|font_rom\" is uninferred due to inappropriate RAM size" {  } { { "Draw_X.sv" "font_rom" { Text "C:/Users/josee/CE3201_PF/Draw_X.sv" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1750366043788 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Vga_Controller:vga_control\|Draw_Arrow_Dowm:arro2\|font_rom " "RAM logic \"Vga_Controller:vga_control\|Draw_Arrow_Dowm:arro2\|font_rom\" is uninferred due to inappropriate RAM size" {  } { { "Draw_Arrow_Dowm.sv" "font_rom" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow_Dowm.sv" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1750366043788 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Vga_Controller:vga_control\|Draw_Arrow:arro\|font_rom " "RAM logic \"Vga_Controller:vga_control\|Draw_Arrow:arro\|font_rom\" is uninferred due to inappropriate RAM size" {  } { { "Draw_Arrow.sv" "font_rom" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1750366043788 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Vga_Controller:vga_control\|Draw_C:colo\|font_rom " "RAM logic \"Vga_Controller:vga_control\|Draw_C:colo\|font_rom\" is uninferred due to inappropriate RAM size" {  } { { "Draw_C.sv" "font_rom" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1750366043788 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1750366043788 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/josee/CE3201_PF/db/Gambling_Tec.ram0_ROM_16bd8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/josee/CE3201_PF/db/Gambling_Tec.ram0_ROM_16bd8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1750366043791 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 24 C:/Users/josee/CE3201_PF/db/Gambling_Tec.ram0_Draw_WIN_933d4d52.hdl.mif " "Memory depth (32) in the design file differs from memory depth (24) in the Memory Initialization File \"C:/Users/josee/CE3201_PF/db/Gambling_Tec.ram0_Draw_WIN_933d4d52.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1750366043792 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|Draw_Arrow:arro\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|Draw_Arrow:arro\|Div1\"" {  } { { "Draw_Arrow.sv" "Div1" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366048126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|Draw_Arrow:arro\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|Draw_Arrow:arro\|Div0\"" {  } { { "Draw_Arrow.sv" "Div0" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366048126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|Draw_Arrow_Dowm:arro2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|Draw_Arrow_Dowm:arro2\|Div0\"" {  } { { "Draw_Arrow_Dowm.sv" "Div0" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow_Dowm.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366048126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|deco_BDS:deco\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|deco_BDS:deco\|Div0\"" {  } { { "deco_BDS.sv" "Div0" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366048126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|deco_BDS:deco\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|deco_BDS:deco\|Div1\"" {  } { { "deco_BDS.sv" "Div1" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366048126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|deco_BDS:deco\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|deco_BDS:deco\|Mod1\"" {  } { { "deco_BDS.sv" "Mod1" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366048126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|deco_BDS:deco\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|deco_BDS:deco\|Mod0\"" {  } { { "deco_BDS.sv" "Mod0" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366048126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|Draw_C:colo\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|Draw_C:colo\|Div0\"" {  } { { "Draw_C.sv" "Div0" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366048126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|Draw_C:colo\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|Draw_C:colo\|Div1\"" {  } { { "Draw_C.sv" "Div1" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366048126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|Draw_WIN:Winnig\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|Draw_WIN:Winnig\|Div1\"" {  } { { "Draw_WIN.sv" "Div1" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366048126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|Draw_WIN:Winnig\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|Draw_WIN:Winnig\|Div2\"" {  } { { "Draw_WIN.sv" "Div2" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366048126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|Draw_WIN:Winnig\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|Draw_WIN:Winnig\|Div0\"" {  } { { "Draw_WIN.sv" "Div0" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366048126 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1750366048126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vga_Controller:vga_control\|Draw_Arrow:arro\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Vga_Controller:vga_control\|Draw_Arrow:arro\|lpm_divide:Div1\"" {  } { { "Draw_Arrow.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366048197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vga_Controller:vga_control\|Draw_Arrow:arro\|lpm_divide:Div1 " "Instantiated megafunction \"Vga_Controller:vga_control\|Draw_Arrow:arro\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366048197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366048197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366048197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366048197 ""}  } { { "Draw_Arrow.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750366048197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366048252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366048252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366048283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366048283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366048336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366048336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Div0\"" {  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366048496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Div0 " "Instantiated megafunction \"Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366048496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366048496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366048496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366048496 ""}  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750366048496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366048552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366048552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366048587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366048587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_lve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_lve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_lve " "Found entity 1: alt_u_div_lve" {  } { { "db/alt_u_div_lve.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/alt_u_div_lve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366048626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366048626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Div1\"" {  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366048672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Div1 " "Instantiated megafunction \"Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366048672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366048672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366048672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366048672 ""}  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750366048672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/lpm_divide_ebm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366048726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366048726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366048758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366048758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366048798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366048798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Mod1\"" {  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366048842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Mod1 " "Instantiated megafunction \"Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366048842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366048842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366048842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366048842 ""}  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750366048842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/lpm_divide_h3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366048900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366048900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Mod0\"" {  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366048958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Mod0 " "Instantiated megafunction \"Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366048959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366048959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366048959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366048959 ""}  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750366048959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vga_Controller:vga_control\|Draw_C:colo\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Vga_Controller:vga_control\|Draw_C:colo\|lpm_divide:Div0\"" {  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366049008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vga_Controller:vga_control\|Draw_C:colo\|lpm_divide:Div0 " "Instantiated megafunction \"Vga_Controller:vga_control\|Draw_C:colo\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366049008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366049008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366049008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366049008 ""}  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750366049008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vga_Controller:vga_control\|Draw_WIN:Winnig\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Vga_Controller:vga_control\|Draw_WIN:Winnig\|lpm_divide:Div1\"" {  } { { "Draw_WIN.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366049103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vga_Controller:vga_control\|Draw_WIN:Winnig\|lpm_divide:Div1 " "Instantiated megafunction \"Vga_Controller:vga_control\|Draw_WIN:Winnig\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366049103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366049103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366049103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366049103 ""}  } { { "Draw_WIN.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750366049103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vga_Controller:vga_control\|Draw_WIN:Winnig\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Vga_Controller:vga_control\|Draw_WIN:Winnig\|lpm_divide:Div2\"" {  } { { "Draw_WIN.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366049153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vga_Controller:vga_control\|Draw_WIN:Winnig\|lpm_divide:Div2 " "Instantiated megafunction \"Vga_Controller:vga_control\|Draw_WIN:Winnig\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366049153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366049153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366049153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366049153 ""}  } { { "Draw_WIN.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750366049153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/lpm_divide_kbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366049208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366049208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366049243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366049243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/alt_u_div_qve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366049300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366049300 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1750366050597 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Sync_N VCC " "Pin \"VGA_Sync_N\" is stuck at VCC" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750366053771 "|Gambling_Tec|VGA_Sync_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1750366053771 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366053983 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750366056596 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/josee/CE3201_PF/output_files/Gambling_Tec.map.smsg " "Generated suppressed messages file C:/Users/josee/CE3201_PF/output_files/Gambling_Tec.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366056914 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 55 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 55 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1750366058325 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750366058386 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366058386 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6044 " "Implemented 6044 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750366058817 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750366058817 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5988 " "Implemented 5988 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750366058817 ""} { "Info" "ICUT_CUT_TM_RAMS" "11 " "Implemented 11 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1750366058817 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750366058817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4990 " "Peak virtual memory: 4990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750366058865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 19 14:47:38 2025 " "Processing ended: Thu Jun 19 14:47:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750366058865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750366058865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750366058865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366058865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1750366060192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750366060201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 19 14:47:39 2025 " "Processing started: Thu Jun 19 14:47:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750366060201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1750366060201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Gambling_Tec -c Gambling_Tec " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Gambling_Tec -c Gambling_Tec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1750366060201 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1750366060348 ""}
{ "Info" "0" "" "Project  = Gambling_Tec" {  } {  } 0 0 "Project  = Gambling_Tec" 0 0 "Fitter" 0 0 1750366060348 ""}
{ "Info" "0" "" "Revision = Gambling_Tec" {  } {  } 0 0 "Revision = Gambling_Tec" 0 0 "Fitter" 0 0 1750366060348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1750366060574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1750366060575 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Gambling_Tec 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Gambling_Tec\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1750366060616 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1750366060663 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1750366060663 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1750366061134 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1750366061159 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1750366061509 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1750366061584 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1750366073321 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 2621 global CLKCTRL_G6 " "clk~inputCLKENA0 with 2621 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1750366073511 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1750366073511 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750366073511 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1750366073548 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750366073555 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750366073574 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1750366073590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1750366073590 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1750366073599 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750366074643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750366074643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750366074643 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1750366074643 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1750366074643 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Gambling_Tec.sdc " "Synopsys Design Constraints File file not found: 'Gambling_Tec.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1750366074660 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Ps2_Key:ps2_inst\|holding clk " "Register Ps2_Key:ps2_inst\|holding is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750366074679 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1750366074679 "|Gambling_Tec|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:div_clo\|clk25 " "Node: clk_div:div_clo\|clk25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Vga_Controller:vga_control\|Register:reg_x\|Q\[1\] clk_div:div_clo\|clk25 " "Register Vga_Controller:vga_control\|Register:reg_x\|Q\[1\] is being clocked by clk_div:div_clo\|clk25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750366074679 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1750366074679 "|Gambling_Tec|clk_div:div_clo|clk25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " "Node: Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Vga_Controller:vga_control\|Counter:conut\|Q\[1\] Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " "Register Vga_Controller:vga_control\|Counter:conut\|Q\[1\] is being clocked by Vga_Controller:vga_control\|clk_div:clkdiv\|clk25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750366074679 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1750366074679 "|Gambling_Tec|Vga_Controller:vga_control|clk_div:clkdiv|clk25"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1750366074710 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1750366074710 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1750366074715 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750366074715 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750366074715 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750366074715 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1750366074715 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1750366074903 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1750366074911 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1750366074911 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750366075042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1750366081016 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1750366081573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750366096069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1750366106790 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1750366112448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750366112448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1750366114149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X45_Y11 X55_Y22 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22" {  } { { "loc" "" { Generic "C:/Users/josee/CE3201_PF/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22"} { { 12 { 0 ""} 45 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1750366124526 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1750366124526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1750366128475 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1750366128475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750366128478 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.24 " "Total time spent on timing analysis during the Fitter is 6.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1750366135768 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750366135836 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750366138510 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750366138513 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750366141151 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750366150478 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1750366150865 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/josee/CE3201_PF/output_files/Gambling_Tec.fit.smsg " "Generated suppressed messages file C:/Users/josee/CE3201_PF/output_files/Gambling_Tec.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1750366151214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6745 " "Peak virtual memory: 6745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750366152931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 19 14:49:12 2025 " "Processing ended: Thu Jun 19 14:49:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750366152931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750366152931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:46 " "Total CPU time (on all processors): 00:03:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750366152931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750366152931 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1750366154066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750366154074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 19 14:49:13 2025 " "Processing started: Thu Jun 19 14:49:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750366154074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1750366154074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Gambling_Tec -c Gambling_Tec " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Gambling_Tec -c Gambling_Tec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1750366154074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1750366155480 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1750366163110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750366163625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 19 14:49:23 2025 " "Processing ended: Thu Jun 19 14:49:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750366163625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750366163625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750366163625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1750366163625 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1750366164280 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1750366164930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750366164938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 19 14:49:24 2025 " "Processing started: Thu Jun 19 14:49:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750366164938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1750366164938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Gambling_Tec -c Gambling_Tec " "Command: quartus_sta Gambling_Tec -c Gambling_Tec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1750366164938 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1750366165101 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1750366166601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1750366166601 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366166643 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366166644 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750366167523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750366167523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750366167523 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1750366167523 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1750366167523 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Gambling_Tec.sdc " "Synopsys Design Constraints File file not found: 'Gambling_Tec.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1750366167542 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Ps2_Key:ps2_inst\|holding clk " "Register Ps2_Key:ps2_inst\|holding is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750366167562 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1750366167562 "|Gambling_Tec|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:div_clo\|clk25 " "Node: clk_div:div_clo\|clk25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Vga_Controller:vga_control\|Register:reg_x\|Q\[4\] clk_div:div_clo\|clk25 " "Register Vga_Controller:vga_control\|Register:reg_x\|Q\[4\] is being clocked by clk_div:div_clo\|clk25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750366167562 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1750366167562 "|Gambling_Tec|clk_div:div_clo|clk25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " "Node: Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Vga_Controller:vga_control\|Counter:conut\|Q\[1\]~DUPLICATE Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " "Register Vga_Controller:vga_control\|Counter:conut\|Q\[1\]~DUPLICATE is being clocked by Vga_Controller:vga_control\|clk_div:clkdiv\|clk25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750366167562 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1750366167562 "|Gambling_Tec|Vga_Controller:vga_control|clk_div:clkdiv|clk25"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1750366167577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750366167941 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1750366167946 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1750366167962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.242 " "Worst-case setup slack is 10.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366167993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366167993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.242               0.000 altera_reserved_tck  " "   10.242               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366167993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366167993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366168001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366168001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 altera_reserved_tck  " "    0.157               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366168001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366168001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.449 " "Worst-case recovery slack is 30.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366168006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366168006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.449               0.000 altera_reserved_tck  " "   30.449               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366168006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366168006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.765 " "Worst-case removal slack is 0.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366168012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366168012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.765               0.000 altera_reserved_tck  " "    0.765               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366168012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366168012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.508 " "Worst-case minimum pulse width slack is 15.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366168014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366168014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.508               0.000 altera_reserved_tck  " "   15.508               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366168014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366168014 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1750366168061 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1750366168107 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1750366171871 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Ps2_Key:ps2_inst\|holding clk " "Register Ps2_Key:ps2_inst\|holding is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750366172182 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1750366172182 "|Gambling_Tec|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:div_clo\|clk25 " "Node: clk_div:div_clo\|clk25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Vga_Controller:vga_control\|Register:reg_x\|Q\[4\] clk_div:div_clo\|clk25 " "Register Vga_Controller:vga_control\|Register:reg_x\|Q\[4\] is being clocked by clk_div:div_clo\|clk25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750366172182 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1750366172182 "|Gambling_Tec|clk_div:div_clo|clk25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " "Node: Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Vga_Controller:vga_control\|Counter:conut\|Q\[1\]~DUPLICATE Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " "Register Vga_Controller:vga_control\|Counter:conut\|Q\[1\]~DUPLICATE is being clocked by Vga_Controller:vga_control\|clk_div:clkdiv\|clk25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750366172182 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1750366172182 "|Gambling_Tec|Vga_Controller:vga_control|clk_div:clkdiv|clk25"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750366172542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.394 " "Worst-case setup slack is 10.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366172563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366172563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.394               0.000 altera_reserved_tck  " "   10.394               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366172563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366172563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366172572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366172572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 altera_reserved_tck  " "    0.143               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366172572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366172572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.555 " "Worst-case recovery slack is 30.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366172577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366172577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.555               0.000 altera_reserved_tck  " "   30.555               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366172577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366172577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.720 " "Worst-case removal slack is 0.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366172582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366172582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.720               0.000 altera_reserved_tck  " "    0.720               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366172582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366172582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.535 " "Worst-case minimum pulse width slack is 15.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366172584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366172584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.535               0.000 altera_reserved_tck  " "   15.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366172584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366172584 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1750366172632 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1750366172826 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1750366176433 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Ps2_Key:ps2_inst\|holding clk " "Register Ps2_Key:ps2_inst\|holding is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750366176722 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1750366176722 "|Gambling_Tec|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:div_clo\|clk25 " "Node: clk_div:div_clo\|clk25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Vga_Controller:vga_control\|Register:reg_x\|Q\[4\] clk_div:div_clo\|clk25 " "Register Vga_Controller:vga_control\|Register:reg_x\|Q\[4\] is being clocked by clk_div:div_clo\|clk25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750366176722 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1750366176722 "|Gambling_Tec|clk_div:div_clo|clk25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " "Node: Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Vga_Controller:vga_control\|Counter:conut\|Q\[1\]~DUPLICATE Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " "Register Vga_Controller:vga_control\|Counter:conut\|Q\[1\]~DUPLICATE is being clocked by Vga_Controller:vga_control\|clk_div:clkdiv\|clk25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750366176722 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1750366176722 "|Gambling_Tec|Vga_Controller:vga_control|clk_div:clkdiv|clk25"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750366177051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.799 " "Worst-case setup slack is 12.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.799               0.000 altera_reserved_tck  " "   12.799               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366177063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.042 " "Worst-case hold slack is 0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 altera_reserved_tck  " "    0.042               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366177070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.343 " "Worst-case recovery slack is 31.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.343               0.000 altera_reserved_tck  " "   31.343               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366177075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.382 " "Worst-case removal slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 altera_reserved_tck  " "    0.382               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366177081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.242 " "Worst-case minimum pulse width slack is 15.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.242               0.000 altera_reserved_tck  " "   15.242               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366177084 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1750366177131 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Ps2_Key:ps2_inst\|holding clk " "Register Ps2_Key:ps2_inst\|holding is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750366177444 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1750366177444 "|Gambling_Tec|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:div_clo\|clk25 " "Node: clk_div:div_clo\|clk25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Vga_Controller:vga_control\|Register:reg_x\|Q\[4\] clk_div:div_clo\|clk25 " "Register Vga_Controller:vga_control\|Register:reg_x\|Q\[4\] is being clocked by clk_div:div_clo\|clk25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750366177445 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1750366177445 "|Gambling_Tec|clk_div:div_clo|clk25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " "Node: Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Vga_Controller:vga_control\|Counter:conut\|Q\[1\]~DUPLICATE Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " "Register Vga_Controller:vga_control\|Counter:conut\|Q\[1\]~DUPLICATE is being clocked by Vga_Controller:vga_control\|clk_div:clkdiv\|clk25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750366177445 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1750366177445 "|Gambling_Tec|Vga_Controller:vga_control|clk_div:clkdiv|clk25"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750366177793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.258 " "Worst-case setup slack is 13.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.258               0.000 altera_reserved_tck  " "   13.258               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366177805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.029 " "Worst-case hold slack is 0.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 altera_reserved_tck  " "    0.029               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366177812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.529 " "Worst-case recovery slack is 31.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.529               0.000 altera_reserved_tck  " "   31.529               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366177816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.331 " "Worst-case removal slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 altera_reserved_tck  " "    0.331               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366177820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.252 " "Worst-case minimum pulse width slack is 15.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.252               0.000 altera_reserved_tck  " "   15.252               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750366177823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750366177823 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750366179714 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750366179733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5237 " "Peak virtual memory: 5237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750366179858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 19 14:49:39 2025 " "Processing ended: Thu Jun 19 14:49:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750366179858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750366179858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750366179858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1750366179858 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1750366180990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750366180998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 19 14:49:40 2025 " "Processing started: Thu Jun 19 14:49:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750366180998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750366180998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Gambling_Tec -c Gambling_Tec " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Gambling_Tec -c Gambling_Tec" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750366180998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1750366182829 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Gambling_Tec.svo C:/Users/josee/CE3201_PF/simulation/modelsim/ simulation " "Generated file Gambling_Tec.svo in folder \"C:/Users/josee/CE3201_PF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1750366184280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750366185370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 19 14:49:45 2025 " "Processing ended: Thu Jun 19 14:49:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750366185370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750366185370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750366185370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1750366185370 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Quartus Prime Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1750366186051 ""}
