{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673248374423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673248374423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 09 10:12:54 2023 " "Processing started: Mon Jan 09 10:12:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673248374423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673248374423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd_controller -c lcd_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd_controller -c lcd_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673248374423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1673248374972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "D:/Users/User/Documents/GitHub/lcd_controller/LCD_FPGA/lcd_controller.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673248375784 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "D:/Users/User/Documents/GitHub/lcd_controller/LCD_FPGA/lcd_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673248375784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673248375784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/controllertest_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/controllertest_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControllerTest_TOP-behavior " "Found design unit 1: ControllerTest_TOP-behavior" {  } { { "output_files/ControllerTest_TOP.vhd" "" { Text "D:/Users/User/Documents/GitHub/lcd_controller/LCD_FPGA/output_files/ControllerTest_TOP.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673248375784 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControllerTest_TOP " "Found entity 1: ControllerTest_TOP" {  } { { "output_files/ControllerTest_TOP.vhd" "" { Text "D:/Users/User/Documents/GitHub/lcd_controller/LCD_FPGA/output_files/ControllerTest_TOP.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673248375784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673248375784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lcd_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lcd_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_test-Behavioral " "Found design unit 1: lcd_test-Behavioral" {  } { { "output_files/lcd_test.vhd" "" { Text "D:/Users/User/Documents/GitHub/lcd_controller/LCD_FPGA/output_files/lcd_test.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673248375784 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_test " "Found entity 1: lcd_test" {  } { { "output_files/lcd_test.vhd" "" { Text "D:/Users/User/Documents/GitHub/lcd_controller/LCD_FPGA/output_files/lcd_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673248375784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673248375784 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_WRITE_TO_OUT_PORT" "lcd_data_in lcd_test.vhd(84) " "VHDL error at lcd_test.vhd(84): can't write to interface object \"lcd_data_in\" of mode IN" {  } { { "output_files/lcd_test.vhd" "" { Text "D:/Users/User/Documents/GitHub/lcd_controller/LCD_FPGA/output_files/lcd_test.vhd" 84 0 0 } }  } 0 10568 "VHDL error at %2!s!: can't write to interface object \"%1!s!\" of mode IN" 0 0 "Quartus II" 0 -1 1673248375784 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_CHAR_VALUE_FOR_TYPE" "A std_logic lcd_test.vhd(84) " "VHDL syntax error at lcd_test.vhd(84): object with std_logic type cannot contain character 'A'" {  } { { "output_files/lcd_test.vhd" "" { Text "D:/Users/User/Documents/GitHub/lcd_controller/LCD_FPGA/output_files/lcd_test.vhd" 84 0 0 } }  } 0 10315 "VHDL syntax error at %3!s!: object with %2!s! type cannot contain character '%1!c!'" 0 0 "Quartus II" 0 -1 1673248375784 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673248375958 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 09 10:12:55 2023 " "Processing ended: Mon Jan 09 10:12:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673248375958 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673248375958 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673248375958 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673248375958 ""}
